{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1501548334744 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chris_HPS 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"chris_HPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501548334759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501548334785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501548334785 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK hps_design:inst\|hps_design_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"hps_design:inst\|hps_design_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1501548334887 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501548335239 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501548335382 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 74 " "No exact pin location assignment(s) for 74 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1501548335709 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335739 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335740 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7367 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335741 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8348 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335742 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|extra_output_pad_gen\[0\].obuf_1\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2454 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3061 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[31\] " "I/O \"HPS_DDR3_DQ\[31\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335743 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6340 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[30\] " "I/O \"HPS_DDR3_DQ\[30\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335744 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6305 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[29\] " "I/O \"HPS_DDR3_DQ\[29\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335745 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6270 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[28\] " "I/O \"HPS_DDR3_DQ\[28\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335746 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6235 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[27\] " "I/O \"HPS_DDR3_DQ\[27\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6200 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[26\] " "I/O \"HPS_DDR3_DQ\[26\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335747 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6165 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[25\] " "I/O \"HPS_DDR3_DQ\[25\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335748 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6130 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[24\] " "I/O \"HPS_DDR3_DQ\[24\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335749 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335750 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6095 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[23\] " "I/O \"HPS_DDR3_DQ\[23\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335751 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7321 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[22\] " "I/O \"HPS_DDR3_DQ\[22\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335752 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7286 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[21\] " "I/O \"HPS_DDR3_DQ\[21\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335753 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7251 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[20\] " "I/O \"HPS_DDR3_DQ\[20\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335754 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335755 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7216 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[19\] " "I/O \"HPS_DDR3_DQ\[19\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335756 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7181 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[18\] " "I/O \"HPS_DDR3_DQ\[18\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335757 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7146 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[17\] " "I/O \"HPS_DDR3_DQ\[17\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 129 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335758 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7111 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[16\] " "I/O \"HPS_DDR3_DQ\[16\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335759 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335760 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7076 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[15\] " "I/O \"HPS_DDR3_DQ\[15\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335761 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8302 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[14\] " "I/O \"HPS_DDR3_DQ\[14\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335762 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8267 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[13\] " "I/O \"HPS_DDR3_DQ\[13\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335763 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8232 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[12\] " "I/O \"HPS_DDR3_DQ\[12\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335764 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8197 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335765 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[11\] " "I/O \"HPS_DDR3_DQ\[11\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335766 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8162 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[10\] " "I/O \"HPS_DDR3_DQ\[10\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335767 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8127 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[9\] " "I/O \"HPS_DDR3_DQ\[9\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335768 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8092 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[8\] " "I/O \"HPS_DDR3_DQ\[8\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335769 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335770 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 8057 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[7\] " "I/O \"HPS_DDR3_DQ\[7\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335771 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[7\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3479 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[6\] " "I/O \"HPS_DDR3_DQ\[6\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335772 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[6\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3448 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[5\] " "I/O \"HPS_DDR3_DQ\[5\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335773 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[5\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3417 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[4\] " "I/O \"HPS_DDR3_DQ\[4\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335774 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335775 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[4\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3386 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[3\] " "I/O \"HPS_DDR3_DQ\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335776 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[3\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3355 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[2\] " "I/O \"HPS_DDR3_DQ\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335777 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[2\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3324 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[1\] " "I/O \"HPS_DDR3_DQ\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335778 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[1\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3293 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQ\[0\] " "I/O \"HPS_DDR3_DQ\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335779 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335780 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|pad_gen\[0\].data_out\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2254 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3262 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS\[3\] " "I/O \"HPS_DDR3_DQS\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS[3] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335781 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5592 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS\[2\] " "I/O \"HPS_DDR3_DQS\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS[2] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335782 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6573 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS\[1\] " "I/O \"HPS_DDR3_DQS\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS[1] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335783 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7554 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS\[0\] " "I/O \"HPS_DDR3_DQS\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS[0] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335784 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1671 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3613 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[3\] " "I/O \"HPS_DDR3_DQS_N\[3\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335785 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335786 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 5590 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[2\] " "I/O \"HPS_DDR3_DQS_N\[2\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335787 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 6571 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[1\] " "I/O \"HPS_DDR3_DQS_N\[1\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335788 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 7552 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OCT_IO_USES_DYNAMIC_TERMINATION_CONTROL_BUT_NOT_RT" "HPS_DDR3_DQS_N\[0\] " "I/O \"HPS_DDR3_DQS_N\[0\]\" has dynamic termination control connected, but does not use parallel termination" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 174052 "I/O \"%1!s!\" has dynamic termination control connected, but does not use parallel termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335789 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 SERIESTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"SERIESTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[0\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[0\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[1\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[1\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[2\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[2\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[3\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[3\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[4\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[4\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[5\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[5\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[6\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[6\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[7\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[7\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[8\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[8\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[9\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[9\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[10\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[10\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[11\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[11\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[12\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[12\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[13\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[13\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[14\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[14\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Error" "EFOCT_OBUF_TERMINATION_CONTROL_NO_TERMINATION_SETTING" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0 PARALLELTERMINATIONCONTROL\[15\] " "Output buffer atom \"hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|obuf_os_bar_0\" has port \"PARALLELTERMINATIONCONTROL\[15\]\" connected, but does not use calibrated on-chip termination" {  } { { "db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/chris/FPGA/HPS/db/ip/hps_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1612 -1 0 } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 3611 9698 10655 0 0 ""}  }  } }  } 0 174068 "Output buffer atom \"%1!s!\" has port \"%2!s!\" connected, but does not use calibrated on-chip termination" 0 0 "Fitter" 0 -1 1501548335790 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501548335792 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501548337911 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] 3.3-V LVTTL " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] 3.3-V LVTTL " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] 3.3-V LVTTL " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] 3.3-V LVTTL " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 328 904 1122 344 "HPS_DDR3_DQS_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS\[0\] 3.3-V LVTTL " "Type bi-directional pin HPS_DDR3_DQS\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS[0] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS\[1\] 3.3-V LVTTL " "Type bi-directional pin HPS_DDR3_DQS\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS[1] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS\[2\] 3.3-V LVTTL " "Type bi-directional pin HPS_DDR3_DQS\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS[2] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS\[3\] 3.3-V LVTTL " "Type bi-directional pin HPS_DDR3_DQS\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS[3] } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 312 912 1117 328 "HPS_DDR3_DQS" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 129 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps_design:inst\|hps_design_SMP_HPS:smp_hps\|hps_design_SMP_HPS_hps_io:hps_io\|hps_design_SMP_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/chris/altera/15.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/chris/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "chris_HPS.bdf" "" { Schematic "/home/chris/FPGA/HPS/chris_HPS.bdf" { { 296 904 1108 312 "HPS_DDR3_DQ" "" } } } } { "temporary_test_loc" "" { Generic "/home/chris/FPGA/HPS/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1501548337915 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1501548337915 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1501548337918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1449 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 1449 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1179 " "Peak virtual memory: 1179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1501548338150 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug  1 08:45:38 2017 " "Processing ended: Tue Aug  1 08:45:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1501548338150 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1501548338150 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1501548338150 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501548338150 ""}
