# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project4.srcs/sources_1/imports/[Lab04]_Verilog_files/ALU.v"
verilog xil_defaultlib  "../../../project4.srcs/sources_1/imports/[Lab04]_Verilog_files/cpu.v"
verilog xil_defaultlib  "../../../project4.srcs/sim_1/imports/[Lab04]_Verilog_files/cpu_evaluation_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
