

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Tue Apr 23 19:22:48 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5_Base_line
* Solution:       Base_line
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.348|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_1_fu_242          |k2c_dot_1          |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_267  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         5|          1|          1|     ?|    yes   |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        13|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         5|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 17 18 19 20 21 }
  Pipeline-1 : II = 1, D = 5, States = { 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	23  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i)
	17  / (!tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
	22  / (exitcond9)
	18  / (!exitcond9)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	17  / true
22 --> 
	35  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	35  / (exitcond1)
	31  / (!exitcond1)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	30  / true
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 36 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 37 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 38 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 39 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 40 'read' 'input_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 41 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_2, 3" [Group_5_Base_line/./include/k2c_core_layers.h:58]   --->   Operation 42 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %3" [Group_5_Base_line/./include/k2c_core_layers.h:58]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.99ns)   --->   "%tmp_27 = add i64 %input_ndim_read_2, -1" [Group_5_Base_line/./include/k2c_core_layers.h:92]   --->   Operation 44 'add' 'tmp_27' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([10000 x float]* %output_array, [10000 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [10000 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_27, [4224 x float]* %fwork)" [Group_5_Base_line/./include/k2c_core_layers.h:97]   --->   Operation 45 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_70 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_2, i32 1, i32 63)" [Group_5_Base_line/./include/k2c_core_layers.h:61]   --->   Operation 46 'partselect' 'tmp_70' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_70, 0" [Group_5_Base_line/./include/k2c_core_layers.h:61]   --->   Operation 47 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [Group_5_Base_line/./include/k2c_core_layers.h:62]   --->   Operation 48 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:62]   --->   Operation 49 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [Group_5_Base_line/./include/k2c_core_layers.h:67]   --->   Operation 50 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:67]   --->   Operation 51 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([10000 x float]* %output_array, [10000 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [10000 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_27, [4224 x float]* %fwork)" [Group_5_Base_line/./include/k2c_core_layers.h:97]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/1] (1.35ns)   --->   "br label %4" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %3 ], [ %i_29, %6 ]"   --->   Operation 54 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_1" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 55 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.preheader2.preheader" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.35ns)   --->   "br label %.preheader.i" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 57 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5_Base_line/./include/k2c_core_layers.h:108]   --->   Operation 58 'br' <Predicate = (!tmp_i)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 3.14>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 59 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %j_i to i15" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 60 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %bias_numel_read_1" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 61 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 62 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %6, label %5" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [10000 x float]* %bias_array, i64 0, i64 %j_i" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 64 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 65 'load' 'bias_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i64 %i_i to i15" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 66 'trunc' 'tmp_73' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%tmp_i_46 = add i15 %tmp_73, %tmp_72" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 67 'add' 'tmp_i_46' <Predicate = (!exitcond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i15 %tmp_i_46 to i64" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 68 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%output_array_addr_3 = getelementptr [10000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 69 'getelementptr' 'output_array_addr_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.99ns)   --->   "%i_29 = add i64 %i_i, %bias_numel_read_1" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 70 'add' 'i_29' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %4" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 71 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 72 [1/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 72 'load' 'bias_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 73 [2/2] (2.77ns)   --->   "%output_array_load_3 = load float* %output_array_addr_3, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 73 'load' 'output_array_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 74 [1/2] (2.77ns)   --->   "%output_array_load_3 = load float* %output_array_addr_3, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 74 'load' 'output_array_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 75 [9/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 75 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.51>
ST_8 : Operation 76 [8/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 76 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.51>
ST_9 : Operation 77 [7/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 77 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.51>
ST_10 : Operation 78 [6/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 78 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.51>
ST_11 : Operation 79 [5/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 79 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.51>
ST_12 : Operation 80 [4/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 80 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 81 [3/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 81 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.51>
ST_14 : Operation 82 [2/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 82 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 83 [1/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_3, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 83 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.77>
ST_16 : Operation 84 [1/1] (2.77ns)   --->   "store float %tmp_43_i, float* %output_array_addr_3, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 3.14>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%i2 = phi i64 [ %i_67, %._crit_edge13 ], [ 0, %.preheader2.preheader ]"   --->   Operation 86 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (2.34ns)   --->   "%exitcond9 = icmp eq i64 %i2, %output_numel_read_1" [Group_5_Base_line/./include/k2c_core_layers.h:108]   --->   Operation 87 'icmp' 'exitcond9' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (2.99ns)   --->   "%i_67 = add i64 %i2, 1" [Group_5_Base_line/./include/k2c_core_layers.h:108]   --->   Operation 88 'add' 'i_67' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.loopexit4.loopexit, label %7" [Group_5_Base_line/./include/k2c_core_layers.h:108]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%output_array_addr_1 = getelementptr [10000 x float]* %output_array, i64 0, i64 %i2" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 90 'getelementptr' 'output_array_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_17 : Operation 91 [2/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr_1, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 91 'load' 'output_array_load' <Predicate = (!exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 18 <SV = 4> <Delay = 2.77>
ST_18 : Operation 92 [1/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr_1, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 92 'load' 'output_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 19 <SV = 5> <Delay = 4.24>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%output_array_load_to = bitcast float %output_array_load to i32" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 93 'bitcast' 'output_array_load_to' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_array_load_to, i32 23, i32 30)" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 94 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i32 %output_array_load_to to i23" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 95 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp_22, -1" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 96 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_74, 0" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 97 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 98 [2/2] (4.24ns)   --->   "%tmp_25 = fcmp ole float %output_array_load, 0.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 98 'fcmp' 'tmp_25' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 6> <Delay = 4.24>
ST_20 : Operation 99 [1/2] (4.24ns)   --->   "%tmp_25 = fcmp ole float %output_array_load, 0.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 99 'fcmp' 'tmp_25' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 2.77>
ST_21 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [Group_5_Base_line/./include/k2c_core_layers.h:108]   --->   Operation 100 'specregionbegin' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5_Base_line/./include/k2c_core_layers.h:109]   --->   Operation 101 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_24 = or i1 %notrhs, %notlhs" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 102 'or' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 103 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_26 = and i1 %tmp_24, %tmp_25" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 103 'and' 'tmp_26' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %8, label %._crit_edge13" [Group_5_Base_line/./include/k2c_core_layers.h:110]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 105 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %output_array_addr_1, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:111]   --->   Operation 105 'store' <Predicate = (tmp_26)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "br label %._crit_edge13" [Group_5_Base_line/./include/k2c_core_layers.h:112]   --->   Operation 106 'br' <Predicate = (tmp_26)> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_11)" [Group_5_Base_line/./include/k2c_core_layers.h:113]   --->   Operation 107 'specregionend' 'empty_47' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5_Base_line/./include/k2c_core_layers.h:108]   --->   Operation 108 'br' <Predicate = (!exitcond9)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 1> <Delay = 2.58>
ST_23 : Operation 110 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:62]   --->   Operation 110 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 111 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [Group_5_Base_line/./include/k2c_core_layers.h:61]   --->   Operation 111 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 112 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:67]   --->   Operation 112 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [Group_5_Base_line/./include/k2c_core_layers.h:68]   --->   Operation 113 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:68]   --->   Operation 114 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 24 <SV = 2> <Delay = 4.32>
ST_24 : Operation 115 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:68]   --->   Operation 115 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 116 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([10000 x float]* %output_array, [10000 x float]* %input_array, [10000 x float]* %kernel_array, [10000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [Group_5_Base_line/./include/k2c_core_layers.h:70]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 117 [6/6] (4.32ns)   --->   "%tmp_s = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 117 'mul' 'tmp_s' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 3> <Delay = 4.32>
ST_25 : Operation 118 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([10000 x float]* %output_array, [10000 x float]* %input_array, [10000 x float]* %kernel_array, [10000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [Group_5_Base_line/./include/k2c_core_layers.h:70]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 119 [5/6] (4.32ns)   --->   "%tmp_s = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 119 'mul' 'tmp_s' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 4> <Delay = 4.32>
ST_26 : Operation 120 [4/6] (4.32ns)   --->   "%tmp_s = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 120 'mul' 'tmp_s' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 5> <Delay = 4.32>
ST_27 : Operation 121 [3/6] (4.32ns)   --->   "%tmp_s = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 121 'mul' 'tmp_s' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 6> <Delay = 4.32>
ST_28 : Operation 122 [2/6] (4.32ns)   --->   "%tmp_s = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 122 'mul' 'tmp_s' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 7> <Delay = 4.32>
ST_29 : Operation 123 [1/6] (4.32ns)   --->   "%tmp_s = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 123 'mul' 'tmp_s' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 124 [1/1] (1.35ns)   --->   "br label %.preheader12" [Group_5_Base_line/./include/k2c_core_layers.h:73]   --->   Operation 124 'br' <Predicate = true> <Delay = 1.35>

State 30 <SV = 8> <Delay = 3.14>
ST_30 : Operation 125 [1/1] (0.00ns)   --->   "%i = phi i64 [ %i_66, %._crit_edge12 ], [ 0, %_ifconv ]"   --->   Operation 125 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 126 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %tmp_s" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 126 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 127 [1/1] (2.99ns)   --->   "%i_66 = add i64 %i, 1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 127 'add' 'i_66' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit4.loopexit11, label %1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 129 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [10000 x float]* %output_array, i64 0, i64 %i" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 129 'getelementptr' 'output_array_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_30 : Operation 130 [2/2] (2.77ns)   --->   "%output_array_load_2 = load float* %output_array_addr, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 130 'load' 'output_array_load_2' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 31 <SV = 9> <Delay = 2.77>
ST_31 : Operation 131 [1/2] (2.77ns)   --->   "%output_array_load_2 = load float* %output_array_addr, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 131 'load' 'output_array_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 32 <SV = 10> <Delay = 4.24>
ST_32 : Operation 132 [1/1] (0.00ns)   --->   "%output_array_load_2_s = bitcast float %output_array_load_2 to i32" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 132 'bitcast' 'output_array_load_2_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_array_load_2_s, i32 23, i32 30)" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 133 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i32 %output_array_load_2_s to i23" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 134 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 135 [1/1] (1.24ns)   --->   "%notlhs2 = icmp ne i8 %tmp_17, -1" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 135 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 136 [1/1] (2.03ns)   --->   "%notrhs3 = icmp eq i23 %tmp_71, 0" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 136 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 137 [2/2] (4.24ns)   --->   "%tmp_20 = fcmp ole float %output_array_load_2, 0.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 137 'fcmp' 'tmp_20' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 4.24>
ST_33 : Operation 138 [1/2] (4.24ns)   --->   "%tmp_20 = fcmp ole float %output_array_load_2, 0.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 138 'fcmp' 'tmp_20' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 2.77>
ST_34 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 139 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5_Base_line/./include/k2c_core_layers.h:77]   --->   Operation 140 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_21)   --->   "%tmp_19 = or i1 %notrhs3, %notlhs2" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 141 'or' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 142 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_21 = and i1 %tmp_19, %tmp_20" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 142 'and' 'tmp_21' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %2, label %._crit_edge12" [Group_5_Base_line/./include/k2c_core_layers.h:78]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 144 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %output_array_addr, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:79]   --->   Operation 144 'store' <Predicate = (tmp_21)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_34 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge12" [Group_5_Base_line/./include/k2c_core_layers.h:80]   --->   Operation 145 'br' <Predicate = (tmp_21)> <Delay = 0.00>
ST_34 : Operation 146 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_12)" [Group_5_Base_line/./include/k2c_core_layers.h:81]   --->   Operation 146 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader12" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 147 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 35 <SV = 9> <Delay = 0.00>
ST_35 : Operation 148 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 148 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_35 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [Group_5_Base_line/./include/k2c_core_layers.h:124]   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_1     (read           ) [ 001111111111111110000000000000000000]
kernel_numel_read_1   (read           ) [ 001000000000000000000000000000000000]
kernel_ndim_read_1    (read           ) [ 001000000000000000000000000000000000]
input_numel_read_2    (read           ) [ 001000000000000000000000000000000000]
input_ndim_read_2     (read           ) [ 001000000000000000000000000000000000]
output_numel_read_1   (read           ) [ 001111111111111111111100000000000000]
tmp                   (icmp           ) [ 011111111111111111111111111111111111]
StgValue_43           (br             ) [ 000000000000000000000000000000000000]
tmp_27                (add            ) [ 001000000000000000000000000000000000]
tmp_70                (partselect     ) [ 000000000000000000000000000000000000]
icmp                  (icmp           ) [ 000000000000000000000001000000000000]
input_shape_addr      (getelementptr  ) [ 000000000000000000000001000000000000]
kernel_shape_addr     (getelementptr  ) [ 000000000000000000000001000000000000]
StgValue_52           (call           ) [ 000000000000000000000000000000000000]
StgValue_53           (br             ) [ 001111111111111110000000000000000000]
i_i                   (phi            ) [ 000111111111111110000000000000000000]
tmp_i                 (icmp           ) [ 000111111111111111111100000000000000]
StgValue_56           (br             ) [ 000000000000000000000000000000000000]
StgValue_57           (br             ) [ 000111111111111110000000000000000000]
StgValue_58           (br             ) [ 000111111111111111111100000000000000]
j_i                   (phi            ) [ 000010000000000000000000000000000000]
tmp_72                (trunc          ) [ 000000000000000000000000000000000000]
exitcond_i            (icmp           ) [ 000111111111111110000000000000000000]
j                     (add            ) [ 000111111111111110000000000000000000]
StgValue_63           (br             ) [ 000000000000000000000000000000000000]
bias_array_addr       (getelementptr  ) [ 000001000000000000000000000000000000]
tmp_73                (trunc          ) [ 000000000000000000000000000000000000]
tmp_i_46              (add            ) [ 000000000000000000000000000000000000]
tmp_i_cast            (zext           ) [ 000000000000000000000000000000000000]
output_array_addr_3   (getelementptr  ) [ 000001111111111110000000000000000000]
i_29                  (add            ) [ 001111111111111110000000000000000000]
StgValue_71           (br             ) [ 001111111111111110000000000000000000]
bias_array_load       (load           ) [ 000000111111111100000000000000000000]
output_array_load_3   (load           ) [ 000000011111111100000000000000000000]
tmp_43_i              (fadd           ) [ 000000000000000010000000000000000000]
StgValue_84           (store          ) [ 000000000000000000000000000000000000]
StgValue_85           (br             ) [ 000111111111111110000000000000000000]
i2                    (phi            ) [ 000000000000000001000000000000000000]
exitcond9             (icmp           ) [ 000000000000000001111100000000000000]
i_67                  (add            ) [ 000100000000000001111100000000000000]
StgValue_89           (br             ) [ 000000000000000000000000000000000000]
output_array_addr_1   (getelementptr  ) [ 000000000000000001111100000000000000]
output_array_load     (load           ) [ 000000000000000001011000000000000000]
output_array_load_to  (bitcast        ) [ 000000000000000000000000000000000000]
tmp_22                (partselect     ) [ 000000000000000000000000000000000000]
tmp_74                (trunc          ) [ 000000000000000000000000000000000000]
notlhs                (icmp           ) [ 000000000000000001001100000000000000]
notrhs                (icmp           ) [ 000000000000000001001100000000000000]
tmp_25                (fcmp           ) [ 000000000000000001000100000000000000]
tmp_11                (specregionbegin) [ 000000000000000000000000000000000000]
StgValue_101          (specpipeline   ) [ 000000000000000000000000000000000000]
tmp_24                (or             ) [ 000000000000000000000000000000000000]
tmp_26                (and            ) [ 000000000000000001111100000000000000]
StgValue_104          (br             ) [ 000000000000000000000000000000000000]
StgValue_105          (store          ) [ 000000000000000000000000000000000000]
StgValue_106          (br             ) [ 000000000000000000000000000000000000]
empty_47              (specregionend  ) [ 000000000000000000000000000000000000]
StgValue_108          (br             ) [ 000100000000000001111100000000000000]
StgValue_109          (br             ) [ 000000000000000000000000000000000000]
outrows               (load           ) [ 000000000000000000000000000000000000]
outrows1              (select         ) [ 000000000000000000000000111111000000]
outcols               (load           ) [ 000000000000000000000000111111000000]
kernel_shape_addr_1   (getelementptr  ) [ 000000000000000000000000100000000000]
innerdim              (load           ) [ 000000000000000000000000010000000000]
StgValue_118          (call           ) [ 000000000000000000000000000000000000]
tmp_s                 (mul            ) [ 000000000000000000000000000000111110]
StgValue_124          (br             ) [ 000000000000000000000000000001111110]
i                     (phi            ) [ 000000000000000000000000000000100000]
exitcond1             (icmp           ) [ 000000000000000000000000000000111110]
i_66                  (add            ) [ 000000000000000000000000000001111110]
StgValue_128          (br             ) [ 000000000000000000000000000000000000]
output_array_addr     (getelementptr  ) [ 000000000000000000000000000000111110]
output_array_load_2   (load           ) [ 000000000000000000000000000000101100]
output_array_load_2_s (bitcast        ) [ 000000000000000000000000000000000000]
tmp_17                (partselect     ) [ 000000000000000000000000000000000000]
tmp_71                (trunc          ) [ 000000000000000000000000000000000000]
notlhs2               (icmp           ) [ 000000000000000000000000000000100110]
notrhs3               (icmp           ) [ 000000000000000000000000000000100110]
tmp_20                (fcmp           ) [ 000000000000000000000000000000100010]
tmp_12                (specregionbegin) [ 000000000000000000000000000000000000]
StgValue_140          (specpipeline   ) [ 000000000000000000000000000000000000]
tmp_19                (or             ) [ 000000000000000000000000000000000000]
tmp_21                (and            ) [ 000000000000000000000000000000111110]
StgValue_143          (br             ) [ 000000000000000000000000000000000000]
StgValue_144          (store          ) [ 000000000000000000000000000000000000]
StgValue_145          (br             ) [ 000000000000000000000000000000000000]
empty                 (specregionend  ) [ 000000000000000000000000000000000000]
StgValue_147          (br             ) [ 000000000000000000000000000001111110]
StgValue_148          (br             ) [ 000000000000000000000000000000000000]
StgValue_149          (ret            ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_numel_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ndim_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_numel_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_shape">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_numel_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="bias_numel_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="kernel_numel_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_ndim_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_numel_read_2_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_ndim_read_2_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="output_numel_read_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_shape_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel_shape_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/23 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bias_array_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="output_array_addr_3_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="15" slack="0"/>
<pin id="155" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_3/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="14" slack="0"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="1"/>
<pin id="174" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load_3/5 StgValue_84/16 output_array_load/17 StgValue_105/21 output_array_load_2/30 StgValue_144/34 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_array_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="64" slack="0"/>
<pin id="167" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_1/17 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_shape_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/23 "/>
</bind>
</comp>

<comp id="185" class="1004" name="output_array_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="64" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/30 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="64" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="j_i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i2_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/17 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/30 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_k2c_dot_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="64" slack="0"/>
<pin id="247" dir="0" index="4" bw="64" slack="0"/>
<pin id="248" dir="0" index="5" bw="64" slack="0"/>
<pin id="249" dir="0" index="6" bw="32" slack="0"/>
<pin id="250" dir="0" index="7" bw="64" slack="0"/>
<pin id="251" dir="0" index="8" bw="64" slack="0"/>
<pin id="252" dir="0" index="9" bw="64" slack="0"/>
<pin id="253" dir="0" index="10" bw="64" slack="0"/>
<pin id="254" dir="0" index="11" bw="32" slack="0"/>
<pin id="255" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_45/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_k2c_affine_matmul_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="0" index="3" bw="32" slack="0"/>
<pin id="272" dir="0" index="4" bw="32" slack="0"/>
<pin id="273" dir="0" index="5" bw="64" slack="1"/>
<pin id="274" dir="0" index="6" bw="64" slack="1"/>
<pin id="275" dir="0" index="7" bw="64" slack="0"/>
<pin id="276" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_116/24 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="32" slack="2"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_43_i/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/19 tmp_20/32 "/>
</bind>
</comp>

<comp id="292" class="1005" name="reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_array_load_3 output_array_load output_array_load_2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_27_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_70_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="63" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="0" index="3" bw="7" slack="0"/>
<pin id="317" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="63" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="2"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_72_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="exitcond_i_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="3"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_73_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_i_46_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="15" slack="0"/>
<pin id="354" dir="0" index="1" bw="15" slack="0"/>
<pin id="355" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_46/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_i_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_29_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="0" index="1" bw="64" slack="3"/>
<pin id="366" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exitcond9_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="3"/>
<pin id="371" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/17 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_67_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_67/17 "/>
</bind>
</comp>

<comp id="379" class="1004" name="output_array_load_to_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="output_array_load_to/19 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_22_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/19 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_74_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/19 "/>
</bind>
</comp>

<comp id="397" class="1004" name="notlhs_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/19 "/>
</bind>
</comp>

<comp id="403" class="1004" name="notrhs_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/19 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_24_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="2"/>
<pin id="411" dir="0" index="1" bw="1" slack="2"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/21 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_26_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_26/21 "/>
</bind>
</comp>

<comp id="418" class="1004" name="outrows1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/23 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="0" index="1" bw="64" slack="1"/>
<pin id="428" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="429" class="1004" name="exitcond1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="1"/>
<pin id="432" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/30 "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_66_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_66/30 "/>
</bind>
</comp>

<comp id="440" class="1004" name="output_array_load_2_s_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="output_array_load_2_s/32 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_17_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="0" index="3" bw="6" slack="0"/>
<pin id="449" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/32 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_71_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/32 "/>
</bind>
</comp>

<comp id="458" class="1004" name="notlhs2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/32 "/>
</bind>
</comp>

<comp id="464" class="1004" name="notrhs3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="23" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/32 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_19_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="2"/>
<pin id="472" dir="0" index="1" bw="1" slack="2"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/34 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_21_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="1"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_21/34 "/>
</bind>
</comp>

<comp id="479" class="1005" name="bias_numel_read_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="3"/>
<pin id="481" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="kernel_numel_read_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="kernel_ndim_read_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="input_numel_read_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="input_ndim_read_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="output_numel_read_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="2"/>
<pin id="507" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="9"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_27_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="520" class="1005" name="icmp_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="525" class="1005" name="input_shape_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="1"/>
<pin id="527" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="kernel_shape_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="1"/>
<pin id="532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_i_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="542" class="1005" name="j_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="547" class="1005" name="bias_array_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="14" slack="1"/>
<pin id="549" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="552" class="1005" name="output_array_addr_3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="1"/>
<pin id="554" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_3 "/>
</bind>
</comp>

<comp id="557" class="1005" name="i_29_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="562" class="1005" name="bias_array_load_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="2"/>
<pin id="564" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_43_i_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_i "/>
</bind>
</comp>

<comp id="572" class="1005" name="exitcond9_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="4"/>
<pin id="574" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9 "/>
</bind>
</comp>

<comp id="576" class="1005" name="i_67_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_67 "/>
</bind>
</comp>

<comp id="581" class="1005" name="output_array_addr_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="1"/>
<pin id="583" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="notlhs_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="2"/>
<pin id="589" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="592" class="1005" name="notrhs_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="2"/>
<pin id="594" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_25_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="605" class="1005" name="outrows1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="outcols_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="617" class="1005" name="kernel_shape_addr_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="1"/>
<pin id="619" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="innerdim_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_s_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="632" class="1005" name="exitcond1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="4"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="i_66_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_66 "/>
</bind>
</comp>

<comp id="641" class="1005" name="output_array_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="1"/>
<pin id="643" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="notlhs2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="2"/>
<pin id="649" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="notrhs3_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="2"/>
<pin id="654" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs3 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_20_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="163" pin=2"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="185" pin=2"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="259"><net_src comp="98" pin="2"/><net_sink comp="242" pin=3"/></net>

<net id="260"><net_src comp="92" pin="2"/><net_sink comp="242" pin=4"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="242" pin=5"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="242" pin=6"/></net>

<net id="263"><net_src comp="86" pin="2"/><net_sink comp="242" pin=7"/></net>

<net id="264"><net_src comp="80" pin="2"/><net_sink comp="242" pin=8"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="242" pin=9"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="242" pin=11"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="267" pin=4"/></net>

<net id="282"><net_src comp="132" pin="3"/><net_sink comp="267" pin=7"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="158" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="158" pin="7"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="98" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="98" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="242" pin=10"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="98" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="312" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="198" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="210" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="210" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="210" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="194" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="333" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="367"><net_src comp="194" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="222" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="222" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="292" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="379" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="383" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="393" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="417"><net_src comp="409" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="118" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="433"><net_src comp="234" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="234" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="292" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="440" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="444" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="454" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="478"><net_src comp="470" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="74" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="488"><net_src comp="80" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="242" pin=8"/></net>

<net id="493"><net_src comp="86" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="242" pin=7"/></net>

<net id="498"><net_src comp="92" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="503"><net_src comp="98" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="508"><net_src comp="104" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="514"><net_src comp="299" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="305" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="242" pin=10"/></net>

<net id="523"><net_src comp="322" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="528"><net_src comp="110" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="533"><net_src comp="124" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="538"><net_src comp="328" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="342" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="550"><net_src comp="138" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="555"><net_src comp="151" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="560"><net_src comp="363" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="565"><net_src comp="145" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="570"><net_src comp="283" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="575"><net_src comp="368" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="373" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="584"><net_src comp="163" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="590"><net_src comp="397" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="595"><net_src comp="403" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="600"><net_src comp="287" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="608"><net_src comp="418" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="267" pin=5"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="614"><net_src comp="132" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="267" pin=6"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="620"><net_src comp="176" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="625"><net_src comp="132" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="267" pin=7"/></net>

<net id="630"><net_src comp="425" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="635"><net_src comp="429" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="434" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="644"><net_src comp="185" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="650"><net_src comp="458" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="655"><net_src comp="464" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="660"><net_src comp="287" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="474" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 16 21 24 25 34 }
	Port: fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.2 : output_array | {1 2 5 6 17 18 24 25 30 31 }
	Port: k2c_dense.2 : output_numel_read | {1 }
	Port: k2c_dense.2 : input_array | {1 2 24 25 }
	Port: k2c_dense.2 : input_ndim_read | {1 }
	Port: k2c_dense.2 : input_numel_read | {1 }
	Port: k2c_dense.2 : input_shape | {1 2 23 }
	Port: k2c_dense.2 : kernel_array | {1 2 24 25 }
	Port: k2c_dense.2 : kernel_ndim_read | {1 }
	Port: k2c_dense.2 : kernel_numel_read | {1 }
	Port: k2c_dense.2 : kernel_shape | {1 2 23 24 }
	Port: k2c_dense.2 : bias_array | {4 5 24 25 }
	Port: k2c_dense.2 : bias_numel_read | {1 }
	Port: k2c_dense.2 : fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_43 : 1
		StgValue_45 : 1
		icmp : 1
		outrows : 1
		outcols : 1
	State 2
	State 3
		tmp_i : 1
		StgValue_56 : 2
	State 4
		tmp_72 : 1
		exitcond_i : 1
		j : 1
		StgValue_63 : 2
		bias_array_addr : 1
		bias_array_load : 2
		tmp_i_46 : 2
		tmp_i_cast : 3
		output_array_addr_3 : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		exitcond9 : 1
		i_67 : 1
		StgValue_89 : 2
		output_array_addr_1 : 1
		output_array_load : 2
	State 18
	State 19
		tmp_22 : 1
		tmp_74 : 1
		notlhs : 2
		notrhs : 2
	State 20
	State 21
		empty_47 : 1
	State 22
	State 23
		outrows1 : 1
		innerdim : 1
	State 24
		StgValue_116 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		exitcond1 : 1
		i_66 : 1
		StgValue_128 : 2
		output_array_addr : 1
		output_array_load_2 : 2
	State 31
	State 32
		tmp_17 : 1
		tmp_71 : 1
		notlhs2 : 2
		notrhs3 : 2
	State 33
	State 34
		empty : 1
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |       grp_k2c_dot_1_fu_242      |    0    |    40   | 44.0885 |  11739  |   5781  |
|          |   grp_k2c_affine_matmul_fu_267  |    0    |    24   |  17.55  |   2053  |   1086  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    mul   |            grp_fu_425           |    0    |    16   |    0    |   527   |   195   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_283           |    0    |    2    |    0    |   324   |   236   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_27_fu_305          |    0    |    0    |    0    |    0    |    71   |
|          |             j_fu_342            |    0    |    0    |    0    |    0    |    71   |
|    add   |         tmp_i_46_fu_352         |    0    |    0    |    0    |    0    |    22   |
|          |           i_29_fu_363           |    0    |    0    |    0    |    0    |    71   |
|          |           i_67_fu_373           |    0    |    0    |    0    |    0    |    71   |
|          |           i_66_fu_434           |    0    |    0    |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_299           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_322           |    0    |    0    |    0    |    0    |    29   |
|          |           tmp_i_fu_328          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_337        |    0    |    0    |    0    |    0    |    29   |
|   icmp   |         exitcond9_fu_368        |    0    |    0    |    0    |    0    |    29   |
|          |          notlhs_fu_397          |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs_fu_403          |    0    |    0    |    0    |    0    |    18   |
|          |         exitcond1_fu_429        |    0    |    0    |    0    |    0    |    29   |
|          |          notlhs2_fu_458         |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs3_fu_464         |    0    |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fcmp   |            grp_fu_287           |    0    |    0    |    0    |    66   |    67   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  select  |         outrows1_fu_418         |    0    |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    or    |          tmp_24_fu_409          |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_19_fu_470          |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    and   |          tmp_26_fu_413          |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_21_fu_474          |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   bias_numel_read_1_read_fu_74  |    0    |    0    |    0    |    0    |    0    |
|          |  kernel_numel_read_1_read_fu_80 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_1_read_fu_86  |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_2_read_fu_92  |    0    |    0    |    0    |    0    |    0    |
|          |   input_ndim_read_2_read_fu_98  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_104 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_70_fu_312          |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_22_fu_383          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_17_fu_444          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_72_fu_333          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_73_fu_348          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_74_fu_393          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_71_fu_454          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   zext   |        tmp_i_cast_fu_358        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    82   | 61.6385 |  14709  |   8046  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_547  |   14   |
|  bias_array_load_reg_562  |   32   |
| bias_numel_read_1_reg_479 |   64   |
|     exitcond1_reg_632     |    1   |
|     exitcond9_reg_572     |    1   |
|         i2_reg_218        |   64   |
|        i_29_reg_557       |   64   |
|        i_66_reg_636       |   64   |
|        i_67_reg_576       |   64   |
|        i_i_reg_194        |   64   |
|         i_reg_230         |   64   |
|        icmp_reg_520       |    1   |
|      innerdim_reg_622     |   64   |
| input_ndim_read_2_reg_500 |   64   |
| input_numel_read_2_reg_495|   64   |
|  input_shape_addr_reg_525 |    3   |
|        j_i_reg_206        |   64   |
|         j_reg_542         |   64   |
| kernel_ndim_read_1_reg_490|   64   |
|kernel_numel_read_1_reg_485|   64   |
|kernel_shape_addr_1_reg_617|    3   |
| kernel_shape_addr_reg_530 |    3   |
|      notlhs2_reg_647      |    1   |
|       notlhs_reg_587      |    1   |
|      notrhs3_reg_652      |    1   |
|       notrhs_reg_592      |    1   |
|      outcols_reg_611      |   64   |
|output_array_addr_1_reg_581|   14   |
|output_array_addr_3_reg_552|   14   |
| output_array_addr_reg_641 |   14   |
|output_numel_read_1_reg_505|   64   |
|      outrows1_reg_605     |   64   |
|          reg_292          |   32   |
|       tmp_20_reg_657      |    1   |
|       tmp_25_reg_597      |    1   |
|       tmp_27_reg_515      |   64   |
|      tmp_43_i_reg_567     |   32   |
|       tmp_i_reg_535       |    1   |
|        tmp_reg_511        |    1   |
|       tmp_s_reg_627       |   64   |
+---------------------------+--------+
|           Total           |  1388  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_118      |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_132      |  p0  |   4  |   3  |   12   ||    21   |
|       grp_access_fu_145      |  p0  |   2  |  14  |   28   ||    9    |
|       grp_access_fu_158      |  p0  |   4  |  14  |   56   ||    21   |
|       grp_access_fu_158      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_158      |  p2  |   3  |   0  |    0   ||    15   |
|          i_i_reg_194         |  p0  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_242     |  p3  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_242     |  p4  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_242     |  p7  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_242     |  p8  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_242     |  p10 |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_fu_267 |  p7  |   2  |  64  |   128  ||    9    |
|            reg_292           |  p0  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1126  || 19.4088 ||   156   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   82   |   61   |  14709 |  8046  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   19   |    -   |   156  |
|  Register |    -   |    -   |    -   |  1388  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   82   |   81   |  16097 |  8202  |
+-----------+--------+--------+--------+--------+--------+
