#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Dec  8 16:32:30 2025
# Process ID         : 20631
# Current directory  : /home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/design_1_smartconnect_0_0_synth_1
# Command line       : vivado -log design_1_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_0_0.tcl
# Log file           : /home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.vds
# Journal file       : /home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/design_1_smartconnect_0_0_synth_1/vivado.jou
# Running On         : cs730-test3.bu.edu
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : Intel(R) Core(TM) i5-4590 CPU @ 3.30GHz
# CPU Frequency      : 3567.822 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 33287 MB
# Swap memory        : 16844 MB
# Total Virtual      : 50132 MB
# Available Virtual  : 44375 MB
#-----------------------------------------------------------
source design_1_smartconnect_0_0.tcl -notrace
Command: synth_design -top design_1_smartconnect_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20770
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2871.801 ; gain = 147.773 ; free physical = 18129 ; free virtual = 38552
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arinsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arinsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rinsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awinsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awinsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_winsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_winsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_binsw_0.sv:94]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1178]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/scratch/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/scratch/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/scratch/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1216]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1216]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1216]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1216]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1216]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1178]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1476]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_48ac_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1476]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_Z1B1P3' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1718]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00arn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00arn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_48ac_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00awn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00awn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_48ac_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00bn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00bn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_48ac_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00rn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00rn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_48ac_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00wn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00wn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_48ac_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_Z1B1P3' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1718]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_48ac_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_48ac_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1960]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_48ac_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_48ac_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_48ac_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1960]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2540]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_48ac_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_48ac_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_48ac_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_48ac_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_48ac_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FAO4F6' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2540]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s01a2s_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s01a2s_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_F11SX8' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2782]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s01mmu_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s01mmu_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_48ac_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s01sic_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s01sic_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s01tr_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s01tr_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_s01tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_48ac_s01tr_0' is unconnected for instance 's01_transaction_regulator' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3181]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_48ac_s01tr_0' is unconnected for instance 's01_transaction_regulator' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3181]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_48ac_s01tr_0' has 82 connections declared, but only 80 given [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3181]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_F11SX8' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2782]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_AIXRF8' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3264]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_1' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_1' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sawn_1' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_1' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_sawn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sbn_1' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sbn_1' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_48ac_sbn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_srn_1' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_srn_1' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_srn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_swn_1' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_swn_1' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_AIXRF8' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3264]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1MKJLH2' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3506]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arinsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arinsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_aroutsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_aroutsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awinsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awinsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awoutsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awoutsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_binsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_binsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_boutsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_boutsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_6FNK9A' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1225]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_arni_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_arni_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_awni_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_awni_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_bni_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_bni_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_48ac_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rni_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rni_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_wni_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_wni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_wni_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_6FNK9A' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1225]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_rinsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_rinsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_routsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_routsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_48ac_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_winsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_winsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_woutsw_0' [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_woutsw_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1MKJLH2' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:3506]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (0#1) [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1198]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_18_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_18_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_18_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_18_fi_regulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port enb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_18_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_18_top__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_18_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_18_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_18_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_18_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_18_top__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_18_si_handler__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3078.738 ; gain = 354.711 ; free physical = 17833 ; free virtual = 38270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3084.676 ; gain = 360.648 ; free physical = 17830 ; free virtual = 38266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3084.676 ; gain = 360.648 ; free physical = 17830 ; free virtual = 38266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3098.613 ; gain = 0.000 ; free physical = 17861 ; free virtual = 38298
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/design_1_smartconnect_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 51 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3433.383 ; gain = 0.000 ; free physical = 17385 ; free virtual = 37901
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3433.418 ; gain = 0.000 ; free physical = 17365 ; free virtual = 37882
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3433.418 ; gain = 709.391 ; free physical = 16924 ; free virtual = 37445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3441.387 ; gain = 717.359 ; free physical = 16924 ; free virtual = 37444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 3441.387 ; gain = 717.359 ; free physical = 16919 ; free virtual = 37439
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_15_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_15_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_15_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                             0001 | 00000000000000000000000000000000
               R_PENDING |                             0010 | 00000000000000000000000000000001
                    R_RX |                             0100 | 00000000000000000000000000000010
                    R_TX |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3441.387 ; gain = 717.359 ; free physical = 16909 ; free virtual = 37434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 21    
	   2 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     12 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 92    
+---Registers : 
	             2178 Bit    Registers := 8     
	              512 Bit    Registers := 4     
	              183 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 61    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 318   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 4     
	   2 Input  165 Bit        Muxes := 4     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   54 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 4     
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 11    
	   5 Input   12 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 18    
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 50    
	   4 Input    2 Bit        Muxes := 8     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 188   
	   3 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 38    
	   7 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 17    
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_48ac.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_48ac.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_48ac.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_48ac.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 3441.387 ; gain = 717.359 ; free physical = 19440 ; free virtual = 39959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                             | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------+----------------------------------+----------------+----------------------+---------------+
|xpm_memory_sdpram:/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|xpm_memory_sdpram:/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
+----------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 3806.855 ; gain = 1082.828 ; free physical = 19155 ; free virtual = 39673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 3858.473 ; gain = 1134.445 ; free physical = 19103 ; free virtual = 39622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                             | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------+----------------------------------+----------------+----------------------+---------------+
|xpm_memory_sdpram:/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|xpm_memory_sdpram:/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
+----------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 3866.480 ; gain = 1142.453 ; free physical = 19078 ; free virtual = 39616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 4013.293 ; gain = 1289.266 ; free physical = 18950 ; free virtual = 39475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 4013.293 ; gain = 1289.266 ; free physical = 18950 ; free virtual = 39475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 4013.293 ; gain = 1289.266 ; free physical = 18948 ; free virtual = 39474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 4013.293 ; gain = 1289.266 ; free physical = 18948 ; free virtual = 39474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 4013.293 ; gain = 1289.266 ; free physical = 18948 ; free virtual = 39474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 4013.293 ; gain = 1289.266 ; free physical = 18948 ; free virtual = 39474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     5|
|2     |LUT1     |   145|
|3     |LUT2     |   163|
|4     |LUT3     |   390|
|5     |LUT4     |   173|
|6     |LUT5     |   164|
|7     |LUT6     |   212|
|8     |MUXF7    |     2|
|9     |RAM16X1D |     2|
|10    |SRL16    |     1|
|11    |SRL16E   |     2|
|12    |FDCE     |   141|
|13    |FDRE     |   915|
|14    |FDSE     |    46|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 4013.293 ; gain = 1289.266 ; free physical = 18948 ; free virtual = 39474
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21845 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 4013.293 ; gain = 940.523 ; free physical = 18948 ; free virtual = 39474
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 4013.293 ; gain = 1289.266 ; free physical = 18948 ; free virtual = 39474
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4013.293 ; gain = 0.000 ; free physical = 19118 ; free virtual = 39644
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4013.293 ; gain = 0.000 ; free physical = 19122 ; free virtual = 39648
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: b0d4e4cf
INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 4013.293 ; gain = 2248.406 ; free physical = 19122 ; free virtual = 39647
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2910.000; main = 2903.402; forked = 270.850
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5351.531; main = 3963.621; forked = 1586.672
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4013.293 ; gain = 0.000 ; free physical = 19122 ; free virtual = 39648
INFO: [Common 17-1381] The checkpoint '/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_0_0, cache-ID = 1b3e4f324ed88518
INFO: [Coretcl 2-1174] Renamed 224 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4013.293 ; gain = 0.000 ; free physical = 19103 ; free virtual = 39638
INFO: [Common 17-1381] The checkpoint '/home/ugrad/aldenb/group-work/12.01.25/12.01.25.runs/design_1_smartconnect_0_0_synth_1/design_1_smartconnect_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_smartconnect_0_0_utilization_synth.rpt -pb design_1_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  8 16:34:04 2025...
