INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Desktop/project_5/project_5.srcs/sources_1/imports/Exercise5/uart_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_loopback
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Desktop/project_5/project_5.srcs/sources_1/imports/Exercise5/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Desktop/project_5/project_5.srcs/sources_1/imports/Exercise5/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/Desktop/project_5/project_5.srcs/sim_1/imports/Exercise5/tb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
