#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e81280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e81410 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1e78930 .functor NOT 1, L_0x1eafdb0, C4<0>, C4<0>, C4<0>;
L_0x1eafb60 .functor XOR 1, L_0x1eafa00, L_0x1eafac0, C4<0>, C4<0>;
L_0x1eafca0 .functor XOR 1, L_0x1eafb60, L_0x1eafbd0, C4<0>, C4<0>;
v0x1ead220_0 .net *"_ivl_10", 0 0, L_0x1eafbd0;  1 drivers
v0x1ead320_0 .net *"_ivl_12", 0 0, L_0x1eafca0;  1 drivers
v0x1ead400_0 .net *"_ivl_2", 0 0, L_0x1eaf960;  1 drivers
v0x1ead4c0_0 .net *"_ivl_4", 0 0, L_0x1eafa00;  1 drivers
v0x1ead5a0_0 .net *"_ivl_6", 0 0, L_0x1eafac0;  1 drivers
v0x1ead6d0_0 .net *"_ivl_8", 0 0, L_0x1eafb60;  1 drivers
v0x1ead7b0_0 .var "clk", 0 0;
v0x1ead850_0 .net "f_dut", 0 0, L_0x1eaf7a0;  1 drivers
v0x1ead8f0_0 .net "f_ref", 0 0, L_0x1eaea60;  1 drivers
v0x1eada20_0 .var/2u "stats1", 159 0;
v0x1eadac0_0 .var/2u "strobe", 0 0;
v0x1eadb60_0 .net "tb_match", 0 0, L_0x1eafdb0;  1 drivers
v0x1eadc20_0 .net "tb_mismatch", 0 0, L_0x1e78930;  1 drivers
v0x1eadce0_0 .net "wavedrom_enable", 0 0, v0x1eabd50_0;  1 drivers
v0x1eadd80_0 .net "wavedrom_title", 511 0, v0x1eabe10_0;  1 drivers
v0x1eade50_0 .net "x1", 0 0, v0x1eabed0_0;  1 drivers
v0x1eadef0_0 .net "x2", 0 0, v0x1eabf70_0;  1 drivers
v0x1eae0a0_0 .net "x3", 0 0, v0x1eac060_0;  1 drivers
L_0x1eaf960 .concat [ 1 0 0 0], L_0x1eaea60;
L_0x1eafa00 .concat [ 1 0 0 0], L_0x1eaea60;
L_0x1eafac0 .concat [ 1 0 0 0], L_0x1eaf7a0;
L_0x1eafbd0 .concat [ 1 0 0 0], L_0x1eaea60;
L_0x1eafdb0 .cmp/eeq 1, L_0x1eaf960, L_0x1eafca0;
S_0x1e815a0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1e81410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1e6de70 .functor NOT 1, v0x1eac060_0, C4<0>, C4<0>, C4<0>;
L_0x1e81cc0 .functor AND 1, L_0x1e6de70, v0x1eabf70_0, C4<1>, C4<1>;
L_0x1e789a0 .functor NOT 1, v0x1eabed0_0, C4<0>, C4<0>, C4<0>;
L_0x1eae340 .functor AND 1, L_0x1e81cc0, L_0x1e789a0, C4<1>, C4<1>;
L_0x1eae410 .functor NOT 1, v0x1eac060_0, C4<0>, C4<0>, C4<0>;
L_0x1eae480 .functor AND 1, L_0x1eae410, v0x1eabf70_0, C4<1>, C4<1>;
L_0x1eae530 .functor AND 1, L_0x1eae480, v0x1eabed0_0, C4<1>, C4<1>;
L_0x1eae5f0 .functor OR 1, L_0x1eae340, L_0x1eae530, C4<0>, C4<0>;
L_0x1eae750 .functor NOT 1, v0x1eabf70_0, C4<0>, C4<0>, C4<0>;
L_0x1eae7c0 .functor AND 1, v0x1eac060_0, L_0x1eae750, C4<1>, C4<1>;
L_0x1eae8e0 .functor AND 1, L_0x1eae7c0, v0x1eabed0_0, C4<1>, C4<1>;
L_0x1eae950 .functor OR 1, L_0x1eae5f0, L_0x1eae8e0, C4<0>, C4<0>;
L_0x1eaead0 .functor AND 1, v0x1eac060_0, v0x1eabf70_0, C4<1>, C4<1>;
L_0x1eaeb40 .functor AND 1, L_0x1eaead0, v0x1eabed0_0, C4<1>, C4<1>;
L_0x1eaea60 .functor OR 1, L_0x1eae950, L_0x1eaeb40, C4<0>, C4<0>;
v0x1e78ba0_0 .net *"_ivl_0", 0 0, L_0x1e6de70;  1 drivers
v0x1e78c40_0 .net *"_ivl_10", 0 0, L_0x1eae480;  1 drivers
v0x1e6dee0_0 .net *"_ivl_12", 0 0, L_0x1eae530;  1 drivers
v0x1eaa6b0_0 .net *"_ivl_14", 0 0, L_0x1eae5f0;  1 drivers
v0x1eaa790_0 .net *"_ivl_16", 0 0, L_0x1eae750;  1 drivers
v0x1eaa8c0_0 .net *"_ivl_18", 0 0, L_0x1eae7c0;  1 drivers
v0x1eaa9a0_0 .net *"_ivl_2", 0 0, L_0x1e81cc0;  1 drivers
v0x1eaaa80_0 .net *"_ivl_20", 0 0, L_0x1eae8e0;  1 drivers
v0x1eaab60_0 .net *"_ivl_22", 0 0, L_0x1eae950;  1 drivers
v0x1eaacd0_0 .net *"_ivl_24", 0 0, L_0x1eaead0;  1 drivers
v0x1eaadb0_0 .net *"_ivl_26", 0 0, L_0x1eaeb40;  1 drivers
v0x1eaae90_0 .net *"_ivl_4", 0 0, L_0x1e789a0;  1 drivers
v0x1eaaf70_0 .net *"_ivl_6", 0 0, L_0x1eae340;  1 drivers
v0x1eab050_0 .net *"_ivl_8", 0 0, L_0x1eae410;  1 drivers
v0x1eab130_0 .net "f", 0 0, L_0x1eaea60;  alias, 1 drivers
v0x1eab1f0_0 .net "x1", 0 0, v0x1eabed0_0;  alias, 1 drivers
v0x1eab2b0_0 .net "x2", 0 0, v0x1eabf70_0;  alias, 1 drivers
v0x1eab370_0 .net "x3", 0 0, v0x1eac060_0;  alias, 1 drivers
S_0x1eab4b0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1e81410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1eabc90_0 .net "clk", 0 0, v0x1ead7b0_0;  1 drivers
v0x1eabd50_0 .var "wavedrom_enable", 0 0;
v0x1eabe10_0 .var "wavedrom_title", 511 0;
v0x1eabed0_0 .var "x1", 0 0;
v0x1eabf70_0 .var "x2", 0 0;
v0x1eac060_0 .var "x3", 0 0;
E_0x1e7c160/0 .event negedge, v0x1eabc90_0;
E_0x1e7c160/1 .event posedge, v0x1eabc90_0;
E_0x1e7c160 .event/or E_0x1e7c160/0, E_0x1e7c160/1;
E_0x1e7bef0 .event negedge, v0x1eabc90_0;
E_0x1e679f0 .event posedge, v0x1eabc90_0;
S_0x1eab790 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1eab4b0;
 .timescale -12 -12;
v0x1eab990_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1eaba90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1eab4b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1eac160 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1e81410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1eaed70 .functor NOT 1, v0x1eabf70_0, C4<0>, C4<0>, C4<0>;
L_0x1eaeef0 .functor AND 1, v0x1eac060_0, L_0x1eaed70, C4<1>, C4<1>;
L_0x1eaf0e0 .functor NOT 1, v0x1eac060_0, C4<0>, C4<0>, C4<0>;
L_0x1eaf150 .functor AND 1, L_0x1eaf0e0, v0x1eabf70_0, C4<1>, C4<1>;
L_0x1eaf240 .functor NOT 1, v0x1eabed0_0, C4<0>, C4<0>, C4<0>;
L_0x1eaf3c0 .functor AND 1, L_0x1eaf150, L_0x1eaf240, C4<1>, C4<1>;
L_0x1eaf510 .functor OR 1, L_0x1eaeef0, L_0x1eaf3c0, C4<0>, C4<0>;
L_0x1eaf620 .functor AND 1, v0x1eac060_0, v0x1eabf70_0, C4<1>, C4<1>;
L_0x1eaf6e0 .functor AND 1, L_0x1eaf620, v0x1eabed0_0, C4<1>, C4<1>;
L_0x1eaf7a0 .functor OR 1, L_0x1eaf510, L_0x1eaf6e0, C4<0>, C4<0>;
v0x1eac370_0 .net *"_ivl_0", 0 0, L_0x1eaed70;  1 drivers
v0x1eac450_0 .net *"_ivl_10", 0 0, L_0x1eaf3c0;  1 drivers
v0x1eac530_0 .net *"_ivl_12", 0 0, L_0x1eaf510;  1 drivers
v0x1eac620_0 .net *"_ivl_14", 0 0, L_0x1eaf620;  1 drivers
v0x1eac700_0 .net *"_ivl_16", 0 0, L_0x1eaf6e0;  1 drivers
v0x1eac830_0 .net *"_ivl_2", 0 0, L_0x1eaeef0;  1 drivers
v0x1eac910_0 .net *"_ivl_4", 0 0, L_0x1eaf0e0;  1 drivers
v0x1eac9f0_0 .net *"_ivl_6", 0 0, L_0x1eaf150;  1 drivers
v0x1eacad0_0 .net *"_ivl_8", 0 0, L_0x1eaf240;  1 drivers
v0x1eacc40_0 .net "f", 0 0, L_0x1eaf7a0;  alias, 1 drivers
v0x1eacd00_0 .net "x1", 0 0, v0x1eabed0_0;  alias, 1 drivers
v0x1eacda0_0 .net "x2", 0 0, v0x1eabf70_0;  alias, 1 drivers
v0x1eace90_0 .net "x3", 0 0, v0x1eac060_0;  alias, 1 drivers
S_0x1ead000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1e81410;
 .timescale -12 -12;
E_0x1e7c3b0 .event anyedge, v0x1eadac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eadac0_0;
    %nor/r;
    %assign/vec4 v0x1eadac0_0, 0;
    %wait E_0x1e7c3b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1eab4b0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1eabed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eabf70_0, 0;
    %assign/vec4 v0x1eac060_0, 0;
    %wait E_0x1e7bef0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e679f0;
    %load/vec4 v0x1eac060_0;
    %load/vec4 v0x1eabf70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1eabed0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1eabed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eabf70_0, 0;
    %assign/vec4 v0x1eac060_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e7bef0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1eaba90;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e7c160;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1eabed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eabf70_0, 0;
    %assign/vec4 v0x1eac060_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1e81410;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ead7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eadac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e81410;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ead7b0_0;
    %inv;
    %store/vec4 v0x1ead7b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e81410;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1eabc90_0, v0x1eadc20_0, v0x1eae0a0_0, v0x1eadef0_0, v0x1eade50_0, v0x1ead8f0_0, v0x1ead850_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e81410;
T_7 ;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e81410;
T_8 ;
    %wait E_0x1e7c160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eada20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eada20_0, 4, 32;
    %load/vec4 v0x1eadb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eada20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eada20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eada20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ead8f0_0;
    %load/vec4 v0x1ead8f0_0;
    %load/vec4 v0x1ead850_0;
    %xor;
    %load/vec4 v0x1ead8f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eada20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1eada20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eada20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter6/response0/top_module.sv";
