#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027a946dbd50 .scope module, "IF_stage_tb" "IF_stage_tb" 2 7;
 .timescale -9 -12;
P_0000027a94afe480 .param/l "CLK_PERIOD" 0 2 30, +C4<00000000000000000000000000001010>;
v0000027a94b8e2b0_0 .var "BS", 1 0;
v0000027a94b8db30_0 .var "BrA", 31 0;
v0000027a94b8dbd0_0 .var "JMP", 31 0;
v0000027a94b8d590_0 .net "PC_1", 31 0, L_0000027a94b8d1d0;  1 drivers
v0000027a94b8e350_0 .var "PC_initial", 31 0;
v0000027a94b8d8b0_0 .net "PC_next", 31 0, L_0000027a94b8d310;  1 drivers
v0000027a94b8e210_0 .var "PS", 0 0;
v0000027a94b8ecb0_0 .var "RAA", 31 0;
v0000027a94b8df90_0 .var "Z", 0 0;
v0000027a94b8d130_0 .var "clk", 0 0;
v0000027a94b8e850_0 .net "instruction", 31 0, L_0000027a94b39c20;  1 drivers
v0000027a94b8d810_0 .var "rst", 0 0;
v0000027a94b8d950_0 .var "test_addr", 31 0;
v0000027a94b8d9f0_0 .net "test_instruction", 31 0, L_0000027a94b3a6a0;  1 drivers
S_0000027a94b38b30 .scope module, "dut" "IF_stage" 2 33, 3 1 0, S_0000027a946dbd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /INPUT 32 "BrA";
    .port_info 4 /INPUT 32 "RAA";
    .port_info 5 /INPUT 32 "JMP";
    .port_info 6 /INPUT 2 "BS";
    .port_info 7 /INPUT 1 "PS";
    .port_info 8 /INPUT 1 "Z";
    .port_info 9 /OUTPUT 32 "PC_next";
    .port_info 10 /OUTPUT 32 "PC_1";
    .port_info 11 /OUTPUT 32 "instruction";
v0000027a94b8c760_0 .net "BS", 1 0, v0000027a94b8e2b0_0;  1 drivers
v0000027a94b8cd00_0 .net "BrA", 31 0, v0000027a94b8db30_0;  1 drivers
v0000027a94b8cee0_0 .net "JMP", 31 0, v0000027a94b8dbd0_0;  1 drivers
v0000027a94b8e170_0 .net "PC", 31 0, v0000027a94b8e350_0;  1 drivers
v0000027a94b8e490_0 .net "PC_1", 31 0, L_0000027a94b8d1d0;  alias, 1 drivers
v0000027a94b8ead0_0 .net "PC_next", 31 0, L_0000027a94b8d310;  alias, 1 drivers
v0000027a94b8d270_0 .net "PS", 0 0, v0000027a94b8e210_0;  1 drivers
v0000027a94b8dc70_0 .net "RAA", 31 0, v0000027a94b8ecb0_0;  1 drivers
v0000027a94b8e0d0_0 .net "Z", 0 0, v0000027a94b8df90_0;  1 drivers
L_0000027a94bc0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027a94b8d6d0_0 .net/2u *"_ivl_0", 31 0, L_0000027a94bc0088;  1 drivers
v0000027a94b8ec10_0 .net "clk", 0 0, v0000027a94b8d130_0;  1 drivers
v0000027a94b8e7b0_0 .net "instruction", 31 0, L_0000027a94b39c20;  alias, 1 drivers
v0000027a94b8e530_0 .net "rst", 0 0, v0000027a94b8d810_0;  1 drivers
L_0000027a94b8d1d0 .arith/sum 32, v0000027a94b8e350_0, L_0000027a94bc0088;
S_0000027a94b38cc0 .scope module, "inst_mem" "instructionMemory" 3 28, 4 1 0, S_0000027a94b38b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000027a94b39c20 .functor BUFZ 32, L_0000027a94b8ddb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a946d6740_0 .net *"_ivl_0", 31 0, L_0000027a94b8ddb0;  1 drivers
v0000027a94b8c3a0_0 .net *"_ivl_3", 9 0, L_0000027a94b8e710;  1 drivers
v0000027a94b8c080_0 .net *"_ivl_4", 11 0, L_0000027a94b8d3b0;  1 drivers
L_0000027a94bc00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a94b8c8a0_0 .net *"_ivl_7", 1 0, L_0000027a94bc00d0;  1 drivers
v0000027a94b8c940_0 .net "addr", 31 0, v0000027a94b8e350_0;  alias, 1 drivers
v0000027a94b8c120_0 .var/i "i", 31 0;
v0000027a94b8c800_0 .net "instruction", 31 0, L_0000027a94b39c20;  alias, 1 drivers
v0000027a94b8c9e0 .array "memory", 1023 0, 31 0;
L_0000027a94b8ddb0 .array/port v0000027a94b8c9e0, L_0000027a94b8d3b0;
L_0000027a94b8e710 .part v0000027a94b8e350_0, 0, 10;
L_0000027a94b8d3b0 .concat [ 10 2 0 0], L_0000027a94b8e710, L_0000027a94bc00d0;
S_0000027a94b391d0 .scope module, "mux_c" "muxC" 3 34, 5 1 0, S_0000027a94b38b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_1";
    .port_info 1 /INPUT 32 "BrA";
    .port_info 2 /INPUT 32 "RAA";
    .port_info 3 /INPUT 32 "JMP";
    .port_info 4 /INPUT 2 "BS";
    .port_info 5 /INPUT 1 "PS";
    .port_info 6 /INPUT 1 "Z";
    .port_info 7 /OUTPUT 32 "out";
L_0000027a94b3a7f0 .functor NOT 1, v0000027a94b8df90_0, C4<0>, C4<0>, C4<0>;
L_0000027a94b3a1d0 .functor AND 1, L_0000027a94b8e3f0, L_0000027a94b8d4f0, C4<1>, C4<1>;
v0000027a94b8cda0_0 .net "BS", 1 0, v0000027a94b8e2b0_0;  alias, 1 drivers
v0000027a94b8ca80_0 .net "BS0", 0 0, L_0000027a94b8e3f0;  1 drivers
v0000027a94b8ce40_0 .net "BS1", 0 0, L_0000027a94b8dd10;  1 drivers
v0000027a94b8c1c0_0 .net "BrA", 31 0, v0000027a94b8db30_0;  alias, 1 drivers
v0000027a94b8c260_0 .net "JMP", 31 0, v0000027a94b8dbd0_0;  alias, 1 drivers
v0000027a94b8c440_0 .net "PC_1", 31 0, L_0000027a94b8d1d0;  alias, 1 drivers
v0000027a94b8cf80_0 .net "PS", 0 0, v0000027a94b8e210_0;  alias, 1 drivers
v0000027a94b8cb20_0 .net "RAA", 31 0, v0000027a94b8ecb0_0;  alias, 1 drivers
v0000027a94b8c4e0_0 .net "Z", 0 0, v0000027a94b8df90_0;  alias, 1 drivers
v0000027a94b8c300_0 .net *"_ivl_4", 0 0, L_0000027a94b3a7f0;  1 drivers
v0000027a94b8c580_0 .net *"_ivl_8", 0 0, L_0000027a94b3a1d0;  1 drivers
v0000027a94b8cbc0_0 .net "bottom_path", 31 0, L_0000027a94b8de50;  1 drivers
v0000027a94b8cc60_0 .net "branch_condition", 0 0, L_0000027a94b8d4f0;  1 drivers
v0000027a94b8c620_0 .net "out", 31 0, L_0000027a94b8d310;  alias, 1 drivers
v0000027a94b8c6c0_0 .net "top_path", 31 0, L_0000027a94b8da90;  1 drivers
L_0000027a94b8dd10 .part v0000027a94b8e2b0_0, 1, 1;
L_0000027a94b8e3f0 .part v0000027a94b8e2b0_0, 0, 1;
L_0000027a94b8d4f0 .functor MUXZ 1, v0000027a94b8df90_0, L_0000027a94b3a7f0, v0000027a94b8e210_0, C4<>;
L_0000027a94b8da90 .functor MUXZ 32, L_0000027a94b8d1d0, v0000027a94b8db30_0, L_0000027a94b3a1d0, C4<>;
L_0000027a94b8de50 .functor MUXZ 32, v0000027a94b8ecb0_0, v0000027a94b8dbd0_0, L_0000027a94b8e3f0, C4<>;
L_0000027a94b8d310 .functor MUXZ 32, L_0000027a94b8da90, L_0000027a94b8de50, L_0000027a94b8dd10, C4<>;
S_0000027a94b39360 .scope task, "initialize" "initialize" 2 61, 2 61 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.initialize ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a94b8d810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a94b8e350_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000027a94b8db30_0, 0, 32;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0000027a94b8ecb0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000027a94b8dbd0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a94b8e2b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8e210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8df90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a94b8d950_0, 0, 32;
    %end;
S_0000027a94b0e7d0 .scope module, "inst_mem_test" "instructionMemory" 2 49, 4 1 0, S_0000027a946dbd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000027a94b3a6a0 .functor BUFZ 32, L_0000027a94b8e990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a94b8ed50_0 .net *"_ivl_0", 31 0, L_0000027a94b8e990;  1 drivers
v0000027a94b8ef30_0 .net *"_ivl_3", 9 0, L_0000027a94b8e8f0;  1 drivers
v0000027a94b8d630_0 .net *"_ivl_4", 11 0, L_0000027a94b8ea30;  1 drivers
L_0000027a94bc0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a94b8e5d0_0 .net *"_ivl_7", 1 0, L_0000027a94bc0118;  1 drivers
v0000027a94b8d770_0 .net "addr", 31 0, v0000027a94b8d950_0;  1 drivers
v0000027a94b8d090_0 .var/i "i", 31 0;
v0000027a94b8e670_0 .net "instruction", 31 0, L_0000027a94b3a6a0;  alias, 1 drivers
v0000027a94b8eb70 .array "memory", 1023 0, 31 0;
L_0000027a94b8e990 .array/port v0000027a94b8eb70, L_0000027a94b8ea30;
L_0000027a94b8e8f0 .part v0000027a94b8d950_0, 0, 10;
L_0000027a94b8ea30 .concat [ 10 2 0 0], L_0000027a94b8e8f0, L_0000027a94bc0118;
S_0000027a94b0e960 .scope task, "load_test_instructions" "load_test_instructions" 2 76, 2 76 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.load_test_instructions ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a94b8c9e0, 4, 0;
    %pushi/vec4 68190208, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a94b8c9e0, 4, 0;
    %pushi/vec4 168853504, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a94b8c9e0, 4, 0;
    %pushi/vec4 3830546432, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a94b8c9e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a94b8eb70, 4, 0;
    %pushi/vec4 68190208, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a94b8eb70, 4, 0;
    %pushi/vec4 168853504, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a94b8eb70, 4, 0;
    %pushi/vec4 3830546432, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a94b8eb70, 4, 0;
    %end;
S_0000027a946d60c0 .scope task, "test_bnz_taken" "test_bnz_taken" 2 162, 2 162 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.test_bnz_taken ;
    %vpi_call 2 164 "$display", "Testing BNZ taken..." {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027a94b8e350_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a94b8e2b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a94b8e210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8df90_0, 0, 1;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000027a94b8db30_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d8b0_0;
    %cmpi/ne 32, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 173 "$display", "ERROR: PC_next = %h, expected 32'h20", v0000027a94b8d8b0_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 175 "$display", "PASS: PC_next = %h as expected", v0000027a94b8d8b0_0 {0 0 0};
T_2.1 ;
    %end;
S_0000027a946d6250 .scope task, "test_branch_not_taken" "test_branch_not_taken" 2 145, 2 145 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.test_branch_not_taken ;
    %vpi_call 2 147 "$display", "Testing branch not taken..." {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027a94b8e350_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a94b8e2b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8e210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8df90_0, 0, 1;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000027a94b8db30_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d8b0_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 156 "$display", "ERROR: PC_next = %h, expected 32'h3", v0000027a94b8d8b0_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 158 "$display", "PASS: PC_next = %h as expected", v0000027a94b8d8b0_0 {0 0 0};
T_3.3 ;
    %end;
S_0000027a946d63e0 .scope task, "test_branch_taken" "test_branch_taken" 2 128, 2 128 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.test_branch_taken ;
    %vpi_call 2 130 "$display", "Testing branch taken..." {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027a94b8e350_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a94b8e2b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8e210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a94b8df90_0, 0, 1;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000027a94b8db30_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d8b0_0;
    %cmpi/ne 32, 0, 32;
    %jmp/0xz  T_4.4, 6;
    %vpi_call 2 139 "$display", "ERROR: PC_next = %h, expected 32'h20", v0000027a94b8d8b0_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 141 "$display", "PASS: PC_next = %h as expected", v0000027a94b8d8b0_0 {0 0 0};
T_4.5 ;
    %end;
S_0000027a94b97060 .scope task, "test_instruction_memory" "test_instruction_memory" 2 209, 2 209 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.test_instruction_memory ;
    %vpi_call 2 211 "$display", "Testing instruction memory directly..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a94b8d950_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d9f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 215 "$display", "ERROR: Instruction at addr 0 = %h, expected 32'h00000000", v0000027a94b8d9f0_0 {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 217 "$display", "PASS: Instruction at addr 0 = %h as expected", v0000027a94b8d9f0_0 {0 0 0};
T_5.7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027a94b8d950_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d9f0_0;
    %cmpi/ne 68190208, 0, 32;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 2 222 "$display", "ERROR: Instruction at addr 1 = %h, expected 32'h04108000", v0000027a94b8d9f0_0 {0 0 0};
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 2 224 "$display", "PASS: Instruction at addr 1 = %h as expected", v0000027a94b8d9f0_0 {0 0 0};
T_5.9 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027a94b8d950_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d9f0_0;
    %cmpi/ne 168853504, 0, 32;
    %jmp/0xz  T_5.10, 6;
    %vpi_call 2 229 "$display", "ERROR: Instruction at addr 2 = %h, expected 32'h0A108000", v0000027a94b8d9f0_0 {0 0 0};
    %jmp T_5.11;
T_5.10 ;
    %vpi_call 2 231 "$display", "PASS: Instruction at addr 2 = %h as expected", v0000027a94b8d9f0_0 {0 0 0};
T_5.11 ;
    %end;
S_0000027a94b971f0 .scope task, "test_jump_immediate" "test_jump_immediate" 2 194, 2 194 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.test_jump_immediate ;
    %vpi_call 2 196 "$display", "Testing jump immediate..." {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027a94b8e350_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027a94b8e2b0_0, 0, 2;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000027a94b8dbd0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d8b0_0;
    %cmpi/ne 64, 0, 32;
    %jmp/0xz  T_6.12, 6;
    %vpi_call 2 203 "$display", "ERROR: PC_next = %h, expected 32'h40", v0000027a94b8d8b0_0 {0 0 0};
    %jmp T_6.13;
T_6.12 ;
    %vpi_call 2 205 "$display", "PASS: PC_next = %h as expected", v0000027a94b8d8b0_0 {0 0 0};
T_6.13 ;
    %end;
S_0000027a94b97380 .scope task, "test_jump_register" "test_jump_register" 2 179, 2 179 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.test_jump_register ;
    %vpi_call 2 181 "$display", "Testing jump register..." {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027a94b8e350_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027a94b8e2b0_0, 0, 2;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0000027a94b8ecb0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d8b0_0;
    %cmpi/ne 48, 0, 32;
    %jmp/0xz  T_7.14, 6;
    %vpi_call 2 188 "$display", "ERROR: PC_next = %h, expected 32'h30", v0000027a94b8d8b0_0 {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call 2 190 "$display", "PASS: PC_next = %h as expected", v0000027a94b8d8b0_0 {0 0 0};
T_7.15 ;
    %end;
S_0000027a94b97510 .scope task, "test_sequential_fetch" "test_sequential_fetch" 2 93, 2 93 0, S_0000027a946dbd50;
 .timescale -9 -12;
TD_IF_stage_tb.test_sequential_fetch ;
    %vpi_call 2 95 "$display", "Testing sequential instruction fetch..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a94b8e350_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a94b8e2b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8e210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8df90_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d8b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_8.16, 6;
    %vpi_call 2 103 "$display", "ERROR: PC_next = %h, expected 32'h1", v0000027a94b8d8b0_0 {0 0 0};
    %jmp T_8.17;
T_8.16 ;
    %vpi_call 2 105 "$display", "PASS: PC_next = %h as expected", v0000027a94b8d8b0_0 {0 0 0};
T_8.17 ;
    %load/vec4 v0000027a94b8e850_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.18, 6;
    %vpi_call 2 108 "$display", "ERROR: Instruction = %h, expected 32'h00000000", v0000027a94b8e850_0 {0 0 0};
    %jmp T_8.19;
T_8.18 ;
    %vpi_call 2 110 "$display", "PASS: Instruction = %h as expected", v0000027a94b8e850_0 {0 0 0};
T_8.19 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027a94b8e350_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000027a94b8d8b0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_8.20, 6;
    %vpi_call 2 117 "$display", "ERROR: PC_next = %h, expected 32'h2", v0000027a94b8d8b0_0 {0 0 0};
    %jmp T_8.21;
T_8.20 ;
    %vpi_call 2 119 "$display", "PASS: PC_next = %h as expected", v0000027a94b8d8b0_0 {0 0 0};
T_8.21 ;
    %load/vec4 v0000027a94b8e850_0;
    %cmpi/ne 68190208, 0, 32;
    %jmp/0xz  T_8.22, 6;
    %vpi_call 2 122 "$display", "ERROR: Instruction = %h, expected 32'h04108000", v0000027a94b8e850_0 {0 0 0};
    %jmp T_8.23;
T_8.22 ;
    %vpi_call 2 124 "$display", "PASS: Instruction = %h as expected", v0000027a94b8e850_0 {0 0 0};
T_8.23 ;
    %end;
    .scope S_0000027a94b38cc0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a94b8c120_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000027a94b8c120_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027a94b8c120_0;
    %store/vec4a v0000027a94b8c9e0, 4, 0;
    %load/vec4 v0000027a94b8c120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a94b8c120_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000027a94b0e7d0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a94b8d090_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000027a94b8d090_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027a94b8d090_0;
    %store/vec4a v0000027a94b8eb70, 4, 0;
    %load/vec4 v0000027a94b8d090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a94b8d090_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0000027a946dbd50;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8d130_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0000027a94b8d130_0;
    %inv;
    %store/vec4 v0000027a94b8d130_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0000027a946dbd50;
T_12 ;
    %vpi_call 2 239 "$dumpfile", "IF_stage_tb.vcd" {0 0 0};
    %vpi_call 2 240 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027a946dbd50 {0 0 0};
    %vpi_call 2 242 "$display", "Starting IF stage tests..." {0 0 0};
    %fork TD_IF_stage_tb.initialize, S_0000027a94b39360;
    %join;
    %fork TD_IF_stage_tb.load_test_instructions, S_0000027a94b0e960;
    %join;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a94b8d810_0, 0, 1;
    %delay 10000, 0;
    %fork TD_IF_stage_tb.test_sequential_fetch, S_0000027a94b97510;
    %join;
    %fork TD_IF_stage_tb.test_branch_taken, S_0000027a946d63e0;
    %join;
    %fork TD_IF_stage_tb.test_branch_not_taken, S_0000027a946d6250;
    %join;
    %fork TD_IF_stage_tb.test_bnz_taken, S_0000027a946d60c0;
    %join;
    %fork TD_IF_stage_tb.test_jump_register, S_0000027a94b97380;
    %join;
    %fork TD_IF_stage_tb.test_jump_immediate, S_0000027a94b971f0;
    %join;
    %fork TD_IF_stage_tb.test_instruction_memory, S_0000027a94b97060;
    %join;
    %vpi_call 2 263 "$display", "All IF stage tests completed!" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 265 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "IF_stage_tb.v";
    "./../IF_stage.v";
    "./../instructionMemory.v";
    "./../muxC.v";
