{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.24903e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 4.48688e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.43791e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 4.48688e-06,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 45.0432,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 7.5072,
	"finish__design__instance__count__class:multi_input_combinational_cell": 12,
	"finish__design__instance__area__class:multi_input_combinational_cell": 70.0672,
	"finish__design__instance__count": 26,
	"finish__design__instance__area": 122.618,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.86844,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.800728,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.899809,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 3.66324e-06,
	"finish__power__switching__total": 4.13104e-06,
	"finish__power__leakage__total": 4.63822e-11,
	"finish__power__total": 7.79433e-06,
	"finish__design__io": 12,
	"finish__design__die__area": 1844.27,
	"finish__design__core__area": 1541.48,
	"finish__design__instance__count": 42,
	"finish__design__instance__area": 142.637,
	"finish__design__instance__count__stdcell": 42,
	"finish__design__instance__area__stdcell": 142.637,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0925325,
	"finish__design__instance__utilization__stdcell": 0.0925325,
	"finish__design__rows": 14,
	"finish__design__rows:unithd": 14,
	"finish__design__sites": 1232,
	"finish__design__sites:unithd": 1232,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}