# AND Gate in Verilog

## Overview
This project implements a simple **2-input AND gate** in Verilog.  
The AND gate outputs logic `1` only when **both** inputs are logic `1`.

**Truth Table:**

| Input A | Input B | Output (Y) |
|---------|---------|------------|
|    0    |    0    |     0      |
|    0    |    1    |     0      |
|    1    |    0    |     0      |
|    1    |    1    |     1      |

---


