#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5ee684d33c50 .scope module, "skidbuff_test" "skidbuff_test" 2 4;
 .timescale -11 -12;
v0x5ee684d54240_0 .var "clk", 0 0;
v0x5ee684d54300_0 .var "data_in", 63 0;
v0x5ee684d543f0_0 .net "data_out", 7 0, v0x5ee684d53ba0_0;  1 drivers
v0x5ee684d544f0 .array "expected_data", 7 0, 7 0;
v0x5ee684d54590_0 .var/i "i", 31 0;
v0x5ee684d54650_0 .net "master_data", 7 0, v0x5ee684d514e0_0;  1 drivers
v0x5ee684d54760_0 .net "master_last", 0 0, v0x5ee684d51840_0;  1 drivers
v0x5ee684d54850_0 .net "master_ready", 0 0, v0x5ee684d533e0_0;  1 drivers
v0x5ee684d54940_0 .net "master_valid", 0 0, L_0x5ee684cd9510;  1 drivers
v0x5ee684d54a70_0 .var "reset_n", 0 0;
v0x5ee684d54b10_0 .net "slave_data", 7 0, v0x5ee684d52c80_0;  1 drivers
v0x5ee684d54c20_0 .net "slave_last", 0 0, v0x5ee684d52d90_0;  1 drivers
v0x5ee684d54d10_0 .net "slave_ready", 0 0, L_0x5ee684d65530;  1 drivers
v0x5ee684d54e00_0 .net "slave_valid", 0 0, L_0x5ee684cd7f40;  1 drivers
v0x5ee684d54ef0_0 .var "stop", 0 0;
v0x5ee684d54f90_0 .var "test_packet", 63 0;
v0x5ee684d55050_0 .var "we", 0 0;
E_0x5ee684d01de0 .event anyedge, v0x5ee684d53fb0_0;
S_0x5ee684d33de0 .scope task, "init_inputs" "init_inputs" 2 75, 2 75 0, S_0x5ee684d33c50;
 .timescale -11 -12;
TD_skidbuff_test.init_inputs ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d55050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5ee684d54300_0, 0, 64;
    %end;
S_0x5ee684cf9ab0 .scope task, "load_data" "load_data" 2 85, 2 85 0, S_0x5ee684d33c50;
 .timescale -11 -12;
v0x5ee684cd7240_0 .var "data_value", 63 0;
E_0x5ee684d024b0 .event posedge, v0x5ee684d51420_0;
TD_skidbuff_test.load_data ;
    %wait E_0x5ee684d024b0;
    %load/vec4 v0x5ee684cd7240_0;
    %assign/vec4 v0x5ee684d54300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ee684d55050_0, 0;
    %wait E_0x5ee684d024b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee684d55050_0, 0;
    %vpi_call 2 93 "$display", "\320\227\320\260\320\263\321\200\321\203\320\266\320\265\320\275\321\213 \320\264\320\260\320\275\320\275\321\213\320\265 \320\262 master: %h", v0x5ee684cd7240_0 {0 0 0};
    %end;
S_0x5ee684d50fa0 .scope module, "master" "AXI_master" 2 37, 3 1 0, S_0x5ee684d33c50;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 8 "data";
    .port_info 3 /OUTPUT 1 "valid";
    .port_info 4 /OUTPUT 1 "last";
    .port_info 5 /INPUT 1 "ready";
    .port_info 6 /INPUT 64 "data_in";
    .port_info 7 /INPUT 1 "we";
L_0x5ee684d2fef0 .functor AND 1, v0x5ee684d533e0_0, L_0x5ee684cd9510, C4<1>, C4<1>;
L_0x5ee684d31ff0 .functor NOT 1, v0x5ee684d55050_0, C4<0>, C4<0>, C4<0>;
L_0x5ee684cd9510 .functor AND 1, L_0x5ee684d65210, L_0x5ee684d31ff0, C4<1>, C4<1>;
v0x5ee684cd7310_0 .net *"_ivl_10", 0 0, L_0x5ee684d31ff0;  1 drivers
v0x5ee684cd8060_0 .net *"_ivl_2", 31 0, L_0x5ee684d550f0;  1 drivers
L_0x789faee82018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ee684cd8130_0 .net *"_ivl_5", 27 0, L_0x789faee82018;  1 drivers
L_0x789faee82060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ee684cd4330_0 .net/2u *"_ivl_6", 31 0, L_0x789faee82060;  1 drivers
v0x5ee684cd43d0_0 .net *"_ivl_8", 0 0, L_0x5ee684d65210;  1 drivers
v0x5ee684cd0190_0 .var "buff_count", 3 0;
v0x5ee684d51420_0 .net "clk", 0 0, v0x5ee684d54240_0;  1 drivers
v0x5ee684d514e0_0 .var "data", 7 0;
v0x5ee684d515c0_0 .var "data_buff", 63 0;
v0x5ee684d516a0_0 .net "data_in", 63 0, v0x5ee684d54300_0;  1 drivers
v0x5ee684d51780_0 .net "flag_handshake", 0 0, L_0x5ee684d2fef0;  1 drivers
v0x5ee684d51840_0 .var "last", 0 0;
v0x5ee684d51900_0 .net "ready", 0 0, v0x5ee684d533e0_0;  alias, 1 drivers
v0x5ee684d519c0_0 .net "reset_n", 0 0, v0x5ee684d54a70_0;  1 drivers
v0x5ee684d51a80_0 .net "valid", 0 0, L_0x5ee684cd9510;  alias, 1 drivers
v0x5ee684d51b40_0 .net "we", 0 0, v0x5ee684d55050_0;  1 drivers
E_0x5ee684d030b0/0 .event negedge, v0x5ee684d519c0_0;
E_0x5ee684d030b0/1 .event posedge, v0x5ee684d51420_0;
E_0x5ee684d030b0 .event/or E_0x5ee684d030b0/0, E_0x5ee684d030b0/1;
L_0x5ee684d550f0 .concat [ 4 28 0 0], v0x5ee684cd0190_0, L_0x789faee82018;
L_0x5ee684d65210 .cmp/gt 32, L_0x5ee684d550f0, L_0x789faee82060;
S_0x5ee684d51d00 .scope function.vec4.s64, "pack_data" "pack_data" 2 99, 2 99 0, S_0x5ee684d33c50;
 .timescale -11 -12;
v0x5ee684d51e90_0 .var "b0", 7 0;
v0x5ee684d51f90_0 .var "b1", 7 0;
v0x5ee684d52070_0 .var "b2", 7 0;
v0x5ee684d52130_0 .var "b3", 7 0;
v0x5ee684d52210_0 .var "b4", 7 0;
v0x5ee684d52340_0 .var "b5", 7 0;
v0x5ee684d52420_0 .var "b6", 7 0;
v0x5ee684d52500_0 .var "b7", 7 0;
; Variable pack_data is vec4 return value of scope S_0x5ee684d51d00
TD_skidbuff_test.pack_data ;
    %load/vec4 v0x5ee684d52500_0;
    %load/vec4 v0x5ee684d52420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ee684d52340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ee684d52210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ee684d52130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ee684d52070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ee684d51f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ee684d51e90_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 64;  Assign to pack_data (store_vec4_to_lval)
    %end;
S_0x5ee684d526c0 .scope module, "skid" "skid_buff" 2 49, 4 1 0, S_0x5ee684d33c50;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "s_data";
    .port_info 3 /INPUT 1 "s_valid";
    .port_info 4 /INPUT 1 "s_last";
    .port_info 5 /OUTPUT 1 "s_ready";
    .port_info 6 /OUTPUT 8 "m_data";
    .port_info 7 /OUTPUT 1 "m_valid";
    .port_info 8 /OUTPUT 1 "m_last";
    .port_info 9 /INPUT 1 "m_ready";
L_0x5ee684cd70e0 .functor AND 1, L_0x5ee684d65530, L_0x5ee684cd7f40, C4<1>, C4<1>;
L_0x5ee684cd7f40 .functor OR 1, L_0x5ee684cd9510, v0x5ee684d529a0_0, C4<0>, C4<0>;
v0x5ee684d529a0_0 .var "STATE", 0 0;
v0x5ee684d52a80_0 .var "STATE_PR", 0 0;
v0x5ee684d52b40_0 .net "clk", 0 0, v0x5ee684d54240_0;  alias, 1 drivers
v0x5ee684d52be0_0 .net "flag_m_handshake", 0 0, L_0x5ee684cd70e0;  1 drivers
v0x5ee684d52c80_0 .var "m_data", 7 0;
v0x5ee684d52d90_0 .var "m_last", 0 0;
v0x5ee684d52e50_0 .net "m_ready", 0 0, L_0x5ee684d65530;  alias, 1 drivers
v0x5ee684d52f10_0 .net "m_valid", 0 0, L_0x5ee684cd7f40;  alias, 1 drivers
v0x5ee684d52fd0_0 .var "mem_data", 7 0;
v0x5ee684d53140_0 .var "mem_last", 0 0;
v0x5ee684d53200_0 .net "reset_n", 0 0, v0x5ee684d54a70_0;  alias, 1 drivers
v0x5ee684d532a0_0 .net "s_data", 7 0, v0x5ee684d514e0_0;  alias, 1 drivers
v0x5ee684d53340_0 .net "s_last", 0 0, v0x5ee684d51840_0;  alias, 1 drivers
v0x5ee684d533e0_0 .var "s_ready", 0 0;
v0x5ee684d53480_0 .net "s_valid", 0 0, L_0x5ee684cd9510;  alias, 1 drivers
S_0x5ee684d53640 .scope module, "slave" "AXI_slave" 2 63, 5 1 0, S_0x5ee684d33c50;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 1 "last";
    .port_info 5 /OUTPUT 1 "ready";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /INPUT 1 "stop";
L_0x5ee684cd4190 .functor AND 1, L_0x5ee684d65530, L_0x5ee684cd7f40, C4<1>, C4<1>;
L_0x5ee684cd0030 .functor NOT 1, v0x5ee684d54ef0_0, C4<0>, C4<0>, C4<0>;
L_0x5ee684d65530 .functor AND 1, L_0x5ee684cd0030, v0x5ee684d54a70_0, C4<1>, C4<1>;
v0x5ee684d538f0_0 .net *"_ivl_2", 0 0, L_0x5ee684cd0030;  1 drivers
v0x5ee684d539f0_0 .net "clk", 0 0, v0x5ee684d54240_0;  alias, 1 drivers
v0x5ee684d53b00_0 .net "data", 7 0, v0x5ee684d52c80_0;  alias, 1 drivers
v0x5ee684d53ba0_0 .var "data_out", 7 0;
v0x5ee684d53c40_0 .net "flag_handshake", 0 0, L_0x5ee684cd4190;  1 drivers
v0x5ee684d53d50_0 .net "last", 0 0, v0x5ee684d52d90_0;  alias, 1 drivers
v0x5ee684d53df0_0 .net "ready", 0 0, L_0x5ee684d65530;  alias, 1 drivers
v0x5ee684d53ec0_0 .net "reset_n", 0 0, v0x5ee684d54a70_0;  alias, 1 drivers
v0x5ee684d53fb0_0 .net "stop", 0 0, v0x5ee684d54ef0_0;  1 drivers
v0x5ee684d540e0_0 .net "valid", 0 0, L_0x5ee684cd7f40;  alias, 1 drivers
    .scope S_0x5ee684d50fa0;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5ee684d515c0_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ee684cd0190_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x5ee684d50fa0;
T_4 ;
    %wait E_0x5ee684d030b0;
    %load/vec4 v0x5ee684d519c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5ee684d515c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ee684cd0190_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ee684d51b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5ee684d516a0_0;
    %assign/vec4 v0x5ee684d515c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5ee684cd0190_0, 0;
T_4.2 ;
    %load/vec4 v0x5ee684d51780_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ee684cd0190_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5ee684cd0190_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5ee684d515c0_0;
    %parti/s 56, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ee684d515c0_0, 0;
T_4.6 ;
    %load/vec4 v0x5ee684cd0190_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5ee684cd0190_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ee684d50fa0;
T_5 ;
    %wait E_0x5ee684d030b0;
    %load/vec4 v0x5ee684d519c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ee684d514e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee684d51840_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ee684d51780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5ee684cd0190_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ee684d51840_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee684d51840_0, 0;
T_5.5 ;
    %load/vec4 v0x5ee684d515c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5ee684d514e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee684d51840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ee684d514e0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ee684d526c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d529a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d52a80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ee684d52fd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d53140_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5ee684d526c0;
T_7 ;
    %wait E_0x5ee684d030b0;
    %load/vec4 v0x5ee684d53200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ee684d52c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee684d52d90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ee684d52be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5ee684d529a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x5ee684d532a0_0;
    %assign/vec4 v0x5ee684d52c80_0, 0;
    %load/vec4 v0x5ee684d53340_0;
    %assign/vec4 v0x5ee684d52d90_0, 0;
    %load/vec4 v0x5ee684d52e50_0;
    %assign/vec4 v0x5ee684d533e0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5ee684d52fd0_0;
    %assign/vec4 v0x5ee684d52c80_0, 0;
    %load/vec4 v0x5ee684d53140_0;
    %assign/vec4 v0x5ee684d52d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee684d529a0_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ee684d526c0;
T_8 ;
    %wait E_0x5ee684d030b0;
    %load/vec4 v0x5ee684d53200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5ee684d533e0_0;
    %load/vec4 v0x5ee684d52e50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ee684d529a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ee684d533e0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5ee684d52e50_0;
    %assign/vec4 v0x5ee684d533e0_0, 0;
T_8.3 ;
    %load/vec4 v0x5ee684d529a0_0;
    %assign/vec4 v0x5ee684d52a80_0, 0;
    %load/vec4 v0x5ee684d529a0_0;
    %load/vec4 v0x5ee684d52a80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5ee684d532a0_0;
    %assign/vec4 v0x5ee684d52fd0_0, 0;
    %load/vec4 v0x5ee684d53340_0;
    %assign/vec4 v0x5ee684d53140_0, 0;
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5ee684d53640;
T_9 ;
    %wait E_0x5ee684d030b0;
    %load/vec4 v0x5ee684d53ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ee684d53ba0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5ee684d53c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5ee684d53b00_0;
    %assign/vec4 v0x5ee684d53ba0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ee684d53ba0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ee684d33c50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54a70_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5ee684d54300_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d55050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5ee684d33c50;
T_11 ;
    %vpi_call 2 8 "$dumpfile", "skidbuff_simulation.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ee684d33c50 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5ee684d33c50;
T_12 ;
    %delay 50, 0;
    %load/vec4 v0x5ee684d54240_0;
    %inv;
    %assign/vec4 v0x5ee684d54240_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5ee684d33c50;
T_13 ;
    %vpi_call 2 108 "$monitor", 552'b001000000010000001010011010010110100100101000100001110100100000001000000011011011101010011101000000010010000010111111000110011011000101100000000101011011011010100110011000001000000011100101000110011011010011101010010111011101100101000000101001011011101010110101111001100111100111010110011011011110110111000010101110010000111110001000011011000001110101110010111001001010111100100011011011010011011011001100101011000011011101000011010110010101001010100001010110011001001101001001100011011101010010110110101101101101011111000101011101011010100110110000110, $time, v0x5ee684d54a70_0, v0x5ee684d54ef0_0, v0x5ee684d54650_0, v0x5ee684d54940_0, v0x5ee684d54760_0, v0x5ee684d54850_0, v0x5ee684cd0190_0, v0x5ee684d529a0_0, v0x5ee684d52fd0_0, v0x5ee684d53140_0, v0x5ee684d533e0_0, v0x5ee684d52f10_0, v0x5ee684d54b10_0, v0x5ee684d54e00_0, v0x5ee684d54c20_0, v0x5ee684d54d10_0, v0x5ee684d543f0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5ee684d33c50;
T_14 ;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 2, 0, 8;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 4, 0, 8;
    %pushi/vec4 5, 0, 8;
    %pushi/vec4 6, 0, 8;
    %pushi/vec4 7, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5ee684d52500_0, 0, 8;
    %store/vec4 v0x5ee684d52420_0, 0, 8;
    %store/vec4 v0x5ee684d52340_0, 0, 8;
    %store/vec4 v0x5ee684d52210_0, 0, 8;
    %store/vec4 v0x5ee684d52130_0, 0, 8;
    %store/vec4 v0x5ee684d52070_0, 0, 8;
    %store/vec4 v0x5ee684d51f90_0, 0, 8;
    %store/vec4 v0x5ee684d51e90_0, 0, 8;
    %callf/vec4 TD_skidbuff_test.pack_data, S_0x5ee684d51d00;
    %store/vec4 v0x5ee684d54f90_0, 0, 64;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ee684d544f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ee684d544f0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ee684d544f0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ee684d544f0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ee684d544f0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ee684d544f0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ee684d544f0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ee684d544f0, 4, 0;
    %vpi_call 2 139 "$display", "=========================================================" {0 0 0};
    %vpi_call 2 140 "$display", "=== \320\242\320\225\320\241\320\242\320\230\320\240\320\236\320\222\320\220\320\235\320\230\320\225 AXI STREAM \320\241 SKID BUFFER ===" {0 0 0};
    %vpi_call 2 141 "$display", "=========================================================" {0 0 0};
    %vpi_call 2 142 "$display", "\320\242\320\265\321\201\321\202\320\276\320\262\321\213\320\271 \320\277\320\260\320\272\320\265\321\202: 01 02 03 04 05 06 07 08\012" {0 0 0};
    %fork TD_skidbuff_test.init_inputs, S_0x5ee684d33de0;
    %join;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee684d54a70_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 150 "$display", "\012=== \320\242\320\225\320\241\320\242 1: \320\236\320\261\321\213\321\207\320\275\320\260\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\260 \320\277\320\260\320\272\320\265\321\202\320\260 (slave \320\262\321\201\320\265\320\263\320\264\320\260 \320\263\320\276\321\202\320\276\320\262) ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %delay 1000, 0;
    %load/vec4 v0x5ee684cd0190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call 2 160 "$display", "\320\242\320\225\320\241\320\242 1: master.buff_count = 0 - OK" {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call 2 162 "$display", "\320\242\320\225\320\241\320\242 1: master.buff_count = %d - \320\236\320\250\320\230\320\221\320\232\320\220", v0x5ee684cd0190_0 {0 0 0};
T_14.1 ;
    %delay 200, 0;
    %vpi_call 2 167 "$display", "\012=== \320\242\320\225\320\241\320\242 2: Slave \320\275\320\265 \320\263\320\276\321\202\320\276\320\262 (stop \320\260\320\272\321\202\320\270\320\262\320\265\320\275) ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %wait E_0x5ee684d024b0;
    %vpi_call 2 176 "$display", "--- \320\220\320\272\321\202\320\270\320\262\320\270\321\200\321\203\320\265\320\274 stop = 1 \320\275\320\260 5 \321\202\320\260\320\272\321\202\320\276\320\262 ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 181 "$display", "--- \320\224\320\265\320\260\320\272\321\202\320\270\320\262\320\270\321\200\321\203\320\265\320\274 stop = 0 ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %delay 600, 0;
    %load/vec4 v0x5ee684cd0190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call 2 188 "$display", "\320\242\320\225\320\241\320\242 2: master.buff_count = 0 \320\277\320\276\321\201\320\273\320\265 stop - OK" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call 2 190 "$display", "\320\242\320\225\320\241\320\242 2: master.buff_count = %d \320\277\320\276\321\201\320\273\320\265 stop - \320\236\320\250\320\230\320\221\320\232\320\220", v0x5ee684cd0190_0 {0 0 0};
T_14.3 ;
    %delay 200, 0;
    %vpi_call 2 195 "$display", "\012=== \320\242\320\225\320\241\320\242 3: \320\237\321\200\320\276\320\262\320\265\321\200\320\272\320\260 \320\261\321\203\321\204\320\265\321\200\320\270\320\267\320\260\321\206\320\270\320\270 \320\262 skid buffer ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %wait E_0x5ee684d024b0;
    %wait E_0x5ee684d024b0;
    %vpi_call 2 205 "$display", "--- \320\220\320\272\321\202\320\270\320\262\320\270\321\200\321\203\320\265\320\274 stop = 1 \320\275\320\260 2 \321\202\320\260\320\272\321\202\320\260 ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x5ee684d529a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %vpi_call 2 211 "$display", "\320\242\320\225\320\241\320\242 3: skid buffer \320\262 \321\200\320\265\320\266\320\270\320\274\320\265 \320\261\321\203\321\204\320\265\321\200\320\270\320\267\320\260\321\206\320\270\320\270 - OK" {0 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call 2 213 "$display", "\320\242\320\225\320\241\320\242 3: skid buffer \320\275\320\265 \320\277\320\265\321\200\320\265\320\272\320\273\321\216\321\207\320\270\320\273\321\201\321\217 \320\262 \321\200\320\265\320\266\320\270\320\274 \320\261\321\203\321\204\320\265\321\200\320\270\320\267\320\260\321\206\320\270\320\270 - \320\236\320\250\320\230\320\221\320\232\320\220" {0 0 0};
T_14.5 ;
    %vpi_call 2 216 "$display", "--- \320\224\320\265\320\260\320\272\321\202\320\270\320\262\320\270\321\200\321\203\320\265\320\274 stop = 0 ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x5ee684d529a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.6, 4;
    %vpi_call 2 223 "$display", "\320\242\320\225\320\241\320\242 3: skid buffer \320\262\320\265\321\200\320\275\321\203\320\273\321\201\321\217 \320\262 \320\276\320\261\321\213\321\207\320\275\321\213\320\271 \321\200\320\265\320\266\320\270\320\274 - OK" {0 0 0};
    %jmp T_14.7;
T_14.6 ;
    %vpi_call 2 225 "$display", "\320\242\320\225\320\241\320\242 3: skid buffer \320\267\320\260\321\201\321\202\321\200\321\217\320\273 \320\262 \321\200\320\265\320\266\320\270\320\274\320\265 \320\261\321\203\321\204\320\265\321\200\320\270\320\267\320\260\321\206\320\270\320\270 - \320\236\320\250\320\230\320\221\320\232\320\220" {0 0 0};
T_14.7 ;
    %delay 200, 0;
    %vpi_call 2 230 "$display", "\012=== \320\242\320\225\320\241\320\242 4: \320\234\320\275\320\276\320\266\320\265\321\201\321\202\320\262\320\265\320\275\320\275\321\213\320\265 \320\267\320\260\320\264\320\265\321\200\320\266\320\272\320\270 \320\276\321\202 slave ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %pushi/vec4 10, 0, 32;
T_14.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.9, 5;
    %jmp/1 T_14.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ee684d024b0;
    %load/vec4 v0x5ee684d54ef0_0;
    %inv;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %jmp T_14.8;
T_14.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %delay 500, 0;
    %delay 200, 0;
    %vpi_call 2 247 "$display", "\012=== \320\242\320\225\320\241\320\242 5: \320\237\321\200\320\276\320\262\320\265\321\200\320\272\320\260 \321\201\320\270\320\263\320\275\320\260\320\273\320\260 last ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %pushi/vec4 9, 0, 32;
T_14.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.11, 5;
    %jmp/1 T_14.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ee684d024b0;
    %load/vec4 v0x5ee684d54e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.14, 9;
    %load/vec4 v0x5ee684d54d10_0;
    %and;
T_14.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %vpi_call 2 256 "$display", "slave data=%h, last=%b, master.buff_count=%d", v0x5ee684d54b10_0, v0x5ee684d54c20_0, v0x5ee684cd0190_0 {0 0 0};
T_14.12 ;
    %jmp T_14.10;
T_14.11 ;
    %pop/vec4 1;
    %delay 200, 0;
    %vpi_call 2 264 "$display", "\012=== \320\242\320\225\320\241\320\242 6: \320\237\321\200\320\276\320\262\320\265\321\200\320\272\320\260 \320\264\320\260\320\275\320\275\321\213\321\205 \320\275\320\260 \320\262\321\213\321\205\320\276\320\264\320\265 slave ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ee684d54590_0, 0, 32;
    %pushi/vec4 8, 0, 32;
T_14.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.16, 5;
    %jmp/1 T_14.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ee684d024b0;
    %load/vec4 v0x5ee684d54e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.19, 9;
    %load/vec4 v0x5ee684d54d10_0;
    %and;
T_14.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.17, 8;
    %load/vec4 v0x5ee684d543f0_0;
    %ix/getv/s 4, v0x5ee684d54590_0;
    %load/vec4a v0x5ee684d544f0, 4;
    %cmp/e;
    %jmp/0xz  T_14.20, 6;
    %load/vec4 v0x5ee684d54590_0;
    %addi 1, 0, 32;
    %vpi_call 2 277 "$display", "\320\221\320\260\320\271\321\202 %d: \320\276\320\266\320\270\320\264\320\260\320\273\320\276\321\201\321\214 %h, \320\277\320\276\320\273\321\203\321\207\320\265\320\275\320\276 %h - OK", S<0,vec4,s32>, &A<v0x5ee684d544f0, v0x5ee684d54590_0 >, v0x5ee684d543f0_0 {1 0 0};
    %jmp T_14.21;
T_14.20 ;
    %load/vec4 v0x5ee684d54590_0;
    %addi 1, 0, 32;
    %vpi_call 2 280 "$display", "\320\221\320\260\320\271\321\202 %d: \320\236\320\250\320\230\320\221\320\232\320\220 - \320\276\320\266\320\270\320\264\320\260\320\273\320\276\321\201\321\214 %h, \320\277\320\276\320\273\321\203\321\207\320\265\320\275\320\276 %h", S<0,vec4,s32>, &A<v0x5ee684d544f0, v0x5ee684d54590_0 >, v0x5ee684d543f0_0 {1 0 0};
T_14.21 ;
    %load/vec4 v0x5ee684d54590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ee684d54590_0, 0, 32;
T_14.17 ;
    %jmp T_14.15;
T_14.16 ;
    %pop/vec4 1;
    %load/vec4 v0x5ee684d54590_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_14.22, 4;
    %vpi_call 2 288 "$display", "\320\242\320\225\320\241\320\242 6: \320\222\321\201\320\265 8 \320\261\320\260\320\271\321\202 \320\277\320\265\321\200\320\265\320\264\320\260\320\275\321\213 \320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\275\320\276 - OK" {0 0 0};
    %jmp T_14.23;
T_14.22 ;
    %vpi_call 2 290 "$display", "\320\242\320\225\320\241\320\242 6: \320\236\320\250\320\230\320\221\320\232\320\220 - \320\277\320\265\321\200\320\265\320\264\320\260\320\275\320\276 \321\202\320\276\320\273\321\214\320\272\320\276 %d \320\261\320\260\320\271\321\202", v0x5ee684d54590_0 {0 0 0};
T_14.23 ;
    %delay 200, 0;
    %vpi_call 2 295 "$display", "\012=== \320\242\320\225\320\241\320\242 7: \320\237\320\276\320\277\321\213\321\202\320\272\320\260 \320\267\320\260\320\277\320\270\321\201\320\270 \320\275\320\276\320\262\321\213\321\205 \320\264\320\260\320\275\320\275\321\213\321\205 \320\262\320\276 \320\262\321\200\320\265\320\274\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270 ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %wait E_0x5ee684d024b0;
    %wait E_0x5ee684d024b0;
    %vpi_call 2 305 "$display", "\320\237\320\276\320\277\321\213\321\202\320\272\320\260 \320\267\320\260\320\277\320\270\321\201\320\270 \320\275\320\276\320\262\321\213\321\205 \320\264\320\260\320\275\320\275\321\213\321\205 \320\262\320\276 \320\262\321\200\320\265\320\274\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270 (master_valid=%b, master_ready=%b)", v0x5ee684d54940_0, v0x5ee684d54850_0 {0 0 0};
    %pushi/vec4 17, 0, 8;
    %pushi/vec4 34, 0, 8;
    %pushi/vec4 51, 0, 8;
    %pushi/vec4 68, 0, 8;
    %pushi/vec4 85, 0, 8;
    %pushi/vec4 102, 0, 8;
    %pushi/vec4 119, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x5ee684d52500_0, 0, 8;
    %store/vec4 v0x5ee684d52420_0, 0, 8;
    %store/vec4 v0x5ee684d52340_0, 0, 8;
    %store/vec4 v0x5ee684d52210_0, 0, 8;
    %store/vec4 v0x5ee684d52130_0, 0, 8;
    %store/vec4 v0x5ee684d52070_0, 0, 8;
    %store/vec4 v0x5ee684d51f90_0, 0, 8;
    %store/vec4 v0x5ee684d51e90_0, 0, 8;
    %callf/vec4 TD_skidbuff_test.pack_data, S_0x5ee684d51d00;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %delay 800, 0;
    %load/vec4 v0x5ee684cd0190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.24, 4;
    %vpi_call 2 313 "$display", "\320\242\320\225\320\241\320\242 7: master.buff_count = 0 \320\277\320\276\321\201\320\273\320\265 \320\267\320\260\320\277\320\270\321\201\320\270 - OK (\320\267\320\260\320\277\320\270\321\201\321\214 \320\277\321\200\320\276\320\270\320\263\320\275\320\276\321\200\320\270\321\200\320\276\320\262\320\260\320\275\320\260)" {0 0 0};
    %jmp T_14.25;
T_14.24 ;
    %vpi_call 2 315 "$display", "\320\242\320\225\320\241\320\242 7: master.buff_count = %d \320\277\320\276\321\201\320\273\320\265 \320\267\320\260\320\277\320\270\321\201\320\270 - \320\236\320\250\320\230\320\221\320\232\320\220", v0x5ee684cd0190_0 {0 0 0};
T_14.25 ;
    %delay 200, 0;
    %vpi_call 2 320 "$display", "\012=== \320\242\320\225\320\241\320\242 8: \320\237\320\265\321\200\320\265\320\264\320\260\321\207\320\260 \320\277\321\200\320\265\321\200\321\213\320\262\320\260\320\265\321\202\321\201\321\217 \321\201\320\261\321\200\320\276\321\201\320\276\320\274 (reset_n) ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %pushi/vec4 3, 0, 32;
T_14.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.27, 5;
    %jmp/1 T_14.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ee684d024b0;
    %jmp T_14.26;
T_14.27 ;
    %pop/vec4 1;
    %vpi_call 2 329 "$display", "--- \320\241\320\261\321\200\320\276\321\201 reset_n = 0 \320\275\320\260 3 \321\202\320\260\320\272\321\202\320\260 ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54a70_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 334 "$display", "\320\237\320\276\321\201\320\273\320\265 \321\201\320\261\321\200\320\276\321\201\320\260: master.data_buff=%h, master.buff_count=%d, data_out=%h, skid.state=%b", v0x5ee684d515c0_0, v0x5ee684cd0190_0, v0x5ee684d543f0_0, v0x5ee684d529a0_0 {0 0 0};
    %vpi_call 2 338 "$display", "--- \320\222\320\276\321\201\321\201\321\202\320\260\320\275\320\276\320\262\320\273\320\265\320\275\320\270\320\265 reset_n = 1 ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee684d54a70_0, 0, 1;
    %delay 100, 0;
    %delay 200, 0;
    %load/vec4 v0x5ee684cd0190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.32, 4;
    %load/vec4 v0x5ee684d515c0_0;
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.32;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.31, 10;
    %load/vec4 v0x5ee684d543f0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.31;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.30, 9;
    %load/vec4 v0x5ee684d529a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.28, 8;
    %vpi_call 2 346 "$display", "\320\242\320\225\320\241\320\242 8: \320\241\320\261\321\200\320\276\321\201 \321\200\320\260\320\261\320\276\321\202\320\260\320\265\321\202 \320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\275\320\276 - OK" {0 0 0};
    %jmp T_14.29;
T_14.28 ;
    %vpi_call 2 348 "$display", "\320\242\320\225\320\241\320\242 8: \320\236\320\250\320\230\320\221\320\232\320\220 - buff_count=%d, data_buff=%h, data_out=%h, skid.state=%b", v0x5ee684cd0190_0, v0x5ee684d515c0_0, v0x5ee684d543f0_0, v0x5ee684d529a0_0 {0 0 0};
T_14.29 ;
    %delay 200, 0;
    %vpi_call 2 354 "$display", "\012=== \320\242\320\225\320\241\320\242 9: \320\223\321\200\320\260\320\275\320\270\321\207\320\275\321\213\320\271 \321\201\320\273\321\203\321\207\320\260\320\271 - stop \320\274\320\265\320\275\321\217\320\265\321\202\321\201\321\217 \320\272\320\260\320\266\320\264\321\213\320\271 \321\202\320\260\320\272\321\202 ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %pushi/vec4 16, 0, 32;
T_14.33 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.34, 5;
    %jmp/1 T_14.34, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ee684d024b0;
    %load/vec4 v0x5ee684d54ef0_0;
    %inv;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %jmp T_14.33;
T_14.34 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %delay 500, 0;
    %delay 200, 0;
    %vpi_call 2 371 "$display", "\012=== \320\242\320\225\320\241\320\242 10: \320\224\320\273\320\270\321\202\320\265\320\273\321\214\320\275\320\260\321\217 \320\275\320\265\320\264\320\276\321\201\321\202\321\203\320\277\320\275\320\276\321\201\321\202\321\214 slave ===" {0 0 0};
    %load/vec4 v0x5ee684d54f90_0;
    %store/vec4 v0x5ee684cd7240_0, 0, 64;
    %fork TD_skidbuff_test.load_data, S_0x5ee684cf9ab0;
    %join;
    %wait E_0x5ee684d024b0;
    %vpi_call 2 380 "$display", "--- \320\220\320\272\321\202\320\270\320\262\320\270\321\200\321\203\320\265\320\274 stop = 1 \320\275\320\260 10 \321\202\320\260\320\272\321\202\320\276\320\262 ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 384 "$display", "skid buffer state = %b, mem_data = %h, s_ready = %b, m_valid = %b", v0x5ee684d529a0_0, v0x5ee684d52fd0_0, v0x5ee684d533e0_0, v0x5ee684d52f10_0 {0 0 0};
    %vpi_call 2 388 "$display", "--- \320\224\320\265\320\260\320\272\321\202\320\270\320\262\320\270\321\200\321\203\320\265\320\274 stop = 0 ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ee684d54ef0_0, 0, 1;
    %delay 800, 0;
    %delay 200, 0;
    %vpi_call 2 396 "$display", "\012=========================================================" {0 0 0};
    %vpi_call 2 397 "$display", "=== \320\242\320\225\320\241\320\242\320\230\320\240\320\236\320\222\320\220\320\235\320\230\320\225 AXI STREAM \320\241 SKID BUFFER \320\227\320\220\320\222\320\225\320\240\320\250\320\225\320\235\320\236 ===" {0 0 0};
    %vpi_call 2 398 "$display", "=========================================================" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 401 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5ee684d33c50;
T_15 ;
    %wait E_0x5ee684d024b0;
    %load/vec4 v0x5ee684d54940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5ee684d54850_0;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 2 407 "$display", "MASTER->SKID: \320\242\320\260\320\272\321\202 %0t, data=%h, last=%b, buff_count=%d", $time, v0x5ee684d54650_0, v0x5ee684d54760_0, v0x5ee684cd0190_0 {0 0 0};
T_15.0 ;
    %load/vec4 v0x5ee684d54e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.5, 9;
    %load/vec4 v0x5ee684d54d10_0;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %vpi_call 2 412 "$display", "SKID->SLAVE:  \320\242\320\260\320\272\321\202 %0t, data=%h, last=%b, data_out=%h", $time, v0x5ee684d54b10_0, v0x5ee684d54c20_0, v0x5ee684d543f0_0 {0 0 0};
T_15.3 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5ee684d33c50;
T_16 ;
    %wait E_0x5ee684d024b0;
    %load/vec4 v0x5ee684d54e00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.3, 10;
    %load/vec4 v0x5ee684d54d10_0;
    %and;
T_16.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x5ee684d54c20_0;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 2 420 "$display", "LAST DETECTED: \320\242\320\260\320\272\321\202 %0t, \320\277\320\276\321\201\320\273\320\265\320\264\320\275\320\270\320\271 \320\261\320\260\320\271\321\202 \320\277\320\260\320\272\320\265\321\202\320\260 \320\277\321\200\320\270\320\275\321\217\321\202 slave", $time {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5ee684d33c50;
T_17 ;
    %wait E_0x5ee684d01de0;
    %vpi_call 2 426 "$display", "\320\241\320\242\320\236\320\237 \320\230\320\227\320\234\320\225\320\235\320\225\320\235: \320\242\320\260\320\272\321\202 %0t, stop = %b", $time, v0x5ee684d54ef0_0 {0 0 0};
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./testbenches/skidbuff_tb.v";
    "./code/AXI_master.v";
    "./code/skidbuff.v";
    "./code/AXI_slave.v";
