

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4'
================================================================
* Date:           Mon Aug 12 18:53:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131105|   131105|  0.656 ms|  0.656 ms|  131105|  131105|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_76_3_VITIS_LOOP_77_4  |   131103|   131103|        34|          2|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 2, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 37 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_ln791 = alloca i32 1"   --->   Operation 38 'alloca' 'add_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:75]   --->   Operation 39 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 40 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 41 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten17"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 0, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 43 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln75 = store i17 0, i17 %ii" [benchmarks/jianyicheng/gemver/src/gemver.cpp:75]   --->   Operation 44 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln77 = store i9 0, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 45 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i17 %indvar_flatten17" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 47 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.10ns)   --->   "%icmp_ln76 = icmp_eq  i17 %indvar_flatten17_load, i17 65536" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 48 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.10ns)   --->   "%add_ln76 = add i17 %indvar_flatten17_load, i17 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 49 'add' 'add_ln76' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc60, void %for.inc84.preheader.exitStub" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 50 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 51 'load' 'j_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 52 'load' 'i_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%icmp_ln77 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 53 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.96ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i9 0, i9 %j_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 54 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln76_1 = add i9 %i_load, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 55 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.96ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i9 %add_ln76_1, i9 %i_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 56 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %select_ln76_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 57 'zext' 'zext_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%u1_addr = getelementptr i32 %u1, i64 0, i64 %zext_ln76" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 58 'getelementptr' 'u1_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%u1_load = load i8 %u1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 59 'load' 'u1_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%u2_addr = getelementptr i32 %u2, i64 0, i64 %zext_ln76" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 60 'getelementptr' 'u2_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%u2_load = load i8 %u2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 61 'load' 'u2_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i9 %select_ln76" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 62 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln77" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 63 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%v1_load = load i8 %v1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 64 'load' 'v1_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln77" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 65 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%v2_load = load i8 %v2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 66 'load' 'v2_load' <Predicate = (!icmp_ln76)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln77 = add i9 %select_ln76, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 67 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln76 = store i17 %add_ln76, i17 %indvar_flatten17" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 68 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 %select_ln76_1, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 69 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln77 = store i9 %add_ln77, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 70 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%u1_load = load i8 %u1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 71 'load' 'u1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%u2_load = load i8 %u2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 72 'load' 'u2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%v1_load = load i8 %v1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 73 'load' 'v1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%v2_load = load i8 %v2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 74 'load' 'v2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 75 [8/8] (2.56ns)   --->   "%mul = fmul i32 %u1_load, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 75 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 76 [7/8] (2.56ns)   --->   "%mul = fmul i32 %u1_load, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 76 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [8/8] (2.56ns)   --->   "%mul1 = fmul i32 %u2_load, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 77 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 78 [6/8] (2.56ns)   --->   "%mul = fmul i32 %u1_load, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 78 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [7/8] (2.56ns)   --->   "%mul1 = fmul i32 %u2_load, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 79 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 80 [5/8] (2.56ns)   --->   "%mul = fmul i32 %u1_load, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [6/8] (2.56ns)   --->   "%mul1 = fmul i32 %u2_load, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 81 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 82 [4/8] (2.56ns)   --->   "%mul = fmul i32 %u1_load, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 82 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [5/8] (2.56ns)   --->   "%mul1 = fmul i32 %u2_load, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 83 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 84 [3/8] (2.56ns)   --->   "%mul = fmul i32 %u1_load, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 84 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [4/8] (2.56ns)   --->   "%mul1 = fmul i32 %u2_load, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 85 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 86 [2/8] (2.56ns)   --->   "%mul = fmul i32 %u1_load, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 86 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [3/8] (2.56ns)   --->   "%mul1 = fmul i32 %u2_load, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 87 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 88 [1/8] (2.56ns)   --->   "%mul = fmul i32 %u1_load, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 88 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [2/8] (2.56ns)   --->   "%mul1 = fmul i32 %u2_load, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 89 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 90 [1/8] (2.56ns)   --->   "%mul1 = fmul i32 %u2_load, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 90 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 91 [10/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 91 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 92 [9/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 92 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 93 [8/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 93 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 94 [7/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 94 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 95 [6/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 95 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 96 [5/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 96 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 97 [4/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 97 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%add_ln791_load = load i17 %add_ln791" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 98 'load' 'add_ln791_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%ii_load = load i17 %ii" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 99 'load' 'ii_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 100 [1/1] (0.78ns)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i17 %add_ln791_load, i17 %ii_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 100 'select' 'select_ln76_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i17 %select_ln76_2" [benchmarks/jianyicheng/gemver/src/gemver.cpp:76]   --->   Operation 101 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i9 %select_ln76" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 102 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 103 [3/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 103 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 104 [1/1] (2.07ns)   --->   "%add_ln78 = add i16 %zext_ln77_1, i16 %trunc_ln76" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 104 'add' 'add_ln78' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 105 [1/1] (2.10ns)   --->   "%add_ln79 = add i17 %select_ln76_2, i17 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:79]   --->   Operation 105 'add' 'add_ln79' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln75 = store i17 %select_ln76_2, i17 %ii" [benchmarks/jianyicheng/gemver/src/gemver.cpp:75]   --->   Operation 106 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln79 = store i17 %add_ln79, i17 %add_ln791" [benchmarks/jianyicheng/gemver/src/gemver.cpp:79]   --->   Operation 107 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 108 [2/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 108 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i16 %add_ln78" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 109 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A_s, i64 0, i64 %zext_ln78" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 110 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [2/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 111 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 112 [1/10] (3.35ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 112 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 113 [1/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 113 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 114 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 114 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 115 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 115 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 116 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 116 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 117 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 117 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 118 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 118 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 119 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 119 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 120 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 120 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 121 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 121 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 122 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 122 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 3.35>
ST_34 : Operation 123 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %A_load, i32 %add" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 123 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_3_VITIS_LOOP_77_4_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 126 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %add1, i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:78]   --->   Operation 127 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc56" [benchmarks/jianyicheng/gemver/src/gemver.cpp:77]   --->   Operation 128 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011100000000000000000000000000000000]
add_ln791             (alloca           ) [ 011111111111111111111100000000000000]
ii                    (alloca           ) [ 011111111111111111111100000000000000]
i                     (alloca           ) [ 011100000000000000000000000000000000]
indvar_flatten17      (alloca           ) [ 011100000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000000]
store_ln76            (store            ) [ 000000000000000000000000000000000000]
store_ln75            (store            ) [ 000000000000000000000000000000000000]
store_ln77            (store            ) [ 000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000]
indvar_flatten17_load (load             ) [ 000000000000000000000000000000000000]
icmp_ln76             (icmp             ) [ 011111111111111111111111111111111100]
add_ln76              (add              ) [ 010100000000000000000000000000000000]
br_ln76               (br               ) [ 000000000000000000000000000000000000]
j_load                (load             ) [ 000000000000000000000000000000000000]
i_load                (load             ) [ 000000000000000000000000000000000000]
icmp_ln77             (icmp             ) [ 011111111111111111111100000000000000]
select_ln76           (select           ) [ 011111111111111111111100000000000000]
add_ln76_1            (add              ) [ 000000000000000000000000000000000000]
select_ln76_1         (select           ) [ 010100000000000000000000000000000000]
zext_ln76             (zext             ) [ 000000000000000000000000000000000000]
u1_addr               (getelementptr    ) [ 001010000000000000000000000000000000]
u2_addr               (getelementptr    ) [ 001010000000000000000000000000000000]
zext_ln77             (zext             ) [ 000000000000000000000000000000000000]
v1_addr               (getelementptr    ) [ 001010000000000000000000000000000000]
v2_addr               (getelementptr    ) [ 001010000000000000000000000000000000]
add_ln77              (add              ) [ 000000000000000000000000000000000000]
store_ln76            (store            ) [ 000000000000000000000000000000000000]
store_ln76            (store            ) [ 000000000000000000000000000000000000]
store_ln77            (store            ) [ 000000000000000000000000000000000000]
u1_load               (load             ) [ 011001111111100000000000000000000000]
u2_load               (load             ) [ 011001111111110000000000000000000000]
v1_load               (load             ) [ 011001111111100000000000000000000000]
v2_load               (load             ) [ 011001111111110000000000000000000000]
mul                   (fmul             ) [ 011000000000011111111111000000000000]
mul1                  (fmul             ) [ 011000000000001111111111000000000000]
add_ln791_load        (load             ) [ 000000000000000000000000000000000000]
ii_load               (load             ) [ 000000000000000000000000000000000000]
select_ln76_2         (select           ) [ 000000000000000000000000000000000000]
trunc_ln76            (trunc            ) [ 000000000000000000000000000000000000]
zext_ln77_1           (zext             ) [ 000000000000000000000000000000000000]
add_ln78              (add              ) [ 001000000000000000000010000000000000]
add_ln79              (add              ) [ 000000000000000000000000000000000000]
store_ln75            (store            ) [ 000000000000000000000000000000000000]
store_ln79            (store            ) [ 000000000000000000000000000000000000]
zext_ln78             (zext             ) [ 000000000000000000000000000000000000]
A_addr                (getelementptr    ) [ 011000000000000000000001111111111111]
add                   (fadd             ) [ 011000000000000000000000111111111110]
A_load                (load             ) [ 011000000000000000000000111111111110]
add1                  (fadd             ) [ 010000000000000000000000000000000001]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000]
specpipeline_ln77     (specpipeline     ) [ 000000000000000000000000000000000000]
store_ln78            (store            ) [ 000000000000000000000000000000000000]
br_ln77               (br               ) [ 000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_76_3_VITIS_LOOP_77_4_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="add_ln791_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="17" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln791/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="ii_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten17_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten17/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="u1_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u1_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u1_load/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="u2_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u2_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u2_load/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v1_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_load/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="v2_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_load/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/22 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/22 store_ln78/35 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/14 add1/25 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 mul1/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="17" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln76_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln75_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="17" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln77_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten17_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="1"/>
<pin id="159" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten17_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln76_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="17" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln76_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="1"/>
<pin id="174" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="1"/>
<pin id="177" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln77_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln76_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln76_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln76_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln76_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln77_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln77_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="1"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln76_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="17" slack="1"/>
<pin id="223" dir="0" index="1" bw="17" slack="2"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln76_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="1"/>
<pin id="227" dir="0" index="1" bw="9" slack="2"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln77_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="2"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln791_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="17" slack="20"/>
<pin id="236" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln791_load/21 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ii_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="20"/>
<pin id="239" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_load/21 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln76_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="19"/>
<pin id="242" dir="0" index="1" bw="17" slack="0"/>
<pin id="243" dir="0" index="2" bw="17" slack="0"/>
<pin id="244" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/21 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln76_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/21 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln77_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="19"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/21 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln78_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/21 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln79_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="17" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/21 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln75_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="17" slack="0"/>
<pin id="268" dir="0" index="1" bw="17" slack="20"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/21 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln79_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="0"/>
<pin id="273" dir="0" index="1" bw="17" slack="20"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/21 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln78_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/22 "/>
</bind>
</comp>

<comp id="280" class="1005" name="j_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="287" class="1005" name="add_ln791_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="17" slack="20"/>
<pin id="289" dir="1" index="1" bw="17" slack="20"/>
</pin_list>
<bind>
<opset="add_ln791 "/>
</bind>
</comp>

<comp id="293" class="1005" name="ii_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="17" slack="0"/>
<pin id="295" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvar_flatten17_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="17" slack="0"/>
<pin id="309" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten17 "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln76_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="318" class="1005" name="add_ln76_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="17" slack="1"/>
<pin id="320" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln77_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="19"/>
<pin id="325" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="328" class="1005" name="select_ln76_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="335" class="1005" name="select_ln76_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="1"/>
<pin id="337" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="u1_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="u1_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="u2_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="u2_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="v1_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="v2_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="u1_load_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1_load "/>
</bind>
</comp>

<comp id="366" class="1005" name="u2_load_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="u2_load "/>
</bind>
</comp>

<comp id="371" class="1005" name="v1_load_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_load "/>
</bind>
</comp>

<comp id="376" class="1005" name="v2_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v2_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="mul_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="386" class="1005" name="mul1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln78_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="396" class="1005" name="A_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="add_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2"/>
<pin id="403" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="406" class="1005" name="A_load_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="411" class="1005" name="add1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="172" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="175" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="178" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="175" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="233"><net_src comp="216" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="240" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="240" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="260" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="283"><net_src comp="44" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="290"><net_src comp="48" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="296"><net_src comp="52" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="303"><net_src comp="56" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="310"><net_src comp="60" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="317"><net_src comp="160" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="166" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="326"><net_src comp="178" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="331"><net_src comp="184" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="338"><net_src comp="198" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="344"><net_src comp="64" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="349"><net_src comp="77" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="354"><net_src comp="90" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="359"><net_src comp="103" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="364"><net_src comp="71" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="369"><net_src comp="84" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="374"><net_src comp="97" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="379"><net_src comp="110" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="384"><net_src comp="133" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="389"><net_src comp="133" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="394"><net_src comp="254" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="399"><net_src comp="116" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="404"><net_src comp="129" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="409"><net_src comp="123" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="414"><net_src comp="129" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_s | {35 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : u1 | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : u2 | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : v1 | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : v2 | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4 : A_s | {22 23 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln76 : 1
		store_ln75 : 1
		store_ln77 : 1
	State 2
		icmp_ln76 : 1
		add_ln76 : 1
		br_ln76 : 2
		icmp_ln77 : 1
		select_ln76 : 2
		add_ln76_1 : 1
		select_ln76_1 : 2
	State 3
		u1_addr : 1
		u1_load : 2
		u2_addr : 1
		u2_load : 2
		v1_addr : 1
		v1_load : 2
		v2_addr : 1
		v2_load : 2
		store_ln77 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		select_ln76_2 : 1
		trunc_ln76 : 2
		add_ln78 : 3
		add_ln79 : 2
		store_ln75 : 2
		store_ln79 : 3
	State 22
		A_addr : 1
		A_load : 2
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_129      |    2    |   365   |   421   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_133      |    3    |   199   |   324   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln76_fu_166   |    0    |    0    |    24   |
|          |   add_ln76_1_fu_192  |    0    |    0    |    14   |
|    add   |    add_ln77_fu_216   |    0    |    0    |    14   |
|          |    add_ln78_fu_254   |    0    |    0    |    23   |
|          |    add_ln79_fu_260   |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln76_fu_160   |    0    |    0    |    24   |
|          |   icmp_ln77_fu_178   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln76_fu_184  |    0    |    0    |    9    |
|  select  | select_ln76_1_fu_198 |    0    |    0    |    9    |
|          | select_ln76_2_fu_240 |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln76_fu_206   |    0    |    0    |    0    |
|   zext   |   zext_ln77_fu_211   |    0    |    0    |    0    |
|          |  zext_ln77_1_fu_251  |    0    |    0    |    0    |
|          |   zext_ln78_fu_276   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln76_fu_247  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   564   |   917   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     A_addr_reg_396     |   16   |
|     A_load_reg_406     |   32   |
|      add1_reg_411      |   32   |
|    add_ln76_reg_318    |   17   |
|    add_ln78_reg_391    |   16   |
|    add_ln791_reg_287   |   17   |
|       add_reg_401      |   32   |
|        i_reg_300       |    9   |
|    icmp_ln76_reg_314   |    1   |
|    icmp_ln77_reg_323   |    1   |
|       ii_reg_293       |   17   |
|indvar_flatten17_reg_307|   17   |
|        j_reg_280       |    9   |
|      mul1_reg_386      |   32   |
|       mul_reg_381      |   32   |
|  select_ln76_1_reg_335 |    9   |
|   select_ln76_reg_328  |    9   |
|     u1_addr_reg_341    |    8   |
|     u1_load_reg_361    |   32   |
|     u2_addr_reg_346    |    8   |
|     u2_load_reg_366    |   32   |
|     v1_addr_reg_351    |    8   |
|     v1_load_reg_371    |   32   |
|     v2_addr_reg_356    |    8   |
|     v2_load_reg_376    |   32   |
+------------------------+--------+
|          Total         |   458  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_84 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_123 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_129    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_129    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_133    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_133    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   352  ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   917  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   81   |
|  Register |    -   |    -   |   458  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   14   |  1022  |   998  |
+-----------+--------+--------+--------+--------+
