<profile>

<section name = "Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1'" level="0">
<item name = "Date">Fri Mar 28 08:50:42 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">fxp_sqrt_top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a100t-csg324-1I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.843 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 12, 12, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_106_1">12, 12, 2, 1, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 47, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_136_p2">+, 0, 0, 13, 4, 1</column>
<column name="s_2_fu_213_p2">+, 0, 0, 20, 13, 13</column>
<column name="s_1_fu_193_p2">-, 0, 0, 20, 13, 13</column>
<column name="sub_ln108_fu_130_p2">-, 0, 0, 13, 4, 4</column>
<column name="icmp_ln106_fu_142_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="empty_10_fu_236_p3">select, 0, 0, 10, 1, 10</column>
<column name="s_4_out">select, 0, 0, 13, 1, 13</column>
<column name="shl_ln108_fu_187_p2">shl, 0, 0, 28, 13, 13</column>
<column name="shl_ln112_fu_207_p2">shl, 0, 0, 28, 13, 13</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 4, 8</column>
<column name="i1_fu_60">9, 2, 4, 8</column>
<column name="q6_fu_72">9, 2, 11, 22</column>
<column name="q_star4_fu_68">9, 2, 10, 20</column>
<column name="s_12_fu_64">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i1_fu_60">4, 0, 4, 0</column>
<column name="icmp_ln106_reg_310">1, 0, 1, 0</column>
<column name="q6_fu_72">11, 0, 11, 0</column>
<column name="q_star4_fu_68">10, 0, 11, 1</column>
<column name="s_12_fu_64">13, 0, 13, 0</column>
<column name="sub_ln108_reg_305">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, return value</column>
<column name="zext_ln90">in, 11, ap_none, zext_ln90, scalar</column>
<column name="s_4_out">out, 13, ap_vld, s_4_out, pointer</column>
<column name="s_4_out_ap_vld">out, 1, ap_vld, s_4_out, pointer</column>
<column name="p_v_out">out, 10, ap_vld, p_v_out, pointer</column>
<column name="p_v_out_ap_vld">out, 1, ap_vld, p_v_out, pointer</column>
<column name="q_1_out">out, 11, ap_vld, q_1_out, pointer</column>
<column name="q_1_out_ap_vld">out, 1, ap_vld, q_1_out, pointer</column>
</table>
</item>
</section>
</profile>
