CAPI=1
[main]
description = "misc"


[verilog]
src_files =
  misc/counter.sv
  misc/mux.sv
  misc/register.sv
  misc/pulse_button.sv
  misc/memory_module.sv


[provider]
name = github
user = germancq
repo = hdl_cores
version = f8ee78cb8e0d44de6e20d2040742776768565c6c    