{"file":{"path":"E:\\DOCUMENT\\DVD\\DVD-013\\Palnitakar_S._Verilog_HDL[c]_A_Guide_to_Digital_Design_and_Synthesis_(2003)(en)(496s).chm","name":"Palnitakar_S._Verilog_HDL[c]_A_Guide_to_Digital_Design_and_Synthesis_(2003)(en)(496s).chm","ext":".chm","length":1736435,"dir":"E:\\DOCUMENT\\DVD\\DVD-013","creation":"2019-12-18T14:14:58","lastaccess":"2021-05-11T12:07:04","lastwrite":"2019-12-18T14:19:49"},"hash":{"md5":"851A2E35DBE5DB70CF88A8B6DF23D61A","sha1":"F7B71F51CD89E9278B15A62FDED1E8E72D4B610E"},"tika":{"content-type":"application/vnd.ms-htmlhelp","x-parsed-by":["org.apache.tika.parser.DefaultParser","org.apache.tika.parser.chm.ChmParser"]},"sha256":"F19A6B2775DBDC44D59B8C0E18BDF2129F4987DB2B42B5BE74FE6188688B8400","clean.language":"en"}