{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626718345825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626718345825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 20:12:25 2021 " "Processing started: Mon Jul 19 20:12:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626718345825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718345825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1-SoC -c DE1-SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1-SoC -c DE1-SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718345826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626718348460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626718348460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE1_SoC_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top-rtl " "Found design unit 1: DE1_SoC_top-rtl" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC_top.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353357 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top " "Found entity 1: DE1_SoC_top" {  } { { "DE1_SoC_top.vhd" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC_top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/DE1_SoC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE1_SoC/synthesis/DE1_SoC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC-rtl " "Found design unit 1: DE1_SoC-rtl" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353358 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC/synthesis/DE1_SoC.vhd" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/DE1_SoC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_irq_mapper_001 " "Found entity 1: DE1_SoC_irq_mapper_001" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_irq_mapper " "Found entity 1: DE1_SoC_irq_mapper" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0 " "Found entity 1: DE1_SoC_mm_interconnect_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SoC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353364 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353368 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353368 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353368 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353368 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626718353370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626718353371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353374 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626718353376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626718353376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353376 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_mm_interconnect_0_router_002" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626718353376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626718353376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353376 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_mm_interconnect_0_router " "Found entity 2: DE1_SoC_mm_interconnect_0_router" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_sysid_qsys_0 " "Found entity 1: DE1_SoC_sysid_qsys_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: DE1_SoC_jtag_uart_0_sim_scfifo_w" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353381 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_jtag_uart_0_scfifo_w " "Found entity 2: DE1_SoC_jtag_uart_0_scfifo_w" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353381 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: DE1_SoC_jtag_uart_0_sim_scfifo_r" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353381 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_jtag_uart_0_scfifo_r " "Found entity 4: DE1_SoC_jtag_uart_0_scfifo_r" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353381 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_jtag_uart_0 " "Found entity 5: DE1_SoC_jtag_uart_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_hps_0 " "Found entity 1: DE1_SoC_hps_0" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_hps_0_hps_io " "Found entity 1: DE1_SoC_hps_0_hps_io" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_hps_0_hps_io_border " "Found entity 1: DE1_SoC_hps_0_hps_io_border" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_hps_0_fpga_interfaces " "Found entity 1: DE1_SoC_hps_0_fpga_interfaces" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_displays_ctrl " "Found entity 1: DE1_SoC_displays_ctrl" {  } { { "DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v" "" { Text "/home/nicolas/Documents/DE1-SoC/DE1_SoC/synthesis/submodules/DE1_SoC_displays_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626718353415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353415 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" displays_test.vhd(15) " "VHDL syntax error at displays_test.vhd(15) near text \"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ip/displays_test/displays_test.vhd" "" { Text "/home/nicolas/Documents/DE1-SoC/ip/displays_test/displays_test.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353424 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" displays_test.vhd(24) " "VHDL syntax error at displays_test.vhd(24) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ip/displays_test/displays_test.vhd" "" { Text "/home/nicolas/Documents/DE1-SoC/ip/displays_test/displays_test.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/displays_test/displays_test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ip/displays_test/displays_test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353424 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nicolas/Documents/DE1-SoC/output_files/DE1-SoC.map.smsg " "Generated suppressed messages file /home/nicolas/Documents/DE1-SoC/output_files/DE1-SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626718353465 ""}
