#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 23 09:49:12 2016
# Process ID: 2686
# Current directory: /home/liucheng/projects/backup/zynq_cdma
# Command line: vivado zynq_cdma.xpr
# Log file: /home/liucheng/projects/backup/zynq_cdma/vivado.log
# Journal file: /home/liucheng/projects/backup/zynq_cdma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zynq_cdma.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5734.410 ; gain = 107.812 ; free physical = 2249 ; free virtual = 5053
create_bd_design "cdma_sim"
Wrote  : </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] cdma_sim_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] cdma_sim_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0 blk_mem_gen_0}]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] cdma_sim_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] cdma_sim_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property location {0.5 -20 76} [get_bd_cells axi_cdma_0]
set_property location {2 402 426} [get_bd_cells blk_mem_gen_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC0000000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC2000000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_B {Always_Enabled} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
WARNING: [BD 41-1683] Interface pin /blk_mem_gen_0/BRAM_PORTB is now disabled. It's connection to the interface '/axi_bram_ctrl_1/BRAM_PORTA' has been removed. 
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System clock ) " }  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz]
INFO: [board_rule:/clk_wiz-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule:/clk_wiz-100] connect_bd_net /sys_clock /clk_wiz/clk_in1
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz/reset]
INFO: [board_rule:/clk_wiz-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule:/clk_wiz-100] connect_bd_net /reset_rtl /clk_wiz/reset
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule:/clk_wiz-100] Board automation did not generate location constraint for /clk_wiz/reset. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
INFO: [board_rule:/rst_clk_wiz_100M-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule:/rst_clk_wiz_100M-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule:/rst_clk_wiz_100M-100] connect_bd_net /reset_rtl_0 /rst_clk_wiz_100M/ext_reset_in
INFO: [board_rule:/rst_clk_wiz_100M-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
WARNING: [board_rule:/rst_clk_wiz_100M-100] Board automation did not generate location constraint for /rst_clk_wiz_100M/ext_reset_in. Users may need to specify the location constraint manually.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_B {Always_Enabled} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
WARNING: [BD 41-1683] Interface pin /blk_mem_gen_0/BRAM_PORTB is now disabled. It's connection to the interface '/axi_bram_ctrl_1/BRAM_PORTA' has been removed. 
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA]
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins axi_cdma_0/s_axi_lite_aclk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins axi_cdma_0/s_axi_lite_aresetn] [get_bd_pins rst_clk_wiz_100M/peripheral_aresetn]
save_bd_design
Wrote  : </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd> 
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE
set_property -dict [list CONFIG.PROTOCOL [get_property CONFIG.PROTOCOL [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.HAS_BURST [get_property CONFIG.HAS_BURST [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.HAS_LOCK [get_property CONFIG.HAS_LOCK [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.HAS_PROT [get_property CONFIG.HAS_PROT [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.HAS_CACHE [get_property CONFIG.HAS_CACHE [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.HAS_QOS [get_property CONFIG.HAS_QOS [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.HAS_WSTRB [get_property CONFIG.HAS_WSTRB [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.SUPPORTS_NARROW_BURST [get_property CONFIG.SUPPORTS_NARROW_BURST [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]] CONFIG.MAX_BURST_LENGTH [get_property CONFIG.MAX_BURST_LENGTH [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]]] [get_bd_intf_ports S_AXI_LITE]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/S_AXI_LITE] [get_bd_intf_ports S_AXI_LITE]
endgroup
startgroup
create_bd_port -dir O -type intr cdma_introut
connect_bd_net [get_bd_pins /axi_cdma_0/cdma_introut] [get_bd_ports cdma_introut]
endgroup
set_property location {1264 -16} [get_bd_ports cdma_introut]
set_property location {1324 -29} [get_bd_ports cdma_introut]
set_property location {1322 -6} [get_bd_ports cdma_introut]
set_property location {1320 -19} [get_bd_ports cdma_introut]
set_property location {5 1196 62} [get_bd_cells blk_mem_gen_0]
regenerate_bd_layout -routing
save_bd_design
make_wrapper -files [get_files /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd] -top
CRITICAL WARNING: [BD 41-1356] Address block </axi_cdma_0/S_AXI_LITE/Reg> is not mapped into </S_AXI_LITE>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hdl/cdma_sim.v
Verilog Output written to : /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hdl/cdma_sim_wrapper.v
Wrote  : </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd> 
add_files -norecurse /home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/hdl/cdma_sim_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exclude_bd_addr_seg [get_bd_addr_segs axi_cdma_0/S_AXI_LITE/Reg] -target_address_space [get_bd_addr_spaces S_AXI_LITE]
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </S_AXI_LITE> at <0x00000000 [ 64K ]>
Excluding </axi_cdma_0/S_AXI_LITE/Reg> from </S_AXI_LITE>
delete_bd_objs [get_bd_addr_segs -excluded S_AXI_LITE/SEG_axi_cdma_0_Reg]
save_bd_design
Wrote  : </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd> 
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {1}] [get_bd_cells axi_cdma_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_cdma_0_M_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI_SG] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
set_property location {2 366 78} [get_bd_cells axi_cdma_0]
set_property location {2 361 95} [get_bd_cells axi_cdma_0]
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets axi_cdma_0_M_AXI_SG]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
set_property location {2 360 107} [get_bd_cells axi_cdma_0]
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
set_property location {2 360 92} [get_bd_cells axi_cdma_0]
set_property location {2 361 102} [get_bd_cells axi_cdma_0]
save_bd_design
Wrote  : </home/liucheng/projects/backup/zynq_cdma/zynq_cdma.srcs/sources_1/bd/cdma_sim/cdma_sim.bd> 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user Usr_to_M_AXI 1.0 -dir /home/liucheng/projects/backup/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core user.org:user:Usr_to_M_AXI:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:Usr_to_M_AXI:1.0]
write_peripheral [ipx::find_open_core user.org:user:Usr_to_M_AXI:1.0]
set_property  ip_repo_paths  /home/liucheng/projects/backup/ip_repo/Usr_to_M_AXI_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liucheng/projects/backup/ip_repo/Usr_to_M_AXI_1.0'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:Usr_to_M_AXI:1.0 Usr_to_M_AXI_0
endgroup
delete_bd_objs [get_bd_cells Usr_to_M_AXI_0]
