

================================================================
== Vitis HLS Report for 'float_layernorm_Pipeline_layer_loop_1'
================================================================
* Date:           Fri Oct  3 21:51:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      172|      172|  1.720 us|  1.720 us|  172|  172|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_1  |      170|      170|        30|          3|          1|    48|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     296|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|     256|     270|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     443|    -|
|Register         |        -|     -|    1186|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    1442|    1073|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_3_max_dsp_1_U611  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U612  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|   6|  256|  270|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln416_fu_406_p2   |         +|   0|  0|  17|          10|           5|
    |icmp_ln416_fu_360_p2  |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln425_fu_400_p2  |      icmp|   0|  0|  10|           5|           6|
    |xi_1_fu_424_p3        |    select|   0|  0|  32|           1|          32|
    |xi_2_fu_431_p3        |    select|   0|  0|  32|           1|          32|
    |xi_3_fu_438_p3        |    select|   0|  0|  32|           1|          32|
    |xi_4_fu_445_p3        |    select|   0|  0|  32|           1|          32|
    |xi_5_fu_452_p3        |    select|   0|  0|  32|           1|          32|
    |xi_6_fu_459_p3        |    select|   0|  0|  32|           1|          32|
    |xi_7_fu_466_p3        |    select|   0|  0|  32|           1|          32|
    |xi_fu_417_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 296|          34|         279|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i         |   9|          2|   10|         20|
    |ap_sig_allocacmp_var_load  |   9|          2|   32|         64|
    |grp_fu_311_opcode          |  14|          3|    2|          6|
    |grp_fu_311_p0              |  20|          4|   32|        128|
    |grp_fu_311_p1              |  14|          3|   32|         96|
    |grp_fu_315_opcode          |  14|          3|    2|          6|
    |grp_fu_315_p0              |  20|          4|   32|        128|
    |grp_fu_315_p1              |  14|          3|   32|         96|
    |grp_fu_319_opcode          |  14|          3|    2|          6|
    |grp_fu_319_p0              |  20|          4|   32|        128|
    |grp_fu_319_p1              |  14|          3|   32|         96|
    |grp_fu_323_opcode          |  14|          3|    2|          6|
    |grp_fu_323_p0              |  20|          4|   32|        128|
    |grp_fu_323_p1              |  20|          4|   32|        128|
    |grp_fu_327_opcode          |  14|          3|    2|          6|
    |grp_fu_327_p0              |  20|          4|   32|        128|
    |grp_fu_327_p1              |  20|          4|   32|        128|
    |grp_fu_335_p0              |  20|          4|   32|        128|
    |grp_fu_335_p1              |  20|          4|   32|        128|
    |grp_fu_339_p0              |  20|          4|   32|        128|
    |grp_fu_339_p1              |  20|          4|   32|        128|
    |grp_fu_343_p0              |  14|          3|   32|         96|
    |grp_fu_343_p1              |  14|          3|   32|         96|
    |idx_fu_86                  |   9|          2|   10|         20|
    |var_fu_82                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 443|         92|  610|       2096|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |block_reg_764                     |  32|   0|   32|          0|
    |d_1_reg_652                       |  32|   0|   32|          0|
    |d_2_reg_658                       |  32|   0|   32|          0|
    |d_3_reg_664                       |  32|   0|   32|          0|
    |d_4_reg_670                       |  32|   0|   32|          0|
    |d_5_reg_676                       |  32|   0|   32|          0|
    |d_6_reg_682                       |  32|   0|   32|          0|
    |d_7_reg_688                       |  32|   0|   32|          0|
    |d_reg_646                         |  32|   0|   32|          0|
    |icmp_ln416_reg_510                |   1|   0|    1|          0|
    |icmp_ln425_reg_524                |   1|   0|    1|          0|
    |idx_fu_86                         |  10|   0|   10|          0|
    |mul_1_reg_699                     |  32|   0|   32|          0|
    |mul_2_reg_704                     |  32|   0|   32|          0|
    |mul_3_reg_709                     |  32|   0|   32|          0|
    |mul_4_reg_714                     |  32|   0|   32|          0|
    |mul_5_reg_719                     |  32|   0|   32|          0|
    |mul_6_reg_724                     |  32|   0|   32|          0|
    |mul_7_reg_729                     |  32|   0|   32|          0|
    |mul_reg_694                       |  32|   0|   32|          0|
    |p0_reg_734                        |  32|   0|   32|          0|
    |p1_reg_739                        |  32|   0|   32|          0|
    |p2_reg_744                        |  32|   0|   32|          0|
    |p3_reg_749                        |  32|   0|   32|          0|
    |q0_reg_754                        |  32|   0|   32|          0|
    |q1_reg_759                        |  32|   0|   32|          0|
    |var_fu_82                         |  32|   0|   32|          0|
    |xi_1_reg_611                      |  32|   0|   32|          0|
    |xi_2_reg_616                      |  32|   0|   32|          0|
    |xi_3_reg_621                      |  32|   0|   32|          0|
    |xi_4_reg_626                      |  32|   0|   32|          0|
    |xi_5_reg_631                      |  32|   0|   32|          0|
    |xi_6_reg_636                      |  32|   0|   32|          0|
    |xi_7_reg_641                      |  32|   0|   32|          0|
    |xi_reg_606                        |  32|   0|   32|          0|
    |icmp_ln416_reg_510                |  64|  32|    1|          0|
    |p0_reg_734                        |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1186|  64| 1091|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_401_p_din0    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_401_p_din1    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_401_p_opcode  |  out|    2|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_401_p_dout0   |   in|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_401_p_ce      |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_465_p_din0    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_465_p_din1    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_465_p_opcode  |  out|    2|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_465_p_dout0   |   in|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_465_p_ce      |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_469_p_din0    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_469_p_din1    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_469_p_opcode  |  out|    2|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_469_p_dout0   |   in|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_469_p_ce      |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_473_p_din0    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_473_p_din1    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_473_p_opcode  |  out|    2|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_473_p_dout0   |   in|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_473_p_ce      |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_477_p_din0    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_477_p_din1    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_477_p_opcode  |  out|    2|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_477_p_dout0   |   in|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_477_p_ce      |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_481_p_din0    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_481_p_din1    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_481_p_opcode  |  out|    2|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_481_p_dout0   |   in|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_481_p_ce      |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_485_p_din0    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_485_p_din1    |  out|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_485_p_dout0   |   in|   32|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|grp_fu_485_p_ce      |  out|    1|  ap_ctrl_hs|  float_layernorm_Pipeline_layer_loop_1|  return value|
|x_0_address0         |  out|    5|   ap_memory|                                    x_0|         array|
|x_0_ce0              |  out|    1|   ap_memory|                                    x_0|         array|
|x_0_q0               |   in|   32|   ap_memory|                                    x_0|         array|
|x_16_address0        |  out|    5|   ap_memory|                                   x_16|         array|
|x_16_ce0             |  out|    1|   ap_memory|                                   x_16|         array|
|x_16_q0              |   in|   32|   ap_memory|                                   x_16|         array|
|mean                 |   in|   32|     ap_none|                                   mean|        scalar|
|x_1_address0         |  out|    5|   ap_memory|                                    x_1|         array|
|x_1_ce0              |  out|    1|   ap_memory|                                    x_1|         array|
|x_1_q0               |   in|   32|   ap_memory|                                    x_1|         array|
|x_17_address0        |  out|    5|   ap_memory|                                   x_17|         array|
|x_17_ce0             |  out|    1|   ap_memory|                                   x_17|         array|
|x_17_q0              |   in|   32|   ap_memory|                                   x_17|         array|
|x_2_address0         |  out|    5|   ap_memory|                                    x_2|         array|
|x_2_ce0              |  out|    1|   ap_memory|                                    x_2|         array|
|x_2_q0               |   in|   32|   ap_memory|                                    x_2|         array|
|x_18_address0        |  out|    5|   ap_memory|                                   x_18|         array|
|x_18_ce0             |  out|    1|   ap_memory|                                   x_18|         array|
|x_18_q0              |   in|   32|   ap_memory|                                   x_18|         array|
|x_3_address0         |  out|    5|   ap_memory|                                    x_3|         array|
|x_3_ce0              |  out|    1|   ap_memory|                                    x_3|         array|
|x_3_q0               |   in|   32|   ap_memory|                                    x_3|         array|
|x_19_address0        |  out|    5|   ap_memory|                                   x_19|         array|
|x_19_ce0             |  out|    1|   ap_memory|                                   x_19|         array|
|x_19_q0              |   in|   32|   ap_memory|                                   x_19|         array|
|x_4_address0         |  out|    5|   ap_memory|                                    x_4|         array|
|x_4_ce0              |  out|    1|   ap_memory|                                    x_4|         array|
|x_4_q0               |   in|   32|   ap_memory|                                    x_4|         array|
|x_20_address0        |  out|    5|   ap_memory|                                   x_20|         array|
|x_20_ce0             |  out|    1|   ap_memory|                                   x_20|         array|
|x_20_q0              |   in|   32|   ap_memory|                                   x_20|         array|
|x_5_address0         |  out|    5|   ap_memory|                                    x_5|         array|
|x_5_ce0              |  out|    1|   ap_memory|                                    x_5|         array|
|x_5_q0               |   in|   32|   ap_memory|                                    x_5|         array|
|x_21_address0        |  out|    5|   ap_memory|                                   x_21|         array|
|x_21_ce0             |  out|    1|   ap_memory|                                   x_21|         array|
|x_21_q0              |   in|   32|   ap_memory|                                   x_21|         array|
|x_6_address0         |  out|    5|   ap_memory|                                    x_6|         array|
|x_6_ce0              |  out|    1|   ap_memory|                                    x_6|         array|
|x_6_q0               |   in|   32|   ap_memory|                                    x_6|         array|
|x_22_address0        |  out|    5|   ap_memory|                                   x_22|         array|
|x_22_ce0             |  out|    1|   ap_memory|                                   x_22|         array|
|x_22_q0              |   in|   32|   ap_memory|                                   x_22|         array|
|x_7_address0         |  out|    5|   ap_memory|                                    x_7|         array|
|x_7_ce0              |  out|    1|   ap_memory|                                    x_7|         array|
|x_7_q0               |   in|   32|   ap_memory|                                    x_7|         array|
|x_23_address0        |  out|    5|   ap_memory|                                   x_23|         array|
|x_23_ce0             |  out|    1|   ap_memory|                                   x_23|         array|
|x_23_q0              |   in|   32|   ap_memory|                                   x_23|         array|
|var_out              |  out|   32|      ap_vld|                                var_out|       pointer|
|var_out_ap_vld       |  out|    1|      ap_vld|                                var_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

