# compile vhdl design source files
vhdl xil_defaultlib  \
"accum_tb_func_impl.vhd" \
"../../../../../add_mod_test_project.srcs/sim_1/new/accum_tb.vhd" \

# Do not sort compile order
nosort
