<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64MachineScheduler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64MachineScheduler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64MachineScheduler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64MachineScheduler.cpp - MI Scheduler for AArch64 -------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MachineScheduler_8h.html">AArch64MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MCTargetDesc_8h.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="AArch64MachineScheduler_8cpp.html#ac516dd9d290b4fbd2b4cf47ba79c23d8">   16</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64MachineScheduler_8cpp.html#ac516dd9d290b4fbd2b4cf47ba79c23d8">needReorderStoreMI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  <span class="keywordflow">case</span> AArch64::STURQi:</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQui:</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getMF()-&gt;getSubtarget&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;().isStoreAddressAscend())</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    [[fallthrough]];</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQi:</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">AArch64InstrInfo::getLdStOffsetOp</a>(*MI).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>();</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  }</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;}</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// Return true if two stores with same base address may overlap writes</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="AArch64MachineScheduler_8cpp.html#a069f6bd5e8ca662cfbeeb43f90a5a97a">   36</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64MachineScheduler_8cpp.html#a069f6bd5e8ca662cfbeeb43f90a5a97a">mayOverlapWrite</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                            int64_t &amp;Off0, int64_t &amp;Off1) {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Base0 = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">AArch64InstrInfo::getLdStBaseOp</a>(MI0);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Base1 = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">AArch64InstrInfo::getLdStBaseOp</a>(MI1);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// May overlapping writes if two store instructions without same base</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordflow">if</span> (!Base0.<a class="code" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(Base1))</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordtype">int</span> StoreSize0 = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">AArch64InstrInfo::getMemScale</a>(MI0);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordtype">int</span> StoreSize1 = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">AArch64InstrInfo::getMemScale</a>(MI1);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  Off0 = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">AArch64InstrInfo::hasUnscaledLdStOffset</a>(MI0.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;             ? <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">AArch64InstrInfo::getLdStOffsetOp</a>(MI0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;             : <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">AArch64InstrInfo::getLdStOffsetOp</a>(MI0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * StoreSize0;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  Off1 = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">AArch64InstrInfo::hasUnscaledLdStOffset</a>(MI1.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;             ? <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">AArch64InstrInfo::getLdStOffsetOp</a>(MI1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;             : <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">AArch64InstrInfo::getLdStOffsetOp</a>(MI1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() * StoreSize1;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = (Off0 &lt; Off1) ? MI0 : MI1;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">int</span> Multiples = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#a6ba8f62a5514943195111193dfd7ae08">AArch64InstrInfo::isPairedLdSt</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ? 2 : 1;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">int</span> StoreSize = <a class="code" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">AArch64InstrInfo::getMemScale</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) * Multiples;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">return</span> llabs(Off0 - Off1) &lt; StoreSize;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64PostRASchedStrategy.html#a13b69f0a0d56eb5e0802e40b938136a6">   61</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64PostRASchedStrategy.html#a13b69f0a0d56eb5e0802e40b938136a6">AArch64PostRASchedStrategy::tryCandidate</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                              <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand) {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">bool</span> OriginalResult = <a class="code" href="classllvm_1_1PostGenericScheduler.html#a09835bd12a7088d224f84e7899946040">PostGenericScheduler::tryCandidate</a>(Cand, TryCand);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>()) {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Instr0 = TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Instr1 = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64MachineScheduler_8cpp.html#ac516dd9d290b4fbd2b4cf47ba79c23d8">needReorderStoreMI</a>(Instr0) || !<a class="code" href="AArch64MachineScheduler_8cpp.html#ac516dd9d290b4fbd2b4cf47ba79c23d8">needReorderStoreMI</a>(Instr1))</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <span class="keywordflow">return</span> OriginalResult;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    int64_t Off0, Off1;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// With the same base address and non-overlapping writes.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64MachineScheduler_8cpp.html#a069f6bd5e8ca662cfbeeb43f90a5a97a">mayOverlapWrite</a>(*Instr0, *Instr1, Off0, Off1)) {</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="comment">// Order them by ascending offsets.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">return</span> Off0 &lt; Off1;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    }</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">return</span> OriginalResult;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aAArch64MachineScheduler_8cpp_html_a069f6bd5e8ca662cfbeeb43f90a5a97a"><div class="ttname"><a href="AArch64MachineScheduler_8cpp.html#a069f6bd5e8ca662cfbeeb43f90a5a97a">mayOverlapWrite</a></div><div class="ttdeci">static bool mayOverlapWrite(const MachineInstr &amp;MI0, const MachineInstr &amp;MI1, int64_t &amp;Off0, int64_t &amp;Off1)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineScheduler_8cpp_source.html#l00036">AArch64MachineScheduler.cpp:36</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">llvm::GenericSchedulerBase::NodeOrder</a></div><div class="ttdeci">@ NodeOrder</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00848">MachineScheduler.h:848</a></div></div>
<div class="ttc" id="aAArch64MachineScheduler_8cpp_html_ac516dd9d290b4fbd2b4cf47ba79c23d8"><div class="ttname"><a href="AArch64MachineScheduler_8cpp.html#ac516dd9d290b4fbd2b4cf47ba79c23d8">needReorderStoreMI</a></div><div class="ttdeci">static bool needReorderStoreMI(const MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineScheduler_8cpp_source.html#l00016">AArch64MachineScheduler.cpp:16</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00900">MachineScheduler.h:900</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00556">MachineOperand.h:556</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a09835bd12a7088d224f84e7899946040"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a09835bd12a7088d224f84e7899946040">llvm::PostGenericScheduler::tryCandidate</a></div><div class="ttdeci">virtual bool tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand)</div><div class="ttdoc">Apply a set of heuristics to a new candidate for PostRA scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03740">MachineScheduler.cpp:3740</a></div></div>
<div class="ttc" id="aAArch64MachineScheduler_8h_html"><div class="ttname"><a href="AArch64MachineScheduler_8h.html">AArch64MachineScheduler.h</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a310a170b7d2442d12634d53db262fb92"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">llvm::GenericSchedulerBase::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00897">MachineScheduler.h:897</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">llvm::GenericSchedulerBase::SchedCandidate</a></div><div class="ttdoc">Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00893">MachineScheduler.h:893</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00516">MachineInstr.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a402d07e412b1466bf04c19cfde24de49"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">llvm::AArch64InstrInfo::hasUnscaledLdStOffset</a></div><div class="ttdeci">static bool hasUnscaledLdStOffset(unsigned Opc)</div><div class="ttdoc">Return true if it has an unscaled load/store offset.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l02182">AArch64InstrInfo.cpp:2182</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af66bca919a5501ae9f377298fd684864"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">llvm::AArch64InstrInfo::getLdStBaseOp</a></div><div class="ttdeci">static const MachineOperand &amp; getLdStBaseOp(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns the base register operator of a load/store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03213">AArch64InstrInfo.cpp:3213</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a6ba8f62a5514943195111193dfd7ae08"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a6ba8f62a5514943195111193dfd7ae08">llvm::AArch64InstrInfo::isPairedLdSt</a></div><div class="ttdeci">static bool isPairedLdSt(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns whether the instruction is a paired load/store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03193">AArch64InstrInfo.cpp:3193</a></div></div>
<div class="ttc" id="aAArch64MCTargetDesc_8h_html"><div class="ttname"><a href="AArch64MCTargetDesc_8h.html">AArch64MCTargetDesc.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00331">MachineOperand.h:331</a></div></div>
<div class="ttc" id="aAArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_a3111bf1fd6e9282ec7a9b14b3a3cae3e"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">llvm::AArch64InstrInfo::getLdStOffsetOp</a></div><div class="ttdeci">static const MachineOperand &amp; getLdStOffsetOp(const MachineInstr &amp;MI)</div><div class="ttdoc">Returns the the immediate offset operator of a load/store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03221">AArch64InstrInfo.cpp:3221</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64InstrInfo_html_af269ff6efde917e353e6652a11e473ec"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">llvm::AArch64InstrInfo::getMemScale</a></div><div class="ttdeci">static int getMemScale(unsigned Opc)</div><div class="ttdoc">Scaling factor for (scaled or unscaled) load or store.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l03091">AArch64InstrInfo.cpp:3091</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64PostRASchedStrategy_html_a13b69f0a0d56eb5e0802e40b938136a6"><div class="ttname"><a href="classllvm_1_1AArch64PostRASchedStrategy.html#a13b69f0a0d56eb5e0802e40b938136a6">llvm::AArch64PostRASchedStrategy::tryCandidate</a></div><div class="ttdeci">bool tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand) override</div><div class="ttdoc">Apply a set of heuristics to a new candidate for PostRA scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineScheduler_8cpp_source.html#l00061">AArch64MachineScheduler.cpp:61</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_acdc733638a93dca6bb0eb290ec896271"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">llvm::GenericSchedulerBase::SchedCandidate::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00923">MachineScheduler.h:923</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad7f2dc64214551418f486026ffc95fa4"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">llvm::MachineOperand::isIdenticalTo</a></div><div class="ttdeci">bool isIdenticalTo(const MachineOperand &amp;Other) const</div><div class="ttdoc">Returns true if this operand is identical to the specified operand except for liveness related flags ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00306">MachineOperand.cpp:306</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:08:55 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
