$date
	Thu Oct 17 08:26:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_reg $end
$var wire 4 ! A_par [3:0] $end
$var reg 4 " I_par [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module r1 $end
$var wire 4 % I_par [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 4 & A_par [3:0] $end
$scope module d1 $end
$var wire 1 ' D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module d2 $end
$var wire 1 ) D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 * Q $end
$upscope $end
$scope module d3 $end
$var wire 1 + D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 , Q $end
$upscope $end
$scope module d4 $end
$var wire 1 - D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
x-
0,
x+
0*
x)
0(
x'
b0 &
bx %
0$
0#
bx "
b0 !
$end
#2
0'
0)
1+
0-
b10 "
b10 %
1$
#5
b10 !
b10 &
1,
1#
#10
0#
#12
1'
0+
b1000 "
b1000 %
#15
1(
b1000 !
b1000 &
0,
1#
#20
0#
#22
1)
b1100 "
b1100 %
#25
b1100 !
b1100 &
1*
1#
#30
0#
#32
0)
1+
b1010 "
b1010 %
#35
0*
b1010 !
b1010 &
1,
1#
#40
0#
#42
