
clock_L476DK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000662c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  080067b4  080067b4  000077b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068d0  080068d0  00008034  2**0
                  CONTENTS
  4 .ARM          00000008  080068d0  080068d0  000078d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068d8  080068d8  00008034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068d8  080068d8  000078d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080068dc  080068dc  000078dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  080068e0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000034  08006914  00008034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08006914  00008264  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016223  00000000  00000000  00008064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032af  00000000  00000000  0001e287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00021538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de2  00000000  00000000  00022750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b903  00000000  00000000  00023532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a360  00000000  00000000  0004ee35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe016  00000000  00000000  00069195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001671ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004914  00000000  00000000  001671f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0016bb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000034 	.word	0x20000034
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800679c 	.word	0x0800679c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000038 	.word	0x20000038
 80001c4:	0800679c 	.word	0x0800679c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <MX_GPIO_Init>:
     PD4   ------> SPI2_MOSI
     PB6   ------> I2C1_SCL
     PB7   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b08c      	sub	sp, #48	@ 0x30
 80004bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004be:	f107 031c 	add.w	r3, r7, #28
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
 80004c6:	605a      	str	r2, [r3, #4]
 80004c8:	609a      	str	r2, [r3, #8]
 80004ca:	60da      	str	r2, [r3, #12]
 80004cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004ce:	4bb8      	ldr	r3, [pc, #736]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 80004d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d2:	4ab7      	ldr	r2, [pc, #732]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 80004d4:	f043 0310 	orr.w	r3, r3, #16
 80004d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004da:	4bb5      	ldr	r3, [pc, #724]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 80004dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004de:	f003 0310 	and.w	r3, r3, #16
 80004e2:	61bb      	str	r3, [r7, #24]
 80004e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e6:	4bb2      	ldr	r3, [pc, #712]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 80004e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ea:	4ab1      	ldr	r2, [pc, #708]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 80004ec:	f043 0304 	orr.w	r3, r3, #4
 80004f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004f2:	4baf      	ldr	r3, [pc, #700]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 80004f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f6:	f003 0304 	and.w	r3, r3, #4
 80004fa:	617b      	str	r3, [r7, #20]
 80004fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004fe:	4bac      	ldr	r3, [pc, #688]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 8000500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000502:	4aab      	ldr	r2, [pc, #684]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 8000504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800050a:	4ba9      	ldr	r3, [pc, #676]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 800050c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800050e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000512:	613b      	str	r3, [r7, #16]
 8000514:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000516:	4ba6      	ldr	r3, [pc, #664]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 8000518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800051a:	4aa5      	ldr	r2, [pc, #660]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 800051c:	f043 0301 	orr.w	r3, r3, #1
 8000520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000522:	4ba3      	ldr	r3, [pc, #652]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 8000524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000526:	f003 0301 	and.w	r3, r3, #1
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800052e:	4ba0      	ldr	r3, [pc, #640]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 8000530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000532:	4a9f      	ldr	r2, [pc, #636]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 8000534:	f043 0302 	orr.w	r3, r3, #2
 8000538:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800053a:	4b9d      	ldr	r3, [pc, #628]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 800053c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053e:	f003 0302 	and.w	r3, r3, #2
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000546:	4b9a      	ldr	r3, [pc, #616]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 8000548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800054a:	4a99      	ldr	r2, [pc, #612]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 800054c:	f043 0308 	orr.w	r3, r3, #8
 8000550:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000552:	4b97      	ldr	r3, [pc, #604]	@ (80007b0 <MX_GPIO_Init+0x2f8>)
 8000554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000556:	f003 0308 	and.w	r3, r3, #8
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	f240 1109 	movw	r1, #265	@ 0x109
 8000564:	4893      	ldr	r0, [pc, #588]	@ (80007b4 <MX_GPIO_Init+0x2fc>)
 8000566:	f003 f92f 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	210c      	movs	r1, #12
 800056e:	4892      	ldr	r0, [pc, #584]	@ (80007b8 <MX_GPIO_Init+0x300>)
 8000570:	f003 f92a 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000574:	2201      	movs	r2, #1
 8000576:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800057a:	4890      	ldr	r0, [pc, #576]	@ (80007bc <MX_GPIO_Init+0x304>)
 800057c:	f003 f924 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000586:	488d      	ldr	r0, [pc, #564]	@ (80007bc <MX_GPIO_Init+0x304>)
 8000588:	f003 f91e 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	2180      	movs	r1, #128	@ 0x80
 8000590:	488b      	ldr	r0, [pc, #556]	@ (80007c0 <MX_GPIO_Init+0x308>)
 8000592:	f003 f919 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin
                           AUDIO_DIN_Pin */
  GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin
 8000596:	23f4      	movs	r3, #244	@ 0xf4
 8000598:	61fb      	str	r3, [r7, #28]
                          |AUDIO_DIN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800059a:	2302      	movs	r3, #2
 800059c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059e:	2300      	movs	r3, #0
 80005a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005a2:	2303      	movs	r3, #3
 80005a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80005a6:	230d      	movs	r3, #13
 80005a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005aa:	f107 031c 	add.w	r3, r7, #28
 80005ae:	4619      	mov	r1, r3
 80005b0:	4880      	ldr	r0, [pc, #512]	@ (80007b4 <MX_GPIO_Init+0x2fc>)
 80005b2:	f002 ff5f 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 80005b6:	2308      	movs	r3, #8
 80005b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ba:	2301      	movs	r3, #1
 80005bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c2:	2302      	movs	r3, #2
 80005c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 80005c6:	f107 031c 	add.w	r3, r7, #28
 80005ca:	4619      	mov	r1, r3
 80005cc:	4879      	ldr	r0, [pc, #484]	@ (80007b4 <MX_GPIO_Init+0x2fc>)
 80005ce:	f002 ff51 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80005d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80005dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005de:	2300      	movs	r3, #0
 80005e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005e2:	f107 031c 	add.w	r3, r7, #28
 80005e6:	4619      	mov	r1, r3
 80005e8:	4874      	ldr	r0, [pc, #464]	@ (80007bc <MX_GPIO_Init+0x304>)
 80005ea:	f002 ff43 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 80005ee:	2307      	movs	r3, #7
 80005f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005f2:	2300      	movs	r3, #0
 80005f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	2300      	movs	r3, #0
 80005f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005fa:	f107 031c 	add.w	r3, r7, #28
 80005fe:	4619      	mov	r1, r3
 8000600:	486e      	ldr	r0, [pc, #440]	@ (80007bc <MX_GPIO_Init+0x304>)
 8000602:	f002 ff37 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8000606:	232e      	movs	r3, #46	@ 0x2e
 8000608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800060a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800060e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000610:	2302      	movs	r3, #2
 8000612:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000614:	f107 031c 	add.w	r3, r7, #28
 8000618:	4619      	mov	r1, r3
 800061a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061e:	f002 ff29 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000622:	2310      	movs	r3, #16
 8000624:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000626:	2303      	movs	r3, #3
 8000628:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800062e:	f107 031c 	add.w	r3, r7, #28
 8000632:	4619      	mov	r1, r3
 8000634:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000638:	f002 ff1c 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 800063c:	2304      	movs	r3, #4
 800063e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000640:	2301      	movs	r3, #1
 8000642:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000644:	2301      	movs	r3, #1
 8000646:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000648:	2303      	movs	r3, #3
 800064a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 800064c:	f107 031c 	add.w	r3, r7, #28
 8000650:	4619      	mov	r1, r3
 8000652:	4859      	ldr	r0, [pc, #356]	@ (80007b8 <MX_GPIO_Init+0x300>)
 8000654:	f002 ff0e 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8000658:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800065c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065e:	2301      	movs	r3, #1
 8000660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000662:	2301      	movs	r3, #1
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000666:	2303      	movs	r3, #3
 8000668:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	4619      	mov	r1, r3
 8000670:	4850      	ldr	r0, [pc, #320]	@ (80007b4 <MX_GPIO_Init+0x2fc>)
 8000672:	f002 feff 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_CLK_Pin */
  GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8000676:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800067a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800067c:	2302      	movs	r3, #2
 800067e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000680:	2300      	movs	r3, #0
 8000682:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000684:	2300      	movs	r3, #0
 8000686:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000688:	230d      	movs	r3, #13
 800068a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 800068c:	f107 031c 	add.w	r3, r7, #28
 8000690:	4619      	mov	r1, r3
 8000692:	4848      	ldr	r0, [pc, #288]	@ (80007b4 <MX_GPIO_Init+0x2fc>)
 8000694:	f002 feee 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8000698:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800069c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069e:	2301      	movs	r3, #1
 80006a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	2300      	movs	r3, #0
 80006a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a6:	2300      	movs	r3, #0
 80006a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006aa:	f107 031c 	add.w	r3, r7, #28
 80006ae:	4619      	mov	r1, r3
 80006b0:	4842      	ldr	r0, [pc, #264]	@ (80007bc <MX_GPIO_Init+0x304>)
 80006b2:	f002 fedf 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80006b6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006bc:	2302      	movs	r3, #2
 80006be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006c4:	2303      	movs	r3, #3
 80006c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80006c8:	230a      	movs	r3, #10
 80006ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006cc:	f107 031c 	add.w	r3, r7, #28
 80006d0:	4619      	mov	r1, r3
 80006d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d6:	f002 fecd 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80006da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006e0:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80006e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e6:	2300      	movs	r3, #0
 80006e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006ea:	f107 031c 	add.w	r3, r7, #28
 80006ee:	4619      	mov	r1, r3
 80006f0:	4832      	ldr	r0, [pc, #200]	@ (80007bc <MX_GPIO_Init+0x304>)
 80006f2:	f002 febf 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006fc:	2303      	movs	r3, #3
 80006fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	2300      	movs	r3, #0
 8000702:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000704:	f107 031c 	add.w	r3, r7, #28
 8000708:	4619      	mov	r1, r3
 800070a:	482c      	ldr	r0, [pc, #176]	@ (80007bc <MX_GPIO_Init+0x304>)
 800070c:	f002 feb2 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8000710:	2305      	movs	r3, #5
 8000712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000714:	2303      	movs	r3, #3
 8000716:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800071c:	f107 031c 	add.w	r3, r7, #28
 8000720:	4619      	mov	r1, r3
 8000722:	4827      	ldr	r0, [pc, #156]	@ (80007c0 <MX_GPIO_Init+0x308>)
 8000724:	f002 fea6 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_SCK_Pin MEMS_MISO_Pin MEMS_MOSI_Pin */
  GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8000728:	231a      	movs	r3, #26
 800072a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800072c:	2302      	movs	r3, #2
 800072e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	2300      	movs	r3, #0
 8000732:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000734:	2303      	movs	r3, #3
 8000736:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000738:	2305      	movs	r3, #5
 800073a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	4619      	mov	r1, r3
 8000742:	481f      	ldr	r0, [pc, #124]	@ (80007c0 <MX_GPIO_Init+0x308>)
 8000744:	f002 fe96 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000748:	2380      	movs	r3, #128	@ 0x80
 800074a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000754:	2303      	movs	r3, #3
 8000756:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000758:	f107 031c 	add.w	r3, r7, #28
 800075c:	4619      	mov	r1, r3
 800075e:	4818      	ldr	r0, [pc, #96]	@ (80007c0 <MX_GPIO_Init+0x308>)
 8000760:	f002 fe88 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000764:	2308      	movs	r3, #8
 8000766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000768:	2301      	movs	r3, #1
 800076a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	2300      	movs	r3, #0
 800076e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000770:	2300      	movs	r3, #0
 8000772:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000774:	f107 031c 	add.w	r3, r7, #28
 8000778:	4619      	mov	r1, r3
 800077a:	480f      	ldr	r0, [pc, #60]	@ (80007b8 <MX_GPIO_Init+0x300>)
 800077c:	f002 fe7a 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000780:	23c0      	movs	r3, #192	@ 0xc0
 8000782:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000784:	2312      	movs	r3, #18
 8000786:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000788:	2301      	movs	r3, #1
 800078a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800078c:	2303      	movs	r3, #3
 800078e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000790:	2304      	movs	r3, #4
 8000792:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000794:	f107 031c 	add.w	r3, r7, #28
 8000798:	4619      	mov	r1, r3
 800079a:	4807      	ldr	r0, [pc, #28]	@ (80007b8 <MX_GPIO_Init+0x300>)
 800079c:	f002 fe6a 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 80007a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007a6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80007aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	2300      	movs	r3, #0
 80007ae:	e009      	b.n	80007c4 <MX_GPIO_Init+0x30c>
 80007b0:	40021000 	.word	0x40021000
 80007b4:	48001000 	.word	0x48001000
 80007b8:	48000400 	.word	0x48000400
 80007bc:	48000800 	.word	0x48000800
 80007c0:	48000c00 	.word	0x48000c00
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 80007c6:	f107 031c 	add.w	r3, r7, #28
 80007ca:	4619      	mov	r1, r3
 80007cc:	4824      	ldr	r0, [pc, #144]	@ (8000860 <MX_GPIO_Init+0x3a8>)
 80007ce:	f002 fe51 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 80007d2:	2301      	movs	r3, #1
 80007d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d6:	2301      	movs	r3, #1
 80007d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007da:	2300      	movs	r3, #0
 80007dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007de:	2300      	movs	r3, #0
 80007e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4619      	mov	r1, r3
 80007e8:	481e      	ldr	r0, [pc, #120]	@ (8000864 <MX_GPIO_Init+0x3ac>)
 80007ea:	f002 fe43 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007ee:	2302      	movs	r3, #2
 80007f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007f2:	2303      	movs	r3, #3
 80007f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007fa:	f107 031c 	add.w	r3, r7, #28
 80007fe:	4619      	mov	r1, r3
 8000800:	4818      	ldr	r0, [pc, #96]	@ (8000864 <MX_GPIO_Init+0x3ac>)
 8000802:	f002 fe37 	bl	8003474 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000806:	2200      	movs	r2, #0
 8000808:	2100      	movs	r1, #0
 800080a:	2007      	movs	r0, #7
 800080c:	f002 fdfb 	bl	8003406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000810:	2007      	movs	r0, #7
 8000812:	f002 fe14 	bl	800343e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000816:	2200      	movs	r2, #0
 8000818:	2100      	movs	r1, #0
 800081a:	2008      	movs	r0, #8
 800081c:	f002 fdf3 	bl	8003406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000820:	2008      	movs	r0, #8
 8000822:	f002 fe0c 	bl	800343e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2100      	movs	r1, #0
 800082a:	2009      	movs	r0, #9
 800082c:	f002 fdeb 	bl	8003406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000830:	2009      	movs	r0, #9
 8000832:	f002 fe04 	bl	800343e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2100      	movs	r1, #0
 800083a:	2017      	movs	r0, #23
 800083c:	f002 fde3 	bl	8003406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000840:	2017      	movs	r0, #23
 8000842:	f002 fdfc 	bl	800343e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2100      	movs	r1, #0
 800084a:	2028      	movs	r0, #40	@ 0x28
 800084c:	f002 fddb 	bl	8003406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000850:	2028      	movs	r0, #40	@ 0x28
 8000852:	f002 fdf4 	bl	800343e <HAL_NVIC_EnableIRQ>

}
 8000856:	bf00      	nop
 8000858:	3730      	adds	r7, #48	@ 0x30
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	48000400 	.word	0x48000400
 8000864:	48001000 	.word	0x48001000

08000868 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800086c:	4b1b      	ldr	r3, [pc, #108]	@ (80008dc <MX_I2C2_Init+0x74>)
 800086e:	4a1c      	ldr	r2, [pc, #112]	@ (80008e0 <MX_I2C2_Init+0x78>)
 8000870:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00201D2B;
 8000872:	4b1a      	ldr	r3, [pc, #104]	@ (80008dc <MX_I2C2_Init+0x74>)
 8000874:	4a1b      	ldr	r2, [pc, #108]	@ (80008e4 <MX_I2C2_Init+0x7c>)
 8000876:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000878:	4b18      	ldr	r3, [pc, #96]	@ (80008dc <MX_I2C2_Init+0x74>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800087e:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <MX_I2C2_Init+0x74>)
 8000880:	2201      	movs	r2, #1
 8000882:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000884:	4b15      	ldr	r3, [pc, #84]	@ (80008dc <MX_I2C2_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800088a:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <MX_I2C2_Init+0x74>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_I2C2_Init+0x74>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_I2C2_Init+0x74>)
 8000898:	2200      	movs	r2, #0
 800089a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_I2C2_Init+0x74>)
 800089e:	2200      	movs	r2, #0
 80008a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008a2:	480e      	ldr	r0, [pc, #56]	@ (80008dc <MX_I2C2_Init+0x74>)
 80008a4:	f002 ffc0 	bl	8003828 <HAL_I2C_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008ae:	f001 fa6f 	bl	8001d90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008b2:	2100      	movs	r1, #0
 80008b4:	4809      	ldr	r0, [pc, #36]	@ (80008dc <MX_I2C2_Init+0x74>)
 80008b6:	f003 f852 	bl	800395e <HAL_I2CEx_ConfigAnalogFilter>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80008c0:	f001 fa66 	bl	8001d90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008c4:	2100      	movs	r1, #0
 80008c6:	4805      	ldr	r0, [pc, #20]	@ (80008dc <MX_I2C2_Init+0x74>)
 80008c8:	f003 f894 	bl	80039f4 <HAL_I2CEx_ConfigDigitalFilter>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80008d2:	f001 fa5d 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000050 	.word	0x20000050
 80008e0:	40005800 	.word	0x40005800
 80008e4:	00201d2b 	.word	0x00201d2b

080008e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b0ac      	sub	sp, #176	@ 0xb0
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2288      	movs	r2, #136	@ 0x88
 8000906:	2100      	movs	r1, #0
 8000908:	4618      	mov	r0, r3
 800090a:	f005 ff1a 	bl	8006742 <memset>
  if(i2cHandle->Instance==I2C2)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a21      	ldr	r2, [pc, #132]	@ (8000998 <HAL_I2C_MspInit+0xb0>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d13b      	bne.n	8000990 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000918:	2380      	movs	r3, #128	@ 0x80
 800091a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800091c:	2300      	movs	r3, #0
 800091e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	4618      	mov	r0, r3
 8000926:	f004 f9e7 	bl	8004cf8 <HAL_RCCEx_PeriphCLKConfig>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000930:	f001 fa2e 	bl	8001d90 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000934:	4b19      	ldr	r3, [pc, #100]	@ (800099c <HAL_I2C_MspInit+0xb4>)
 8000936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000938:	4a18      	ldr	r2, [pc, #96]	@ (800099c <HAL_I2C_MspInit+0xb4>)
 800093a:	f043 0302 	orr.w	r3, r3, #2
 800093e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000940:	4b16      	ldr	r3, [pc, #88]	@ (800099c <HAL_I2C_MspInit+0xb4>)
 8000942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000944:	f003 0302 	and.w	r3, r3, #2
 8000948:	613b      	str	r3, [r7, #16]
 800094a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 800094c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000950:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000954:	2312      	movs	r3, #18
 8000956:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800095a:	2301      	movs	r3, #1
 800095c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000966:	2304      	movs	r3, #4
 8000968:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800096c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000970:	4619      	mov	r1, r3
 8000972:	480b      	ldr	r0, [pc, #44]	@ (80009a0 <HAL_I2C_MspInit+0xb8>)
 8000974:	f002 fd7e 	bl	8003474 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000978:	4b08      	ldr	r3, [pc, #32]	@ (800099c <HAL_I2C_MspInit+0xb4>)
 800097a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800097c:	4a07      	ldr	r2, [pc, #28]	@ (800099c <HAL_I2C_MspInit+0xb4>)
 800097e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000982:	6593      	str	r3, [r2, #88]	@ 0x58
 8000984:	4b05      	ldr	r3, [pc, #20]	@ (800099c <HAL_I2C_MspInit+0xb4>)
 8000986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000988:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000990:	bf00      	nop
 8000992:	37b0      	adds	r7, #176	@ 0xb0
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40005800 	.word	0x40005800
 800099c:	40021000 	.word	0x40021000
 80009a0:	48000400 	.word	0x48000400

080009a4 <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80009a8:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009aa:	4a19      	ldr	r2, [pc, #100]	@ (8000a10 <MX_LCD_Init+0x6c>)
 80009ac:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80009ae:	4b17      	ldr	r3, [pc, #92]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80009b4:	4b15      	ldr	r3, [pc, #84]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80009ba:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009bc:	220c      	movs	r2, #12
 80009be:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80009c0:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80009c6:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009da:	2200      	movs	r2, #0
 80009dc:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80009de:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80009ea:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_LCD_Init+0x68>)
 80009f8:	f003 f848 	bl	8003a8c <HAL_LCD_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8000a02:	f001 f9c5 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200000a4 	.word	0x200000a4
 8000a10:	40002400 	.word	0x40002400

08000a14 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b0ae      	sub	sp, #184	@ 0xb8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	2288      	movs	r2, #136	@ 0x88
 8000a32:	2100      	movs	r1, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	f005 fe84 	bl	8006742 <memset>
  if(lcdHandle->Instance==LCD)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a57      	ldr	r2, [pc, #348]	@ (8000b9c <HAL_LCD_MspInit+0x188>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	f040 80a6 	bne.w	8000b92 <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a46:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a4a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000a4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a50:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a54:	f107 031c 	add.w	r3, r7, #28
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f004 f94d 	bl	8004cf8 <HAL_RCCEx_PeriphCLKConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8000a64:	f001 f994 	bl	8001d90 <Error_Handler>
    }

    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8000a68:	4b4d      	ldr	r3, [pc, #308]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a6c:	4a4c      	ldr	r2, [pc, #304]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000a6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a72:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a74:	4b4a      	ldr	r3, [pc, #296]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a7c:	61bb      	str	r3, [r7, #24]
 8000a7e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a80:	4b47      	ldr	r3, [pc, #284]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a84:	4a46      	ldr	r2, [pc, #280]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000a86:	f043 0304 	orr.w	r3, r3, #4
 8000a8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8c:	4b44      	ldr	r3, [pc, #272]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a90:	f003 0304 	and.w	r3, r3, #4
 8000a94:	617b      	str	r3, [r7, #20]
 8000a96:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a98:	4b41      	ldr	r3, [pc, #260]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9c:	4a40      	ldr	r2, [pc, #256]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa4:	4b3e      	ldr	r3, [pc, #248]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	613b      	str	r3, [r7, #16]
 8000aae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab4:	4a3a      	ldr	r2, [pc, #232]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000ab6:	f043 0302 	orr.w	r3, r3, #2
 8000aba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000abc:	4b38      	ldr	r3, [pc, #224]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac0:	f003 0302 	and.w	r3, r3, #2
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac8:	4b35      	ldr	r3, [pc, #212]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000acc:	4a34      	ldr	r2, [pc, #208]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000ace:	f043 0308 	orr.w	r3, r3, #8
 8000ad2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ad4:	4b32      	ldr	r3, [pc, #200]	@ (8000ba0 <HAL_LCD_MspInit+0x18c>)
 8000ad6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad8:	f003 0308 	and.w	r3, r3, #8
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 8000ae0:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8000ae4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af4:	2300      	movs	r3, #0
 8000af6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000afa:	230b      	movs	r3, #11
 8000afc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b00:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b04:	4619      	mov	r1, r3
 8000b06:	4827      	ldr	r0, [pc, #156]	@ (8000ba4 <HAL_LCD_MspInit+0x190>)
 8000b08:	f002 fcb4 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 8000b0c:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 8000b10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b14:	2302      	movs	r3, #2
 8000b16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2300      	movs	r3, #0
 8000b22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b26:	230b      	movs	r3, #11
 8000b28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b30:	4619      	mov	r1, r3
 8000b32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b36:	f002 fc9d 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 8000b3a:	f24f 2333 	movw	r3, #62003	@ 0xf233
 8000b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	2302      	movs	r3, #2
 8000b44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b54:	230b      	movs	r3, #11
 8000b56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4811      	ldr	r0, [pc, #68]	@ (8000ba8 <HAL_LCD_MspInit+0x194>)
 8000b62:	f002 fc87 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 8000b66:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000b6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b74:	2300      	movs	r3, #0
 8000b76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b80:	230b      	movs	r3, #11
 8000b82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b86:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4807      	ldr	r0, [pc, #28]	@ (8000bac <HAL_LCD_MspInit+0x198>)
 8000b8e:	f002 fc71 	bl	8003474 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000b92:	bf00      	nop
 8000b94:	37b8      	adds	r7, #184	@ 0xb8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40002400 	.word	0x40002400
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	48000800 	.word	0x48000800
 8000ba8:	48000400 	.word	0x48000400
 8000bac:	48000c00 	.word	0x48000c00

08000bb0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b088      	sub	sp, #32
 8000bb4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bb6:	f002 faab 	bl	8003110 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000bba:	f000 fc1b 	bl	80013f4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000bbe:	f7ff fc7b 	bl	80004b8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000bc2:	f001 fa7b 	bl	80020bc <MX_USART2_UART_Init>
	MX_LCD_Init();
 8000bc6:	f7ff feed 	bl	80009a4 <MX_LCD_Init>
	MX_QUADSPI_Init();
 8000bca:	f001 f8e7 	bl	8001d9c <MX_QUADSPI_Init>
	MX_I2C2_Init();
 8000bce:	f7ff fe4b 	bl	8000868 <MX_I2C2_Init>
	/* USER CODE BEGIN 2 */

	/*##--Configure minimum hardware resources at boot ########################*/
	SystemHardwareInit();
 8000bd2:	f000 fc67 	bl	80014a4 <SystemHardwareInit>

	BSP_LED_On(LED4);
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	f001 fb76 	bl	80022c8 <BSP_LED_On>
	BSP_LED_On(LED5);
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f001 fb73 	bl	80022c8 <BSP_LED_On>
	HAL_Delay(50);
 8000be2:	2032      	movs	r0, #50	@ 0x32
 8000be4:	f002 fb10 	bl	8003208 <HAL_Delay>
	BSP_LED_Off(LED4);
 8000be8:	2000      	movs	r0, #0
 8000bea:	f001 fb87 	bl	80022fc <BSP_LED_Off>
	BSP_LED_Off(LED5);
 8000bee:	2001      	movs	r0, #1
 8000bf0:	f001 fb84 	bl	80022fc <BSP_LED_Off>

	/***********************************************************************************/

	/* Check if the system was resumed from StandBy mode */
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8000bf4:	4bb6      	ldr	r3, [pc, #728]	@ (8000ed0 <main+0x320>)
 8000bf6:	691b      	ldr	r3, [r3, #16]
 8000bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d00f      	beq.n	8000c20 <main+0x70>
	{
		/* Clear the Standby flag */
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8000c00:	4bb3      	ldr	r3, [pc, #716]	@ (8000ed0 <main+0x320>)
 8000c02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c06:	619a      	str	r2, [r3, #24]

		/* Check and Clear the Wakeup flag */
		if (__HAL_PWR_GET_FLAG(PWR_FLAG_WUF1) != RESET)
 8000c08:	4bb1      	ldr	r3, [pc, #708]	@ (8000ed0 <main+0x320>)
 8000c0a:	691b      	ldr	r3, [r3, #16]
 8000c0c:	f003 0301 	and.w	r3, r3, #1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d002      	beq.n	8000c1a <main+0x6a>
		{
			__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 8000c14:	4bae      	ldr	r3, [pc, #696]	@ (8000ed0 <main+0x320>)
 8000c16:	2201      	movs	r2, #1
 8000c18:	619a      	str	r2, [r3, #24]
		}

		/* read backup register 0 to check is we return from Idd measurement test */
		//IddIndex = SystemRtcBackupRead();
		/* Notify we return from Standby or Shutdown Low Power mode */
		ReturnFromStandbyShutdown = SET;
 8000c1a:	4bae      	ldr	r3, [pc, #696]	@ (8000ed4 <main+0x324>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	701a      	strb	r2, [r3, #0]
	}

	MX_RTC_Init();
 8000c20:	f001 f926 	bl	8001e70 <MX_RTC_Init>

	/*------------------------------------------------------------------------------*/
	if (ReturnFromStandbyShutdown == SET)
 8000c24:	4bab      	ldr	r3, [pc, #684]	@ (8000ed4 <main+0x324>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d102      	bne.n	8000c32 <main+0x82>
	{
		Display_WakeUp_msg();
 8000c2c:	f001 f87a 	bl	8001d24 <Display_WakeUp_msg>
 8000c30:	e001      	b.n	8000c36 <main+0x86>
	}
	else
	{
		Display_First_Start_msg();
 8000c32:	f001 f855 	bl	8001ce0 <Display_First_Start_msg>
	}

	uint32_t time_counter = HAL_GetTick();
 8000c36:	f002 fadb 	bl	80031f0 <HAL_GetTick>
 8000c3a:	61f8      	str	r0, [r7, #28]
	uint32_t time_counter2 = HAL_GetTick();
 8000c3c:	f002 fad8 	bl	80031f0 <HAL_GetTick>
 8000c40:	61b8      	str	r0, [r7, #24]
	inactivity_time = 0;
 8000c42:	4ba5      	ldr	r3, [pc, #660]	@ (8000ed8 <main+0x328>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
	//uint8_t bufWeekday[1];
	uint8_t bufDate[2];
	uint8_t bufMonth[2];
	uint8_t bufYear[2];

	AppStatus = STATE_DISPLAY_TIME;
 8000c48:	4ba4      	ldr	r3, [pc, #656]	@ (8000edc <main+0x32c>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	601a      	str	r2, [r3, #0]

	while (inactivity_time < MAX_INACTIVITY_TIME)
 8000c4e:	e3a9      	b.n	80013a4 <main+0x7f4>
	{

		if (HAL_GetTick() - time_counter2 > 50)
 8000c50:	f002 face 	bl	80031f0 <HAL_GetTick>
 8000c54:	4602      	mov	r2, r0
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	2b32      	cmp	r3, #50	@ 0x32
 8000c5c:	d905      	bls.n	8000c6a <main+0xba>
		{
			time_counter2 = HAL_GetTick();
 8000c5e:	f002 fac7 	bl	80031f0 <HAL_GetTick>
 8000c62:	61b8      	str	r0, [r7, #24]
			displayMustBeUpdated = true;
 8000c64:	4b9e      	ldr	r3, [pc, #632]	@ (8000ee0 <main+0x330>)
 8000c66:	2201      	movs	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
		}

		switch (AppStatus)
 8000c6a:	4b9c      	ldr	r3, [pc, #624]	@ (8000edc <main+0x32c>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	2b0f      	cmp	r3, #15
 8000c72:	f200 8397 	bhi.w	80013a4 <main+0x7f4>
 8000c76:	a201      	add	r2, pc, #4	@ (adr r2, 8000c7c <main+0xcc>)
 8000c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c7c:	08000cbd 	.word	0x08000cbd
 8000c80:	08000da9 	.word	0x08000da9
 8000c84:	08000e8d 	.word	0x08000e8d
 8000c88:	080012eb 	.word	0x080012eb
 8000c8c:	08001321 	.word	0x08001321
 8000c90:	08001349 	.word	0x08001349
 8000c94:	08000ef5 	.word	0x08000ef5
 8000c98:	08000f4d 	.word	0x08000f4d
 8000c9c:	08000fb3 	.word	0x08000fb3
 8000ca0:	08001019 	.word	0x08001019
 8000ca4:	0800107f 	.word	0x0800107f
 8000ca8:	080010e3 	.word	0x080010e3
 8000cac:	0800113b 	.word	0x0800113b
 8000cb0:	080011a1 	.word	0x080011a1
 8000cb4:	08001225 	.word	0x08001225
 8000cb8:	08001287 	.word	0x08001287
		{
		/*-------------------------------------------------------------------------------------*/
		case STATE_DISPLAY_TIME:

			if (HAL_GetTick() - time_counter > 1000)
 8000cbc:	f002 fa98 	bl	80031f0 <HAL_GetTick>
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cca:	f240 8358 	bls.w	800137e <main+0x7ce>
			{
				time_counter = HAL_GetTick();
 8000cce:	f002 fa8f 	bl	80031f0 <HAL_GetTick>
 8000cd2:	61f8      	str	r0, [r7, #28]

				HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	4983      	ldr	r1, [pc, #524]	@ (8000ee4 <main+0x334>)
 8000cd8:	4883      	ldr	r0, [pc, #524]	@ (8000ee8 <main+0x338>)
 8000cda:	f004 fe10 	bl	80058fe <HAL_RTC_GetTime>
				HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000cde:	2201      	movs	r2, #1
 8000ce0:	4982      	ldr	r1, [pc, #520]	@ (8000eec <main+0x33c>)
 8000ce2:	4881      	ldr	r0, [pc, #516]	@ (8000ee8 <main+0x338>)
 8000ce4:	f004 feee 	bl	8005ac4 <HAL_RTC_GetDate>

				bufHour[0] = convert_BCD_to_ASCII(theTime.Hours, MSBCDIGIT);
 8000ce8:	4b7e      	ldr	r3, [pc, #504]	@ (8000ee4 <main+0x334>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f001 f82c 	bl	8001d4c <convert_BCD_to_ASCII>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	733b      	strb	r3, [r7, #12]
				bufHour[1] = convert_BCD_to_ASCII(theTime.Hours, LSBCDIGIT);
 8000cf8:	4b7a      	ldr	r3, [pc, #488]	@ (8000ee4 <main+0x334>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f001 f824 	bl	8001d4c <convert_BCD_to_ASCII>
 8000d04:	4603      	mov	r3, r0
 8000d06:	737b      	strb	r3, [r7, #13]
				bufMin[0] = convert_BCD_to_ASCII(theTime.Minutes, MSBCDIGIT);
 8000d08:	4b76      	ldr	r3, [pc, #472]	@ (8000ee4 <main+0x334>)
 8000d0a:	785b      	ldrb	r3, [r3, #1]
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f001 f81c 	bl	8001d4c <convert_BCD_to_ASCII>
 8000d14:	4603      	mov	r3, r0
 8000d16:	743b      	strb	r3, [r7, #16]
				bufMin[1] = convert_BCD_to_ASCII(theTime.Minutes, LSBCDIGIT);
 8000d18:	4b72      	ldr	r3, [pc, #456]	@ (8000ee4 <main+0x334>)
 8000d1a:	785b      	ldrb	r3, [r3, #1]
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f001 f814 	bl	8001d4c <convert_BCD_to_ASCII>
 8000d24:	4603      	mov	r3, r0
 8000d26:	747b      	strb	r3, [r7, #17]
				bufSec[0] = convert_BCD_to_ASCII(theTime.Seconds, MSBCDIGIT);
 8000d28:	4b6e      	ldr	r3, [pc, #440]	@ (8000ee4 <main+0x334>)
 8000d2a:	789b      	ldrb	r3, [r3, #2]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f001 f80c 	bl	8001d4c <convert_BCD_to_ASCII>
 8000d34:	4603      	mov	r3, r0
 8000d36:	753b      	strb	r3, [r7, #20]
				bufSec[1] = convert_BCD_to_ASCII(theTime.Seconds, LSBCDIGIT);
 8000d38:	4b6a      	ldr	r3, [pc, #424]	@ (8000ee4 <main+0x334>)
 8000d3a:	789b      	ldrb	r3, [r3, #2]
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f001 f804 	bl	8001d4c <convert_BCD_to_ASCII>
 8000d44:	4603      	mov	r3, r0
 8000d46:	757b      	strb	r3, [r7, #21]

				BSP_LCD_GLASS_Clear();
 8000d48:	f001 fb86 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufHour[0], POINT_OFF, DOUBLEPOINT_OFF, 0);
 8000d4c:	f107 000c 	add.w	r0, r7, #12
 8000d50:	2300      	movs	r3, #0
 8000d52:	2200      	movs	r2, #0
 8000d54:	2100      	movs	r1, #0
 8000d56:	f001 fb3f 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufHour[1], POINT_OFF, DOUBLEPOINT_ON, 1);
 8000d5a:	f107 030c 	add.w	r3, r7, #12
 8000d5e:	1c58      	adds	r0, r3, #1
 8000d60:	2301      	movs	r3, #1
 8000d62:	2201      	movs	r2, #1
 8000d64:	2100      	movs	r1, #0
 8000d66:	f001 fb37 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMin[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 8000d6a:	f107 0010 	add.w	r0, r7, #16
 8000d6e:	2302      	movs	r3, #2
 8000d70:	2200      	movs	r2, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	f001 fb30 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMin[1], POINT_OFF, DOUBLEPOINT_ON, 3);
 8000d78:	f107 0310 	add.w	r3, r7, #16
 8000d7c:	1c58      	adds	r0, r3, #1
 8000d7e:	2303      	movs	r3, #3
 8000d80:	2201      	movs	r2, #1
 8000d82:	2100      	movs	r1, #0
 8000d84:	f001 fb28 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufSec[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8000d88:	f107 0014 	add.w	r0, r7, #20
 8000d8c:	2304      	movs	r3, #4
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2100      	movs	r1, #0
 8000d92:	f001 fb21 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufSec[1], POINT_OFF, DOUBLEPOINT_OFF, 5);
 8000d96:	f107 0314 	add.w	r3, r7, #20
 8000d9a:	1c58      	adds	r0, r3, #1
 8000d9c:	2305      	movs	r3, #5
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2100      	movs	r1, #0
 8000da2:	f001 fb19 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
			}
			break;
 8000da6:	e2ea      	b.n	800137e <main+0x7ce>

			/*-------------------------------------------------------------------------------------*/
		case STATE_DISPLAY_DATE:

			if (HAL_GetTick() - time_counter > 1000)
 8000da8:	f002 fa22 	bl	80031f0 <HAL_GetTick>
 8000dac:	4602      	mov	r2, r0
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000db6:	f240 82e4 	bls.w	8001382 <main+0x7d2>
			{
				time_counter = HAL_GetTick();
 8000dba:	f002 fa19 	bl	80031f0 <HAL_GetTick>
 8000dbe:	61f8      	str	r0, [r7, #28]

				HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4948      	ldr	r1, [pc, #288]	@ (8000ee4 <main+0x334>)
 8000dc4:	4848      	ldr	r0, [pc, #288]	@ (8000ee8 <main+0x338>)
 8000dc6:	f004 fd9a 	bl	80058fe <HAL_RTC_GetTime>
				HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4947      	ldr	r1, [pc, #284]	@ (8000eec <main+0x33c>)
 8000dce:	4846      	ldr	r0, [pc, #280]	@ (8000ee8 <main+0x338>)
 8000dd0:	f004 fe78 	bl	8005ac4 <HAL_RTC_GetDate>

				bufDate[0] = convert_BCD_to_ASCII(theDate.Date, MSBCDIGIT);
 8000dd4:	4b45      	ldr	r3, [pc, #276]	@ (8000eec <main+0x33c>)
 8000dd6:	789b      	ldrb	r3, [r3, #2]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 ffb6 	bl	8001d4c <convert_BCD_to_ASCII>
 8000de0:	4603      	mov	r3, r0
 8000de2:	723b      	strb	r3, [r7, #8]
				bufDate[1] = convert_BCD_to_ASCII(theDate.Date, LSBCDIGIT);
 8000de4:	4b41      	ldr	r3, [pc, #260]	@ (8000eec <main+0x33c>)
 8000de6:	789b      	ldrb	r3, [r3, #2]
 8000de8:	2101      	movs	r1, #1
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 ffae 	bl	8001d4c <convert_BCD_to_ASCII>
 8000df0:	4603      	mov	r3, r0
 8000df2:	727b      	strb	r3, [r7, #9]
				bufMonth[0] = convert_BCD_to_ASCII(theDate.Month, MSBCDIGIT);
 8000df4:	4b3d      	ldr	r3, [pc, #244]	@ (8000eec <main+0x33c>)
 8000df6:	785b      	ldrb	r3, [r3, #1]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f000 ffa6 	bl	8001d4c <convert_BCD_to_ASCII>
 8000e00:	4603      	mov	r3, r0
 8000e02:	713b      	strb	r3, [r7, #4]
				bufMonth[1] = convert_BCD_to_ASCII(theDate.Month, LSBCDIGIT);
 8000e04:	4b39      	ldr	r3, [pc, #228]	@ (8000eec <main+0x33c>)
 8000e06:	785b      	ldrb	r3, [r3, #1]
 8000e08:	2101      	movs	r1, #1
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f000 ff9e 	bl	8001d4c <convert_BCD_to_ASCII>
 8000e10:	4603      	mov	r3, r0
 8000e12:	717b      	strb	r3, [r7, #5]
				bufYear[0] = convert_BCD_to_ASCII(theDate.Year, MSBCDIGIT);
 8000e14:	4b35      	ldr	r3, [pc, #212]	@ (8000eec <main+0x33c>)
 8000e16:	78db      	ldrb	r3, [r3, #3]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f000 ff96 	bl	8001d4c <convert_BCD_to_ASCII>
 8000e20:	4603      	mov	r3, r0
 8000e22:	703b      	strb	r3, [r7, #0]
				bufYear[1] = convert_BCD_to_ASCII(theDate.Year, LSBCDIGIT);
 8000e24:	4b31      	ldr	r3, [pc, #196]	@ (8000eec <main+0x33c>)
 8000e26:	78db      	ldrb	r3, [r3, #3]
 8000e28:	2101      	movs	r1, #1
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 ff8e 	bl	8001d4c <convert_BCD_to_ASCII>
 8000e30:	4603      	mov	r3, r0
 8000e32:	707b      	strb	r3, [r7, #1]

				BSP_LCD_GLASS_Clear();
 8000e34:	f001 fb10 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufDate[0], POINT_OFF, DOUBLEPOINT_OFF, 0);
 8000e38:	f107 0008 	add.w	r0, r7, #8
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2100      	movs	r1, #0
 8000e42:	f001 fac9 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufDate[1], POINT_ON, DOUBLEPOINT_OFF, 1);
 8000e46:	f107 0308 	add.w	r3, r7, #8
 8000e4a:	1c58      	adds	r0, r3, #1
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2101      	movs	r1, #1
 8000e52:	f001 fac1 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMonth[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 8000e56:	1d38      	adds	r0, r7, #4
 8000e58:	2302      	movs	r3, #2
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	f001 fabb 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMonth[1], POINT_ON, DOUBLEPOINT_OFF, 3);
 8000e62:	1d3b      	adds	r3, r7, #4
 8000e64:	1c58      	adds	r0, r3, #1
 8000e66:	2303      	movs	r3, #3
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	f001 fab4 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufYear[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8000e70:	4638      	mov	r0, r7
 8000e72:	2304      	movs	r3, #4
 8000e74:	2200      	movs	r2, #0
 8000e76:	2100      	movs	r1, #0
 8000e78:	f001 faae 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufYear[1], POINT_OFF, DOUBLEPOINT_OFF, 5);
 8000e7c:	463b      	mov	r3, r7
 8000e7e:	1c58      	adds	r0, r3, #1
 8000e80:	2305      	movs	r3, #5
 8000e82:	2200      	movs	r2, #0
 8000e84:	2100      	movs	r1, #0
 8000e86:	f001 faa7 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
			}
			break;
 8000e8a:	e27a      	b.n	8001382 <main+0x7d2>

			/*-------------------------------------------------------------------------------------*/
		case STATE_DISPLAY_DAY:

			if (HAL_GetTick() - time_counter > 1000)
 8000e8c:	f002 f9b0 	bl	80031f0 <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e9a:	f240 8274 	bls.w	8001386 <main+0x7d6>
			{
				time_counter = HAL_GetTick();
 8000e9e:	f002 f9a7 	bl	80031f0 <HAL_GetTick>
 8000ea2:	61f8      	str	r0, [r7, #28]
				HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	490f      	ldr	r1, [pc, #60]	@ (8000ee4 <main+0x334>)
 8000ea8:	480f      	ldr	r0, [pc, #60]	@ (8000ee8 <main+0x338>)
 8000eaa:	f004 fd28 	bl	80058fe <HAL_RTC_GetTime>
				HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	490e      	ldr	r1, [pc, #56]	@ (8000eec <main+0x33c>)
 8000eb2:	480d      	ldr	r0, [pc, #52]	@ (8000ee8 <main+0x338>)
 8000eb4:	f004 fe06 	bl	8005ac4 <HAL_RTC_GetDate>
				BSP_LCD_GLASS_Clear();
 8000eb8:	f001 face 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayString((uint8_t*) weekDay[theDate.WeekDay - 1]); /* WeekDay is in [1...7] ! */
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <main+0x33c>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	3b01      	subs	r3, #1
 8000ec2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef0 <main+0x340>)
 8000ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f001 faa1 	bl	8002410 <BSP_LCD_GLASS_DisplayString>
			}
			break;
 8000ece:	e25a      	b.n	8001386 <main+0x7d6>
 8000ed0:	40007000 	.word	0x40007000
 8000ed4:	2000011e 	.word	0x2000011e
 8000ed8:	20000118 	.word	0x20000118
 8000edc:	20000114 	.word	0x20000114
 8000ee0:	2000001c 	.word	0x2000001c
 8000ee4:	200000e4 	.word	0x200000e4
 8000ee8:	20000164 	.word	0x20000164
 8000eec:	2000010c 	.word	0x2000010c
 8000ef0:	20000000 	.word	0x20000000
			/*-------------------------------------------------------------------------------------*/
		case STATE_GET_TIME:

			//BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_ALLSEG_ALLCOM, LCD_BLINKFREQUENCY_DIV512);

			HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	49c3      	ldr	r1, [pc, #780]	@ (8001204 <main+0x654>)
 8000ef8:	48c3      	ldr	r0, [pc, #780]	@ (8001208 <main+0x658>)
 8000efa:	f004 fd00 	bl	80058fe <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8000efe:	2201      	movs	r2, #1
 8000f00:	49c2      	ldr	r1, [pc, #776]	@ (800120c <main+0x65c>)
 8000f02:	48c1      	ldr	r0, [pc, #772]	@ (8001208 <main+0x658>)
 8000f04:	f004 fdde 	bl	8005ac4 <HAL_RTC_GetDate>
			binaryTime.Hours = RTC_Bcd2ToByte(theTime.Hours);
 8000f08:	4bbe      	ldr	r3, [pc, #760]	@ (8001204 <main+0x654>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f004 fedd 	bl	8005ccc <RTC_Bcd2ToByte>
 8000f12:	4603      	mov	r3, r0
 8000f14:	461a      	mov	r2, r3
 8000f16:	4bbe      	ldr	r3, [pc, #760]	@ (8001210 <main+0x660>)
 8000f18:	701a      	strb	r2, [r3, #0]
			binaryTime.Minutes = RTC_Bcd2ToByte(theTime.Minutes);
 8000f1a:	4bba      	ldr	r3, [pc, #744]	@ (8001204 <main+0x654>)
 8000f1c:	785b      	ldrb	r3, [r3, #1]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f004 fed4 	bl	8005ccc <RTC_Bcd2ToByte>
 8000f24:	4603      	mov	r3, r0
 8000f26:	461a      	mov	r2, r3
 8000f28:	4bb9      	ldr	r3, [pc, #740]	@ (8001210 <main+0x660>)
 8000f2a:	705a      	strb	r2, [r3, #1]
			binaryTime.Seconds = RTC_Bcd2ToByte(theTime.Seconds);
 8000f2c:	4bb5      	ldr	r3, [pc, #724]	@ (8001204 <main+0x654>)
 8000f2e:	789b      	ldrb	r3, [r3, #2]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f004 fecb 	bl	8005ccc <RTC_Bcd2ToByte>
 8000f36:	4603      	mov	r3, r0
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4bb5      	ldr	r3, [pc, #724]	@ (8001210 <main+0x660>)
 8000f3c:	709a      	strb	r2, [r3, #2]
			AppStatus = STATE_SET_HOURS;
 8000f3e:	4bb5      	ldr	r3, [pc, #724]	@ (8001214 <main+0x664>)
 8000f40:	2208      	movs	r2, #8
 8000f42:	601a      	str	r2, [r3, #0]
			displayMustBeUpdated = true;
 8000f44:	4bb4      	ldr	r3, [pc, #720]	@ (8001218 <main+0x668>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]
			break;
 8000f4a:	e22b      	b.n	80013a4 <main+0x7f4>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_HOURS:

			if (displayMustBeUpdated)
 8000f4c:	4bb2      	ldr	r3, [pc, #712]	@ (8001218 <main+0x668>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	f000 8219 	beq.w	800138a <main+0x7da>
			{
				bufHour[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Hours), MSBCDIGIT);
 8000f58:	4bad      	ldr	r3, [pc, #692]	@ (8001210 <main+0x660>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f004 fe95 	bl	8005c8c <RTC_ByteToBcd2>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 fef0 	bl	8001d4c <convert_BCD_to_ASCII>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	733b      	strb	r3, [r7, #12]
				bufHour[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Hours), LSBCDIGIT);
 8000f70:	4ba7      	ldr	r3, [pc, #668]	@ (8001210 <main+0x660>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f004 fe89 	bl	8005c8c <RTC_ByteToBcd2>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 fee4 	bl	8001d4c <convert_BCD_to_ASCII>
 8000f84:	4603      	mov	r3, r0
 8000f86:	737b      	strb	r3, [r7, #13]
				BSP_LCD_GLASS_Clear();
 8000f88:	f001 fa66 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufHour[0], POINT_OFF, DOUBLEPOINT_OFF, 0);
 8000f8c:	f107 000c 	add.w	r0, r7, #12
 8000f90:	2300      	movs	r3, #0
 8000f92:	2200      	movs	r2, #0
 8000f94:	2100      	movs	r1, #0
 8000f96:	f001 fa1f 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufHour[1], POINT_OFF, DOUBLEPOINT_ON, 1);
 8000f9a:	f107 030c 	add.w	r3, r7, #12
 8000f9e:	1c58      	adds	r0, r3, #1
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	f001 fa17 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				displayMustBeUpdated = false;
 8000faa:	4b9b      	ldr	r3, [pc, #620]	@ (8001218 <main+0x668>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000fb0:	e1eb      	b.n	800138a <main+0x7da>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_MINS:

			if (displayMustBeUpdated)
 8000fb2:	4b99      	ldr	r3, [pc, #612]	@ (8001218 <main+0x668>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	f000 81e8 	beq.w	800138e <main+0x7de>
			{
				bufMin[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Minutes), MSBCDIGIT);
 8000fbe:	4b94      	ldr	r3, [pc, #592]	@ (8001210 <main+0x660>)
 8000fc0:	785b      	ldrb	r3, [r3, #1]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f004 fe62 	bl	8005c8c <RTC_ByteToBcd2>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 febd 	bl	8001d4c <convert_BCD_to_ASCII>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	743b      	strb	r3, [r7, #16]
				bufMin[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Minutes), LSBCDIGIT);
 8000fd6:	4b8e      	ldr	r3, [pc, #568]	@ (8001210 <main+0x660>)
 8000fd8:	785b      	ldrb	r3, [r3, #1]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f004 fe56 	bl	8005c8c <RTC_ByteToBcd2>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 feb1 	bl	8001d4c <convert_BCD_to_ASCII>
 8000fea:	4603      	mov	r3, r0
 8000fec:	747b      	strb	r3, [r7, #17]
				BSP_LCD_GLASS_Clear();
 8000fee:	f001 fa33 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMin[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 8000ff2:	f107 0010 	add.w	r0, r7, #16
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	f001 f9ec 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMin[1], POINT_OFF, DOUBLEPOINT_ON, 3);
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	1c58      	adds	r0, r3, #1
 8001006:	2303      	movs	r3, #3
 8001008:	2201      	movs	r2, #1
 800100a:	2100      	movs	r1, #0
 800100c:	f001 f9e4 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				displayMustBeUpdated = false;
 8001010:	4b81      	ldr	r3, [pc, #516]	@ (8001218 <main+0x668>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001016:	e1ba      	b.n	800138e <main+0x7de>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_SECS:

			if (displayMustBeUpdated)
 8001018:	4b7f      	ldr	r3, [pc, #508]	@ (8001218 <main+0x668>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2b00      	cmp	r3, #0
 8001020:	f000 81b7 	beq.w	8001392 <main+0x7e2>
			{
				bufSec[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Seconds), MSBCDIGIT);
 8001024:	4b7a      	ldr	r3, [pc, #488]	@ (8001210 <main+0x660>)
 8001026:	789b      	ldrb	r3, [r3, #2]
 8001028:	4618      	mov	r0, r3
 800102a:	f004 fe2f 	bl	8005c8c <RTC_ByteToBcd2>
 800102e:	4603      	mov	r3, r0
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f000 fe8a 	bl	8001d4c <convert_BCD_to_ASCII>
 8001038:	4603      	mov	r3, r0
 800103a:	753b      	strb	r3, [r7, #20]
				bufSec[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryTime.Seconds), LSBCDIGIT);
 800103c:	4b74      	ldr	r3, [pc, #464]	@ (8001210 <main+0x660>)
 800103e:	789b      	ldrb	r3, [r3, #2]
 8001040:	4618      	mov	r0, r3
 8001042:	f004 fe23 	bl	8005c8c <RTC_ByteToBcd2>
 8001046:	4603      	mov	r3, r0
 8001048:	2101      	movs	r1, #1
 800104a:	4618      	mov	r0, r3
 800104c:	f000 fe7e 	bl	8001d4c <convert_BCD_to_ASCII>
 8001050:	4603      	mov	r3, r0
 8001052:	757b      	strb	r3, [r7, #21]
				BSP_LCD_GLASS_Clear();
 8001054:	f001 fa00 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufSec[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8001058:	f107 0014 	add.w	r0, r7, #20
 800105c:	2304      	movs	r3, #4
 800105e:	2200      	movs	r2, #0
 8001060:	2100      	movs	r1, #0
 8001062:	f001 f9b9 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufSec[1], POINT_OFF, DOUBLEPOINT_OFF, 5);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	1c58      	adds	r0, r3, #1
 800106c:	2305      	movs	r3, #5
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	f001 f9b1 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				displayMustBeUpdated = false;
 8001076:	4b68      	ldr	r3, [pc, #416]	@ (8001218 <main+0x668>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800107c:	e189      	b.n	8001392 <main+0x7e2>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SAVE_TIME:

			theTime.Hours = RTC_ByteToBcd2(binaryTime.Hours);
 800107e:	4b64      	ldr	r3, [pc, #400]	@ (8001210 <main+0x660>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	4618      	mov	r0, r3
 8001084:	f004 fe02 	bl	8005c8c <RTC_ByteToBcd2>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	4b5d      	ldr	r3, [pc, #372]	@ (8001204 <main+0x654>)
 800108e:	701a      	strb	r2, [r3, #0]
			theTime.Minutes = RTC_ByteToBcd2(binaryTime.Minutes);
 8001090:	4b5f      	ldr	r3, [pc, #380]	@ (8001210 <main+0x660>)
 8001092:	785b      	ldrb	r3, [r3, #1]
 8001094:	4618      	mov	r0, r3
 8001096:	f004 fdf9 	bl	8005c8c <RTC_ByteToBcd2>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	4b59      	ldr	r3, [pc, #356]	@ (8001204 <main+0x654>)
 80010a0:	705a      	strb	r2, [r3, #1]
			theTime.Seconds = RTC_ByteToBcd2(binaryTime.Seconds);
 80010a2:	4b5b      	ldr	r3, [pc, #364]	@ (8001210 <main+0x660>)
 80010a4:	789b      	ldrb	r3, [r3, #2]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f004 fdf0 	bl	8005c8c <RTC_ByteToBcd2>
 80010ac:	4603      	mov	r3, r0
 80010ae:	461a      	mov	r2, r3
 80010b0:	4b54      	ldr	r3, [pc, #336]	@ (8001204 <main+0x654>)
 80010b2:	709a      	strb	r2, [r3, #2]
			HAL_RTC_SetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 80010b4:	2201      	movs	r2, #1
 80010b6:	4953      	ldr	r1, [pc, #332]	@ (8001204 <main+0x654>)
 80010b8:	4853      	ldr	r0, [pc, #332]	@ (8001208 <main+0x658>)
 80010ba:	f004 fb83 	bl	80057c4 <HAL_RTC_SetTime>
			BSP_LCD_GLASS_Clear();
 80010be:	f001 f9cb 	bl	8002458 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayString((uint8_t*) "SAVED");
 80010c2:	4856      	ldr	r0, [pc, #344]	@ (800121c <main+0x66c>)
 80010c4:	f001 f9a4 	bl	8002410 <BSP_LCD_GLASS_DisplayString>
			HAL_Delay(2000);
 80010c8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010cc:	f002 f89c 	bl	8003208 <HAL_Delay>
			BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 80010d0:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80010d4:	2000      	movs	r0, #0
 80010d6:	f001 f965 	bl	80023a4 <BSP_LCD_GLASS_BlinkConfig>
			AppStatus = STATE_DISPLAY_TIME;
 80010da:	4b4e      	ldr	r3, [pc, #312]	@ (8001214 <main+0x664>)
 80010dc:	2201      	movs	r2, #1
 80010de:	601a      	str	r2, [r3, #0]
			break;
 80010e0:	e160      	b.n	80013a4 <main+0x7f4>

		case STATE_GET_DATE:

			//BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_ALLSEG_ALLCOM, LCD_BLINKFREQUENCY_DIV512);

			HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 80010e2:	2201      	movs	r2, #1
 80010e4:	4947      	ldr	r1, [pc, #284]	@ (8001204 <main+0x654>)
 80010e6:	4848      	ldr	r0, [pc, #288]	@ (8001208 <main+0x658>)
 80010e8:	f004 fc09 	bl	80058fe <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 80010ec:	2201      	movs	r2, #1
 80010ee:	4947      	ldr	r1, [pc, #284]	@ (800120c <main+0x65c>)
 80010f0:	4845      	ldr	r0, [pc, #276]	@ (8001208 <main+0x658>)
 80010f2:	f004 fce7 	bl	8005ac4 <HAL_RTC_GetDate>
			binaryDate.Date = RTC_Bcd2ToByte(theDate.Date);
 80010f6:	4b45      	ldr	r3, [pc, #276]	@ (800120c <main+0x65c>)
 80010f8:	789b      	ldrb	r3, [r3, #2]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f004 fde6 	bl	8005ccc <RTC_Bcd2ToByte>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	4b46      	ldr	r3, [pc, #280]	@ (8001220 <main+0x670>)
 8001106:	709a      	strb	r2, [r3, #2]
			binaryDate.Month = RTC_Bcd2ToByte(theDate.Month);
 8001108:	4b40      	ldr	r3, [pc, #256]	@ (800120c <main+0x65c>)
 800110a:	785b      	ldrb	r3, [r3, #1]
 800110c:	4618      	mov	r0, r3
 800110e:	f004 fddd 	bl	8005ccc <RTC_Bcd2ToByte>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	4b42      	ldr	r3, [pc, #264]	@ (8001220 <main+0x670>)
 8001118:	705a      	strb	r2, [r3, #1]
			binaryDate.Year = RTC_Bcd2ToByte(theDate.Year);
 800111a:	4b3c      	ldr	r3, [pc, #240]	@ (800120c <main+0x65c>)
 800111c:	78db      	ldrb	r3, [r3, #3]
 800111e:	4618      	mov	r0, r3
 8001120:	f004 fdd4 	bl	8005ccc <RTC_Bcd2ToByte>
 8001124:	4603      	mov	r3, r0
 8001126:	461a      	mov	r2, r3
 8001128:	4b3d      	ldr	r3, [pc, #244]	@ (8001220 <main+0x670>)
 800112a:	70da      	strb	r2, [r3, #3]
			AppStatus = STATE_SET_DAY_NBR;
 800112c:	4b39      	ldr	r3, [pc, #228]	@ (8001214 <main+0x664>)
 800112e:	220d      	movs	r2, #13
 8001130:	601a      	str	r2, [r3, #0]
			displayMustBeUpdated = true;
 8001132:	4b39      	ldr	r3, [pc, #228]	@ (8001218 <main+0x668>)
 8001134:	2201      	movs	r2, #1
 8001136:	701a      	strb	r2, [r3, #0]
			break;
 8001138:	e134      	b.n	80013a4 <main+0x7f4>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_DAY_NBR:

			if (displayMustBeUpdated)
 800113a:	4b37      	ldr	r3, [pc, #220]	@ (8001218 <main+0x668>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	f000 8128 	beq.w	8001396 <main+0x7e6>
			{
				bufDate[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Date), MSBCDIGIT);
 8001146:	4b36      	ldr	r3, [pc, #216]	@ (8001220 <main+0x670>)
 8001148:	789b      	ldrb	r3, [r3, #2]
 800114a:	4618      	mov	r0, r3
 800114c:	f004 fd9e 	bl	8005c8c <RTC_ByteToBcd2>
 8001150:	4603      	mov	r3, r0
 8001152:	2100      	movs	r1, #0
 8001154:	4618      	mov	r0, r3
 8001156:	f000 fdf9 	bl	8001d4c <convert_BCD_to_ASCII>
 800115a:	4603      	mov	r3, r0
 800115c:	723b      	strb	r3, [r7, #8]
				bufDate[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Date), LSBCDIGIT);
 800115e:	4b30      	ldr	r3, [pc, #192]	@ (8001220 <main+0x670>)
 8001160:	789b      	ldrb	r3, [r3, #2]
 8001162:	4618      	mov	r0, r3
 8001164:	f004 fd92 	bl	8005c8c <RTC_ByteToBcd2>
 8001168:	4603      	mov	r3, r0
 800116a:	2101      	movs	r1, #1
 800116c:	4618      	mov	r0, r3
 800116e:	f000 fded 	bl	8001d4c <convert_BCD_to_ASCII>
 8001172:	4603      	mov	r3, r0
 8001174:	727b      	strb	r3, [r7, #9]
				BSP_LCD_GLASS_Clear();
 8001176:	f001 f96f 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufDate[0], POINT_OFF, DOUBLEPOINT_OFF, 0);
 800117a:	f107 0008 	add.w	r0, r7, #8
 800117e:	2300      	movs	r3, #0
 8001180:	2200      	movs	r2, #0
 8001182:	2100      	movs	r1, #0
 8001184:	f001 f928 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufDate[1], POINT_ON, DOUBLEPOINT_OFF, 1);
 8001188:	f107 0308 	add.w	r3, r7, #8
 800118c:	1c58      	adds	r0, r3, #1
 800118e:	2301      	movs	r3, #1
 8001190:	2200      	movs	r2, #0
 8001192:	2101      	movs	r1, #1
 8001194:	f001 f920 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				displayMustBeUpdated = false;
 8001198:	4b1f      	ldr	r3, [pc, #124]	@ (8001218 <main+0x668>)
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800119e:	e0fa      	b.n	8001396 <main+0x7e6>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_MONTH:

			if (displayMustBeUpdated)
 80011a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001218 <main+0x668>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	f000 80f7 	beq.w	800139a <main+0x7ea>
			{
				bufMonth[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Month), MSBCDIGIT);
 80011ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001220 <main+0x670>)
 80011ae:	785b      	ldrb	r3, [r3, #1]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f004 fd6b 	bl	8005c8c <RTC_ByteToBcd2>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 fdc6 	bl	8001d4c <convert_BCD_to_ASCII>
 80011c0:	4603      	mov	r3, r0
 80011c2:	713b      	strb	r3, [r7, #4]
				bufMonth[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Month), LSBCDIGIT);
 80011c4:	4b16      	ldr	r3, [pc, #88]	@ (8001220 <main+0x670>)
 80011c6:	785b      	ldrb	r3, [r3, #1]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f004 fd5f 	bl	8005c8c <RTC_ByteToBcd2>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2101      	movs	r1, #1
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 fdba 	bl	8001d4c <convert_BCD_to_ASCII>
 80011d8:	4603      	mov	r3, r0
 80011da:	717b      	strb	r3, [r7, #5]
				BSP_LCD_GLASS_Clear();
 80011dc:	f001 f93c 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMonth[0], POINT_OFF, DOUBLEPOINT_OFF, 2);
 80011e0:	1d38      	adds	r0, r7, #4
 80011e2:	2302      	movs	r3, #2
 80011e4:	2200      	movs	r2, #0
 80011e6:	2100      	movs	r1, #0
 80011e8:	f001 f8f6 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufMonth[1], POINT_ON, DOUBLEPOINT_OFF, 3);
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	1c58      	adds	r0, r3, #1
 80011f0:	2303      	movs	r3, #3
 80011f2:	2200      	movs	r2, #0
 80011f4:	2101      	movs	r1, #1
 80011f6:	f001 f8ef 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				displayMustBeUpdated = false;
 80011fa:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <main+0x668>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001200:	e0cb      	b.n	800139a <main+0x7ea>
 8001202:	bf00      	nop
 8001204:	200000e4 	.word	0x200000e4
 8001208:	20000164 	.word	0x20000164
 800120c:	2000010c 	.word	0x2000010c
 8001210:	200000f8 	.word	0x200000f8
 8001214:	20000114 	.word	0x20000114
 8001218:	2000001c 	.word	0x2000001c
 800121c:	080067ec 	.word	0x080067ec
 8001220:	20000110 	.word	0x20000110

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_YEAR:

			if (displayMustBeUpdated)
 8001224:	4b68      	ldr	r3, [pc, #416]	@ (80013c8 <main+0x818>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 80b7 	beq.w	800139e <main+0x7ee>
			{
				bufYear[0] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Year), MSBCDIGIT);
 8001230:	4b66      	ldr	r3, [pc, #408]	@ (80013cc <main+0x81c>)
 8001232:	78db      	ldrb	r3, [r3, #3]
 8001234:	4618      	mov	r0, r3
 8001236:	f004 fd29 	bl	8005c8c <RTC_ByteToBcd2>
 800123a:	4603      	mov	r3, r0
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f000 fd84 	bl	8001d4c <convert_BCD_to_ASCII>
 8001244:	4603      	mov	r3, r0
 8001246:	703b      	strb	r3, [r7, #0]
				bufYear[1] = convert_BCD_to_ASCII(RTC_ByteToBcd2(binaryDate.Year), LSBCDIGIT);
 8001248:	4b60      	ldr	r3, [pc, #384]	@ (80013cc <main+0x81c>)
 800124a:	78db      	ldrb	r3, [r3, #3]
 800124c:	4618      	mov	r0, r3
 800124e:	f004 fd1d 	bl	8005c8c <RTC_ByteToBcd2>
 8001252:	4603      	mov	r3, r0
 8001254:	2101      	movs	r1, #1
 8001256:	4618      	mov	r0, r3
 8001258:	f000 fd78 	bl	8001d4c <convert_BCD_to_ASCII>
 800125c:	4603      	mov	r3, r0
 800125e:	707b      	strb	r3, [r7, #1]
				BSP_LCD_GLASS_Clear();
 8001260:	f001 f8fa 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufYear[0], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8001264:	4638      	mov	r0, r7
 8001266:	2304      	movs	r3, #4
 8001268:	2200      	movs	r2, #0
 800126a:	2100      	movs	r1, #0
 800126c:	f001 f8b4 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				BSP_LCD_GLASS_DisplayChar((uint8_t*) &bufYear[1], POINT_ON, DOUBLEPOINT_OFF, 5);
 8001270:	463b      	mov	r3, r7
 8001272:	1c58      	adds	r0, r3, #1
 8001274:	2305      	movs	r3, #5
 8001276:	2200      	movs	r2, #0
 8001278:	2101      	movs	r1, #1
 800127a:	f001 f8ad 	bl	80023d8 <BSP_LCD_GLASS_DisplayChar>
				displayMustBeUpdated = false;
 800127e:	4b52      	ldr	r3, [pc, #328]	@ (80013c8 <main+0x818>)
 8001280:	2200      	movs	r2, #0
 8001282:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001284:	e08b      	b.n	800139e <main+0x7ee>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SAVE_DATE:

			theDate.Date = RTC_ByteToBcd2(binaryDate.Date);
 8001286:	4b51      	ldr	r3, [pc, #324]	@ (80013cc <main+0x81c>)
 8001288:	789b      	ldrb	r3, [r3, #2]
 800128a:	4618      	mov	r0, r3
 800128c:	f004 fcfe 	bl	8005c8c <RTC_ByteToBcd2>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	4b4e      	ldr	r3, [pc, #312]	@ (80013d0 <main+0x820>)
 8001296:	709a      	strb	r2, [r3, #2]
			theDate.Month = RTC_ByteToBcd2(binaryDate.Month);
 8001298:	4b4c      	ldr	r3, [pc, #304]	@ (80013cc <main+0x81c>)
 800129a:	785b      	ldrb	r3, [r3, #1]
 800129c:	4618      	mov	r0, r3
 800129e:	f004 fcf5 	bl	8005c8c <RTC_ByteToBcd2>
 80012a2:	4603      	mov	r3, r0
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b4a      	ldr	r3, [pc, #296]	@ (80013d0 <main+0x820>)
 80012a8:	705a      	strb	r2, [r3, #1]
			theDate.Year = RTC_ByteToBcd2(binaryDate.Year);
 80012aa:	4b48      	ldr	r3, [pc, #288]	@ (80013cc <main+0x81c>)
 80012ac:	78db      	ldrb	r3, [r3, #3]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f004 fcec 	bl	8005c8c <RTC_ByteToBcd2>
 80012b4:	4603      	mov	r3, r0
 80012b6:	461a      	mov	r2, r3
 80012b8:	4b45      	ldr	r3, [pc, #276]	@ (80013d0 <main+0x820>)
 80012ba:	70da      	strb	r2, [r3, #3]
			HAL_RTC_SetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 80012bc:	2201      	movs	r2, #1
 80012be:	4944      	ldr	r1, [pc, #272]	@ (80013d0 <main+0x820>)
 80012c0:	4844      	ldr	r0, [pc, #272]	@ (80013d4 <main+0x824>)
 80012c2:	f004 fb78 	bl	80059b6 <HAL_RTC_SetDate>
			BSP_LCD_GLASS_Clear();
 80012c6:	f001 f8c7 	bl	8002458 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayString((uint8_t*) "SAVED");
 80012ca:	4843      	ldr	r0, [pc, #268]	@ (80013d8 <main+0x828>)
 80012cc:	f001 f8a0 	bl	8002410 <BSP_LCD_GLASS_DisplayString>
			HAL_Delay(2000);
 80012d0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012d4:	f001 ff98 	bl	8003208 <HAL_Delay>
			BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 80012d8:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80012dc:	2000      	movs	r0, #0
 80012de:	f001 f861 	bl	80023a4 <BSP_LCD_GLASS_BlinkConfig>
			AppStatus = STATE_DISPLAY_DATE;
 80012e2:	4b3e      	ldr	r3, [pc, #248]	@ (80013dc <main+0x82c>)
 80012e4:	2202      	movs	r2, #2
 80012e6:	601a      	str	r2, [r3, #0]
			break;
 80012e8:	e05c      	b.n	80013a4 <main+0x7f4>

			/*-------------------------------------------------------------------------------------*/
		case STATE_GET_DAY:

			BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_ALLSEG_ALLCOM, LCD_BLINKFREQUENCY_DIV512);
 80012ea:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80012ee:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80012f2:	f001 f857 	bl	80023a4 <BSP_LCD_GLASS_BlinkConfig>

			HAL_RTC_GetTime(&hrtc, &theTime, RTC_FORMAT_BCD);
 80012f6:	2201      	movs	r2, #1
 80012f8:	4939      	ldr	r1, [pc, #228]	@ (80013e0 <main+0x830>)
 80012fa:	4836      	ldr	r0, [pc, #216]	@ (80013d4 <main+0x824>)
 80012fc:	f004 faff 	bl	80058fe <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8001300:	2201      	movs	r2, #1
 8001302:	4933      	ldr	r1, [pc, #204]	@ (80013d0 <main+0x820>)
 8001304:	4833      	ldr	r0, [pc, #204]	@ (80013d4 <main+0x824>)
 8001306:	f004 fbdd 	bl	8005ac4 <HAL_RTC_GetDate>
			weekDayNbr = theDate.WeekDay;
 800130a:	4b31      	ldr	r3, [pc, #196]	@ (80013d0 <main+0x820>)
 800130c:	781a      	ldrb	r2, [r3, #0]
 800130e:	4b35      	ldr	r3, [pc, #212]	@ (80013e4 <main+0x834>)
 8001310:	701a      	strb	r2, [r3, #0]
			AppStatus = STATE_SET_DAY;
 8001312:	4b32      	ldr	r3, [pc, #200]	@ (80013dc <main+0x82c>)
 8001314:	2205      	movs	r2, #5
 8001316:	601a      	str	r2, [r3, #0]
			displayMustBeUpdated = true;
 8001318:	4b2b      	ldr	r3, [pc, #172]	@ (80013c8 <main+0x818>)
 800131a:	2201      	movs	r2, #1
 800131c:	701a      	strb	r2, [r3, #0]
			break;
 800131e:	e041      	b.n	80013a4 <main+0x7f4>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_DAY:

			if (displayMustBeUpdated)
 8001320:	4b29      	ldr	r3, [pc, #164]	@ (80013c8 <main+0x818>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	d03b      	beq.n	80013a2 <main+0x7f2>
			{
				BSP_LCD_GLASS_Clear();
 800132a:	f001 f895 	bl	8002458 <BSP_LCD_GLASS_Clear>
				BSP_LCD_GLASS_DisplayString((uint8_t*) weekDay[weekDayNbr - 1]); /* WeekDay is in [1...7] ! */
 800132e:	4b2d      	ldr	r3, [pc, #180]	@ (80013e4 <main+0x834>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	3b01      	subs	r3, #1
 8001334:	4a2c      	ldr	r2, [pc, #176]	@ (80013e8 <main+0x838>)
 8001336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800133a:	4618      	mov	r0, r3
 800133c:	f001 f868 	bl	8002410 <BSP_LCD_GLASS_DisplayString>
				displayMustBeUpdated = false;
 8001340:	4b21      	ldr	r3, [pc, #132]	@ (80013c8 <main+0x818>)
 8001342:	2200      	movs	r2, #0
 8001344:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001346:	e02c      	b.n	80013a2 <main+0x7f2>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SAVE_DAY:

			theDate.WeekDay = weekDayNbr;
 8001348:	4b26      	ldr	r3, [pc, #152]	@ (80013e4 <main+0x834>)
 800134a:	781a      	ldrb	r2, [r3, #0]
 800134c:	4b20      	ldr	r3, [pc, #128]	@ (80013d0 <main+0x820>)
 800134e:	701a      	strb	r2, [r3, #0]
			HAL_RTC_SetDate(&hrtc, &theDate, RTC_FORMAT_BCD);
 8001350:	2201      	movs	r2, #1
 8001352:	491f      	ldr	r1, [pc, #124]	@ (80013d0 <main+0x820>)
 8001354:	481f      	ldr	r0, [pc, #124]	@ (80013d4 <main+0x824>)
 8001356:	f004 fb2e 	bl	80059b6 <HAL_RTC_SetDate>
			BSP_LCD_GLASS_Clear();
 800135a:	f001 f87d 	bl	8002458 <BSP_LCD_GLASS_Clear>
			BSP_LCD_GLASS_DisplayString((uint8_t*) "SAVED");
 800135e:	481e      	ldr	r0, [pc, #120]	@ (80013d8 <main+0x828>)
 8001360:	f001 f856 	bl	8002410 <BSP_LCD_GLASS_DisplayString>
			HAL_Delay(2000);
 8001364:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001368:	f001 ff4e 	bl	8003208 <HAL_Delay>
			BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 800136c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001370:	2000      	movs	r0, #0
 8001372:	f001 f817 	bl	80023a4 <BSP_LCD_GLASS_BlinkConfig>
			AppStatus = STATE_DISPLAY_DAY;
 8001376:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <main+0x82c>)
 8001378:	2203      	movs	r2, #3
 800137a:	601a      	str	r2, [r3, #0]
			break;
 800137c:	e012      	b.n	80013a4 <main+0x7f4>
			break;
 800137e:	bf00      	nop
 8001380:	e010      	b.n	80013a4 <main+0x7f4>
			break;
 8001382:	bf00      	nop
 8001384:	e00e      	b.n	80013a4 <main+0x7f4>
			break;
 8001386:	bf00      	nop
 8001388:	e00c      	b.n	80013a4 <main+0x7f4>
			break;
 800138a:	bf00      	nop
 800138c:	e00a      	b.n	80013a4 <main+0x7f4>
			break;
 800138e:	bf00      	nop
 8001390:	e008      	b.n	80013a4 <main+0x7f4>
			break;
 8001392:	bf00      	nop
 8001394:	e006      	b.n	80013a4 <main+0x7f4>
			break;
 8001396:	bf00      	nop
 8001398:	e004      	b.n	80013a4 <main+0x7f4>
			break;
 800139a:	bf00      	nop
 800139c:	e002      	b.n	80013a4 <main+0x7f4>
			break;
 800139e:	bf00      	nop
 80013a0:	e000      	b.n	80013a4 <main+0x7f4>
			break;
 80013a2:	bf00      	nop
	while (inactivity_time < MAX_INACTIVITY_TIME)
 80013a4:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <main+0x83c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f247 522f 	movw	r2, #29999	@ 0x752f
 80013ac:	4293      	cmp	r3, r2
 80013ae:	f67f ac4f 	bls.w	8000c50 <main+0xa0>
	}

	/******************************* Now, go to standby mode *********************/
	/******************************* Wake up with joystick center button **********/
	// 1) Clear The Wakeup Flag
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 80013b2:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <main+0x840>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	619a      	str	r2, [r3, #24]
	// 2) Enable The WKUP1 Pin
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80013b8:	2001      	movs	r0, #1
 80013ba:	f002 fd43 	bl	8003e44 <HAL_PWR_EnableWakeUpPin>
	// 3) Enter The Standby Mode
	HAL_PWR_EnterSTANDBYMode();
 80013be:	f002 fd61 	bl	8003e84 <HAL_PWR_EnterSTANDBYMode>

	/* USER CODE END 2 */
	/**************************** Never reached **********************************/
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80013c2:	bf00      	nop
 80013c4:	e7fd      	b.n	80013c2 <main+0x812>
 80013c6:	bf00      	nop
 80013c8:	2000001c 	.word	0x2000001c
 80013cc:	20000110 	.word	0x20000110
 80013d0:	2000010c 	.word	0x2000010c
 80013d4:	20000164 	.word	0x20000164
 80013d8:	080067ec 	.word	0x080067ec
 80013dc:	20000114 	.word	0x20000114
 80013e0:	200000e4 	.word	0x200000e4
 80013e4:	200000e0 	.word	0x200000e0
 80013e8:	20000000 	.word	0x20000000
 80013ec:	20000118 	.word	0x20000118
 80013f0:	40007000 	.word	0x40007000

080013f4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b096      	sub	sp, #88	@ 0x58
 80013f8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	2244      	movs	r2, #68	@ 0x44
 8001400:	2100      	movs	r1, #0
 8001402:	4618      	mov	r0, r3
 8001404:	f005 f99d 	bl	8006742 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001408:	463b      	mov	r3, r7
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
 8001414:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001416:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800141a:	f002 fd5b 	bl	8003ed4 <HAL_PWREx_ControlVoltageScaling>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8001424:	f000 fcb4 	bl	8001d90 <Error_Handler>
	}

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001428:	f002 fcfc 	bl	8003e24 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800142c:	4b1c      	ldr	r3, [pc, #112]	@ (80014a0 <SystemClock_Config+0xac>)
 800142e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001432:	4a1b      	ldr	r2, [pc, #108]	@ (80014a0 <SystemClock_Config+0xac>)
 8001434:	f023 0318 	bic.w	r3, r3, #24
 8001438:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_MSI;
 800143c:	2314      	movs	r3, #20
 800143e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001440:	2301      	movs	r3, #1
 8001442:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001444:	2301      	movs	r3, #1
 8001446:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 800144c:	2370      	movs	r3, #112	@ 0x70
 800144e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001450:	2300      	movs	r3, #0
 8001452:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	4618      	mov	r0, r3
 800145a:	f002 fe4d 	bl	80040f8 <HAL_RCC_OscConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <SystemClock_Config+0x74>
	{
		Error_Handler();
 8001464:	f000 fc94 	bl	8001d90 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001468:	230f      	movs	r3, #15
 800146a:	603b      	str	r3, [r7, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800146c:	2300      	movs	r3, #0
 800146e:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001470:	2300      	movs	r3, #0
 8001472:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800147c:	463b      	mov	r3, r7
 800147e:	2100      	movs	r1, #0
 8001480:	4618      	mov	r0, r3
 8001482:	f003 fa15 	bl	80048b0 <HAL_RCC_ClockConfig>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 800148c:	f000 fc80 	bl	8001d90 <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCCEx_EnableLSECSS();
 8001490:	f003 ff1c 	bl	80052cc <HAL_RCCEx_EnableLSECSS>

	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8001494:	f003 ff2c 	bl	80052f0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001498:	bf00      	nop
 800149a:	3758      	adds	r7, #88	@ 0x58
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40021000 	.word	0x40021000

080014a4 <SystemHardwareInit>:
/**
 * @brief  System Power Configuration at Boot
 * @retval None
 */
void SystemHardwareInit(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08a      	sub	sp, #40	@ 0x28
 80014a8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Init LED4 and LED5  */
	if (LedInitialized != SET)
 80014aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001560 <SystemHardwareInit+0xbc>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d008      	beq.n	80014c4 <SystemHardwareInit+0x20>
	{
		BSP_LED_Init(LED_RED);
 80014b2:	2000      	movs	r0, #0
 80014b4:	f000 feba 	bl	800222c <BSP_LED_Init>
		BSP_LED_Init(LED_GREEN);
 80014b8:	2001      	movs	r0, #1
 80014ba:	f000 feb7 	bl	800222c <BSP_LED_Init>
		LedInitialized = SET;
 80014be:	4b28      	ldr	r3, [pc, #160]	@ (8001560 <SystemHardwareInit+0xbc>)
 80014c0:	2201      	movs	r2, #1
 80014c2:	701a      	strb	r2, [r3, #0]
//	if (JoyInitialized != SET) {
//		BSP_JOY_Init(JOY_MODE_EXTI);
//		JoyInitialized = SET;
//	}
	/* Initialize the LCD */
	if (LcdInitialized != SET)
 80014c4:	4b27      	ldr	r3, [pc, #156]	@ (8001564 <SystemHardwareInit+0xc0>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d004      	beq.n	80014d6 <SystemHardwareInit+0x32>
	{
		BSP_LCD_GLASS_Init();
 80014cc:	f000 ff30 	bl	8002330 <BSP_LCD_GLASS_Init>
		LcdInitialized = SET;
 80014d0:	4b24      	ldr	r3, [pc, #144]	@ (8001564 <SystemHardwareInit+0xc0>)
 80014d2:	2201      	movs	r2, #1
 80014d4:	701a      	strb	r2, [r3, #0]
	}

	/* Configure the GPIOs for MFX */
	/* Enable GPIO clock */
	DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 80014d6:	4b24      	ldr	r3, [pc, #144]	@ (8001568 <SystemHardwareInit+0xc4>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	4a23      	ldr	r2, [pc, #140]	@ (8001568 <SystemHardwareInit+0xc4>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e2:	4b21      	ldr	r3, [pc, #132]	@ (8001568 <SystemHardwareInit+0xc4>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	613b      	str	r3, [r7, #16]
 80014ec:	693b      	ldr	r3, [r7, #16]
	DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 80014ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001568 <SystemHardwareInit+0xc4>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001568 <SystemHardwareInit+0xc4>)
 80014f4:	f043 0302 	orr.w	r3, r3, #2
 80014f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001568 <SystemHardwareInit+0xc4>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]

	/* Configure I2C Rx/Tx as alternate function  */
	GPIO_InitStruct.Pin = DISCOVERY_I2C2_SCL_PIN | DISCOVERY_I2C2_SDA_PIN;
 8001506:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800150a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800150c:	2312      	movs	r3, #18
 800150e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001510:	2301      	movs	r3, #1
 8001512:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001514:	2303      	movs	r3, #3
 8001516:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = DISCOVERY_I2C2_SCL_SDA_AF;
 8001518:	2304      	movs	r3, #4
 800151a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(DISCOVERY_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	4619      	mov	r1, r3
 8001522:	4812      	ldr	r0, [pc, #72]	@ (800156c <SystemHardwareInit+0xc8>)
 8001524:	f001 ffa6 	bl	8003474 <HAL_GPIO_Init>

	/* Configure the Discovery I2C2 peripheral for MFX */
	/* Enable Discovery_I2C2 clock */
	DISCOVERY_I2C2_CLK_ENABLE();
 8001528:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <SystemHardwareInit+0xc4>)
 800152a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152c:	4a0e      	ldr	r2, [pc, #56]	@ (8001568 <SystemHardwareInit+0xc4>)
 800152e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001532:	6593      	str	r3, [r2, #88]	@ 0x58
 8001534:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <SystemHardwareInit+0xc4>)
 8001536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001538:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	68bb      	ldr	r3, [r7, #8]

	/* Enable PWR clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001540:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <SystemHardwareInit+0xc4>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001544:	4a08      	ldr	r2, [pc, #32]	@ (8001568 <SystemHardwareInit+0xc4>)
 8001546:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800154a:	6593      	str	r3, [r2, #88]	@ 0x58
 800154c:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <SystemHardwareInit+0xc4>)
 800154e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001550:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	687b      	ldr	r3, [r7, #4]
}
 8001558:	bf00      	nop
 800155a:	3728      	adds	r7, #40	@ 0x28
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	2000011d 	.word	0x2000011d
 8001564:	2000011c 	.word	0x2000011c
 8001568:	40021000 	.word	0x40021000
 800156c:	48000400 	.word	0x48000400

08001570 <HAL_GPIO_EXTI_Callback>:
 * @brief EXTI line detection callbacks : manages transitions between application states and small actions.
 * @param GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	80fb      	strh	r3, [r7, #6]
	inactivity_time = 0;
 800157a:	4bad      	ldr	r3, [pc, #692]	@ (8001830 <HAL_GPIO_EXTI_Callback+0x2c0>)
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
	//bLCDGlass_KeyPressed = 0x01;
	displayMustBeUpdated = true;
 8001580:	4bac      	ldr	r3, [pc, #688]	@ (8001834 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8001582:	2201      	movs	r2, #1
 8001584:	701a      	strb	r2, [r3, #0]

	if ((GPIO_Pin & (DOWN_JOY_PIN | UP_JOY_PIN | SEL_JOY_PIN | RIGHT_JOY_PIN | LEFT_JOY_PIN)) != RESET)
 8001586:	88fb      	ldrh	r3, [r7, #6]
 8001588:	f003 032f 	and.w	r3, r3, #47	@ 0x2f
 800158c:	2b00      	cmp	r3, #0
 800158e:	f000 839e 	beq.w	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
	{
		switch (AppStatus)
 8001592:	4ba9      	ldr	r3, [pc, #676]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	3b01      	subs	r3, #1
 8001598:	2b0e      	cmp	r3, #14
 800159a:	f200 8398 	bhi.w	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
 800159e:	a201      	add	r2, pc, #4	@ (adr r2, 80015a4 <HAL_GPIO_EXTI_Callback+0x34>)
 80015a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a4:	080015e1 	.word	0x080015e1
 80015a8:	08001611 	.word	0x08001611
 80015ac:	08001641 	.word	0x08001641
 80015b0:	08001ccf 	.word	0x08001ccf
 80015b4:	08001bc5 	.word	0x08001bc5
 80015b8:	08001ccf 	.word	0x08001ccf
 80015bc:	08001ccf 	.word	0x08001ccf
 80015c0:	08001671 	.word	0x08001671
 80015c4:	08001755 	.word	0x08001755
 80015c8:	08001841 	.word	0x08001841
 80015cc:	08001ccf 	.word	0x08001ccf
 80015d0:	08001ccf 	.word	0x08001ccf
 80015d4:	0800191b 	.word	0x0800191b
 80015d8:	08001a01 	.word	0x08001a01
 80015dc:	08001adb 	.word	0x08001adb
		{
		/*-------------------------------------------------------------------------------------*/
		case STATE_DISPLAY_TIME:

			switch (GPIO_Pin)
 80015e0:	88fb      	ldrh	r3, [r7, #6]
 80015e2:	2b20      	cmp	r3, #32
 80015e4:	d007      	beq.n	80015f6 <HAL_GPIO_EXTI_Callback+0x86>
 80015e6:	2b20      	cmp	r3, #32
 80015e8:	f300 835e 	bgt.w	8001ca8 <HAL_GPIO_EXTI_Callback+0x738>
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	d00a      	beq.n	8001606 <HAL_GPIO_EXTI_Callback+0x96>
 80015f0:	2b08      	cmp	r3, #8
 80015f2:	d004      	beq.n	80015fe <HAL_GPIO_EXTI_Callback+0x8e>

			case RIGHT_JOY_PIN:
				AppStatus = STATE_GET_TIME;
				break;
			}
			break;
 80015f4:	e358      	b.n	8001ca8 <HAL_GPIO_EXTI_Callback+0x738>
				AppStatus = STATE_DISPLAY_DATE;
 80015f6:	4b90      	ldr	r3, [pc, #576]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 80015f8:	2202      	movs	r2, #2
 80015fa:	601a      	str	r2, [r3, #0]
				break;
 80015fc:	e007      	b.n	800160e <HAL_GPIO_EXTI_Callback+0x9e>
				AppStatus = STATE_DISPLAY_DAY;
 80015fe:	4b8e      	ldr	r3, [pc, #568]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001600:	2203      	movs	r2, #3
 8001602:	601a      	str	r2, [r3, #0]
				break;
 8001604:	e003      	b.n	800160e <HAL_GPIO_EXTI_Callback+0x9e>
				AppStatus = STATE_GET_TIME;
 8001606:	4b8c      	ldr	r3, [pc, #560]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001608:	2207      	movs	r2, #7
 800160a:	601a      	str	r2, [r3, #0]
				break;
 800160c:	bf00      	nop
			break;
 800160e:	e34b      	b.n	8001ca8 <HAL_GPIO_EXTI_Callback+0x738>

			/*-------------------------------------------------------------------------------------*/

		case STATE_DISPLAY_DATE:

			switch (GPIO_Pin)
 8001610:	88fb      	ldrh	r3, [r7, #6]
 8001612:	2b20      	cmp	r3, #32
 8001614:	d007      	beq.n	8001626 <HAL_GPIO_EXTI_Callback+0xb6>
 8001616:	2b20      	cmp	r3, #32
 8001618:	f300 8348 	bgt.w	8001cac <HAL_GPIO_EXTI_Callback+0x73c>
 800161c:	2b04      	cmp	r3, #4
 800161e:	d00a      	beq.n	8001636 <HAL_GPIO_EXTI_Callback+0xc6>
 8001620:	2b08      	cmp	r3, #8
 8001622:	d004      	beq.n	800162e <HAL_GPIO_EXTI_Callback+0xbe>

			case RIGHT_JOY_PIN:
				AppStatus = STATE_GET_DATE;
				break;
			}
			break;
 8001624:	e342      	b.n	8001cac <HAL_GPIO_EXTI_Callback+0x73c>
				AppStatus = STATE_DISPLAY_DAY;
 8001626:	4b84      	ldr	r3, [pc, #528]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001628:	2203      	movs	r2, #3
 800162a:	601a      	str	r2, [r3, #0]
				break;
 800162c:	e007      	b.n	800163e <HAL_GPIO_EXTI_Callback+0xce>
				AppStatus = STATE_DISPLAY_TIME;
 800162e:	4b82      	ldr	r3, [pc, #520]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001630:	2201      	movs	r2, #1
 8001632:	601a      	str	r2, [r3, #0]
				break;
 8001634:	e003      	b.n	800163e <HAL_GPIO_EXTI_Callback+0xce>
				AppStatus = STATE_GET_DATE;
 8001636:	4b80      	ldr	r3, [pc, #512]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001638:	220c      	movs	r2, #12
 800163a:	601a      	str	r2, [r3, #0]
				break;
 800163c:	bf00      	nop
			break;
 800163e:	e335      	b.n	8001cac <HAL_GPIO_EXTI_Callback+0x73c>

			/*-------------------------------------------------------------------------------------*/

		case STATE_DISPLAY_DAY:

			switch (GPIO_Pin)
 8001640:	88fb      	ldrh	r3, [r7, #6]
 8001642:	2b20      	cmp	r3, #32
 8001644:	d007      	beq.n	8001656 <HAL_GPIO_EXTI_Callback+0xe6>
 8001646:	2b20      	cmp	r3, #32
 8001648:	f300 8332 	bgt.w	8001cb0 <HAL_GPIO_EXTI_Callback+0x740>
 800164c:	2b04      	cmp	r3, #4
 800164e:	d00a      	beq.n	8001666 <HAL_GPIO_EXTI_Callback+0xf6>
 8001650:	2b08      	cmp	r3, #8
 8001652:	d004      	beq.n	800165e <HAL_GPIO_EXTI_Callback+0xee>

			case RIGHT_JOY_PIN:
				AppStatus = STATE_GET_DAY;
				break;
			}
			break;
 8001654:	e32c      	b.n	8001cb0 <HAL_GPIO_EXTI_Callback+0x740>
				AppStatus = STATE_DISPLAY_TIME;
 8001656:	4b78      	ldr	r3, [pc, #480]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001658:	2201      	movs	r2, #1
 800165a:	601a      	str	r2, [r3, #0]
				break;
 800165c:	e007      	b.n	800166e <HAL_GPIO_EXTI_Callback+0xfe>
				AppStatus = STATE_DISPLAY_DATE;
 800165e:	4b76      	ldr	r3, [pc, #472]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001660:	2202      	movs	r2, #2
 8001662:	601a      	str	r2, [r3, #0]
				break;
 8001664:	e003      	b.n	800166e <HAL_GPIO_EXTI_Callback+0xfe>
				AppStatus = STATE_GET_DAY;
 8001666:	4b74      	ldr	r3, [pc, #464]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001668:	2204      	movs	r2, #4
 800166a:	601a      	str	r2, [r3, #0]
				break;
 800166c:	bf00      	nop
			break;
 800166e:	e31f      	b.n	8001cb0 <HAL_GPIO_EXTI_Callback+0x740>

			/*-------------------------------------------------------------------------------------*/

		case STATE_SET_HOURS:

			switch (GPIO_Pin)
 8001670:	88fb      	ldrh	r3, [r7, #6]
 8001672:	3b02      	subs	r3, #2
 8001674:	2b1e      	cmp	r3, #30
 8001676:	f200 831d 	bhi.w	8001cb4 <HAL_GPIO_EXTI_Callback+0x744>
 800167a:	a201      	add	r2, pc, #4	@ (adr r2, 8001680 <HAL_GPIO_EXTI_Callback+0x110>)
 800167c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001680:	08001741 	.word	0x08001741
 8001684:	08001cb5 	.word	0x08001cb5
 8001688:	08001739 	.word	0x08001739
 800168c:	08001cb5 	.word	0x08001cb5
 8001690:	08001cb5 	.word	0x08001cb5
 8001694:	08001cb5 	.word	0x08001cb5
 8001698:	0800171b 	.word	0x0800171b
 800169c:	08001cb5 	.word	0x08001cb5
 80016a0:	08001cb5 	.word	0x08001cb5
 80016a4:	08001cb5 	.word	0x08001cb5
 80016a8:	08001cb5 	.word	0x08001cb5
 80016ac:	08001cb5 	.word	0x08001cb5
 80016b0:	08001cb5 	.word	0x08001cb5
 80016b4:	08001cb5 	.word	0x08001cb5
 80016b8:	08001cb5 	.word	0x08001cb5
 80016bc:	08001cb5 	.word	0x08001cb5
 80016c0:	08001cb5 	.word	0x08001cb5
 80016c4:	08001cb5 	.word	0x08001cb5
 80016c8:	08001cb5 	.word	0x08001cb5
 80016cc:	08001cb5 	.word	0x08001cb5
 80016d0:	08001cb5 	.word	0x08001cb5
 80016d4:	08001cb5 	.word	0x08001cb5
 80016d8:	08001cb5 	.word	0x08001cb5
 80016dc:	08001cb5 	.word	0x08001cb5
 80016e0:	08001cb5 	.word	0x08001cb5
 80016e4:	08001cb5 	.word	0x08001cb5
 80016e8:	08001cb5 	.word	0x08001cb5
 80016ec:	08001cb5 	.word	0x08001cb5
 80016f0:	08001cb5 	.word	0x08001cb5
 80016f4:	08001cb5 	.word	0x08001cb5
 80016f8:	080016fd 	.word	0x080016fd
			{
			case DOWN_JOY_PIN:
				if (binaryTime.Hours > 0)
 80016fc:	4b4f      	ldr	r3, [pc, #316]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d006      	beq.n	8001712 <HAL_GPIO_EXTI_Callback+0x1a2>
					binaryTime.Hours--;
 8001704:	4b4d      	ldr	r3, [pc, #308]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	3b01      	subs	r3, #1
 800170a:	b2da      	uxtb	r2, r3
 800170c:	4b4b      	ldr	r3, [pc, #300]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 800170e:	701a      	strb	r2, [r3, #0]
				else
					binaryTime.Hours = 23;
				break;
 8001710:	e01f      	b.n	8001752 <HAL_GPIO_EXTI_Callback+0x1e2>
					binaryTime.Hours = 23;
 8001712:	4b4a      	ldr	r3, [pc, #296]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001714:	2217      	movs	r2, #23
 8001716:	701a      	strb	r2, [r3, #0]
				break;
 8001718:	e01b      	b.n	8001752 <HAL_GPIO_EXTI_Callback+0x1e2>

			case UP_JOY_PIN:
				if (binaryTime.Hours < 23)
 800171a:	4b48      	ldr	r3, [pc, #288]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b16      	cmp	r3, #22
 8001720:	d806      	bhi.n	8001730 <HAL_GPIO_EXTI_Callback+0x1c0>
					binaryTime.Hours++;
 8001722:	4b46      	ldr	r3, [pc, #280]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	3301      	adds	r3, #1
 8001728:	b2da      	uxtb	r2, r3
 800172a:	4b44      	ldr	r3, [pc, #272]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 800172c:	701a      	strb	r2, [r3, #0]
				else
					binaryTime.Hours = 0;
				break;
 800172e:	e010      	b.n	8001752 <HAL_GPIO_EXTI_Callback+0x1e2>
					binaryTime.Hours = 0;
 8001730:	4b42      	ldr	r3, [pc, #264]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]
				break;
 8001736:	e00c      	b.n	8001752 <HAL_GPIO_EXTI_Callback+0x1e2>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SET_MINS;
 8001738:	4b3f      	ldr	r3, [pc, #252]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800173a:	2209      	movs	r2, #9
 800173c:	601a      	str	r2, [r3, #0]
				break;
 800173e:	e008      	b.n	8001752 <HAL_GPIO_EXTI_Callback+0x1e2>

			case LEFT_JOY_PIN: /* exit without saving new time */
				BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 8001740:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001744:	2000      	movs	r0, #0
 8001746:	f000 fe2d 	bl	80023a4 <BSP_LCD_GLASS_BlinkConfig>
				AppStatus = STATE_DISPLAY_TIME;
 800174a:	4b3b      	ldr	r3, [pc, #236]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800174c:	2201      	movs	r2, #1
 800174e:	601a      	str	r2, [r3, #0]
				break;
 8001750:	bf00      	nop
			}

			break;
 8001752:	e2af      	b.n	8001cb4 <HAL_GPIO_EXTI_Callback+0x744>

			/*-------------------------------------------------------------------------------------*/

		case STATE_SET_MINS:

			switch (GPIO_Pin)
 8001754:	88fb      	ldrh	r3, [r7, #6]
 8001756:	3b02      	subs	r3, #2
 8001758:	2b1e      	cmp	r3, #30
 800175a:	f200 82ad 	bhi.w	8001cb8 <HAL_GPIO_EXTI_Callback+0x748>
 800175e:	a201      	add	r2, pc, #4	@ (adr r2, 8001764 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8001760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001764:	08001825 	.word	0x08001825
 8001768:	08001cb9 	.word	0x08001cb9
 800176c:	0800181d 	.word	0x0800181d
 8001770:	08001cb9 	.word	0x08001cb9
 8001774:	08001cb9 	.word	0x08001cb9
 8001778:	08001cb9 	.word	0x08001cb9
 800177c:	080017ff 	.word	0x080017ff
 8001780:	08001cb9 	.word	0x08001cb9
 8001784:	08001cb9 	.word	0x08001cb9
 8001788:	08001cb9 	.word	0x08001cb9
 800178c:	08001cb9 	.word	0x08001cb9
 8001790:	08001cb9 	.word	0x08001cb9
 8001794:	08001cb9 	.word	0x08001cb9
 8001798:	08001cb9 	.word	0x08001cb9
 800179c:	08001cb9 	.word	0x08001cb9
 80017a0:	08001cb9 	.word	0x08001cb9
 80017a4:	08001cb9 	.word	0x08001cb9
 80017a8:	08001cb9 	.word	0x08001cb9
 80017ac:	08001cb9 	.word	0x08001cb9
 80017b0:	08001cb9 	.word	0x08001cb9
 80017b4:	08001cb9 	.word	0x08001cb9
 80017b8:	08001cb9 	.word	0x08001cb9
 80017bc:	08001cb9 	.word	0x08001cb9
 80017c0:	08001cb9 	.word	0x08001cb9
 80017c4:	08001cb9 	.word	0x08001cb9
 80017c8:	08001cb9 	.word	0x08001cb9
 80017cc:	08001cb9 	.word	0x08001cb9
 80017d0:	08001cb9 	.word	0x08001cb9
 80017d4:	08001cb9 	.word	0x08001cb9
 80017d8:	08001cb9 	.word	0x08001cb9
 80017dc:	080017e1 	.word	0x080017e1
			{
			case DOWN_JOY_PIN:
				if (binaryTime.Minutes > 0)
 80017e0:	4b16      	ldr	r3, [pc, #88]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 80017e2:	785b      	ldrb	r3, [r3, #1]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d006      	beq.n	80017f6 <HAL_GPIO_EXTI_Callback+0x286>
					binaryTime.Minutes--;
 80017e8:	4b14      	ldr	r3, [pc, #80]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 80017ea:	785b      	ldrb	r3, [r3, #1]
 80017ec:	3b01      	subs	r3, #1
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	4b12      	ldr	r3, [pc, #72]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 80017f2:	705a      	strb	r2, [r3, #1]
				else
					binaryTime.Minutes = 59;
				break;
 80017f4:	e01a      	b.n	800182c <HAL_GPIO_EXTI_Callback+0x2bc>
					binaryTime.Minutes = 59;
 80017f6:	4b11      	ldr	r3, [pc, #68]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 80017f8:	223b      	movs	r2, #59	@ 0x3b
 80017fa:	705a      	strb	r2, [r3, #1]
				break;
 80017fc:	e016      	b.n	800182c <HAL_GPIO_EXTI_Callback+0x2bc>

			case UP_JOY_PIN:
				if (binaryTime.Minutes < 59)
 80017fe:	4b0f      	ldr	r3, [pc, #60]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001800:	785b      	ldrb	r3, [r3, #1]
 8001802:	2b3a      	cmp	r3, #58	@ 0x3a
 8001804:	d806      	bhi.n	8001814 <HAL_GPIO_EXTI_Callback+0x2a4>
					binaryTime.Minutes++;
 8001806:	4b0d      	ldr	r3, [pc, #52]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001808:	785b      	ldrb	r3, [r3, #1]
 800180a:	3301      	adds	r3, #1
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b0b      	ldr	r3, [pc, #44]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001810:	705a      	strb	r2, [r3, #1]
				else
					binaryTime.Minutes = 0;
				break;
 8001812:	e00b      	b.n	800182c <HAL_GPIO_EXTI_Callback+0x2bc>
					binaryTime.Minutes = 0;
 8001814:	4b09      	ldr	r3, [pc, #36]	@ (800183c <HAL_GPIO_EXTI_Callback+0x2cc>)
 8001816:	2200      	movs	r2, #0
 8001818:	705a      	strb	r2, [r3, #1]
				break;
 800181a:	e007      	b.n	800182c <HAL_GPIO_EXTI_Callback+0x2bc>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SET_SECS;
 800181c:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800181e:	220a      	movs	r2, #10
 8001820:	601a      	str	r2, [r3, #0]
				break;
 8001822:	e003      	b.n	800182c <HAL_GPIO_EXTI_Callback+0x2bc>

			case LEFT_JOY_PIN: /* */
				AppStatus = STATE_SET_HOURS;
 8001824:	4b04      	ldr	r3, [pc, #16]	@ (8001838 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8001826:	2208      	movs	r2, #8
 8001828:	601a      	str	r2, [r3, #0]
				break;
 800182a:	bf00      	nop
			}
			break;
 800182c:	e244      	b.n	8001cb8 <HAL_GPIO_EXTI_Callback+0x748>
 800182e:	bf00      	nop
 8001830:	20000118 	.word	0x20000118
 8001834:	2000001c 	.word	0x2000001c
 8001838:	20000114 	.word	0x20000114
 800183c:	200000f8 	.word	0x200000f8

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_SECS:

			switch (GPIO_Pin)
 8001840:	88fb      	ldrh	r3, [r7, #6]
 8001842:	3b02      	subs	r3, #2
 8001844:	2b1e      	cmp	r3, #30
 8001846:	f200 8239 	bhi.w	8001cbc <HAL_GPIO_EXTI_Callback+0x74c>
 800184a:	a201      	add	r2, pc, #4	@ (adr r2, 8001850 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800184c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001850:	08001911 	.word	0x08001911
 8001854:	08001cbd 	.word	0x08001cbd
 8001858:	08001909 	.word	0x08001909
 800185c:	08001cbd 	.word	0x08001cbd
 8001860:	08001cbd 	.word	0x08001cbd
 8001864:	08001cbd 	.word	0x08001cbd
 8001868:	080018eb 	.word	0x080018eb
 800186c:	08001cbd 	.word	0x08001cbd
 8001870:	08001cbd 	.word	0x08001cbd
 8001874:	08001cbd 	.word	0x08001cbd
 8001878:	08001cbd 	.word	0x08001cbd
 800187c:	08001cbd 	.word	0x08001cbd
 8001880:	08001cbd 	.word	0x08001cbd
 8001884:	08001cbd 	.word	0x08001cbd
 8001888:	08001cbd 	.word	0x08001cbd
 800188c:	08001cbd 	.word	0x08001cbd
 8001890:	08001cbd 	.word	0x08001cbd
 8001894:	08001cbd 	.word	0x08001cbd
 8001898:	08001cbd 	.word	0x08001cbd
 800189c:	08001cbd 	.word	0x08001cbd
 80018a0:	08001cbd 	.word	0x08001cbd
 80018a4:	08001cbd 	.word	0x08001cbd
 80018a8:	08001cbd 	.word	0x08001cbd
 80018ac:	08001cbd 	.word	0x08001cbd
 80018b0:	08001cbd 	.word	0x08001cbd
 80018b4:	08001cbd 	.word	0x08001cbd
 80018b8:	08001cbd 	.word	0x08001cbd
 80018bc:	08001cbd 	.word	0x08001cbd
 80018c0:	08001cbd 	.word	0x08001cbd
 80018c4:	08001cbd 	.word	0x08001cbd
 80018c8:	080018cd 	.word	0x080018cd
			{
			case DOWN_JOY_PIN:
				if (binaryTime.Seconds > 0)
 80018cc:	4bba      	ldr	r3, [pc, #744]	@ (8001bb8 <HAL_GPIO_EXTI_Callback+0x648>)
 80018ce:	789b      	ldrb	r3, [r3, #2]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d006      	beq.n	80018e2 <HAL_GPIO_EXTI_Callback+0x372>
					binaryTime.Seconds--;
 80018d4:	4bb8      	ldr	r3, [pc, #736]	@ (8001bb8 <HAL_GPIO_EXTI_Callback+0x648>)
 80018d6:	789b      	ldrb	r3, [r3, #2]
 80018d8:	3b01      	subs	r3, #1
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	4bb6      	ldr	r3, [pc, #728]	@ (8001bb8 <HAL_GPIO_EXTI_Callback+0x648>)
 80018de:	709a      	strb	r2, [r3, #2]
				else
					binaryTime.Seconds = 59;
				break;
 80018e0:	e01a      	b.n	8001918 <HAL_GPIO_EXTI_Callback+0x3a8>
					binaryTime.Seconds = 59;
 80018e2:	4bb5      	ldr	r3, [pc, #724]	@ (8001bb8 <HAL_GPIO_EXTI_Callback+0x648>)
 80018e4:	223b      	movs	r2, #59	@ 0x3b
 80018e6:	709a      	strb	r2, [r3, #2]
				break;
 80018e8:	e016      	b.n	8001918 <HAL_GPIO_EXTI_Callback+0x3a8>

			case UP_JOY_PIN:
				if (binaryTime.Seconds < 59)
 80018ea:	4bb3      	ldr	r3, [pc, #716]	@ (8001bb8 <HAL_GPIO_EXTI_Callback+0x648>)
 80018ec:	789b      	ldrb	r3, [r3, #2]
 80018ee:	2b3a      	cmp	r3, #58	@ 0x3a
 80018f0:	d806      	bhi.n	8001900 <HAL_GPIO_EXTI_Callback+0x390>
					binaryTime.Seconds++;
 80018f2:	4bb1      	ldr	r3, [pc, #708]	@ (8001bb8 <HAL_GPIO_EXTI_Callback+0x648>)
 80018f4:	789b      	ldrb	r3, [r3, #2]
 80018f6:	3301      	adds	r3, #1
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	4baf      	ldr	r3, [pc, #700]	@ (8001bb8 <HAL_GPIO_EXTI_Callback+0x648>)
 80018fc:	709a      	strb	r2, [r3, #2]
				else
					binaryTime.Seconds = 0;
				break;
 80018fe:	e00b      	b.n	8001918 <HAL_GPIO_EXTI_Callback+0x3a8>
					binaryTime.Seconds = 0;
 8001900:	4bad      	ldr	r3, [pc, #692]	@ (8001bb8 <HAL_GPIO_EXTI_Callback+0x648>)
 8001902:	2200      	movs	r2, #0
 8001904:	709a      	strb	r2, [r3, #2]
				break;
 8001906:	e007      	b.n	8001918 <HAL_GPIO_EXTI_Callback+0x3a8>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SAVE_TIME;
 8001908:	4bac      	ldr	r3, [pc, #688]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0x64c>)
 800190a:	220b      	movs	r2, #11
 800190c:	601a      	str	r2, [r3, #0]
				break;
 800190e:	e003      	b.n	8001918 <HAL_GPIO_EXTI_Callback+0x3a8>

			case LEFT_JOY_PIN: /* */
				AppStatus = STATE_SET_MINS;
 8001910:	4baa      	ldr	r3, [pc, #680]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0x64c>)
 8001912:	2209      	movs	r2, #9
 8001914:	601a      	str	r2, [r3, #0]
				break;
 8001916:	bf00      	nop
			}

			break;
 8001918:	e1d0      	b.n	8001cbc <HAL_GPIO_EXTI_Callback+0x74c>

		case STATE_SET_DAY_NBR:

			switch (GPIO_Pin)
 800191a:	88fb      	ldrh	r3, [r7, #6]
 800191c:	3b02      	subs	r3, #2
 800191e:	2b1e      	cmp	r3, #30
 8001920:	f200 81ce 	bhi.w	8001cc0 <HAL_GPIO_EXTI_Callback+0x750>
 8001924:	a201      	add	r2, pc, #4	@ (adr r2, 800192c <HAL_GPIO_EXTI_Callback+0x3bc>)
 8001926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192a:	bf00      	nop
 800192c:	080019ed 	.word	0x080019ed
 8001930:	08001cc1 	.word	0x08001cc1
 8001934:	080019e5 	.word	0x080019e5
 8001938:	08001cc1 	.word	0x08001cc1
 800193c:	08001cc1 	.word	0x08001cc1
 8001940:	08001cc1 	.word	0x08001cc1
 8001944:	080019c7 	.word	0x080019c7
 8001948:	08001cc1 	.word	0x08001cc1
 800194c:	08001cc1 	.word	0x08001cc1
 8001950:	08001cc1 	.word	0x08001cc1
 8001954:	08001cc1 	.word	0x08001cc1
 8001958:	08001cc1 	.word	0x08001cc1
 800195c:	08001cc1 	.word	0x08001cc1
 8001960:	08001cc1 	.word	0x08001cc1
 8001964:	08001cc1 	.word	0x08001cc1
 8001968:	08001cc1 	.word	0x08001cc1
 800196c:	08001cc1 	.word	0x08001cc1
 8001970:	08001cc1 	.word	0x08001cc1
 8001974:	08001cc1 	.word	0x08001cc1
 8001978:	08001cc1 	.word	0x08001cc1
 800197c:	08001cc1 	.word	0x08001cc1
 8001980:	08001cc1 	.word	0x08001cc1
 8001984:	08001cc1 	.word	0x08001cc1
 8001988:	08001cc1 	.word	0x08001cc1
 800198c:	08001cc1 	.word	0x08001cc1
 8001990:	08001cc1 	.word	0x08001cc1
 8001994:	08001cc1 	.word	0x08001cc1
 8001998:	08001cc1 	.word	0x08001cc1
 800199c:	08001cc1 	.word	0x08001cc1
 80019a0:	08001cc1 	.word	0x08001cc1
 80019a4:	080019a9 	.word	0x080019a9
			{
			case DOWN_JOY_PIN:
				if (binaryDate.Date > 1)
 80019a8:	4b85      	ldr	r3, [pc, #532]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 80019aa:	789b      	ldrb	r3, [r3, #2]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d906      	bls.n	80019be <HAL_GPIO_EXTI_Callback+0x44e>
					binaryDate.Date--;
 80019b0:	4b83      	ldr	r3, [pc, #524]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 80019b2:	789b      	ldrb	r3, [r3, #2]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	b2da      	uxtb	r2, r3
 80019b8:	4b81      	ldr	r3, [pc, #516]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 80019ba:	709a      	strb	r2, [r3, #2]
				else
					binaryDate.Date = 31;
				break;
 80019bc:	e01f      	b.n	80019fe <HAL_GPIO_EXTI_Callback+0x48e>
					binaryDate.Date = 31;
 80019be:	4b80      	ldr	r3, [pc, #512]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 80019c0:	221f      	movs	r2, #31
 80019c2:	709a      	strb	r2, [r3, #2]
				break;
 80019c4:	e01b      	b.n	80019fe <HAL_GPIO_EXTI_Callback+0x48e>

			case UP_JOY_PIN:
				if (binaryDate.Date < 31)
 80019c6:	4b7e      	ldr	r3, [pc, #504]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 80019c8:	789b      	ldrb	r3, [r3, #2]
 80019ca:	2b1e      	cmp	r3, #30
 80019cc:	d806      	bhi.n	80019dc <HAL_GPIO_EXTI_Callback+0x46c>
					binaryDate.Date++;
 80019ce:	4b7c      	ldr	r3, [pc, #496]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 80019d0:	789b      	ldrb	r3, [r3, #2]
 80019d2:	3301      	adds	r3, #1
 80019d4:	b2da      	uxtb	r2, r3
 80019d6:	4b7a      	ldr	r3, [pc, #488]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 80019d8:	709a      	strb	r2, [r3, #2]
				else
					binaryDate.Date = 1;
				break;
 80019da:	e010      	b.n	80019fe <HAL_GPIO_EXTI_Callback+0x48e>
					binaryDate.Date = 1;
 80019dc:	4b78      	ldr	r3, [pc, #480]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 80019de:	2201      	movs	r2, #1
 80019e0:	709a      	strb	r2, [r3, #2]
				break;
 80019e2:	e00c      	b.n	80019fe <HAL_GPIO_EXTI_Callback+0x48e>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SET_MONTH;
 80019e4:	4b75      	ldr	r3, [pc, #468]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0x64c>)
 80019e6:	220e      	movs	r2, #14
 80019e8:	601a      	str	r2, [r3, #0]
				break;
 80019ea:	e008      	b.n	80019fe <HAL_GPIO_EXTI_Callback+0x48e>

			case LEFT_JOY_PIN: /* exit without saving new date */
				BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 80019ec:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80019f0:	2000      	movs	r0, #0
 80019f2:	f000 fcd7 	bl	80023a4 <BSP_LCD_GLASS_BlinkConfig>
				AppStatus = STATE_DISPLAY_DATE;
 80019f6:	4b71      	ldr	r3, [pc, #452]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0x64c>)
 80019f8:	2202      	movs	r2, #2
 80019fa:	601a      	str	r2, [r3, #0]
				break;
 80019fc:	bf00      	nop
			}
			break;
 80019fe:	e15f      	b.n	8001cc0 <HAL_GPIO_EXTI_Callback+0x750>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_MONTH:

			switch (GPIO_Pin)
 8001a00:	88fb      	ldrh	r3, [r7, #6]
 8001a02:	3b02      	subs	r3, #2
 8001a04:	2b1e      	cmp	r3, #30
 8001a06:	f200 815d 	bhi.w	8001cc4 <HAL_GPIO_EXTI_Callback+0x754>
 8001a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a10 <HAL_GPIO_EXTI_Callback+0x4a0>)
 8001a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a10:	08001ad1 	.word	0x08001ad1
 8001a14:	08001cc5 	.word	0x08001cc5
 8001a18:	08001ac9 	.word	0x08001ac9
 8001a1c:	08001cc5 	.word	0x08001cc5
 8001a20:	08001cc5 	.word	0x08001cc5
 8001a24:	08001cc5 	.word	0x08001cc5
 8001a28:	08001aab 	.word	0x08001aab
 8001a2c:	08001cc5 	.word	0x08001cc5
 8001a30:	08001cc5 	.word	0x08001cc5
 8001a34:	08001cc5 	.word	0x08001cc5
 8001a38:	08001cc5 	.word	0x08001cc5
 8001a3c:	08001cc5 	.word	0x08001cc5
 8001a40:	08001cc5 	.word	0x08001cc5
 8001a44:	08001cc5 	.word	0x08001cc5
 8001a48:	08001cc5 	.word	0x08001cc5
 8001a4c:	08001cc5 	.word	0x08001cc5
 8001a50:	08001cc5 	.word	0x08001cc5
 8001a54:	08001cc5 	.word	0x08001cc5
 8001a58:	08001cc5 	.word	0x08001cc5
 8001a5c:	08001cc5 	.word	0x08001cc5
 8001a60:	08001cc5 	.word	0x08001cc5
 8001a64:	08001cc5 	.word	0x08001cc5
 8001a68:	08001cc5 	.word	0x08001cc5
 8001a6c:	08001cc5 	.word	0x08001cc5
 8001a70:	08001cc5 	.word	0x08001cc5
 8001a74:	08001cc5 	.word	0x08001cc5
 8001a78:	08001cc5 	.word	0x08001cc5
 8001a7c:	08001cc5 	.word	0x08001cc5
 8001a80:	08001cc5 	.word	0x08001cc5
 8001a84:	08001cc5 	.word	0x08001cc5
 8001a88:	08001a8d 	.word	0x08001a8d
			{
			case DOWN_JOY_PIN:
				if (binaryDate.Month > 1)
 8001a8c:	4b4c      	ldr	r3, [pc, #304]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001a8e:	785b      	ldrb	r3, [r3, #1]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d906      	bls.n	8001aa2 <HAL_GPIO_EXTI_Callback+0x532>
					binaryDate.Month--;
 8001a94:	4b4a      	ldr	r3, [pc, #296]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001a96:	785b      	ldrb	r3, [r3, #1]
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	b2da      	uxtb	r2, r3
 8001a9c:	4b48      	ldr	r3, [pc, #288]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001a9e:	705a      	strb	r2, [r3, #1]
				else
					binaryDate.Month = 12;
				break;
 8001aa0:	e01a      	b.n	8001ad8 <HAL_GPIO_EXTI_Callback+0x568>
					binaryDate.Month = 12;
 8001aa2:	4b47      	ldr	r3, [pc, #284]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001aa4:	220c      	movs	r2, #12
 8001aa6:	705a      	strb	r2, [r3, #1]
				break;
 8001aa8:	e016      	b.n	8001ad8 <HAL_GPIO_EXTI_Callback+0x568>

			case UP_JOY_PIN:
				if (binaryDate.Month < 12)
 8001aaa:	4b45      	ldr	r3, [pc, #276]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001aac:	785b      	ldrb	r3, [r3, #1]
 8001aae:	2b0b      	cmp	r3, #11
 8001ab0:	d806      	bhi.n	8001ac0 <HAL_GPIO_EXTI_Callback+0x550>
					binaryDate.Month++;
 8001ab2:	4b43      	ldr	r3, [pc, #268]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001ab4:	785b      	ldrb	r3, [r3, #1]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	b2da      	uxtb	r2, r3
 8001aba:	4b41      	ldr	r3, [pc, #260]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001abc:	705a      	strb	r2, [r3, #1]
				else
					binaryDate.Month = 1;
				break;
 8001abe:	e00b      	b.n	8001ad8 <HAL_GPIO_EXTI_Callback+0x568>
					binaryDate.Month = 1;
 8001ac0:	4b3f      	ldr	r3, [pc, #252]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	705a      	strb	r2, [r3, #1]
				break;
 8001ac6:	e007      	b.n	8001ad8 <HAL_GPIO_EXTI_Callback+0x568>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SET_YEAR;
 8001ac8:	4b3c      	ldr	r3, [pc, #240]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0x64c>)
 8001aca:	220f      	movs	r2, #15
 8001acc:	601a      	str	r2, [r3, #0]
				break;
 8001ace:	e003      	b.n	8001ad8 <HAL_GPIO_EXTI_Callback+0x568>

			case LEFT_JOY_PIN: /*  */
				//BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
				AppStatus = STATE_SET_DAY_NBR;
 8001ad0:	4b3a      	ldr	r3, [pc, #232]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0x64c>)
 8001ad2:	220d      	movs	r2, #13
 8001ad4:	601a      	str	r2, [r3, #0]
				break;
 8001ad6:	bf00      	nop
			}
			break;
 8001ad8:	e0f4      	b.n	8001cc4 <HAL_GPIO_EXTI_Callback+0x754>

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_YEAR:

			switch (GPIO_Pin)
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	3b02      	subs	r3, #2
 8001ade:	2b1e      	cmp	r3, #30
 8001ae0:	f200 80f2 	bhi.w	8001cc8 <HAL_GPIO_EXTI_Callback+0x758>
 8001ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8001aec <HAL_GPIO_EXTI_Callback+0x57c>)
 8001ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aea:	bf00      	nop
 8001aec:	08001bad 	.word	0x08001bad
 8001af0:	08001cc9 	.word	0x08001cc9
 8001af4:	08001ba5 	.word	0x08001ba5
 8001af8:	08001cc9 	.word	0x08001cc9
 8001afc:	08001cc9 	.word	0x08001cc9
 8001b00:	08001cc9 	.word	0x08001cc9
 8001b04:	08001b87 	.word	0x08001b87
 8001b08:	08001cc9 	.word	0x08001cc9
 8001b0c:	08001cc9 	.word	0x08001cc9
 8001b10:	08001cc9 	.word	0x08001cc9
 8001b14:	08001cc9 	.word	0x08001cc9
 8001b18:	08001cc9 	.word	0x08001cc9
 8001b1c:	08001cc9 	.word	0x08001cc9
 8001b20:	08001cc9 	.word	0x08001cc9
 8001b24:	08001cc9 	.word	0x08001cc9
 8001b28:	08001cc9 	.word	0x08001cc9
 8001b2c:	08001cc9 	.word	0x08001cc9
 8001b30:	08001cc9 	.word	0x08001cc9
 8001b34:	08001cc9 	.word	0x08001cc9
 8001b38:	08001cc9 	.word	0x08001cc9
 8001b3c:	08001cc9 	.word	0x08001cc9
 8001b40:	08001cc9 	.word	0x08001cc9
 8001b44:	08001cc9 	.word	0x08001cc9
 8001b48:	08001cc9 	.word	0x08001cc9
 8001b4c:	08001cc9 	.word	0x08001cc9
 8001b50:	08001cc9 	.word	0x08001cc9
 8001b54:	08001cc9 	.word	0x08001cc9
 8001b58:	08001cc9 	.word	0x08001cc9
 8001b5c:	08001cc9 	.word	0x08001cc9
 8001b60:	08001cc9 	.word	0x08001cc9
 8001b64:	08001b69 	.word	0x08001b69
			{
			case DOWN_JOY_PIN:
				if (binaryDate.Year > 0)
 8001b68:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001b6a:	78db      	ldrb	r3, [r3, #3]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <HAL_GPIO_EXTI_Callback+0x60e>
					binaryDate.Year--;
 8001b70:	4b13      	ldr	r3, [pc, #76]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001b72:	78db      	ldrb	r3, [r3, #3]
 8001b74:	3b01      	subs	r3, #1
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	4b11      	ldr	r3, [pc, #68]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001b7a:	70da      	strb	r2, [r3, #3]
				else
					binaryDate.Year = 99;
				break;
 8001b7c:	e01a      	b.n	8001bb4 <HAL_GPIO_EXTI_Callback+0x644>
					binaryDate.Year = 99;
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001b80:	2263      	movs	r2, #99	@ 0x63
 8001b82:	70da      	strb	r2, [r3, #3]
				break;
 8001b84:	e016      	b.n	8001bb4 <HAL_GPIO_EXTI_Callback+0x644>

			case UP_JOY_PIN:
				if (binaryDate.Year < 99)
 8001b86:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001b88:	78db      	ldrb	r3, [r3, #3]
 8001b8a:	2b62      	cmp	r3, #98	@ 0x62
 8001b8c:	d806      	bhi.n	8001b9c <HAL_GPIO_EXTI_Callback+0x62c>
					binaryDate.Year++;
 8001b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001b90:	78db      	ldrb	r3, [r3, #3]
 8001b92:	3301      	adds	r3, #1
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001b98:	70da      	strb	r2, [r3, #3]
				else
					binaryDate.Year = 0;
				break;
 8001b9a:	e00b      	b.n	8001bb4 <HAL_GPIO_EXTI_Callback+0x644>
					binaryDate.Year = 0;
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0x650>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	70da      	strb	r2, [r3, #3]
				break;
 8001ba2:	e007      	b.n	8001bb4 <HAL_GPIO_EXTI_Callback+0x644>

			case RIGHT_JOY_PIN: /*  */
				AppStatus = STATE_SAVE_DATE;
 8001ba4:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0x64c>)
 8001ba6:	2210      	movs	r2, #16
 8001ba8:	601a      	str	r2, [r3, #0]
				break;
 8001baa:	e003      	b.n	8001bb4 <HAL_GPIO_EXTI_Callback+0x644>

			case LEFT_JOY_PIN: /*  */
				//BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
				AppStatus = STATE_SET_MONTH;
 8001bac:	4b03      	ldr	r3, [pc, #12]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0x64c>)
 8001bae:	220e      	movs	r2, #14
 8001bb0:	601a      	str	r2, [r3, #0]
				break;
 8001bb2:	bf00      	nop
			}
			break;
 8001bb4:	e088      	b.n	8001cc8 <HAL_GPIO_EXTI_Callback+0x758>
 8001bb6:	bf00      	nop
 8001bb8:	200000f8 	.word	0x200000f8
 8001bbc:	20000114 	.word	0x20000114
 8001bc0:	20000110 	.word	0x20000110

			/*-------------------------------------------------------------------------------------*/
		case STATE_SET_DAY:

			switch (GPIO_Pin)
 8001bc4:	88fb      	ldrh	r3, [r7, #6]
 8001bc6:	3b02      	subs	r3, #2
 8001bc8:	2b1e      	cmp	r3, #30
 8001bca:	d87f      	bhi.n	8001ccc <HAL_GPIO_EXTI_Callback+0x75c>
 8001bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8001bd4 <HAL_GPIO_EXTI_Callback+0x664>)
 8001bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bd2:	bf00      	nop
 8001bd4:	08001c95 	.word	0x08001c95
 8001bd8:	08001ccd 	.word	0x08001ccd
 8001bdc:	08001c8d 	.word	0x08001c8d
 8001be0:	08001ccd 	.word	0x08001ccd
 8001be4:	08001ccd 	.word	0x08001ccd
 8001be8:	08001ccd 	.word	0x08001ccd
 8001bec:	08001c6f 	.word	0x08001c6f
 8001bf0:	08001ccd 	.word	0x08001ccd
 8001bf4:	08001ccd 	.word	0x08001ccd
 8001bf8:	08001ccd 	.word	0x08001ccd
 8001bfc:	08001ccd 	.word	0x08001ccd
 8001c00:	08001ccd 	.word	0x08001ccd
 8001c04:	08001ccd 	.word	0x08001ccd
 8001c08:	08001ccd 	.word	0x08001ccd
 8001c0c:	08001ccd 	.word	0x08001ccd
 8001c10:	08001ccd 	.word	0x08001ccd
 8001c14:	08001ccd 	.word	0x08001ccd
 8001c18:	08001ccd 	.word	0x08001ccd
 8001c1c:	08001ccd 	.word	0x08001ccd
 8001c20:	08001ccd 	.word	0x08001ccd
 8001c24:	08001ccd 	.word	0x08001ccd
 8001c28:	08001ccd 	.word	0x08001ccd
 8001c2c:	08001ccd 	.word	0x08001ccd
 8001c30:	08001ccd 	.word	0x08001ccd
 8001c34:	08001ccd 	.word	0x08001ccd
 8001c38:	08001ccd 	.word	0x08001ccd
 8001c3c:	08001ccd 	.word	0x08001ccd
 8001c40:	08001ccd 	.word	0x08001ccd
 8001c44:	08001ccd 	.word	0x08001ccd
 8001c48:	08001ccd 	.word	0x08001ccd
 8001c4c:	08001c51 	.word	0x08001c51
			{
			case DOWN_JOY_PIN:
				if (weekDayNbr < 7)
 8001c50:	4b21      	ldr	r3, [pc, #132]	@ (8001cd8 <HAL_GPIO_EXTI_Callback+0x768>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	2b06      	cmp	r3, #6
 8001c56:	d806      	bhi.n	8001c66 <HAL_GPIO_EXTI_Callback+0x6f6>
					weekDayNbr++;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd8 <HAL_GPIO_EXTI_Callback+0x768>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd8 <HAL_GPIO_EXTI_Callback+0x768>)
 8001c62:	701a      	strb	r2, [r3, #0]
				else
					weekDayNbr = 1;
				break;
 8001c64:	e01f      	b.n	8001ca6 <HAL_GPIO_EXTI_Callback+0x736>
					weekDayNbr = 1;
 8001c66:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd8 <HAL_GPIO_EXTI_Callback+0x768>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	701a      	strb	r2, [r3, #0]
				break;
 8001c6c:	e01b      	b.n	8001ca6 <HAL_GPIO_EXTI_Callback+0x736>

			case UP_JOY_PIN:
				if (weekDayNbr > 1)
 8001c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd8 <HAL_GPIO_EXTI_Callback+0x768>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d906      	bls.n	8001c84 <HAL_GPIO_EXTI_Callback+0x714>
					weekDayNbr--;
 8001c76:	4b18      	ldr	r3, [pc, #96]	@ (8001cd8 <HAL_GPIO_EXTI_Callback+0x768>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4b16      	ldr	r3, [pc, #88]	@ (8001cd8 <HAL_GPIO_EXTI_Callback+0x768>)
 8001c80:	701a      	strb	r2, [r3, #0]
				else
					weekDayNbr = 7;
				break;
 8001c82:	e010      	b.n	8001ca6 <HAL_GPIO_EXTI_Callback+0x736>
					weekDayNbr = 7;
 8001c84:	4b14      	ldr	r3, [pc, #80]	@ (8001cd8 <HAL_GPIO_EXTI_Callback+0x768>)
 8001c86:	2207      	movs	r2, #7
 8001c88:	701a      	strb	r2, [r3, #0]
				break;
 8001c8a:	e00c      	b.n	8001ca6 <HAL_GPIO_EXTI_Callback+0x736>

			case RIGHT_JOY_PIN: /* save new day and exit */
				AppStatus = STATE_SAVE_DAY;
 8001c8c:	4b13      	ldr	r3, [pc, #76]	@ (8001cdc <HAL_GPIO_EXTI_Callback+0x76c>)
 8001c8e:	2206      	movs	r2, #6
 8001c90:	601a      	str	r2, [r3, #0]
				break;
 8001c92:	e008      	b.n	8001ca6 <HAL_GPIO_EXTI_Callback+0x736>

			case LEFT_JOY_PIN: /* exit without saving new day */
				BSP_LCD_GLASS_BlinkConfig(LCD_BLINKMODE_OFF, LCD_BLINKFREQUENCY_DIV512);
 8001c94:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001c98:	2000      	movs	r0, #0
 8001c9a:	f000 fb83 	bl	80023a4 <BSP_LCD_GLASS_BlinkConfig>
				AppStatus = STATE_DISPLAY_DAY;
 8001c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <HAL_GPIO_EXTI_Callback+0x76c>)
 8001ca0:	2203      	movs	r2, #3
 8001ca2:	601a      	str	r2, [r3, #0]
				break;
 8001ca4:	bf00      	nop
			}
			break;
 8001ca6:	e011      	b.n	8001ccc <HAL_GPIO_EXTI_Callback+0x75c>
			break;
 8001ca8:	bf00      	nop
 8001caa:	e010      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001cac:	bf00      	nop
 8001cae:	e00e      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001cb0:	bf00      	nop
 8001cb2:	e00c      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001cb4:	bf00      	nop
 8001cb6:	e00a      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001cb8:	bf00      	nop
 8001cba:	e008      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001cbc:	bf00      	nop
 8001cbe:	e006      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001cc0:	bf00      	nop
 8001cc2:	e004      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001cc4:	bf00      	nop
 8001cc6:	e002      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001cc8:	bf00      	nop
 8001cca:	e000      	b.n	8001cce <HAL_GPIO_EXTI_Callback+0x75e>
			break;
 8001ccc:	bf00      	nop

		}
	}
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200000e0 	.word	0x200000e0
 8001cdc:	20000114 	.word	0x20000114

08001ce0 <Display_First_Start_msg>:
/**
 * @brief  Display first start messages
 * @retval None
 */
static void Display_First_Start_msg(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	/* Clear the LCD */
	BSP_LCD_GLASS_Clear();
 8001ce4:	f000 fbb8 	bl	8002458 <BSP_LCD_GLASS_Clear>

	/* Display LCD messages */
	BSP_LCD_GLASS_ScrollSentence((uint8_t*) "     *HORLOGEUSE*", 1,
 8001ce8:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001cec:	2101      	movs	r1, #1
 8001cee:	480b      	ldr	r0, [pc, #44]	@ (8001d1c <Display_First_Start_msg+0x3c>)
 8001cf0:	f000 fbbc 	bl	800246c <BSP_LCD_GLASS_ScrollSentence>
	SCROLL_SPEED_MEDIUM);
	HAL_Delay(50);
 8001cf4:	2032      	movs	r0, #50	@ 0x32
 8001cf6:	f001 fa87 	bl	8003208 <HAL_Delay>
	BSP_LCD_GLASS_Clear();
 8001cfa:	f000 fbad 	bl	8002458 <BSP_LCD_GLASS_Clear>
	BSP_LCD_GLASS_ScrollSentence((uint8_t*) "     PAR XAVIER HALGAND 2025", 1,
 8001cfe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001d02:	2101      	movs	r1, #1
 8001d04:	4806      	ldr	r0, [pc, #24]	@ (8001d20 <Display_First_Start_msg+0x40>)
 8001d06:	f000 fbb1 	bl	800246c <BSP_LCD_GLASS_ScrollSentence>
	SCROLL_SPEED_MEDIUM);
	BSP_LCD_GLASS_Clear();
 8001d0a:	f000 fba5 	bl	8002458 <BSP_LCD_GLASS_Clear>
	HAL_Delay(50);
 8001d0e:	2032      	movs	r0, #50	@ 0x32
 8001d10:	f001 fa7a 	bl	8003208 <HAL_Delay>

	BSP_LCD_GLASS_Clear();
 8001d14:	f000 fba0 	bl	8002458 <BSP_LCD_GLASS_Clear>
}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	080067f4 	.word	0x080067f4
 8001d20:	08006808 	.word	0x08006808

08001d24 <Display_WakeUp_msg>:
/**
 * @brief  Display first start messages
 * @retval None
 */
static void Display_WakeUp_msg(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	/* Clear the LCD */
	BSP_LCD_GLASS_Clear();
 8001d28:	f000 fb96 	bl	8002458 <BSP_LCD_GLASS_Clear>

	/* Display LCD messages */
	BSP_LCD_GLASS_ScrollSentence((uint8_t*) "     JE ME REVEILLE", 1,
 8001d2c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001d30:	2101      	movs	r1, #1
 8001d32:	4805      	ldr	r0, [pc, #20]	@ (8001d48 <Display_WakeUp_msg+0x24>)
 8001d34:	f000 fb9a 	bl	800246c <BSP_LCD_GLASS_ScrollSentence>
	SCROLL_SPEED_MEDIUM);
	HAL_Delay(50);
 8001d38:	2032      	movs	r0, #50	@ 0x32
 8001d3a:	f001 fa65 	bl	8003208 <HAL_Delay>
	BSP_LCD_GLASS_Clear();
 8001d3e:	f000 fb8b 	bl	8002458 <BSP_LCD_GLASS_Clear>
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	08006828 	.word	0x08006828

08001d4c <convert_BCD_to_ASCII>:

uint8_t convert_BCD_to_ASCII(uint8_t bcd_data, BCDigit_TypeDef digit)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	460a      	mov	r2, r1
 8001d56:	71fb      	strb	r3, [r7, #7]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	71bb      	strb	r3, [r7, #6]
	if (digit == MSBCDIGIT)
 8001d5c:	79bb      	ldrb	r3, [r7, #6]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d105      	bne.n	8001d6e <convert_BCD_to_ASCII+0x22>
	{
		return (bcd_data >> 4) + 48;
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	3330      	adds	r3, #48	@ 0x30
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	e00a      	b.n	8001d84 <convert_BCD_to_ASCII+0x38>
	}
	if (digit == LSBCDIGIT)
 8001d6e:	79bb      	ldrb	r3, [r7, #6]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d106      	bne.n	8001d82 <convert_BCD_to_ASCII+0x36>
	{
		return (bcd_data & 0x0F) + 48;
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	3330      	adds	r3, #48	@ 0x30
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	e000      	b.n	8001d84 <convert_BCD_to_ASCII+0x38>
	}
	return 42; /* character '*' if unknown */
 8001d82:	232a      	movs	r3, #42	@ 0x2a

}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d94:	b672      	cpsid	i
}
 8001d96:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <Error_Handler+0x8>

08001d9c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8001da0:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <MX_QUADSPI_Init+0x44>)
 8001da2:	4a10      	ldr	r2, [pc, #64]	@ (8001de4 <MX_QUADSPI_Init+0x48>)
 8001da4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001da6:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <MX_QUADSPI_Init+0x44>)
 8001da8:	22ff      	movs	r2, #255	@ 0xff
 8001daa:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001dac:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <MX_QUADSPI_Init+0x44>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001db2:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <MX_QUADSPI_Init+0x44>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8001db8:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <MX_QUADSPI_Init+0x44>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001dbe:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <MX_QUADSPI_Init+0x44>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <MX_QUADSPI_Init+0x44>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001dca:	4805      	ldr	r0, [pc, #20]	@ (8001de0 <MX_QUADSPI_Init+0x44>)
 8001dcc:	f002 f8d8 	bl	8003f80 <HAL_QSPI_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001dd6:	f7ff ffdb 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000120 	.word	0x20000120
 8001de4:	a0001000 	.word	0xa0001000

08001de8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	@ 0x28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a17      	ldr	r2, [pc, #92]	@ (8001e64 <HAL_QSPI_MspInit+0x7c>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d128      	bne.n	8001e5c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001e0a:	4b17      	ldr	r3, [pc, #92]	@ (8001e68 <HAL_QSPI_MspInit+0x80>)
 8001e0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e0e:	4a16      	ldr	r2, [pc, #88]	@ (8001e68 <HAL_QSPI_MspInit+0x80>)
 8001e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e14:	6513      	str	r3, [r2, #80]	@ 0x50
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <HAL_QSPI_MspInit+0x80>)
 8001e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e22:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <HAL_QSPI_MspInit+0x80>)
 8001e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e26:	4a10      	ldr	r2, [pc, #64]	@ (8001e68 <HAL_QSPI_MspInit+0x80>)
 8001e28:	f043 0310 	orr.w	r3, r3, #16
 8001e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e68 <HAL_QSPI_MspInit+0x80>)
 8001e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e32:	f003 0310 	and.w	r3, r3, #16
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8001e3a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001e3e:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001e4c:	230a      	movs	r3, #10
 8001e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e50:	f107 0314 	add.w	r3, r7, #20
 8001e54:	4619      	mov	r1, r3
 8001e56:	4805      	ldr	r0, [pc, #20]	@ (8001e6c <HAL_QSPI_MspInit+0x84>)
 8001e58:	f001 fb0c 	bl	8003474 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	3728      	adds	r7, #40	@ 0x28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	a0001000 	.word	0xa0001000
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	48001000 	.word	0x48001000

08001e70 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001e84:	2300      	movs	r3, #0
 8001e86:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e88:	4b27      	ldr	r3, [pc, #156]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001e8a:	4a28      	ldr	r2, [pc, #160]	@ (8001f2c <MX_RTC_Init+0xbc>)
 8001e8c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001e8e:	4b26      	ldr	r3, [pc, #152]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001e94:	4b24      	ldr	r3, [pc, #144]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001e96:	227f      	movs	r2, #127	@ 0x7f
 8001e98:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001e9a:	4b23      	ldr	r3, [pc, #140]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001e9c:	22ff      	movs	r2, #255	@ 0xff
 8001e9e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ea0:	4b21      	ldr	r3, [pc, #132]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001ea6:	4b20      	ldr	r3, [pc, #128]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001eac:	4b1e      	ldr	r3, [pc, #120]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001eb8:	481b      	ldr	r0, [pc, #108]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001eba:	f003 fbfb 	bl	80056b4 <HAL_RTC_Init>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001ec4:	f7ff ff64 	bl	8001d90 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
	if (ReturnFromStandbyShutdown == RESET)
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <MX_RTC_Init+0xc0>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d127      	bne.n	8001f20 <MX_RTC_Init+0xb0>
	{
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x22;
 8001ed0:	2322      	movs	r3, #34	@ 0x22
 8001ed2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x45;
 8001ed4:	2345      	movs	r3, #69	@ 0x45
 8001ed6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x57;
 8001ed8:	2357      	movs	r3, #87	@ 0x57
 8001eda:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001edc:	2300      	movs	r3, #0
 8001ede:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001ee4:	1d3b      	adds	r3, r7, #4
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	4619      	mov	r1, r3
 8001eea:	480f      	ldr	r0, [pc, #60]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001eec:	f003 fc6a 	bl	80057c4 <HAL_RTC_SetTime>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 8001ef6:	f7ff ff4b 	bl	8001d90 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8001efa:	2307      	movs	r3, #7
 8001efc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 8001efe:	2302      	movs	r3, #2
 8001f00:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 8001f02:	2316      	movs	r3, #22
 8001f04:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x25;
 8001f06:	2325      	movs	r3, #37	@ 0x25
 8001f08:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001f0a:	463b      	mov	r3, r7
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4805      	ldr	r0, [pc, #20]	@ (8001f28 <MX_RTC_Init+0xb8>)
 8001f12:	f003 fd50 	bl	80059b6 <HAL_RTC_SetDate>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_RTC_Init+0xb0>
  {
    Error_Handler();
 8001f1c:	f7ff ff38 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
	}
  /* USER CODE END RTC_Init 2 */

}
 8001f20:	bf00      	nop
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000164 	.word	0x20000164
 8001f2c:	40002800 	.word	0x40002800
 8001f30:	2000011e 	.word	0x2000011e

08001f34 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b0a4      	sub	sp, #144	@ 0x90
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f3c:	f107 0308 	add.w	r3, r7, #8
 8001f40:	2288      	movs	r2, #136	@ 0x88
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f004 fbfc 	bl	8006742 <memset>
  if(rtcHandle->Instance==RTC)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a10      	ldr	r2, [pc, #64]	@ (8001f90 <HAL_RTC_MspInit+0x5c>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d118      	bne.n	8001f86 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f58:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001f5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f62:	f107 0308 	add.w	r3, r7, #8
 8001f66:	4618      	mov	r0, r3
 8001f68:	f002 fec6 	bl	8004cf8 <HAL_RCCEx_PeriphCLKConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001f72:	f7ff ff0d 	bl	8001d90 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f76:	4b07      	ldr	r3, [pc, #28]	@ (8001f94 <HAL_RTC_MspInit+0x60>)
 8001f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f7c:	4a05      	ldr	r2, [pc, #20]	@ (8001f94 <HAL_RTC_MspInit+0x60>)
 8001f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001f86:	bf00      	nop
 8001f88:	3790      	adds	r7, #144	@ 0x90
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40002800 	.word	0x40002800
 8001f94:	40021000 	.word	0x40021000

08001f98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <HAL_MspInit+0x44>)
 8001fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8001fdc <HAL_MspInit+0x44>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001faa:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <HAL_MspInit+0x44>)
 8001fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	607b      	str	r3, [r7, #4]
 8001fb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fb6:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <HAL_MspInit+0x44>)
 8001fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fba:	4a08      	ldr	r2, [pc, #32]	@ (8001fdc <HAL_MspInit+0x44>)
 8001fbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fc2:	4b06      	ldr	r3, [pc, #24]	@ (8001fdc <HAL_MspInit+0x44>)
 8001fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fca:	603b      	str	r3, [r7, #0]
 8001fcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40021000 	.word	0x40021000

08001fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fe4:	bf00      	nop
 8001fe6:	e7fd      	b.n	8001fe4 <NMI_Handler+0x4>

08001fe8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <HardFault_Handler+0x4>

08001ff0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <MemManage_Handler+0x4>

08001ff8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ffc:	bf00      	nop
 8001ffe:	e7fd      	b.n	8001ffc <BusFault_Handler+0x4>

08002000 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002004:	bf00      	nop
 8002006:	e7fd      	b.n	8002004 <UsageFault_Handler+0x4>

08002008 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002016:	b480      	push	{r7}
 8002018:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
	...

08002034 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002038:	f001 f8c6 	bl	80031c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  inactivity_time++;
 800203c:	4b03      	ldr	r3, [pc, #12]	@ (800204c <SysTick_Handler+0x18>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	4a02      	ldr	r2, [pc, #8]	@ (800204c <SysTick_Handler+0x18>)
 8002044:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000118 	.word	0x20000118

08002050 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_LEFT_Pin);
 8002054:	2002      	movs	r0, #2
 8002056:	f001 fbcf 	bl	80037f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}

0800205e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_RIGHT_Pin);
 8002062:	2004      	movs	r0, #4
 8002064:	f001 fbc8 	bl	80037f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002068:	bf00      	nop
 800206a:	bd80      	pop	{r7, pc}

0800206c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_UP_Pin);
 8002070:	2008      	movs	r0, #8
 8002072:	f001 fbc1 	bl	80037f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}

0800207a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_DOWN_Pin);
 800207e:	2020      	movs	r0, #32
 8002080:	f001 fbba 	bl	80037f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	bd80      	pop	{r7, pc}

08002088 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800208c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002090:	f001 fbb2 	bl	80037f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}

08002098 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <SystemInit+0x20>)
 800209e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a2:	4a05      	ldr	r2, [pc, #20]	@ (80020b8 <SystemInit+0x20>)
 80020a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020c0:	4b14      	ldr	r3, [pc, #80]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020c2:	4a15      	ldr	r2, [pc, #84]	@ (8002118 <MX_USART2_UART_Init+0x5c>)
 80020c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020c6:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020ce:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020da:	4b0e      	ldr	r3, [pc, #56]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020dc:	2200      	movs	r2, #0
 80020de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020e2:	220c      	movs	r2, #12
 80020e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020ec:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020f2:	4b08      	ldr	r3, [pc, #32]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020fe:	4805      	ldr	r0, [pc, #20]	@ (8002114 <MX_USART2_UART_Init+0x58>)
 8002100:	f003 fdfe 	bl	8005d00 <HAL_UART_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800210a:	f7ff fe41 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	20000188 	.word	0x20000188
 8002118:	40004400 	.word	0x40004400

0800211c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b0ac      	sub	sp, #176	@ 0xb0
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002124:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	605a      	str	r2, [r3, #4]
 800212e:	609a      	str	r2, [r3, #8]
 8002130:	60da      	str	r2, [r3, #12]
 8002132:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	2288      	movs	r2, #136	@ 0x88
 800213a:	2100      	movs	r1, #0
 800213c:	4618      	mov	r0, r3
 800213e:	f004 fb00 	bl	8006742 <memset>
  if(uartHandle->Instance==USART2)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a21      	ldr	r2, [pc, #132]	@ (80021cc <HAL_UART_MspInit+0xb0>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d13a      	bne.n	80021c2 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800214c:	2302      	movs	r3, #2
 800214e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002150:	2300      	movs	r3, #0
 8002152:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	4618      	mov	r0, r3
 800215a:	f002 fdcd 	bl	8004cf8 <HAL_RCCEx_PeriphCLKConfig>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002164:	f7ff fe14 	bl	8001d90 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002168:	4b19      	ldr	r3, [pc, #100]	@ (80021d0 <HAL_UART_MspInit+0xb4>)
 800216a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216c:	4a18      	ldr	r2, [pc, #96]	@ (80021d0 <HAL_UART_MspInit+0xb4>)
 800216e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002172:	6593      	str	r3, [r2, #88]	@ 0x58
 8002174:	4b16      	ldr	r3, [pc, #88]	@ (80021d0 <HAL_UART_MspInit+0xb4>)
 8002176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217c:	613b      	str	r3, [r7, #16]
 800217e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <HAL_UART_MspInit+0xb4>)
 8002182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002184:	4a12      	ldr	r2, [pc, #72]	@ (80021d0 <HAL_UART_MspInit+0xb4>)
 8002186:	f043 0308 	orr.w	r3, r3, #8
 800218a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800218c:	4b10      	ldr	r3, [pc, #64]	@ (80021d0 <HAL_UART_MspInit+0xb4>)
 800218e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002198:	2360      	movs	r3, #96	@ 0x60
 800219a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219e:	2302      	movs	r3, #2
 80021a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021a4:	2301      	movs	r3, #1
 80021a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021aa:	2303      	movs	r3, #3
 80021ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021b0:	2307      	movs	r3, #7
 80021b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021b6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021ba:	4619      	mov	r1, r3
 80021bc:	4805      	ldr	r0, [pc, #20]	@ (80021d4 <HAL_UART_MspInit+0xb8>)
 80021be:	f001 f959 	bl	8003474 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80021c2:	bf00      	nop
 80021c4:	37b0      	adds	r7, #176	@ 0xb0
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40004400 	.word	0x40004400
 80021d0:	40021000 	.word	0x40021000
 80021d4:	48000c00 	.word	0x48000c00

080021d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80021d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002210 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021dc:	f7ff ff5c 	bl	8002098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021e0:	480c      	ldr	r0, [pc, #48]	@ (8002214 <LoopForever+0x6>)
  ldr r1, =_edata
 80021e2:	490d      	ldr	r1, [pc, #52]	@ (8002218 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021e4:	4a0d      	ldr	r2, [pc, #52]	@ (800221c <LoopForever+0xe>)
  movs r3, #0
 80021e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021e8:	e002      	b.n	80021f0 <LoopCopyDataInit>

080021ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ee:	3304      	adds	r3, #4

080021f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021f4:	d3f9      	bcc.n	80021ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002220 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002224 <LoopForever+0x16>)
  movs r3, #0
 80021fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021fc:	e001      	b.n	8002202 <LoopFillZerobss>

080021fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002200:	3204      	adds	r2, #4

08002202 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002202:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002204:	d3fb      	bcc.n	80021fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002206:	f004 faa5 	bl	8006754 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800220a:	f7fe fcd1 	bl	8000bb0 <main>

0800220e <LoopForever>:

LoopForever:
    b LoopForever
 800220e:	e7fe      	b.n	800220e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002210:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002214:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002218:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 800221c:	080068e0 	.word	0x080068e0
  ldr r2, =_sbss
 8002220:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8002224:	20000264 	.word	0x20000264

08002228 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002228:	e7fe      	b.n	8002228 <ADC1_2_IRQHandler>
	...

0800222c <BSP_LED_Init>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Init(Led_TypeDef Led)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	@ 0x28
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d10c      	bne.n	8002256 <BSP_LED_Init+0x2a>
 800223c:	4b1f      	ldr	r3, [pc, #124]	@ (80022bc <BSP_LED_Init+0x90>)
 800223e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002240:	4a1e      	ldr	r2, [pc, #120]	@ (80022bc <BSP_LED_Init+0x90>)
 8002242:	f043 0302 	orr.w	r3, r3, #2
 8002246:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002248:	4b1c      	ldr	r3, [pc, #112]	@ (80022bc <BSP_LED_Init+0x90>)
 800224a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	613b      	str	r3, [r7, #16]
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	e00e      	b.n	8002274 <BSP_LED_Init+0x48>
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d10b      	bne.n	8002274 <BSP_LED_Init+0x48>
 800225c:	4b17      	ldr	r3, [pc, #92]	@ (80022bc <BSP_LED_Init+0x90>)
 800225e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002260:	4a16      	ldr	r2, [pc, #88]	@ (80022bc <BSP_LED_Init+0x90>)
 8002262:	f043 0310 	orr.w	r3, r3, #16
 8002266:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002268:	4b14      	ldr	r3, [pc, #80]	@ (80022bc <BSP_LED_Init+0x90>)
 800226a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226c:	f003 0310 	and.w	r3, r3, #16
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.Pin = LED_PIN[Led];
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	4a12      	ldr	r2, [pc, #72]	@ (80022c0 <BSP_LED_Init+0x94>)
 8002278:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800227c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800227e:	2301      	movs	r3, #1
 8002280:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002286:	2303      	movs	r3, #3
 8002288:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStructure);
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	4a0d      	ldr	r2, [pc, #52]	@ (80022c4 <BSP_LED_Init+0x98>)
 800228e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002292:	f107 0214 	add.w	r2, r7, #20
 8002296:	4611      	mov	r1, r2
 8002298:	4618      	mov	r0, r3
 800229a:	f001 f8eb 	bl	8003474 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], GPIO_InitStructure.Pin, GPIO_PIN_RESET);
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	4a08      	ldr	r2, [pc, #32]	@ (80022c4 <BSP_LED_Init+0x98>)
 80022a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	b291      	uxth	r1, r2
 80022aa:	2200      	movs	r2, #0
 80022ac:	4618      	mov	r0, r3
 80022ae:	f001 fa8b 	bl	80037c8 <HAL_GPIO_WritePin>
}
 80022b2:	bf00      	nop
 80022b4:	3728      	adds	r7, #40	@ 0x28
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40021000 	.word	0x40021000
 80022c0:	08006884 	.word	0x08006884
 80022c4:	20000024 	.word	0x20000024

080022c8 <BSP_LED_On>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_On(Led_TypeDef Led)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	4a07      	ldr	r2, [pc, #28]	@ (80022f4 <BSP_LED_On+0x2c>)
 80022d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	4a06      	ldr	r2, [pc, #24]	@ (80022f8 <BSP_LED_On+0x30>)
 80022de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022e2:	2201      	movs	r2, #1
 80022e4:	4619      	mov	r1, r3
 80022e6:	f001 fa6f 	bl	80037c8 <HAL_GPIO_WritePin>
}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000024 	.word	0x20000024
 80022f8:	08006884 	.word	0x08006884

080022fc <BSP_LED_Off>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Off(Led_TypeDef Led)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	4a07      	ldr	r2, [pc, #28]	@ (8002328 <BSP_LED_Off+0x2c>)
 800230a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	4a06      	ldr	r2, [pc, #24]	@ (800232c <BSP_LED_Off+0x30>)
 8002312:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002316:	2200      	movs	r2, #0
 8002318:	4619      	mov	r1, r3
 800231a:	f001 fa55 	bl	80037c8 <HAL_GPIO_WritePin>
}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000024 	.word	0x20000024
 800232c:	08006884 	.word	0x08006884

08002330 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8002334:	4b19      	ldr	r3, [pc, #100]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002336:	4a1a      	ldr	r2, [pc, #104]	@ (80023a0 <BSP_LCD_GLASS_Init+0x70>)
 8002338:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800233a:	4b18      	ldr	r3, [pc, #96]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 800233c:	2200      	movs	r2, #0
 800233e:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002340:	4b16      	ldr	r3, [pc, #88]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002342:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8002346:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002348:	4b14      	ldr	r3, [pc, #80]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 800234a:	220c      	movs	r2, #12
 800234c:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 800234e:	4b13      	ldr	r3, [pc, #76]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002350:	2240      	movs	r2, #64	@ 0x40
 8002352:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8002354:	4b11      	ldr	r3, [pc, #68]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002356:	2200      	movs	r2, #0
 8002358:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 800235c:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8002360:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8002362:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002364:	2200      	movs	r2, #0
 8002366:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002368:	4b0c      	ldr	r3, [pc, #48]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 800236a:	2240      	movs	r2, #64	@ 0x40
 800236c:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 800236e:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002370:	2200      	movs	r2, #0
 8002372:	625a      	str	r2, [r3, #36]	@ 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8002374:	4b09      	ldr	r3, [pc, #36]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002376:	2200      	movs	r2, #0
 8002378:	629a      	str	r2, [r3, #40]	@ 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800237a:	4b08      	ldr	r3, [pc, #32]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 800237c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002380:	62da      	str	r2, [r3, #44]	@ 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8002382:	4b06      	ldr	r3, [pc, #24]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002384:	2200      	movs	r2, #0
 8002386:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002388:	4804      	ldr	r0, [pc, #16]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 800238a:	f000 f921 	bl	80025d0 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800238e:	4803      	ldr	r0, [pc, #12]	@ (800239c <BSP_LCD_GLASS_Init+0x6c>)
 8002390:	f001 fb7c 	bl	8003a8c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8002394:	f000 f860 	bl	8002458 <BSP_LCD_GLASS_Clear>
}
 8002398:	bf00      	nop
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000214 	.word	0x20000214
 80023a0:	40002400 	.word	0x40002400

080023a4 <BSP_LCD_GLASS_BlinkConfig>:
  *     @arg LCD_BLINKFREQUENCY_DIV512:  The Blink frequency = fLcd/512
  *     @arg LCD_BLINKFREQUENCY_DIV1024: The Blink frequency = fLcd/1024
  * @retval None
  */
void BSP_LCD_GLASS_BlinkConfig(uint32_t BlinkMode, uint32_t BlinkFrequency)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  __HAL_LCD_BLINK_CONFIG(&LCDHandle, BlinkMode, BlinkFrequency);
 80023ae:	4b09      	ldr	r3, [pc, #36]	@ (80023d4 <BSP_LCD_GLASS_BlinkConfig+0x30>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f423 3178 	bic.w	r1, r3, #253952	@ 0x3e000
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	431a      	orrs	r2, r3
 80023be:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <BSP_LCD_GLASS_BlinkConfig+0x30>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	4803      	ldr	r0, [pc, #12]	@ (80023d4 <BSP_LCD_GLASS_BlinkConfig+0x30>)
 80023c8:	f001 fd0a 	bl	8003de0 <LCD_WaitForSynchro>
}
 80023cc:	bf00      	nop
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20000214 	.word	0x20000214

080023d8 <BSP_LCD_GLASS_DisplayChar>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	4608      	mov	r0, r1
 80023e2:	4611      	mov	r1, r2
 80023e4:	461a      	mov	r2, r3
 80023e6:	4603      	mov	r3, r0
 80023e8:	70fb      	strb	r3, [r7, #3]
 80023ea:	460b      	mov	r3, r1
 80023ec:	70bb      	strb	r3, [r7, #2]
 80023ee:	4613      	mov	r3, r2
 80023f0:	707b      	strb	r3, [r7, #1]
  WriteChar(ch, Point, Colon, Position);
 80023f2:	787b      	ldrb	r3, [r7, #1]
 80023f4:	78ba      	ldrb	r2, [r7, #2]
 80023f6:	78f9      	ldrb	r1, [r7, #3]
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f000 fb09 	bl	8002a10 <WriteChar>

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80023fe:	4803      	ldr	r0, [pc, #12]	@ (800240c <BSP_LCD_GLASS_DisplayChar+0x34>)
 8002400:	f001 fcb5 	bl	8003d6e <HAL_LCD_UpdateDisplayRequest>
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20000214 	.word	0x20000214

08002410 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002418:	2300      	movs	r3, #0
 800241a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 800241c:	e00b      	b.n	8002436 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800241e:	7bfb      	ldrb	r3, [r7, #15]
 8002420:	2200      	movs	r2, #0
 8002422:	2100      	movs	r1, #0
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 faf3 	bl	8002a10 <WriteChar>

    /* Point on the next character */
    ptr++;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3301      	adds	r3, #1
 800242e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	3301      	adds	r3, #1
 8002434:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <BSP_LCD_GLASS_DisplayString+0x34>
 800243e:	7bfb      	ldrb	r3, [r7, #15]
 8002440:	2b05      	cmp	r3, #5
 8002442:	d9ec      	bls.n	800241e <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8002444:	4803      	ldr	r0, [pc, #12]	@ (8002454 <BSP_LCD_GLASS_DisplayString+0x44>)
 8002446:	f001 fc92 	bl	8003d6e <HAL_LCD_UpdateDisplayRequest>
}
 800244a:	bf00      	nop
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000214 	.word	0x20000214

08002458 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 800245c:	4802      	ldr	r0, [pc, #8]	@ (8002468 <BSP_LCD_GLASS_Clear+0x10>)
 800245e:	f001 fc30 	bl	8003cc2 <HAL_LCD_Clear>
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000214 	.word	0x20000214

0800246c <BSP_LCD_GLASS_ScrollSentence>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_ScrollSentence(uint8_t *ptr, uint16_t nScroll, uint16_t ScrollSpeed)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	460b      	mov	r3, r1
 8002476:	807b      	strh	r3, [r7, #2]
 8002478:	4613      	mov	r3, r2
 800247a:	803b      	strh	r3, [r7, #0]
  uint8_t repetition = 0, nbrchar = 0, sizestr = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	75fb      	strb	r3, [r7, #23]
 8002480:	2300      	movs	r3, #0
 8002482:	75bb      	strb	r3, [r7, #22]
 8002484:	2300      	movs	r3, #0
 8002486:	757b      	strb	r3, [r7, #21]
  uint8_t *ptr1;
  uint8_t str[6] = "";
 8002488:	2300      	movs	r3, #0
 800248a:	60bb      	str	r3, [r7, #8]
 800248c:	2300      	movs	r3, #0
 800248e:	81bb      	strh	r3, [r7, #12]

  /* Reset interrupt variable in case key was press before entering function */
  bLCDGlass_KeyPressed = 0;
 8002490:	4b4e      	ldr	r3, [pc, #312]	@ (80025cc <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8002492:	2200      	movs	r2, #0
 8002494:	701a      	strb	r2, [r3, #0]

  if (ptr == 0)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 8092 	beq.w	80025c2 <BSP_LCD_GLASS_ScrollSentence+0x156>
  {
    return;
  }

  /* To calculate end of string */
  for (ptr1 = ptr, sizestr = 0; *ptr1 != 0; sizestr++, ptr1++);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	2300      	movs	r3, #0
 80024a4:	757b      	strb	r3, [r7, #21]
 80024a6:	e005      	b.n	80024b4 <BSP_LCD_GLASS_ScrollSentence+0x48>
 80024a8:	7d7b      	ldrb	r3, [r7, #21]
 80024aa:	3301      	adds	r3, #1
 80024ac:	757b      	strb	r3, [r7, #21]
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	3301      	adds	r3, #1
 80024b2:	613b      	str	r3, [r7, #16]
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1f5      	bne.n	80024a8 <BSP_LCD_GLASS_ScrollSentence+0x3c>

  ptr1 = ptr;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	613b      	str	r3, [r7, #16]

  BSP_LCD_GLASS_DisplayString(str);
 80024c0:	f107 0308 	add.w	r3, r7, #8
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff ffa3 	bl	8002410 <BSP_LCD_GLASS_DisplayString>
  HAL_Delay(ScrollSpeed);
 80024ca:	883b      	ldrh	r3, [r7, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f000 fe9b 	bl	8003208 <HAL_Delay>

  /* To shift the string for scrolling display*/
  for (repetition = 0; repetition < nScroll; repetition++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	75fb      	strb	r3, [r7, #23]
 80024d6:	e06e      	b.n	80025b6 <BSP_LCD_GLASS_ScrollSentence+0x14a>
  {
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 80024d8:	2300      	movs	r3, #0
 80024da:	75bb      	strb	r3, [r7, #22]
 80024dc:	e064      	b.n	80025a8 <BSP_LCD_GLASS_ScrollSentence+0x13c>
    {
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 80024de:	7dbb      	ldrb	r3, [r7, #22]
 80024e0:	3301      	adds	r3, #1
 80024e2:	7d7a      	ldrb	r2, [r7, #21]
 80024e4:	fb93 f1f2 	sdiv	r1, r3, r2
 80024e8:	fb01 f202 	mul.w	r2, r1, r2
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	461a      	mov	r2, r3
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	4413      	add	r3, r2
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	723b      	strb	r3, [r7, #8]
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 80024f8:	7dbb      	ldrb	r3, [r7, #22]
 80024fa:	3302      	adds	r3, #2
 80024fc:	7d7a      	ldrb	r2, [r7, #21]
 80024fe:	fb93 f1f2 	sdiv	r1, r3, r2
 8002502:	fb01 f202 	mul.w	r2, r1, r2
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	461a      	mov	r2, r3
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	4413      	add	r3, r2
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	727b      	strb	r3, [r7, #9]
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 8002512:	7dbb      	ldrb	r3, [r7, #22]
 8002514:	3303      	adds	r3, #3
 8002516:	7d7a      	ldrb	r2, [r7, #21]
 8002518:	fb93 f1f2 	sdiv	r1, r3, r2
 800251c:	fb01 f202 	mul.w	r2, r1, r2
 8002520:	1a9b      	subs	r3, r3, r2
 8002522:	461a      	mov	r2, r3
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	4413      	add	r3, r2
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	72bb      	strb	r3, [r7, #10]
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 800252c:	7dbb      	ldrb	r3, [r7, #22]
 800252e:	3304      	adds	r3, #4
 8002530:	7d7a      	ldrb	r2, [r7, #21]
 8002532:	fb93 f1f2 	sdiv	r1, r3, r2
 8002536:	fb01 f202 	mul.w	r2, r1, r2
 800253a:	1a9b      	subs	r3, r3, r2
 800253c:	461a      	mov	r2, r3
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	4413      	add	r3, r2
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	72fb      	strb	r3, [r7, #11]
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 8002546:	7dbb      	ldrb	r3, [r7, #22]
 8002548:	3305      	adds	r3, #5
 800254a:	7d7a      	ldrb	r2, [r7, #21]
 800254c:	fb93 f1f2 	sdiv	r1, r3, r2
 8002550:	fb01 f202 	mul.w	r2, r1, r2
 8002554:	1a9b      	subs	r3, r3, r2
 8002556:	461a      	mov	r2, r3
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	4413      	add	r3, r2
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	733b      	strb	r3, [r7, #12]
      *(str + 5) = * (ptr1 + ((nbrchar + 6) % sizestr));
 8002560:	7dbb      	ldrb	r3, [r7, #22]
 8002562:	3306      	adds	r3, #6
 8002564:	7d7a      	ldrb	r2, [r7, #21]
 8002566:	fb93 f1f2 	sdiv	r1, r3, r2
 800256a:	fb01 f202 	mul.w	r2, r1, r2
 800256e:	1a9b      	subs	r3, r3, r2
 8002570:	461a      	mov	r2, r3
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	4413      	add	r3, r2
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	737b      	strb	r3, [r7, #13]
      BSP_LCD_GLASS_Clear();
 800257a:	f7ff ff6d 	bl	8002458 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString(str);
 800257e:	f107 0308 	add.w	r3, r7, #8
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff ff44 	bl	8002410 <BSP_LCD_GLASS_DisplayString>

      /* user button pressed stop the scrolling sentence */
      if (bLCDGlass_KeyPressed)
 8002588:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <BSP_LCD_GLASS_ScrollSentence+0x160>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d003      	beq.n	800259a <BSP_LCD_GLASS_ScrollSentence+0x12e>
      {
        bLCDGlass_KeyPressed = 0;
 8002592:	4b0e      	ldr	r3, [pc, #56]	@ (80025cc <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]
        return;
 8002598:	e014      	b.n	80025c4 <BSP_LCD_GLASS_ScrollSentence+0x158>
      }
      HAL_Delay(ScrollSpeed);
 800259a:	883b      	ldrh	r3, [r7, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f000 fe33 	bl	8003208 <HAL_Delay>
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 80025a2:	7dbb      	ldrb	r3, [r7, #22]
 80025a4:	3301      	adds	r3, #1
 80025a6:	75bb      	strb	r3, [r7, #22]
 80025a8:	7dba      	ldrb	r2, [r7, #22]
 80025aa:	7d7b      	ldrb	r3, [r7, #21]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d396      	bcc.n	80024de <BSP_LCD_GLASS_ScrollSentence+0x72>
  for (repetition = 0; repetition < nScroll; repetition++)
 80025b0:	7dfb      	ldrb	r3, [r7, #23]
 80025b2:	3301      	adds	r3, #1
 80025b4:	75fb      	strb	r3, [r7, #23]
 80025b6:	7dfb      	ldrb	r3, [r7, #23]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	887a      	ldrh	r2, [r7, #2]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d88b      	bhi.n	80024d8 <BSP_LCD_GLASS_ScrollSentence+0x6c>
 80025c0:	e000      	b.n	80025c4 <BSP_LCD_GLASS_ScrollSentence+0x158>
    return;
 80025c2:	bf00      	nop
    }
  }
}
 80025c4:	3718      	adds	r7, #24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	20000210 	.word	0x20000210

080025d0 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b0c0      	sub	sp, #256	@ 0x100
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80025d8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]
 80025e6:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80025e8:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80025ec:	2244      	movs	r2, #68	@ 0x44
 80025ee:	2100      	movs	r1, #0
 80025f0:	4618      	mov	r0, r3
 80025f2:	f004 f8a6 	bl	8006742 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80025f6:	f107 0320 	add.w	r3, r7, #32
 80025fa:	2288      	movs	r2, #136	@ 0x88
 80025fc:	2100      	movs	r1, #0
 80025fe:	4618      	mov	r0, r3
 8002600:	f004 f89f 	bl	8006742 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002604:	4b51      	ldr	r3, [pc, #324]	@ (800274c <LCD_MspInit+0x17c>)
 8002606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002608:	4a50      	ldr	r2, [pc, #320]	@ (800274c <LCD_MspInit+0x17c>)
 800260a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800260e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002610:	4b4e      	ldr	r3, [pc, #312]	@ (800274c <LCD_MspInit+0x17c>)
 8002612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002618:	61fb      	str	r3, [r7, #28]
 800261a:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 800261c:	2304      	movs	r3, #4
 800261e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8002622:	2300      	movs	r3, #0
 8002624:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002628:	2301      	movs	r3, #1
 800262a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800262e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002632:	4618      	mov	r0, r3
 8002634:	f001 fd60 	bl	80040f8 <HAL_RCC_OscConfig>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <LCD_MspInit+0x72>
  {
    while (1);
 800263e:	bf00      	nop
 8002640:	e7fd      	b.n	800263e <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002642:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002646:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002648:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800264c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002650:	f107 0320 	add.w	r3, r7, #32
 8002654:	4618      	mov	r0, r3
 8002656:	f002 fb4f 	bl	8004cf8 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800265a:	4b3c      	ldr	r3, [pc, #240]	@ (800274c <LCD_MspInit+0x17c>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800265e:	4a3b      	ldr	r2, [pc, #236]	@ (800274c <LCD_MspInit+0x17c>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002666:	4b39      	ldr	r3, [pc, #228]	@ (800274c <LCD_MspInit+0x17c>)
 8002668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	61bb      	str	r3, [r7, #24]
 8002670:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002672:	4b36      	ldr	r3, [pc, #216]	@ (800274c <LCD_MspInit+0x17c>)
 8002674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002676:	4a35      	ldr	r2, [pc, #212]	@ (800274c <LCD_MspInit+0x17c>)
 8002678:	f043 0302 	orr.w	r3, r3, #2
 800267c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800267e:	4b33      	ldr	r3, [pc, #204]	@ (800274c <LCD_MspInit+0x17c>)
 8002680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800268a:	4b30      	ldr	r3, [pc, #192]	@ (800274c <LCD_MspInit+0x17c>)
 800268c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800268e:	4a2f      	ldr	r2, [pc, #188]	@ (800274c <LCD_MspInit+0x17c>)
 8002690:	f043 0304 	orr.w	r3, r3, #4
 8002694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002696:	4b2d      	ldr	r3, [pc, #180]	@ (800274c <LCD_MspInit+0x17c>)
 8002698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269a:	f003 0304 	and.w	r3, r3, #4
 800269e:	613b      	str	r3, [r7, #16]
 80026a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026a2:	4b2a      	ldr	r3, [pc, #168]	@ (800274c <LCD_MspInit+0x17c>)
 80026a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a6:	4a29      	ldr	r2, [pc, #164]	@ (800274c <LCD_MspInit+0x17c>)
 80026a8:	f043 0308 	orr.w	r3, r3, #8
 80026ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026ae:	4b27      	ldr	r3, [pc, #156]	@ (800274c <LCD_MspInit+0x17c>)
 80026b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b2:	f003 0308 	and.w	r3, r3, #8
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80026ba:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 80026be:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80026c2:	2302      	movs	r3, #2
 80026c4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ce:	2303      	movs	r3, #3
 80026d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80026d4:	230b      	movs	r3, #11
 80026d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80026da:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80026de:	4619      	mov	r1, r3
 80026e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026e4:	f000 fec6 	bl	8003474 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80026e8:	f24f 2333 	movw	r3, #62003	@ 0xf233
 80026ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80026f0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80026f4:	4619      	mov	r1, r3
 80026f6:	4816      	ldr	r0, [pc, #88]	@ (8002750 <LCD_MspInit+0x180>)
 80026f8:	f000 febc 	bl	8003474 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80026fc:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8002700:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002704:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002708:	4619      	mov	r1, r3
 800270a:	4812      	ldr	r0, [pc, #72]	@ (8002754 <LCD_MspInit+0x184>)
 800270c:	f000 feb2 	bl	8003474 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002710:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8002714:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8002718:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800271c:	4619      	mov	r1, r3
 800271e:	480e      	ldr	r0, [pc, #56]	@ (8002758 <LCD_MspInit+0x188>)
 8002720:	f000 fea8 	bl	8003474 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8002724:	2002      	movs	r0, #2
 8002726:	f000 fd6f 	bl	8003208 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800272a:	4b08      	ldr	r3, [pc, #32]	@ (800274c <LCD_MspInit+0x17c>)
 800272c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272e:	4a07      	ldr	r2, [pc, #28]	@ (800274c <LCD_MspInit+0x17c>)
 8002730:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002734:	6593      	str	r3, [r2, #88]	@ 0x58
 8002736:	4b05      	ldr	r3, [pc, #20]	@ (800274c <LCD_MspInit+0x17c>)
 8002738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800273e:	60bb      	str	r3, [r7, #8]
 8002740:	68bb      	ldr	r3, [r7, #8]
}
 8002742:	bf00      	nop
 8002744:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000
 8002750:	48000400 	.word	0x48000400
 8002754:	48000800 	.word	0x48000800
 8002758:	48000c00 	.word	0x48000c00

0800275c <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	70fb      	strb	r3, [r7, #3]
 8002768:	4613      	mov	r3, r2
 800276a:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 800276c:	2300      	movs	r3, #0
 800276e:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002770:	2300      	movs	r3, #0
 8002772:	737b      	strb	r3, [r7, #13]
 8002774:	2300      	movs	r3, #0
 8002776:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2bff      	cmp	r3, #255	@ 0xff
 800277e:	f000 80e8 	beq.w	8002952 <Convert+0x1f6>
 8002782:	2bff      	cmp	r3, #255	@ 0xff
 8002784:	f300 80f1 	bgt.w	800296a <Convert+0x20e>
 8002788:	2bb5      	cmp	r3, #181	@ 0xb5
 800278a:	f000 80cb 	beq.w	8002924 <Convert+0x1c8>
 800278e:	2bb5      	cmp	r3, #181	@ 0xb5
 8002790:	f300 80eb 	bgt.w	800296a <Convert+0x20e>
 8002794:	2b6e      	cmp	r3, #110	@ 0x6e
 8002796:	f300 80a9 	bgt.w	80028ec <Convert+0x190>
 800279a:	2b20      	cmp	r3, #32
 800279c:	f2c0 80e5 	blt.w	800296a <Convert+0x20e>
 80027a0:	3b20      	subs	r3, #32
 80027a2:	2b4e      	cmp	r3, #78	@ 0x4e
 80027a4:	f200 80e1 	bhi.w	800296a <Convert+0x20e>
 80027a8:	a201      	add	r2, pc, #4	@ (adr r2, 80027b0 <Convert+0x54>)
 80027aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ae:	bf00      	nop
 80027b0:	080028f3 	.word	0x080028f3
 80027b4:	0800296b 	.word	0x0800296b
 80027b8:	0800296b 	.word	0x0800296b
 80027bc:	0800296b 	.word	0x0800296b
 80027c0:	0800296b 	.word	0x0800296b
 80027c4:	0800294b 	.word	0x0800294b
 80027c8:	0800296b 	.word	0x0800296b
 80027cc:	0800296b 	.word	0x0800296b
 80027d0:	08002901 	.word	0x08002901
 80027d4:	08002907 	.word	0x08002907
 80027d8:	080028f9 	.word	0x080028f9
 80027dc:	08002935 	.word	0x08002935
 80027e0:	0800296b 	.word	0x0800296b
 80027e4:	0800292d 	.word	0x0800292d
 80027e8:	0800296b 	.word	0x0800296b
 80027ec:	0800293d 	.word	0x0800293d
 80027f0:	0800295b 	.word	0x0800295b
 80027f4:	0800295b 	.word	0x0800295b
 80027f8:	0800295b 	.word	0x0800295b
 80027fc:	0800295b 	.word	0x0800295b
 8002800:	0800295b 	.word	0x0800295b
 8002804:	0800295b 	.word	0x0800295b
 8002808:	0800295b 	.word	0x0800295b
 800280c:	0800295b 	.word	0x0800295b
 8002810:	0800295b 	.word	0x0800295b
 8002814:	0800295b 	.word	0x0800295b
 8002818:	0800296b 	.word	0x0800296b
 800281c:	0800296b 	.word	0x0800296b
 8002820:	0800296b 	.word	0x0800296b
 8002824:	0800296b 	.word	0x0800296b
 8002828:	0800296b 	.word	0x0800296b
 800282c:	0800296b 	.word	0x0800296b
 8002830:	0800296b 	.word	0x0800296b
 8002834:	0800296b 	.word	0x0800296b
 8002838:	0800296b 	.word	0x0800296b
 800283c:	0800296b 	.word	0x0800296b
 8002840:	0800296b 	.word	0x0800296b
 8002844:	0800296b 	.word	0x0800296b
 8002848:	0800296b 	.word	0x0800296b
 800284c:	0800296b 	.word	0x0800296b
 8002850:	0800296b 	.word	0x0800296b
 8002854:	0800296b 	.word	0x0800296b
 8002858:	0800296b 	.word	0x0800296b
 800285c:	0800296b 	.word	0x0800296b
 8002860:	0800296b 	.word	0x0800296b
 8002864:	0800296b 	.word	0x0800296b
 8002868:	0800296b 	.word	0x0800296b
 800286c:	0800296b 	.word	0x0800296b
 8002870:	0800296b 	.word	0x0800296b
 8002874:	0800296b 	.word	0x0800296b
 8002878:	0800296b 	.word	0x0800296b
 800287c:	0800296b 	.word	0x0800296b
 8002880:	0800296b 	.word	0x0800296b
 8002884:	0800296b 	.word	0x0800296b
 8002888:	0800296b 	.word	0x0800296b
 800288c:	0800296b 	.word	0x0800296b
 8002890:	0800296b 	.word	0x0800296b
 8002894:	0800296b 	.word	0x0800296b
 8002898:	0800296b 	.word	0x0800296b
 800289c:	0800296b 	.word	0x0800296b
 80028a0:	0800296b 	.word	0x0800296b
 80028a4:	0800296b 	.word	0x0800296b
 80028a8:	0800296b 	.word	0x0800296b
 80028ac:	0800296b 	.word	0x0800296b
 80028b0:	0800296b 	.word	0x0800296b
 80028b4:	0800296b 	.word	0x0800296b
 80028b8:	0800296b 	.word	0x0800296b
 80028bc:	0800296b 	.word	0x0800296b
 80028c0:	0800290d 	.word	0x0800290d
 80028c4:	0800296b 	.word	0x0800296b
 80028c8:	0800296b 	.word	0x0800296b
 80028cc:	0800296b 	.word	0x0800296b
 80028d0:	0800296b 	.word	0x0800296b
 80028d4:	0800296b 	.word	0x0800296b
 80028d8:	0800296b 	.word	0x0800296b
 80028dc:	0800296b 	.word	0x0800296b
 80028e0:	0800296b 	.word	0x0800296b
 80028e4:	08002915 	.word	0x08002915
 80028e8:	0800291d 	.word	0x0800291d
 80028ec:	2bb0      	cmp	r3, #176	@ 0xb0
 80028ee:	d028      	beq.n	8002942 <Convert+0x1e6>
 80028f0:	e03b      	b.n	800296a <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 80028f2:	2300      	movs	r3, #0
 80028f4:	81fb      	strh	r3, [r7, #14]
      break;
 80028f6:	e057      	b.n	80029a8 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 80028f8:	f24a 03dd 	movw	r3, #41181	@ 0xa0dd
 80028fc:	81fb      	strh	r3, [r7, #14]
      break;
 80028fe:	e053      	b.n	80029a8 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8002900:	2328      	movs	r3, #40	@ 0x28
 8002902:	81fb      	strh	r3, [r7, #14]
      break;
 8002904:	e050      	b.n	80029a8 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002906:	2311      	movs	r3, #17
 8002908:	81fb      	strh	r3, [r7, #14]
      break;
 800290a:	e04d      	b.n	80029a8 <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 800290c:	f44f 4373 	mov.w	r3, #62208	@ 0xf300
 8002910:	81fb      	strh	r3, [r7, #14]
      break;
 8002912:	e049      	b.n	80029a8 <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 8002914:	f24b 2310 	movw	r3, #45584	@ 0xb210
 8002918:	81fb      	strh	r3, [r7, #14]
      break;
 800291a:	e045      	b.n	80029a8 <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 800291c:	f242 2310 	movw	r3, #8720	@ 0x2210
 8002920:	81fb      	strh	r3, [r7, #14]
      break;
 8002922:	e041      	b.n	80029a8 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8002924:	f246 0384 	movw	r3, #24708	@ 0x6084
 8002928:	81fb      	strh	r3, [r7, #14]
      break;
 800292a:	e03d      	b.n	80029a8 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 800292c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002930:	81fb      	strh	r3, [r7, #14]
      break;
 8002932:	e039      	b.n	80029a8 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8002934:	f24a 0314 	movw	r3, #40980	@ 0xa014
 8002938:	81fb      	strh	r3, [r7, #14]
      break;
 800293a:	e035      	b.n	80029a8 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 800293c:	23c0      	movs	r3, #192	@ 0xc0
 800293e:	81fb      	strh	r3, [r7, #14]
      break;
 8002940:	e032      	b.n	80029a8 <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 8002942:	f44f 436c 	mov.w	r3, #60416	@ 0xec00
 8002946:	81fb      	strh	r3, [r7, #14]
      break;
 8002948:	e02e      	b.n	80029a8 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 800294a:	f44f 4333 	mov.w	r3, #45824	@ 0xb300
 800294e:	81fb      	strh	r3, [r7, #14]
      break;
 8002950:	e02a      	b.n	80029a8 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 8002952:	f64f 73dd 	movw	r3, #65501	@ 0xffdd
 8002956:	81fb      	strh	r3, [r7, #14]
      break ;
 8002958:	e026      	b.n	80029a8 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	3b30      	subs	r3, #48	@ 0x30
 8002960:	4a28      	ldr	r2, [pc, #160]	@ (8002a04 <Convert+0x2a8>)
 8002962:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002966:	81fb      	strh	r3, [r7, #14]
      break;
 8002968:	e01e      	b.n	80029a8 <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	2b5a      	cmp	r3, #90	@ 0x5a
 8002970:	d80a      	bhi.n	8002988 <Convert+0x22c>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	2b40      	cmp	r3, #64	@ 0x40
 8002978:	d906      	bls.n	8002988 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	3b41      	subs	r3, #65	@ 0x41
 8002980:	4a21      	ldr	r2, [pc, #132]	@ (8002a08 <Convert+0x2ac>)
 8002982:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002986:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	2b7a      	cmp	r3, #122	@ 0x7a
 800298e:	d80a      	bhi.n	80029a6 <Convert+0x24a>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b60      	cmp	r3, #96	@ 0x60
 8002996:	d906      	bls.n	80029a6 <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	3b61      	subs	r3, #97	@ 0x61
 800299e:	4a1a      	ldr	r2, [pc, #104]	@ (8002a08 <Convert+0x2ac>)
 80029a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029a4:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80029a6:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80029a8:	78fb      	ldrb	r3, [r7, #3]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d103      	bne.n	80029b6 <Convert+0x25a>
  {
    ch |= 0x0002;
 80029ae:	89fb      	ldrh	r3, [r7, #14]
 80029b0:	f043 0302 	orr.w	r3, r3, #2
 80029b4:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80029b6:	78bb      	ldrb	r3, [r7, #2]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d103      	bne.n	80029c4 <Convert+0x268>
  {
    ch |= 0x0020;
 80029bc:	89fb      	ldrh	r3, [r7, #14]
 80029be:	f043 0320 	orr.w	r3, r3, #32
 80029c2:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80029c4:	230c      	movs	r3, #12
 80029c6:	737b      	strb	r3, [r7, #13]
 80029c8:	2300      	movs	r3, #0
 80029ca:	733b      	strb	r3, [r7, #12]
 80029cc:	e010      	b.n	80029f0 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80029ce:	89fa      	ldrh	r2, [r7, #14]
 80029d0:	7b7b      	ldrb	r3, [r7, #13]
 80029d2:	fa42 f303 	asr.w	r3, r2, r3
 80029d6:	461a      	mov	r2, r3
 80029d8:	7b3b      	ldrb	r3, [r7, #12]
 80029da:	f002 020f 	and.w	r2, r2, #15
 80029de:	490b      	ldr	r1, [pc, #44]	@ (8002a0c <Convert+0x2b0>)
 80029e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80029e4:	7b7b      	ldrb	r3, [r7, #13]
 80029e6:	3b04      	subs	r3, #4
 80029e8:	737b      	strb	r3, [r7, #13]
 80029ea:	7b3b      	ldrb	r3, [r7, #12]
 80029ec:	3301      	adds	r3, #1
 80029ee:	733b      	strb	r3, [r7, #12]
 80029f0:	7b3b      	ldrb	r3, [r7, #12]
 80029f2:	2b03      	cmp	r3, #3
 80029f4:	d9eb      	bls.n	80029ce <Convert+0x272>
  }
}
 80029f6:	bf00      	nop
 80029f8:	bf00      	nop
 80029fa:	3714      	adds	r7, #20
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	080068bc 	.word	0x080068bc
 8002a08:	08006888 	.word	0x08006888
 8002a0c:	20000250 	.word	0x20000250

08002a10 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	4608      	mov	r0, r1
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4603      	mov	r3, r0
 8002a20:	70fb      	strb	r3, [r7, #3]
 8002a22:	460b      	mov	r3, r1
 8002a24:	70bb      	strb	r3, [r7, #2]
 8002a26:	4613      	mov	r3, r2
 8002a28:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002a2e:	78ba      	ldrb	r2, [r7, #2]
 8002a30:	78fb      	ldrb	r3, [r7, #3]
 8002a32:	4619      	mov	r1, r3
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f7ff fe91 	bl	800275c <Convert>

  switch (Position)
 8002a3a:	787b      	ldrb	r3, [r7, #1]
 8002a3c:	2b05      	cmp	r3, #5
 8002a3e:	f200 835b 	bhi.w	80030f8 <WriteChar+0x6e8>
 8002a42:	a201      	add	r2, pc, #4	@ (adr r2, 8002a48 <WriteChar+0x38>)
 8002a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a48:	08002a61 	.word	0x08002a61
 8002a4c:	08002b5b 	.word	0x08002b5b
 8002a50:	08002c75 	.word	0x08002c75
 8002a54:	08002d77 	.word	0x08002d77
 8002a58:	08002ea5 	.word	0x08002ea5
 8002a5c:	08002fef 	.word	0x08002fef
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a60:	4b80      	ldr	r3, [pc, #512]	@ (8002c64 <WriteChar+0x254>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	011b      	lsls	r3, r3, #4
 8002a66:	f003 0210 	and.w	r2, r3, #16
 8002a6a:	4b7e      	ldr	r3, [pc, #504]	@ (8002c64 <WriteChar+0x254>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	085b      	lsrs	r3, r3, #1
 8002a70:	05db      	lsls	r3, r3, #23
 8002a72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a76:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a78:	4b7a      	ldr	r3, [pc, #488]	@ (8002c64 <WriteChar+0x254>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	089b      	lsrs	r3, r3, #2
 8002a7e:	059b      	lsls	r3, r3, #22
 8002a80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a84:	431a      	orrs	r2, r3
 8002a86:	4b77      	ldr	r3, [pc, #476]	@ (8002c64 <WriteChar+0x254>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4a74      	ldr	r2, [pc, #464]	@ (8002c68 <WriteChar+0x258>)
 8002a96:	2100      	movs	r1, #0
 8002a98:	4874      	ldr	r0, [pc, #464]	@ (8002c6c <WriteChar+0x25c>)
 8002a9a:	f001 f8b7 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a9e:	4b71      	ldr	r3, [pc, #452]	@ (8002c64 <WriteChar+0x254>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	f003 0210 	and.w	r2, r3, #16
 8002aa8:	4b6e      	ldr	r3, [pc, #440]	@ (8002c64 <WriteChar+0x254>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	085b      	lsrs	r3, r3, #1
 8002aae:	05db      	lsls	r3, r3, #23
 8002ab0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ab4:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002ab6:	4b6b      	ldr	r3, [pc, #428]	@ (8002c64 <WriteChar+0x254>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	089b      	lsrs	r3, r3, #2
 8002abc:	059b      	lsls	r3, r3, #22
 8002abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	4b67      	ldr	r3, [pc, #412]	@ (8002c64 <WriteChar+0x254>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	4a65      	ldr	r2, [pc, #404]	@ (8002c68 <WriteChar+0x258>)
 8002ad4:	2102      	movs	r1, #2
 8002ad6:	4865      	ldr	r0, [pc, #404]	@ (8002c6c <WriteChar+0x25c>)
 8002ad8:	f001 f898 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002adc:	4b61      	ldr	r3, [pc, #388]	@ (8002c64 <WriteChar+0x254>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	f003 0210 	and.w	r2, r3, #16
 8002ae6:	4b5f      	ldr	r3, [pc, #380]	@ (8002c64 <WriteChar+0x254>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	085b      	lsrs	r3, r3, #1
 8002aec:	05db      	lsls	r3, r3, #23
 8002aee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002af2:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002af4:	4b5b      	ldr	r3, [pc, #364]	@ (8002c64 <WriteChar+0x254>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	089b      	lsrs	r3, r3, #2
 8002afa:	059b      	lsls	r3, r3, #22
 8002afc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b00:	431a      	orrs	r2, r3
 8002b02:	4b58      	ldr	r3, [pc, #352]	@ (8002c64 <WriteChar+0x254>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	4a55      	ldr	r2, [pc, #340]	@ (8002c68 <WriteChar+0x258>)
 8002b12:	2104      	movs	r1, #4
 8002b14:	4855      	ldr	r0, [pc, #340]	@ (8002c6c <WriteChar+0x25c>)
 8002b16:	f001 f879 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b1a:	4b52      	ldr	r3, [pc, #328]	@ (8002c64 <WriteChar+0x254>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	011b      	lsls	r3, r3, #4
 8002b20:	f003 0210 	and.w	r2, r3, #16
 8002b24:	4b4f      	ldr	r3, [pc, #316]	@ (8002c64 <WriteChar+0x254>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	085b      	lsrs	r3, r3, #1
 8002b2a:	05db      	lsls	r3, r3, #23
 8002b2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b30:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b32:	4b4c      	ldr	r3, [pc, #304]	@ (8002c64 <WriteChar+0x254>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	089b      	lsrs	r3, r3, #2
 8002b38:	059b      	lsls	r3, r3, #22
 8002b3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	4b48      	ldr	r3, [pc, #288]	@ (8002c64 <WriteChar+0x254>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4a46      	ldr	r2, [pc, #280]	@ (8002c68 <WriteChar+0x258>)
 8002b50:	2106      	movs	r1, #6
 8002b52:	4846      	ldr	r0, [pc, #280]	@ (8002c6c <WriteChar+0x25c>)
 8002b54:	f001 f85a 	bl	8003c0c <HAL_LCD_Write>
      break;
 8002b58:	e2cf      	b.n	80030fa <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b5a:	4b42      	ldr	r3, [pc, #264]	@ (8002c64 <WriteChar+0x254>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	019b      	lsls	r3, r3, #6
 8002b60:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8002b64:	4b3f      	ldr	r3, [pc, #252]	@ (8002c64 <WriteChar+0x254>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	085b      	lsrs	r3, r3, #1
 8002b6a:	035b      	lsls	r3, r3, #13
 8002b6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b70:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b72:	4b3c      	ldr	r3, [pc, #240]	@ (8002c64 <WriteChar+0x254>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	089b      	lsrs	r3, r3, #2
 8002b78:	031b      	lsls	r3, r3, #12
 8002b7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	4b38      	ldr	r3, [pc, #224]	@ (8002c64 <WriteChar+0x254>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	08db      	lsrs	r3, r3, #3
 8002b86:	015b      	lsls	r3, r3, #5
 8002b88:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4a37      	ldr	r2, [pc, #220]	@ (8002c70 <WriteChar+0x260>)
 8002b94:	2100      	movs	r1, #0
 8002b96:	4835      	ldr	r0, [pc, #212]	@ (8002c6c <WriteChar+0x25c>)
 8002b98:	f001 f838 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b9c:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <WriteChar+0x254>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	019b      	lsls	r3, r3, #6
 8002ba2:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8002ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8002c64 <WriteChar+0x254>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	085b      	lsrs	r3, r3, #1
 8002bac:	035b      	lsls	r3, r3, #13
 8002bae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bb2:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002bb4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c64 <WriteChar+0x254>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	089b      	lsrs	r3, r3, #2
 8002bba:	031b      	lsls	r3, r3, #12
 8002bbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	4b28      	ldr	r3, [pc, #160]	@ (8002c64 <WriteChar+0x254>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	08db      	lsrs	r3, r3, #3
 8002bc8:	015b      	lsls	r3, r3, #5
 8002bca:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	4a26      	ldr	r2, [pc, #152]	@ (8002c70 <WriteChar+0x260>)
 8002bd6:	2102      	movs	r1, #2
 8002bd8:	4824      	ldr	r0, [pc, #144]	@ (8002c6c <WriteChar+0x25c>)
 8002bda:	f001 f817 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bde:	4b21      	ldr	r3, [pc, #132]	@ (8002c64 <WriteChar+0x254>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	019b      	lsls	r3, r3, #6
 8002be4:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8002be8:	4b1e      	ldr	r3, [pc, #120]	@ (8002c64 <WriteChar+0x254>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	085b      	lsrs	r3, r3, #1
 8002bee:	035b      	lsls	r3, r3, #13
 8002bf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bf4:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c64 <WriteChar+0x254>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	089b      	lsrs	r3, r3, #2
 8002bfc:	031b      	lsls	r3, r3, #12
 8002bfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c02:	431a      	orrs	r2, r3
 8002c04:	4b17      	ldr	r3, [pc, #92]	@ (8002c64 <WriteChar+0x254>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	08db      	lsrs	r3, r3, #3
 8002c0a:	015b      	lsls	r3, r3, #5
 8002c0c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	4a16      	ldr	r2, [pc, #88]	@ (8002c70 <WriteChar+0x260>)
 8002c18:	2104      	movs	r1, #4
 8002c1a:	4814      	ldr	r0, [pc, #80]	@ (8002c6c <WriteChar+0x25c>)
 8002c1c:	f000 fff6 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c20:	4b10      	ldr	r3, [pc, #64]	@ (8002c64 <WriteChar+0x254>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	019b      	lsls	r3, r3, #6
 8002c26:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8002c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c64 <WriteChar+0x254>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	085b      	lsrs	r3, r3, #1
 8002c30:	035b      	lsls	r3, r3, #13
 8002c32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c36:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c38:	4b0a      	ldr	r3, [pc, #40]	@ (8002c64 <WriteChar+0x254>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	089b      	lsrs	r3, r3, #2
 8002c3e:	031b      	lsls	r3, r3, #12
 8002c40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c44:	431a      	orrs	r2, r3
 8002c46:	4b07      	ldr	r3, [pc, #28]	@ (8002c64 <WriteChar+0x254>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	08db      	lsrs	r3, r3, #3
 8002c4c:	015b      	lsls	r3, r3, #5
 8002c4e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	4a05      	ldr	r2, [pc, #20]	@ (8002c70 <WriteChar+0x260>)
 8002c5a:	2106      	movs	r1, #6
 8002c5c:	4803      	ldr	r0, [pc, #12]	@ (8002c6c <WriteChar+0x25c>)
 8002c5e:	f000 ffd5 	bl	8003c0c <HAL_LCD_Write>
      break;
 8002c62:	e24a      	b.n	80030fa <WriteChar+0x6ea>
 8002c64:	20000250 	.word	0x20000250
 8002c68:	ff3fffe7 	.word	0xff3fffe7
 8002c6c:	20000214 	.word	0x20000214
 8002c70:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c74:	4b88      	ldr	r3, [pc, #544]	@ (8002e98 <WriteChar+0x488>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	03db      	lsls	r3, r3, #15
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	4b86      	ldr	r3, [pc, #536]	@ (8002e98 <WriteChar+0x488>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	085b      	lsrs	r3, r3, #1
 8002c82:	075b      	lsls	r3, r3, #29
 8002c84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c88:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002c8a:	4b83      	ldr	r3, [pc, #524]	@ (8002e98 <WriteChar+0x488>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	089b      	lsrs	r3, r3, #2
 8002c90:	071b      	lsls	r3, r3, #28
 8002c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c96:	431a      	orrs	r2, r3
 8002c98:	4b7f      	ldr	r3, [pc, #508]	@ (8002e98 <WriteChar+0x488>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	08db      	lsrs	r3, r3, #3
 8002c9e:	039b      	lsls	r3, r3, #14
 8002ca0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4a7c      	ldr	r2, [pc, #496]	@ (8002e9c <WriteChar+0x48c>)
 8002cac:	2100      	movs	r1, #0
 8002cae:	487c      	ldr	r0, [pc, #496]	@ (8002ea0 <WriteChar+0x490>)
 8002cb0:	f000 ffac 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002cb4:	4b78      	ldr	r3, [pc, #480]	@ (8002e98 <WriteChar+0x488>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	03db      	lsls	r3, r3, #15
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	4b76      	ldr	r3, [pc, #472]	@ (8002e98 <WriteChar+0x488>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	085b      	lsrs	r3, r3, #1
 8002cc2:	075b      	lsls	r3, r3, #29
 8002cc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cc8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002cca:	4b73      	ldr	r3, [pc, #460]	@ (8002e98 <WriteChar+0x488>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	089b      	lsrs	r3, r3, #2
 8002cd0:	071b      	lsls	r3, r3, #28
 8002cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	4b6f      	ldr	r3, [pc, #444]	@ (8002e98 <WriteChar+0x488>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	08db      	lsrs	r3, r3, #3
 8002cde:	039b      	lsls	r3, r3, #14
 8002ce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4a6c      	ldr	r2, [pc, #432]	@ (8002e9c <WriteChar+0x48c>)
 8002cec:	2102      	movs	r1, #2
 8002cee:	486c      	ldr	r0, [pc, #432]	@ (8002ea0 <WriteChar+0x490>)
 8002cf0:	f000 ff8c 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002cf4:	4b68      	ldr	r3, [pc, #416]	@ (8002e98 <WriteChar+0x488>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	03db      	lsls	r3, r3, #15
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	4b66      	ldr	r3, [pc, #408]	@ (8002e98 <WriteChar+0x488>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	085b      	lsrs	r3, r3, #1
 8002d02:	075b      	lsls	r3, r3, #29
 8002d04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d08:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d0a:	4b63      	ldr	r3, [pc, #396]	@ (8002e98 <WriteChar+0x488>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	089b      	lsrs	r3, r3, #2
 8002d10:	071b      	lsls	r3, r3, #28
 8002d12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d16:	431a      	orrs	r2, r3
 8002d18:	4b5f      	ldr	r3, [pc, #380]	@ (8002e98 <WriteChar+0x488>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	08db      	lsrs	r3, r3, #3
 8002d1e:	039b      	lsls	r3, r3, #14
 8002d20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4a5c      	ldr	r2, [pc, #368]	@ (8002e9c <WriteChar+0x48c>)
 8002d2c:	2104      	movs	r1, #4
 8002d2e:	485c      	ldr	r0, [pc, #368]	@ (8002ea0 <WriteChar+0x490>)
 8002d30:	f000 ff6c 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d34:	4b58      	ldr	r3, [pc, #352]	@ (8002e98 <WriteChar+0x488>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	03db      	lsls	r3, r3, #15
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	4b56      	ldr	r3, [pc, #344]	@ (8002e98 <WriteChar+0x488>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	085b      	lsrs	r3, r3, #1
 8002d42:	075b      	lsls	r3, r3, #29
 8002d44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d48:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d4a:	4b53      	ldr	r3, [pc, #332]	@ (8002e98 <WriteChar+0x488>)
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	089b      	lsrs	r3, r3, #2
 8002d50:	071b      	lsls	r3, r3, #28
 8002d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d56:	431a      	orrs	r2, r3
 8002d58:	4b4f      	ldr	r3, [pc, #316]	@ (8002e98 <WriteChar+0x488>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	08db      	lsrs	r3, r3, #3
 8002d5e:	039b      	lsls	r3, r3, #14
 8002d60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4a4c      	ldr	r2, [pc, #304]	@ (8002e9c <WriteChar+0x48c>)
 8002d6c:	2106      	movs	r1, #6
 8002d6e:	484c      	ldr	r0, [pc, #304]	@ (8002ea0 <WriteChar+0x490>)
 8002d70:	f000 ff4c 	bl	8003c0c <HAL_LCD_Write>
      break;
 8002d74:	e1c1      	b.n	80030fa <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002d76:	4b48      	ldr	r3, [pc, #288]	@ (8002e98 <WriteChar+0x488>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	07da      	lsls	r2, r3, #31
 8002d7c:	4b46      	ldr	r3, [pc, #280]	@ (8002e98 <WriteChar+0x488>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	08db      	lsrs	r3, r3, #3
 8002d82:	079b      	lsls	r3, r3, #30
 8002d84:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8002d92:	2100      	movs	r1, #0
 8002d94:	4842      	ldr	r0, [pc, #264]	@ (8002ea0 <WriteChar+0x490>)
 8002d96:	f000 ff39 	bl	8003c0c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002d9a:	4b3f      	ldr	r3, [pc, #252]	@ (8002e98 <WriteChar+0x488>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0202 	and.w	r2, r3, #2
 8002da2:	4b3d      	ldr	r3, [pc, #244]	@ (8002e98 <WriteChar+0x488>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	089b      	lsrs	r3, r3, #2
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	4313      	orrs	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f06f 0203 	mvn.w	r2, #3
 8002db6:	2101      	movs	r1, #1
 8002db8:	4839      	ldr	r0, [pc, #228]	@ (8002ea0 <WriteChar+0x490>)
 8002dba:	f000 ff27 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002dbe:	4b36      	ldr	r3, [pc, #216]	@ (8002e98 <WriteChar+0x488>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	07da      	lsls	r2, r3, #31
 8002dc4:	4b34      	ldr	r3, [pc, #208]	@ (8002e98 <WriteChar+0x488>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	08db      	lsrs	r3, r3, #3
 8002dca:	079b      	lsls	r3, r3, #30
 8002dcc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8002dda:	2102      	movs	r1, #2
 8002ddc:	4830      	ldr	r0, [pc, #192]	@ (8002ea0 <WriteChar+0x490>)
 8002dde:	f000 ff15 	bl	8003c0c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002de2:	4b2d      	ldr	r3, [pc, #180]	@ (8002e98 <WriteChar+0x488>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 0202 	and.w	r2, r3, #2
 8002dea:	4b2b      	ldr	r3, [pc, #172]	@ (8002e98 <WriteChar+0x488>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	089b      	lsrs	r3, r3, #2
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	4313      	orrs	r3, r2
 8002df6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f06f 0203 	mvn.w	r2, #3
 8002dfe:	2103      	movs	r1, #3
 8002e00:	4827      	ldr	r0, [pc, #156]	@ (8002ea0 <WriteChar+0x490>)
 8002e02:	f000 ff03 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e06:	4b24      	ldr	r3, [pc, #144]	@ (8002e98 <WriteChar+0x488>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	07da      	lsls	r2, r3, #31
 8002e0c:	4b22      	ldr	r3, [pc, #136]	@ (8002e98 <WriteChar+0x488>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	08db      	lsrs	r3, r3, #3
 8002e12:	079b      	lsls	r3, r3, #30
 8002e14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8002e22:	2104      	movs	r1, #4
 8002e24:	481e      	ldr	r0, [pc, #120]	@ (8002ea0 <WriteChar+0x490>)
 8002e26:	f000 fef1 	bl	8003c0c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002e98 <WriteChar+0x488>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 0202 	and.w	r2, r3, #2
 8002e32:	4b19      	ldr	r3, [pc, #100]	@ (8002e98 <WriteChar+0x488>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	089b      	lsrs	r3, r3, #2
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f06f 0203 	mvn.w	r2, #3
 8002e46:	2105      	movs	r1, #5
 8002e48:	4815      	ldr	r0, [pc, #84]	@ (8002ea0 <WriteChar+0x490>)
 8002e4a:	f000 fedf 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e4e:	4b12      	ldr	r3, [pc, #72]	@ (8002e98 <WriteChar+0x488>)
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	07da      	lsls	r2, r3, #31
 8002e54:	4b10      	ldr	r3, [pc, #64]	@ (8002e98 <WriteChar+0x488>)
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	08db      	lsrs	r3, r3, #3
 8002e5a:	079b      	lsls	r3, r3, #30
 8002e5c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002e60:	4313      	orrs	r3, r2
 8002e62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8002e6a:	2106      	movs	r1, #6
 8002e6c:	480c      	ldr	r0, [pc, #48]	@ (8002ea0 <WriteChar+0x490>)
 8002e6e:	f000 fecd 	bl	8003c0c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e72:	4b09      	ldr	r3, [pc, #36]	@ (8002e98 <WriteChar+0x488>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f003 0202 	and.w	r2, r3, #2
 8002e7a:	4b07      	ldr	r3, [pc, #28]	@ (8002e98 <WriteChar+0x488>)
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	089b      	lsrs	r3, r3, #2
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	4313      	orrs	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f06f 0203 	mvn.w	r2, #3
 8002e8e:	2107      	movs	r1, #7
 8002e90:	4803      	ldr	r0, [pc, #12]	@ (8002ea0 <WriteChar+0x490>)
 8002e92:	f000 febb 	bl	8003c0c <HAL_LCD_Write>
      break;
 8002e96:	e130      	b.n	80030fa <WriteChar+0x6ea>
 8002e98:	20000250 	.word	0x20000250
 8002e9c:	cfff3fff 	.word	0xcfff3fff
 8002ea0:	20000214 	.word	0x20000214

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002ea4:	4b97      	ldr	r3, [pc, #604]	@ (8003104 <WriteChar+0x6f4>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	085b      	lsrs	r3, r3, #1
 8002eaa:	065b      	lsls	r3, r3, #25
 8002eac:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8002eb0:	4b94      	ldr	r3, [pc, #592]	@ (8003104 <WriteChar+0x6f4>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	089b      	lsrs	r3, r3, #2
 8002eb6:	061b      	lsls	r3, r3, #24
 8002eb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	488f      	ldr	r0, [pc, #572]	@ (8003108 <WriteChar+0x6f8>)
 8002eca:	f000 fe9f 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002ece:	4b8d      	ldr	r3, [pc, #564]	@ (8003104 <WriteChar+0x6f4>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	f003 0208 	and.w	r2, r3, #8
 8002ed8:	4b8a      	ldr	r3, [pc, #552]	@ (8003104 <WriteChar+0x6f4>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	08db      	lsrs	r3, r3, #3
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f06f 020c 	mvn.w	r2, #12
 8002eee:	2101      	movs	r1, #1
 8002ef0:	4885      	ldr	r0, [pc, #532]	@ (8003108 <WriteChar+0x6f8>)
 8002ef2:	f000 fe8b 	bl	8003c0c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002ef6:	4b83      	ldr	r3, [pc, #524]	@ (8003104 <WriteChar+0x6f4>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	085b      	lsrs	r3, r3, #1
 8002efc:	065b      	lsls	r3, r3, #25
 8002efe:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8002f02:	4b80      	ldr	r3, [pc, #512]	@ (8003104 <WriteChar+0x6f4>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	089b      	lsrs	r3, r3, #2
 8002f08:	061b      	lsls	r3, r3, #24
 8002f0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8002f18:	2102      	movs	r1, #2
 8002f1a:	487b      	ldr	r0, [pc, #492]	@ (8003108 <WriteChar+0x6f8>)
 8002f1c:	f000 fe76 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f20:	4b78      	ldr	r3, [pc, #480]	@ (8003104 <WriteChar+0x6f4>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	f003 0208 	and.w	r2, r3, #8
 8002f2a:	4b76      	ldr	r3, [pc, #472]	@ (8003104 <WriteChar+0x6f4>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	08db      	lsrs	r3, r3, #3
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	4313      	orrs	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f06f 020c 	mvn.w	r2, #12
 8002f40:	2103      	movs	r1, #3
 8002f42:	4871      	ldr	r0, [pc, #452]	@ (8003108 <WriteChar+0x6f8>)
 8002f44:	f000 fe62 	bl	8003c0c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f48:	4b6e      	ldr	r3, [pc, #440]	@ (8003104 <WriteChar+0x6f4>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	085b      	lsrs	r3, r3, #1
 8002f4e:	065b      	lsls	r3, r3, #25
 8002f50:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8002f54:	4b6b      	ldr	r3, [pc, #428]	@ (8003104 <WriteChar+0x6f4>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	089b      	lsrs	r3, r3, #2
 8002f5a:	061b      	lsls	r3, r3, #24
 8002f5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8002f6a:	2104      	movs	r1, #4
 8002f6c:	4866      	ldr	r0, [pc, #408]	@ (8003108 <WriteChar+0x6f8>)
 8002f6e:	f000 fe4d 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f72:	4b64      	ldr	r3, [pc, #400]	@ (8003104 <WriteChar+0x6f4>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	f003 0208 	and.w	r2, r3, #8
 8002f7c:	4b61      	ldr	r3, [pc, #388]	@ (8003104 <WriteChar+0x6f4>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	08db      	lsrs	r3, r3, #3
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f06f 020c 	mvn.w	r2, #12
 8002f92:	2105      	movs	r1, #5
 8002f94:	485c      	ldr	r0, [pc, #368]	@ (8003108 <WriteChar+0x6f8>)
 8002f96:	f000 fe39 	bl	8003c0c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f9a:	4b5a      	ldr	r3, [pc, #360]	@ (8003104 <WriteChar+0x6f4>)
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	085b      	lsrs	r3, r3, #1
 8002fa0:	065b      	lsls	r3, r3, #25
 8002fa2:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8002fa6:	4b57      	ldr	r3, [pc, #348]	@ (8003104 <WriteChar+0x6f4>)
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	089b      	lsrs	r3, r3, #2
 8002fac:	061b      	lsls	r3, r3, #24
 8002fae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8002fbc:	2106      	movs	r1, #6
 8002fbe:	4852      	ldr	r0, [pc, #328]	@ (8003108 <WriteChar+0x6f8>)
 8002fc0:	f000 fe24 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002fc4:	4b4f      	ldr	r3, [pc, #316]	@ (8003104 <WriteChar+0x6f4>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	f003 0208 	and.w	r2, r3, #8
 8002fce:	4b4d      	ldr	r3, [pc, #308]	@ (8003104 <WriteChar+0x6f4>)
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	08db      	lsrs	r3, r3, #3
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	f003 0304 	and.w	r3, r3, #4
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f06f 020c 	mvn.w	r2, #12
 8002fe4:	2107      	movs	r1, #7
 8002fe6:	4848      	ldr	r0, [pc, #288]	@ (8003108 <WriteChar+0x6f8>)
 8002fe8:	f000 fe10 	bl	8003c0c <HAL_LCD_Write>
      break;
 8002fec:	e085      	b.n	80030fa <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fee:	4b45      	ldr	r3, [pc, #276]	@ (8003104 <WriteChar+0x6f4>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	045b      	lsls	r3, r3, #17
 8002ff4:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8002ff8:	4b42      	ldr	r3, [pc, #264]	@ (8003104 <WriteChar+0x6f4>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	085b      	lsrs	r3, r3, #1
 8002ffe:	021b      	lsls	r3, r3, #8
 8003000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003004:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003006:	4b3f      	ldr	r3, [pc, #252]	@ (8003104 <WriteChar+0x6f4>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	025b      	lsls	r3, r3, #9
 800300e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003012:	431a      	orrs	r2, r3
 8003014:	4b3b      	ldr	r3, [pc, #236]	@ (8003104 <WriteChar+0x6f4>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	08db      	lsrs	r3, r3, #3
 800301a:	069b      	lsls	r3, r3, #26
 800301c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003020:	4313      	orrs	r3, r2
 8003022:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4a39      	ldr	r2, [pc, #228]	@ (800310c <WriteChar+0x6fc>)
 8003028:	2100      	movs	r1, #0
 800302a:	4837      	ldr	r0, [pc, #220]	@ (8003108 <WriteChar+0x6f8>)
 800302c:	f000 fdee 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003030:	4b34      	ldr	r3, [pc, #208]	@ (8003104 <WriteChar+0x6f4>)
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	045b      	lsls	r3, r3, #17
 8003036:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 800303a:	4b32      	ldr	r3, [pc, #200]	@ (8003104 <WriteChar+0x6f4>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	085b      	lsrs	r3, r3, #1
 8003040:	021b      	lsls	r3, r3, #8
 8003042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003046:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003048:	4b2e      	ldr	r3, [pc, #184]	@ (8003104 <WriteChar+0x6f4>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	089b      	lsrs	r3, r3, #2
 800304e:	025b      	lsls	r3, r3, #9
 8003050:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003054:	431a      	orrs	r2, r3
 8003056:	4b2b      	ldr	r3, [pc, #172]	@ (8003104 <WriteChar+0x6f4>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	08db      	lsrs	r3, r3, #3
 800305c:	069b      	lsls	r3, r3, #26
 800305e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003062:	4313      	orrs	r3, r2
 8003064:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4a28      	ldr	r2, [pc, #160]	@ (800310c <WriteChar+0x6fc>)
 800306a:	2102      	movs	r1, #2
 800306c:	4826      	ldr	r0, [pc, #152]	@ (8003108 <WriteChar+0x6f8>)
 800306e:	f000 fdcd 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003072:	4b24      	ldr	r3, [pc, #144]	@ (8003104 <WriteChar+0x6f4>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	045b      	lsls	r3, r3, #17
 8003078:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 800307c:	4b21      	ldr	r3, [pc, #132]	@ (8003104 <WriteChar+0x6f4>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	085b      	lsrs	r3, r3, #1
 8003082:	021b      	lsls	r3, r3, #8
 8003084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003088:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800308a:	4b1e      	ldr	r3, [pc, #120]	@ (8003104 <WriteChar+0x6f4>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	089b      	lsrs	r3, r3, #2
 8003090:	025b      	lsls	r3, r3, #9
 8003092:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003096:	431a      	orrs	r2, r3
 8003098:	4b1a      	ldr	r3, [pc, #104]	@ (8003104 <WriteChar+0x6f4>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	08db      	lsrs	r3, r3, #3
 800309e:	069b      	lsls	r3, r3, #26
 80030a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4a18      	ldr	r2, [pc, #96]	@ (800310c <WriteChar+0x6fc>)
 80030ac:	2104      	movs	r1, #4
 80030ae:	4816      	ldr	r0, [pc, #88]	@ (8003108 <WriteChar+0x6f8>)
 80030b0:	f000 fdac 	bl	8003c0c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030b4:	4b13      	ldr	r3, [pc, #76]	@ (8003104 <WriteChar+0x6f4>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	045b      	lsls	r3, r3, #17
 80030ba:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 80030be:	4b11      	ldr	r3, [pc, #68]	@ (8003104 <WriteChar+0x6f4>)
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	085b      	lsrs	r3, r3, #1
 80030c4:	021b      	lsls	r3, r3, #8
 80030c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ca:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80030cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003104 <WriteChar+0x6f4>)
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	089b      	lsrs	r3, r3, #2
 80030d2:	025b      	lsls	r3, r3, #9
 80030d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030d8:	431a      	orrs	r2, r3
 80030da:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <WriteChar+0x6f4>)
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	08db      	lsrs	r3, r3, #3
 80030e0:	069b      	lsls	r3, r3, #26
 80030e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	4a07      	ldr	r2, [pc, #28]	@ (800310c <WriteChar+0x6fc>)
 80030ee:	2106      	movs	r1, #6
 80030f0:	4805      	ldr	r0, [pc, #20]	@ (8003108 <WriteChar+0x6f8>)
 80030f2:	f000 fd8b 	bl	8003c0c <HAL_LCD_Write>
      break;
 80030f6:	e000      	b.n	80030fa <WriteChar+0x6ea>

    default:
      break;
 80030f8:	bf00      	nop
  }
}
 80030fa:	bf00      	nop
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000250 	.word	0x20000250
 8003108:	20000214 	.word	0x20000214
 800310c:	fbfdfcff 	.word	0xfbfdfcff

08003110 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003116:	2300      	movs	r3, #0
 8003118:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800311a:	4b0c      	ldr	r3, [pc, #48]	@ (800314c <HAL_Init+0x3c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a0b      	ldr	r2, [pc, #44]	@ (800314c <HAL_Init+0x3c>)
 8003120:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003124:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003126:	2003      	movs	r0, #3
 8003128:	f000 f962 	bl	80033f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800312c:	2000      	movs	r0, #0
 800312e:	f000 f80f 	bl	8003150 <HAL_InitTick>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	71fb      	strb	r3, [r7, #7]
 800313c:	e001      	b.n	8003142 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800313e:	f7fe ff2b 	bl	8001f98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003142:	79fb      	ldrb	r3, [r7, #7]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40022000 	.word	0x40022000

08003150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003158:	2300      	movs	r3, #0
 800315a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800315c:	4b17      	ldr	r3, [pc, #92]	@ (80031bc <HAL_InitTick+0x6c>)
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d023      	beq.n	80031ac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003164:	4b16      	ldr	r3, [pc, #88]	@ (80031c0 <HAL_InitTick+0x70>)
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	4b14      	ldr	r3, [pc, #80]	@ (80031bc <HAL_InitTick+0x6c>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	4619      	mov	r1, r3
 800316e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003172:	fbb3 f3f1 	udiv	r3, r3, r1
 8003176:	fbb2 f3f3 	udiv	r3, r2, r3
 800317a:	4618      	mov	r0, r3
 800317c:	f000 f96d 	bl	800345a <HAL_SYSTICK_Config>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10f      	bne.n	80031a6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b0f      	cmp	r3, #15
 800318a:	d809      	bhi.n	80031a0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800318c:	2200      	movs	r2, #0
 800318e:	6879      	ldr	r1, [r7, #4]
 8003190:	f04f 30ff 	mov.w	r0, #4294967295
 8003194:	f000 f937 	bl	8003406 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003198:	4a0a      	ldr	r2, [pc, #40]	@ (80031c4 <HAL_InitTick+0x74>)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	e007      	b.n	80031b0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
 80031a4:	e004      	b.n	80031b0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	73fb      	strb	r3, [r7, #15]
 80031aa:	e001      	b.n	80031b0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20000030 	.word	0x20000030
 80031c0:	20000020 	.word	0x20000020
 80031c4:	2000002c 	.word	0x2000002c

080031c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80031cc:	4b06      	ldr	r3, [pc, #24]	@ (80031e8 <HAL_IncTick+0x20>)
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	461a      	mov	r2, r3
 80031d2:	4b06      	ldr	r3, [pc, #24]	@ (80031ec <HAL_IncTick+0x24>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4413      	add	r3, r2
 80031d8:	4a04      	ldr	r2, [pc, #16]	@ (80031ec <HAL_IncTick+0x24>)
 80031da:	6013      	str	r3, [r2, #0]
}
 80031dc:	bf00      	nop
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	20000030 	.word	0x20000030
 80031ec:	20000260 	.word	0x20000260

080031f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  return uwTick;
 80031f4:	4b03      	ldr	r3, [pc, #12]	@ (8003204 <HAL_GetTick+0x14>)
 80031f6:	681b      	ldr	r3, [r3, #0]
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	20000260 	.word	0x20000260

08003208 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003210:	f7ff ffee 	bl	80031f0 <HAL_GetTick>
 8003214:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003220:	d005      	beq.n	800322e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003222:	4b0a      	ldr	r3, [pc, #40]	@ (800324c <HAL_Delay+0x44>)
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	461a      	mov	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	4413      	add	r3, r2
 800322c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800322e:	bf00      	nop
 8003230:	f7ff ffde 	bl	80031f0 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	429a      	cmp	r2, r3
 800323e:	d8f7      	bhi.n	8003230 <HAL_Delay+0x28>
  {
  }
}
 8003240:	bf00      	nop
 8003242:	bf00      	nop
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	20000030 	.word	0x20000030

08003250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003260:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <__NVIC_SetPriorityGrouping+0x44>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800326c:	4013      	ands	r3, r2
 800326e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003278:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800327c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003282:	4a04      	ldr	r2, [pc, #16]	@ (8003294 <__NVIC_SetPriorityGrouping+0x44>)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	60d3      	str	r3, [r2, #12]
}
 8003288:	bf00      	nop
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	e000ed00 	.word	0xe000ed00

08003298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800329c:	4b04      	ldr	r3, [pc, #16]	@ (80032b0 <__NVIC_GetPriorityGrouping+0x18>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	0a1b      	lsrs	r3, r3, #8
 80032a2:	f003 0307 	and.w	r3, r3, #7
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	e000ed00 	.word	0xe000ed00

080032b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	db0b      	blt.n	80032de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	f003 021f 	and.w	r2, r3, #31
 80032cc:	4907      	ldr	r1, [pc, #28]	@ (80032ec <__NVIC_EnableIRQ+0x38>)
 80032ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d2:	095b      	lsrs	r3, r3, #5
 80032d4:	2001      	movs	r0, #1
 80032d6:	fa00 f202 	lsl.w	r2, r0, r2
 80032da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032de:	bf00      	nop
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000e100 	.word	0xe000e100

080032f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	6039      	str	r1, [r7, #0]
 80032fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003300:	2b00      	cmp	r3, #0
 8003302:	db0a      	blt.n	800331a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	b2da      	uxtb	r2, r3
 8003308:	490c      	ldr	r1, [pc, #48]	@ (800333c <__NVIC_SetPriority+0x4c>)
 800330a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330e:	0112      	lsls	r2, r2, #4
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	440b      	add	r3, r1
 8003314:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003318:	e00a      	b.n	8003330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	b2da      	uxtb	r2, r3
 800331e:	4908      	ldr	r1, [pc, #32]	@ (8003340 <__NVIC_SetPriority+0x50>)
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	3b04      	subs	r3, #4
 8003328:	0112      	lsls	r2, r2, #4
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	440b      	add	r3, r1
 800332e:	761a      	strb	r2, [r3, #24]
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	e000e100 	.word	0xe000e100
 8003340:	e000ed00 	.word	0xe000ed00

08003344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003344:	b480      	push	{r7}
 8003346:	b089      	sub	sp, #36	@ 0x24
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f1c3 0307 	rsb	r3, r3, #7
 800335e:	2b04      	cmp	r3, #4
 8003360:	bf28      	it	cs
 8003362:	2304      	movcs	r3, #4
 8003364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	3304      	adds	r3, #4
 800336a:	2b06      	cmp	r3, #6
 800336c:	d902      	bls.n	8003374 <NVIC_EncodePriority+0x30>
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	3b03      	subs	r3, #3
 8003372:	e000      	b.n	8003376 <NVIC_EncodePriority+0x32>
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003378:	f04f 32ff 	mov.w	r2, #4294967295
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	43da      	mvns	r2, r3
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	401a      	ands	r2, r3
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800338c:	f04f 31ff 	mov.w	r1, #4294967295
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	fa01 f303 	lsl.w	r3, r1, r3
 8003396:	43d9      	mvns	r1, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800339c:	4313      	orrs	r3, r2
         );
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3724      	adds	r7, #36	@ 0x24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
	...

080033ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033bc:	d301      	bcc.n	80033c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033be:	2301      	movs	r3, #1
 80033c0:	e00f      	b.n	80033e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033c2:	4a0a      	ldr	r2, [pc, #40]	@ (80033ec <SysTick_Config+0x40>)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3b01      	subs	r3, #1
 80033c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ca:	210f      	movs	r1, #15
 80033cc:	f04f 30ff 	mov.w	r0, #4294967295
 80033d0:	f7ff ff8e 	bl	80032f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033d4:	4b05      	ldr	r3, [pc, #20]	@ (80033ec <SysTick_Config+0x40>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033da:	4b04      	ldr	r3, [pc, #16]	@ (80033ec <SysTick_Config+0x40>)
 80033dc:	2207      	movs	r2, #7
 80033de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	e000e010 	.word	0xe000e010

080033f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff ff29 	bl	8003250 <__NVIC_SetPriorityGrouping>
}
 80033fe:	bf00      	nop
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}

08003406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b086      	sub	sp, #24
 800340a:	af00      	add	r7, sp, #0
 800340c:	4603      	mov	r3, r0
 800340e:	60b9      	str	r1, [r7, #8]
 8003410:	607a      	str	r2, [r7, #4]
 8003412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003418:	f7ff ff3e 	bl	8003298 <__NVIC_GetPriorityGrouping>
 800341c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	68b9      	ldr	r1, [r7, #8]
 8003422:	6978      	ldr	r0, [r7, #20]
 8003424:	f7ff ff8e 	bl	8003344 <NVIC_EncodePriority>
 8003428:	4602      	mov	r2, r0
 800342a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800342e:	4611      	mov	r1, r2
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff ff5d 	bl	80032f0 <__NVIC_SetPriority>
}
 8003436:	bf00      	nop
 8003438:	3718      	adds	r7, #24
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b082      	sub	sp, #8
 8003442:	af00      	add	r7, sp, #0
 8003444:	4603      	mov	r3, r0
 8003446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff ff31 	bl	80032b4 <__NVIC_EnableIRQ>
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b082      	sub	sp, #8
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7ff ffa2 	bl	80033ac <SysTick_Config>
 8003468:	4603      	mov	r3, r0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003482:	e17f      	b.n	8003784 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	2101      	movs	r1, #1
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	4013      	ands	r3, r2
 8003492:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 8171 	beq.w	800377e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f003 0303 	and.w	r3, r3, #3
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d005      	beq.n	80034b4 <HAL_GPIO_Init+0x40>
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d130      	bne.n	8003516 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	2203      	movs	r2, #3
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	4013      	ands	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	68da      	ldr	r2, [r3, #12]
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034ea:	2201      	movs	r2, #1
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	43db      	mvns	r3, r3
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	4013      	ands	r3, r2
 80034f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	091b      	lsrs	r3, r3, #4
 8003500:	f003 0201 	and.w	r2, r3, #1
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	fa02 f303 	lsl.w	r3, r2, r3
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	4313      	orrs	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	2b03      	cmp	r3, #3
 8003520:	d118      	bne.n	8003554 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003526:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003528:	2201      	movs	r2, #1
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	43db      	mvns	r3, r3
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	4013      	ands	r3, r2
 8003536:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	08db      	lsrs	r3, r3, #3
 800353e:	f003 0201 	and.w	r2, r3, #1
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	4313      	orrs	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f003 0303 	and.w	r3, r3, #3
 800355c:	2b03      	cmp	r3, #3
 800355e:	d017      	beq.n	8003590 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	2203      	movs	r2, #3
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	4013      	ands	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	693a      	ldr	r2, [r7, #16]
 8003586:	4313      	orrs	r3, r2
 8003588:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 0303 	and.w	r3, r3, #3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d123      	bne.n	80035e4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	08da      	lsrs	r2, r3, #3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3208      	adds	r2, #8
 80035a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f003 0307 	and.w	r3, r3, #7
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	220f      	movs	r2, #15
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	43db      	mvns	r3, r3
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4013      	ands	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	691a      	ldr	r2, [r3, #16]
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f003 0307 	and.w	r3, r3, #7
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	08da      	lsrs	r2, r3, #3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	3208      	adds	r2, #8
 80035de:	6939      	ldr	r1, [r7, #16]
 80035e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	2203      	movs	r2, #3
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	43db      	mvns	r3, r3
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4013      	ands	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f003 0203 	and.w	r2, r3, #3
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003620:	2b00      	cmp	r3, #0
 8003622:	f000 80ac 	beq.w	800377e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003626:	4b5f      	ldr	r3, [pc, #380]	@ (80037a4 <HAL_GPIO_Init+0x330>)
 8003628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800362a:	4a5e      	ldr	r2, [pc, #376]	@ (80037a4 <HAL_GPIO_Init+0x330>)
 800362c:	f043 0301 	orr.w	r3, r3, #1
 8003630:	6613      	str	r3, [r2, #96]	@ 0x60
 8003632:	4b5c      	ldr	r3, [pc, #368]	@ (80037a4 <HAL_GPIO_Init+0x330>)
 8003634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	60bb      	str	r3, [r7, #8]
 800363c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800363e:	4a5a      	ldr	r2, [pc, #360]	@ (80037a8 <HAL_GPIO_Init+0x334>)
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	089b      	lsrs	r3, r3, #2
 8003644:	3302      	adds	r3, #2
 8003646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800364a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	f003 0303 	and.w	r3, r3, #3
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	220f      	movs	r2, #15
 8003656:	fa02 f303 	lsl.w	r3, r2, r3
 800365a:	43db      	mvns	r3, r3
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	4013      	ands	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003668:	d025      	beq.n	80036b6 <HAL_GPIO_Init+0x242>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a4f      	ldr	r2, [pc, #316]	@ (80037ac <HAL_GPIO_Init+0x338>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d01f      	beq.n	80036b2 <HAL_GPIO_Init+0x23e>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a4e      	ldr	r2, [pc, #312]	@ (80037b0 <HAL_GPIO_Init+0x33c>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d019      	beq.n	80036ae <HAL_GPIO_Init+0x23a>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a4d      	ldr	r2, [pc, #308]	@ (80037b4 <HAL_GPIO_Init+0x340>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d013      	beq.n	80036aa <HAL_GPIO_Init+0x236>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a4c      	ldr	r2, [pc, #304]	@ (80037b8 <HAL_GPIO_Init+0x344>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d00d      	beq.n	80036a6 <HAL_GPIO_Init+0x232>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a4b      	ldr	r2, [pc, #300]	@ (80037bc <HAL_GPIO_Init+0x348>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d007      	beq.n	80036a2 <HAL_GPIO_Init+0x22e>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a4a      	ldr	r2, [pc, #296]	@ (80037c0 <HAL_GPIO_Init+0x34c>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d101      	bne.n	800369e <HAL_GPIO_Init+0x22a>
 800369a:	2306      	movs	r3, #6
 800369c:	e00c      	b.n	80036b8 <HAL_GPIO_Init+0x244>
 800369e:	2307      	movs	r3, #7
 80036a0:	e00a      	b.n	80036b8 <HAL_GPIO_Init+0x244>
 80036a2:	2305      	movs	r3, #5
 80036a4:	e008      	b.n	80036b8 <HAL_GPIO_Init+0x244>
 80036a6:	2304      	movs	r3, #4
 80036a8:	e006      	b.n	80036b8 <HAL_GPIO_Init+0x244>
 80036aa:	2303      	movs	r3, #3
 80036ac:	e004      	b.n	80036b8 <HAL_GPIO_Init+0x244>
 80036ae:	2302      	movs	r3, #2
 80036b0:	e002      	b.n	80036b8 <HAL_GPIO_Init+0x244>
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <HAL_GPIO_Init+0x244>
 80036b6:	2300      	movs	r3, #0
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	f002 0203 	and.w	r2, r2, #3
 80036be:	0092      	lsls	r2, r2, #2
 80036c0:	4093      	lsls	r3, r2
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036c8:	4937      	ldr	r1, [pc, #220]	@ (80037a8 <HAL_GPIO_Init+0x334>)
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	089b      	lsrs	r3, r3, #2
 80036ce:	3302      	adds	r3, #2
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036d6:	4b3b      	ldr	r3, [pc, #236]	@ (80037c4 <HAL_GPIO_Init+0x350>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	43db      	mvns	r3, r3
 80036e0:	693a      	ldr	r2, [r7, #16]
 80036e2:	4013      	ands	r3, r2
 80036e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036fa:	4a32      	ldr	r2, [pc, #200]	@ (80037c4 <HAL_GPIO_Init+0x350>)
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003700:	4b30      	ldr	r3, [pc, #192]	@ (80037c4 <HAL_GPIO_Init+0x350>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	43db      	mvns	r3, r3
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	4013      	ands	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	4313      	orrs	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003724:	4a27      	ldr	r2, [pc, #156]	@ (80037c4 <HAL_GPIO_Init+0x350>)
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800372a:	4b26      	ldr	r3, [pc, #152]	@ (80037c4 <HAL_GPIO_Init+0x350>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	43db      	mvns	r3, r3
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	4013      	ands	r3, r2
 8003738:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d003      	beq.n	800374e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4313      	orrs	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800374e:	4a1d      	ldr	r2, [pc, #116]	@ (80037c4 <HAL_GPIO_Init+0x350>)
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003754:	4b1b      	ldr	r3, [pc, #108]	@ (80037c4 <HAL_GPIO_Init+0x350>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	43db      	mvns	r3, r3
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4013      	ands	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d003      	beq.n	8003778 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	4313      	orrs	r3, r2
 8003776:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003778:	4a12      	ldr	r2, [pc, #72]	@ (80037c4 <HAL_GPIO_Init+0x350>)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	3301      	adds	r3, #1
 8003782:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	fa22 f303 	lsr.w	r3, r2, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	f47f ae78 	bne.w	8003484 <HAL_GPIO_Init+0x10>
  }
}
 8003794:	bf00      	nop
 8003796:	bf00      	nop
 8003798:	371c      	adds	r7, #28
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	40021000 	.word	0x40021000
 80037a8:	40010000 	.word	0x40010000
 80037ac:	48000400 	.word	0x48000400
 80037b0:	48000800 	.word	0x48000800
 80037b4:	48000c00 	.word	0x48000c00
 80037b8:	48001000 	.word	0x48001000
 80037bc:	48001400 	.word	0x48001400
 80037c0:	48001800 	.word	0x48001800
 80037c4:	40010400 	.word	0x40010400

080037c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	460b      	mov	r3, r1
 80037d2:	807b      	strh	r3, [r7, #2]
 80037d4:	4613      	mov	r3, r2
 80037d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037d8:	787b      	ldrb	r3, [r7, #1]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d003      	beq.n	80037e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037de:	887a      	ldrh	r2, [r7, #2]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037e4:	e002      	b.n	80037ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037e6:	887a      	ldrh	r2, [r7, #2]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003802:	4b08      	ldr	r3, [pc, #32]	@ (8003824 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	88fb      	ldrh	r3, [r7, #6]
 8003808:	4013      	ands	r3, r2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d006      	beq.n	800381c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800380e:	4a05      	ldr	r2, [pc, #20]	@ (8003824 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003810:	88fb      	ldrh	r3, [r7, #6]
 8003812:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003814:	88fb      	ldrh	r3, [r7, #6]
 8003816:	4618      	mov	r0, r3
 8003818:	f7fd feaa 	bl	8001570 <HAL_GPIO_EXTI_Callback>
  }
}
 800381c:	bf00      	nop
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40010400 	.word	0x40010400

08003828 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e08d      	b.n	8003956 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d106      	bne.n	8003854 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7fd f84a 	bl	80008e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2224      	movs	r2, #36	@ 0x24
 8003858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0201 	bic.w	r2, r2, #1
 800386a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003878:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003888:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d107      	bne.n	80038a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689a      	ldr	r2, [r3, #8]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800389e:	609a      	str	r2, [r3, #8]
 80038a0:	e006      	b.n	80038b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689a      	ldr	r2, [r3, #8]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80038ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d108      	bne.n	80038ca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038c6:	605a      	str	r2, [r3, #4]
 80038c8:	e007      	b.n	80038da <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6812      	ldr	r2, [r2, #0]
 80038e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80038e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68da      	ldr	r2, [r3, #12]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	691a      	ldr	r2, [r3, #16]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	430a      	orrs	r2, r1
 8003916:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	69d9      	ldr	r1, [r3, #28]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a1a      	ldr	r2, [r3, #32]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	430a      	orrs	r2, r1
 8003926:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 0201 	orr.w	r2, r2, #1
 8003936:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2220      	movs	r2, #32
 8003942:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3708      	adds	r7, #8
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
 8003966:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b20      	cmp	r3, #32
 8003972:	d138      	bne.n	80039e6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800397a:	2b01      	cmp	r3, #1
 800397c:	d101      	bne.n	8003982 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800397e:	2302      	movs	r3, #2
 8003980:	e032      	b.n	80039e8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2224      	movs	r2, #36	@ 0x24
 800398e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0201 	bic.w	r2, r2, #1
 80039a0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80039b0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6819      	ldr	r1, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	430a      	orrs	r2, r1
 80039c0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f042 0201 	orr.w	r2, r2, #1
 80039d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2220      	movs	r2, #32
 80039d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039e2:	2300      	movs	r3, #0
 80039e4:	e000      	b.n	80039e8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80039e6:	2302      	movs	r3, #2
  }
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b20      	cmp	r3, #32
 8003a08:	d139      	bne.n	8003a7e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003a14:	2302      	movs	r3, #2
 8003a16:	e033      	b.n	8003a80 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2224      	movs	r2, #36	@ 0x24
 8003a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0201 	bic.w	r2, r2, #1
 8003a36:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003a46:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f042 0201 	orr.w	r2, r2, #1
 8003a68:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	e000      	b.n	8003a80 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a7e:	2302      	movs	r3, #2
  }
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3714      	adds	r7, #20
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e0af      	b.n	8003bfe <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d106      	bne.n	8003ab8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7fc ffae 	bl	8000a14 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2202      	movs	r2, #2
 8003abc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f022 0201 	bic.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	617b      	str	r3, [r7, #20]
 8003ad4:	e00a      	b.n	8003aec <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	3304      	adds	r3, #4
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	4413      	add	r3, r2
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	617b      	str	r3, [r7, #20]
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	2b0f      	cmp	r3, #15
 8003af0:	d9f1      	bls.n	8003ad6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f042 0204 	orr.w	r2, r2, #4
 8003b00:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	4b3f      	ldr	r3, [pc, #252]	@ (8003c08 <HAL_LCD_Init+0x17c>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6851      	ldr	r1, [r2, #4]
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6892      	ldr	r2, [r2, #8]
 8003b14:	4311      	orrs	r1, r2
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003b1a:	4311      	orrs	r1, r2
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003b20:	4311      	orrs	r1, r2
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	69d2      	ldr	r2, [r2, #28]
 8003b26:	4311      	orrs	r1, r2
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6a12      	ldr	r2, [r2, #32]
 8003b2c:	4311      	orrs	r1, r2
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6992      	ldr	r2, [r2, #24]
 8003b32:	4311      	orrs	r1, r2
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b38:	4311      	orrs	r1, r2
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	6812      	ldr	r2, [r2, #0]
 8003b3e:	430b      	orrs	r3, r1
 8003b40:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f94c 	bl	8003de0 <LCD_WaitForSynchro>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8003b4c:	7cfb      	ldrb	r3, [r7, #19]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_LCD_Init+0xca>
  {
    return status;
 8003b52:	7cfb      	ldrb	r3, [r7, #19]
 8003b54:	e053      	b.n	8003bfe <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f023 01fe 	bic.w	r1, r3, #254	@ 0xfe
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68da      	ldr	r2, [r3, #12]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b74:	431a      	orrs	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f042 0201 	orr.w	r2, r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003b8e:	f7ff fb2f 	bl	80031f0 <HAL_GetTick>
 8003b92:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003b94:	e00c      	b.n	8003bb0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003b96:	f7ff fb2b 	bl	80031f0 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ba4:	d904      	bls.n	8003bb0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2208      	movs	r2, #8
 8003baa:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e026      	b.n	8003bfe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d1eb      	bne.n	8003b96 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003bbe:	f7ff fb17 	bl	80031f0 <HAL_GetTick>
 8003bc2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003bc4:	e00c      	b.n	8003be0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003bc6:	f7ff fb13 	bl	80031f0 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bd4:	d904      	bls.n	8003be0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2210      	movs	r2, #16
 8003bda:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e00e      	b.n	8003bfe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f003 0310 	and.w	r3, r3, #16
 8003bea:	2b10      	cmp	r3, #16
 8003bec:	d1eb      	bne.n	8003bc6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	639a      	str	r2, [r3, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return status;
 8003bfc:	7cfb      	ldrb	r3, [r7, #19]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	fc00000e 	.word	0xfc00000e

08003c0c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b086      	sub	sp, #24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
 8003c18:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c20:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8003c22:	7dfb      	ldrb	r3, [r7, #23]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d002      	beq.n	8003c2e <HAL_LCD_Write+0x22>
 8003c28:	7dfb      	ldrb	r3, [r7, #23]
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d144      	bne.n	8003cb8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d12a      	bne.n	8003c90 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d101      	bne.n	8003c48 <HAL_LCD_Write+0x3c>
 8003c44:	2302      	movs	r3, #2
 8003c46:	e038      	b.n	8003cba <HAL_LCD_Write+0xae>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2202      	movs	r2, #2
 8003c54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8003c58:	f7ff faca 	bl	80031f0 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003c5e:	e010      	b.n	8003c82 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003c60:	f7ff fac6 	bl	80031f0 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c6e:	d908      	bls.n	8003c82 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2202      	movs	r2, #2
 8003c74:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e01b      	b.n	8003cba <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d0e7      	beq.n	8003c60 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	3304      	adds	r3, #4
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	4413      	add	r3, r2
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	401a      	ands	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6819      	ldr	r1, [r3, #0]
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	431a      	orrs	r2, r3
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	3304      	adds	r3, #4
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	e000      	b.n	8003cba <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
  }
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3718      	adds	r7, #24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b086      	sub	sp, #24
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cd4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8003cd6:	7cbb      	ldrb	r3, [r7, #18]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d002      	beq.n	8003ce2 <HAL_LCD_Clear+0x20>
 8003cdc:	7cbb      	ldrb	r3, [r7, #18]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d140      	bne.n	8003d64 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d101      	bne.n	8003cf0 <HAL_LCD_Clear+0x2e>
 8003cec:	2302      	movs	r3, #2
 8003cee:	e03a      	b.n	8003d66 <HAL_LCD_Clear+0xa4>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003d00:	f7ff fa76 	bl	80031f0 <HAL_GetTick>
 8003d04:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003d06:	e010      	b.n	8003d2a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003d08:	f7ff fa72 	bl	80031f0 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d16:	d908      	bls.n	8003d2a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e01d      	b.n	8003d66 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 0304 	and.w	r3, r3, #4
 8003d34:	2b04      	cmp	r3, #4
 8003d36:	d0e7      	beq.n	8003d08 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003d38:	2300      	movs	r3, #0
 8003d3a:	617b      	str	r3, [r7, #20]
 8003d3c:	e00a      	b.n	8003d54 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	3304      	adds	r3, #4
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	4413      	add	r3, r2
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	3301      	adds	r3, #1
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	2b0f      	cmp	r3, #15
 8003d58:	d9f1      	bls.n	8003d3e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f807 	bl	8003d6e <HAL_LCD_UpdateDisplayRequest>
 8003d60:	4603      	mov	r3, r0
 8003d62:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8003d64:	7cfb      	ldrb	r3, [r7, #19]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b084      	sub	sp, #16
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2208      	movs	r2, #8
 8003d7c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f042 0204 	orr.w	r2, r2, #4
 8003d8c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003d8e:	f7ff fa2f 	bl	80031f0 <HAL_GetTick>
 8003d92:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003d94:	e010      	b.n	8003db8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003d96:	f7ff fa2b 	bl	80031f0 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003da4:	d908      	bls.n	8003db8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2204      	movs	r2, #4
 8003daa:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e00f      	b.n	8003dd8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b08      	cmp	r3, #8
 8003dc4:	d1e7      	bne.n	8003d96 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3710      	adds	r7, #16
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003de8:	f7ff fa02 	bl	80031f0 <HAL_GetTick>
 8003dec:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003dee:	e00c      	b.n	8003e0a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003df0:	f7ff f9fe 	bl	80031f0 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003dfe:	d904      	bls.n	8003e0a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e007      	b.n	8003e1a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 0320 	and.w	r3, r3, #32
 8003e14:	2b20      	cmp	r3, #32
 8003e16:	d1eb      	bne.n	8003df0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e28:	4b05      	ldr	r3, [pc, #20]	@ (8003e40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a04      	ldr	r2, [pc, #16]	@ (8003e40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003e2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e32:	6013      	str	r3, [r2, #0]
}
 8003e34:	bf00      	nop
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	40007000 	.word	0x40007000

08003e44 <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8003e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e80 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003e4e:	68da      	ldr	r2, [r3, #12]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f003 031f 	and.w	r3, r3, #31
 8003e56:	43db      	mvns	r3, r3
 8003e58:	401a      	ands	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	095b      	lsrs	r3, r3, #5
 8003e5e:	4908      	ldr	r1, [pc, #32]	@ (8003e80 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8003e64:	4b06      	ldr	r3, [pc, #24]	@ (8003e80 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f003 031f 	and.w	r3, r3, #31
 8003e6e:	4904      	ldr	r1, [pc, #16]	@ (8003e80 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	608b      	str	r3, [r1, #8]


}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	40007000 	.word	0x40007000

08003e84 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8003e88:	4b09      	ldr	r3, [pc, #36]	@ (8003eb0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f023 0307 	bic.w	r3, r3, #7
 8003e90:	4a07      	ldr	r2, [pc, #28]	@ (8003eb0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8003e92:	f043 0303 	orr.w	r3, r3, #3
 8003e96:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003e98:	4b06      	ldr	r3, [pc, #24]	@ (8003eb4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	4a05      	ldr	r2, [pc, #20]	@ (8003eb4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8003e9e:	f043 0304 	orr.w	r3, r3, #4
 8003ea2:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8003ea4:	bf30      	wfi
}
 8003ea6:	bf00      	nop
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr
 8003eb0:	40007000 	.word	0x40007000
 8003eb4:	e000ed00 	.word	0xe000ed00

08003eb8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003ebc:	4b04      	ldr	r3, [pc, #16]	@ (8003ed0 <HAL_PWREx_GetVoltageRange+0x18>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	40007000 	.word	0x40007000

08003ed4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ee2:	d130      	bne.n	8003f46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ee4:	4b23      	ldr	r3, [pc, #140]	@ (8003f74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ef0:	d038      	beq.n	8003f64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ef2:	4b20      	ldr	r3, [pc, #128]	@ (8003f74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003efa:	4a1e      	ldr	r2, [pc, #120]	@ (8003f74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003efc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f00:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f02:	4b1d      	ldr	r3, [pc, #116]	@ (8003f78 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2232      	movs	r2, #50	@ 0x32
 8003f08:	fb02 f303 	mul.w	r3, r2, r3
 8003f0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003f7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f12:	0c9b      	lsrs	r3, r3, #18
 8003f14:	3301      	adds	r3, #1
 8003f16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f18:	e002      	b.n	8003f20 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f20:	4b14      	ldr	r3, [pc, #80]	@ (8003f74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f2c:	d102      	bne.n	8003f34 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1f2      	bne.n	8003f1a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f34:	4b0f      	ldr	r3, [pc, #60]	@ (8003f74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f40:	d110      	bne.n	8003f64 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e00f      	b.n	8003f66 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f46:	4b0b      	ldr	r3, [pc, #44]	@ (8003f74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f52:	d007      	beq.n	8003f64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f54:	4b07      	ldr	r3, [pc, #28]	@ (8003f74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f5c:	4a05      	ldr	r2, [pc, #20]	@ (8003f74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f62:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	40007000 	.word	0x40007000
 8003f78:	20000020 	.word	0x20000020
 8003f7c:	431bde83 	.word	0x431bde83

08003f80 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af02      	add	r7, sp, #8
 8003f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003f88:	f7ff f932 	bl	80031f0 <HAL_GetTick>
 8003f8c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e063      	b.n	8004060 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d10b      	bne.n	8003fbc <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f7fd ff1b 	bl	8001de8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003fb2:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 f858 	bl	800406c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	021a      	lsls	r2, r3, #8
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2120      	movs	r1, #32
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f850 	bl	8004088 <QSPI_WaitFlagStateUntilTimeout>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003fec:	7afb      	ldrb	r3, [r7, #11]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d131      	bne.n	8004056 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003ffc:	f023 0310 	bic.w	r3, r3, #16
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6852      	ldr	r2, [r2, #4]
 8004004:	0611      	lsls	r1, r2, #24
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	68d2      	ldr	r2, [r2, #12]
 800400a:	4311      	orrs	r1, r2
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6812      	ldr	r2, [r2, #0]
 8004010:	430b      	orrs	r3, r1
 8004012:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	4b13      	ldr	r3, [pc, #76]	@ (8004068 <HAL_QSPI_Init+0xe8>)
 800401c:	4013      	ands	r3, r2
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	6912      	ldr	r2, [r2, #16]
 8004022:	0411      	lsls	r1, r2, #16
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	6952      	ldr	r2, [r2, #20]
 8004028:	4311      	orrs	r1, r2
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	6992      	ldr	r2, [r2, #24]
 800402e:	4311      	orrs	r1, r2
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6812      	ldr	r2, [r2, #0]
 8004034:	430b      	orrs	r3, r1
 8004036:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f042 0201 	orr.w	r2, r2, #1
 8004046:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800405e:	7afb      	ldrb	r3, [r7, #11]
}
 8004060:	4618      	mov	r0, r3
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	ffe0f8fe 	.word	0xffe0f8fe

0800406c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	603b      	str	r3, [r7, #0]
 8004094:	4613      	mov	r3, r2
 8004096:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004098:	e01a      	b.n	80040d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a0:	d016      	beq.n	80040d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a2:	f7ff f8a5 	bl	80031f0 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d302      	bcc.n	80040b8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10b      	bne.n	80040d0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2204      	movs	r2, #4
 80040bc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c4:	f043 0201 	orr.w	r2, r3, #1
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e00e      	b.n	80040ee <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689a      	ldr	r2, [r3, #8]
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	bf14      	ite	ne
 80040de:	2301      	movne	r3, #1
 80040e0:	2300      	moveq	r3, #0
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	461a      	mov	r2, r3
 80040e6:	79fb      	ldrb	r3, [r7, #7]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d1d6      	bne.n	800409a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b088      	sub	sp, #32
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e3ca      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800410a:	4b97      	ldr	r3, [pc, #604]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 030c 	and.w	r3, r3, #12
 8004112:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004114:	4b94      	ldr	r3, [pc, #592]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f003 0303 	and.w	r3, r3, #3
 800411c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0310 	and.w	r3, r3, #16
 8004126:	2b00      	cmp	r3, #0
 8004128:	f000 80e4 	beq.w	80042f4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d007      	beq.n	8004142 <HAL_RCC_OscConfig+0x4a>
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	2b0c      	cmp	r3, #12
 8004136:	f040 808b 	bne.w	8004250 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2b01      	cmp	r3, #1
 800413e:	f040 8087 	bne.w	8004250 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004142:	4b89      	ldr	r3, [pc, #548]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d005      	beq.n	800415a <HAL_RCC_OscConfig+0x62>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e3a2      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a1a      	ldr	r2, [r3, #32]
 800415e:	4b82      	ldr	r3, [pc, #520]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0308 	and.w	r3, r3, #8
 8004166:	2b00      	cmp	r3, #0
 8004168:	d004      	beq.n	8004174 <HAL_RCC_OscConfig+0x7c>
 800416a:	4b7f      	ldr	r3, [pc, #508]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004172:	e005      	b.n	8004180 <HAL_RCC_OscConfig+0x88>
 8004174:	4b7c      	ldr	r3, [pc, #496]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004176:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800417a:	091b      	lsrs	r3, r3, #4
 800417c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004180:	4293      	cmp	r3, r2
 8004182:	d223      	bcs.n	80041cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	4618      	mov	r0, r3
 800418a:	f000 fd55 	bl	8004c38 <RCC_SetFlashLatencyFromMSIRange>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e383      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004198:	4b73      	ldr	r3, [pc, #460]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a72      	ldr	r2, [pc, #456]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800419e:	f043 0308 	orr.w	r3, r3, #8
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	4b70      	ldr	r3, [pc, #448]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	496d      	ldr	r1, [pc, #436]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041b6:	4b6c      	ldr	r3, [pc, #432]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	021b      	lsls	r3, r3, #8
 80041c4:	4968      	ldr	r1, [pc, #416]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	604b      	str	r3, [r1, #4]
 80041ca:	e025      	b.n	8004218 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041cc:	4b66      	ldr	r3, [pc, #408]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a65      	ldr	r2, [pc, #404]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041d2:	f043 0308 	orr.w	r3, r3, #8
 80041d6:	6013      	str	r3, [r2, #0]
 80041d8:	4b63      	ldr	r3, [pc, #396]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	4960      	ldr	r1, [pc, #384]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	69db      	ldr	r3, [r3, #28]
 80041f6:	021b      	lsls	r3, r3, #8
 80041f8:	495b      	ldr	r1, [pc, #364]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d109      	bne.n	8004218 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a1b      	ldr	r3, [r3, #32]
 8004208:	4618      	mov	r0, r3
 800420a:	f000 fd15 	bl	8004c38 <RCC_SetFlashLatencyFromMSIRange>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e343      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004218:	f000 fc4a 	bl	8004ab0 <HAL_RCC_GetSysClockFreq>
 800421c:	4602      	mov	r2, r0
 800421e:	4b52      	ldr	r3, [pc, #328]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	091b      	lsrs	r3, r3, #4
 8004224:	f003 030f 	and.w	r3, r3, #15
 8004228:	4950      	ldr	r1, [pc, #320]	@ (800436c <HAL_RCC_OscConfig+0x274>)
 800422a:	5ccb      	ldrb	r3, [r1, r3]
 800422c:	f003 031f 	and.w	r3, r3, #31
 8004230:	fa22 f303 	lsr.w	r3, r2, r3
 8004234:	4a4e      	ldr	r2, [pc, #312]	@ (8004370 <HAL_RCC_OscConfig+0x278>)
 8004236:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004238:	4b4e      	ldr	r3, [pc, #312]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f7fe ff87 	bl	8003150 <HAL_InitTick>
 8004242:	4603      	mov	r3, r0
 8004244:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004246:	7bfb      	ldrb	r3, [r7, #15]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d052      	beq.n	80042f2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800424c:	7bfb      	ldrb	r3, [r7, #15]
 800424e:	e327      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d032      	beq.n	80042be <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004258:	4b43      	ldr	r3, [pc, #268]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a42      	ldr	r2, [pc, #264]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800425e:	f043 0301 	orr.w	r3, r3, #1
 8004262:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004264:	f7fe ffc4 	bl	80031f0 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800426c:	f7fe ffc0 	bl	80031f0 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e310      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800427e:	4b3a      	ldr	r3, [pc, #232]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800428a:	4b37      	ldr	r3, [pc, #220]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a36      	ldr	r2, [pc, #216]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004290:	f043 0308 	orr.w	r3, r3, #8
 8004294:	6013      	str	r3, [r2, #0]
 8004296:	4b34      	ldr	r3, [pc, #208]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	4931      	ldr	r1, [pc, #196]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042a8:	4b2f      	ldr	r3, [pc, #188]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	69db      	ldr	r3, [r3, #28]
 80042b4:	021b      	lsls	r3, r3, #8
 80042b6:	492c      	ldr	r1, [pc, #176]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	604b      	str	r3, [r1, #4]
 80042bc:	e01a      	b.n	80042f4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80042be:	4b2a      	ldr	r3, [pc, #168]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a29      	ldr	r2, [pc, #164]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80042c4:	f023 0301 	bic.w	r3, r3, #1
 80042c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042ca:	f7fe ff91 	bl	80031f0 <HAL_GetTick>
 80042ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042d0:	e008      	b.n	80042e4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042d2:	f7fe ff8d 	bl	80031f0 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e2dd      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042e4:	4b20      	ldr	r3, [pc, #128]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1f0      	bne.n	80042d2 <HAL_RCC_OscConfig+0x1da>
 80042f0:	e000      	b.n	80042f4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d074      	beq.n	80043ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004300:	69bb      	ldr	r3, [r7, #24]
 8004302:	2b08      	cmp	r3, #8
 8004304:	d005      	beq.n	8004312 <HAL_RCC_OscConfig+0x21a>
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	2b0c      	cmp	r3, #12
 800430a:	d10e      	bne.n	800432a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	2b03      	cmp	r3, #3
 8004310:	d10b      	bne.n	800432a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004312:	4b15      	ldr	r3, [pc, #84]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d064      	beq.n	80043e8 <HAL_RCC_OscConfig+0x2f0>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d160      	bne.n	80043e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e2ba      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004332:	d106      	bne.n	8004342 <HAL_RCC_OscConfig+0x24a>
 8004334:	4b0c      	ldr	r3, [pc, #48]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a0b      	ldr	r2, [pc, #44]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800433a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800433e:	6013      	str	r3, [r2, #0]
 8004340:	e026      	b.n	8004390 <HAL_RCC_OscConfig+0x298>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800434a:	d115      	bne.n	8004378 <HAL_RCC_OscConfig+0x280>
 800434c:	4b06      	ldr	r3, [pc, #24]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a05      	ldr	r2, [pc, #20]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 8004352:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	4b03      	ldr	r3, [pc, #12]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a02      	ldr	r2, [pc, #8]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800435e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004362:	6013      	str	r3, [r2, #0]
 8004364:	e014      	b.n	8004390 <HAL_RCC_OscConfig+0x298>
 8004366:	bf00      	nop
 8004368:	40021000 	.word	0x40021000
 800436c:	0800683c 	.word	0x0800683c
 8004370:	20000020 	.word	0x20000020
 8004374:	2000002c 	.word	0x2000002c
 8004378:	4ba0      	ldr	r3, [pc, #640]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a9f      	ldr	r2, [pc, #636]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 800437e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004382:	6013      	str	r3, [r2, #0]
 8004384:	4b9d      	ldr	r3, [pc, #628]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a9c      	ldr	r2, [pc, #624]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 800438a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800438e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d013      	beq.n	80043c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004398:	f7fe ff2a 	bl	80031f0 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800439e:	e008      	b.n	80043b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043a0:	f7fe ff26 	bl	80031f0 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b64      	cmp	r3, #100	@ 0x64
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e276      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043b2:	4b92      	ldr	r3, [pc, #584]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d0f0      	beq.n	80043a0 <HAL_RCC_OscConfig+0x2a8>
 80043be:	e014      	b.n	80043ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c0:	f7fe ff16 	bl	80031f0 <HAL_GetTick>
 80043c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043c6:	e008      	b.n	80043da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043c8:	f7fe ff12 	bl	80031f0 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b64      	cmp	r3, #100	@ 0x64
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e262      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043da:	4b88      	ldr	r3, [pc, #544]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1f0      	bne.n	80043c8 <HAL_RCC_OscConfig+0x2d0>
 80043e6:	e000      	b.n	80043ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0302 	and.w	r3, r3, #2
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d060      	beq.n	80044b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	2b04      	cmp	r3, #4
 80043fa:	d005      	beq.n	8004408 <HAL_RCC_OscConfig+0x310>
 80043fc:	69bb      	ldr	r3, [r7, #24]
 80043fe:	2b0c      	cmp	r3, #12
 8004400:	d119      	bne.n	8004436 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2b02      	cmp	r3, #2
 8004406:	d116      	bne.n	8004436 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004408:	4b7c      	ldr	r3, [pc, #496]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004410:	2b00      	cmp	r3, #0
 8004412:	d005      	beq.n	8004420 <HAL_RCC_OscConfig+0x328>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e23f      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004420:	4b76      	ldr	r3, [pc, #472]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	061b      	lsls	r3, r3, #24
 800442e:	4973      	ldr	r1, [pc, #460]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004430:	4313      	orrs	r3, r2
 8004432:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004434:	e040      	b.n	80044b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d023      	beq.n	8004486 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800443e:	4b6f      	ldr	r3, [pc, #444]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a6e      	ldr	r2, [pc, #440]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004448:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800444a:	f7fe fed1 	bl	80031f0 <HAL_GetTick>
 800444e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004450:	e008      	b.n	8004464 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004452:	f7fe fecd 	bl	80031f0 <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	2b02      	cmp	r3, #2
 800445e:	d901      	bls.n	8004464 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	e21d      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004464:	4b65      	ldr	r3, [pc, #404]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800446c:	2b00      	cmp	r3, #0
 800446e:	d0f0      	beq.n	8004452 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004470:	4b62      	ldr	r3, [pc, #392]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	061b      	lsls	r3, r3, #24
 800447e:	495f      	ldr	r1, [pc, #380]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004480:	4313      	orrs	r3, r2
 8004482:	604b      	str	r3, [r1, #4]
 8004484:	e018      	b.n	80044b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004486:	4b5d      	ldr	r3, [pc, #372]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a5c      	ldr	r2, [pc, #368]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 800448c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004492:	f7fe fead 	bl	80031f0 <HAL_GetTick>
 8004496:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800449a:	f7fe fea9 	bl	80031f0 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e1f9      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044ac:	4b53      	ldr	r3, [pc, #332]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1f0      	bne.n	800449a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0308 	and.w	r3, r3, #8
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d03c      	beq.n	800453e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d01c      	beq.n	8004506 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044cc:	4b4b      	ldr	r3, [pc, #300]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80044ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044d2:	4a4a      	ldr	r2, [pc, #296]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80044d4:	f043 0301 	orr.w	r3, r3, #1
 80044d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044dc:	f7fe fe88 	bl	80031f0 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044e4:	f7fe fe84 	bl	80031f0 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e1d4      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044f6:	4b41      	ldr	r3, [pc, #260]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80044f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0ef      	beq.n	80044e4 <HAL_RCC_OscConfig+0x3ec>
 8004504:	e01b      	b.n	800453e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004506:	4b3d      	ldr	r3, [pc, #244]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004508:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800450c:	4a3b      	ldr	r2, [pc, #236]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 800450e:	f023 0301 	bic.w	r3, r3, #1
 8004512:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004516:	f7fe fe6b 	bl	80031f0 <HAL_GetTick>
 800451a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800451c:	e008      	b.n	8004530 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800451e:	f7fe fe67 	bl	80031f0 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	2b02      	cmp	r3, #2
 800452a:	d901      	bls.n	8004530 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e1b7      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004530:	4b32      	ldr	r3, [pc, #200]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004532:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1ef      	bne.n	800451e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0304 	and.w	r3, r3, #4
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 80a6 	beq.w	8004698 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800454c:	2300      	movs	r3, #0
 800454e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004550:	4b2a      	ldr	r3, [pc, #168]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10d      	bne.n	8004578 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800455c:	4b27      	ldr	r3, [pc, #156]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 800455e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004560:	4a26      	ldr	r2, [pc, #152]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 8004562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004566:	6593      	str	r3, [r2, #88]	@ 0x58
 8004568:	4b24      	ldr	r3, [pc, #144]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 800456a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004570:	60bb      	str	r3, [r7, #8]
 8004572:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004574:	2301      	movs	r3, #1
 8004576:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004578:	4b21      	ldr	r3, [pc, #132]	@ (8004600 <HAL_RCC_OscConfig+0x508>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004580:	2b00      	cmp	r3, #0
 8004582:	d118      	bne.n	80045b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004584:	4b1e      	ldr	r3, [pc, #120]	@ (8004600 <HAL_RCC_OscConfig+0x508>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a1d      	ldr	r2, [pc, #116]	@ (8004600 <HAL_RCC_OscConfig+0x508>)
 800458a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800458e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004590:	f7fe fe2e 	bl	80031f0 <HAL_GetTick>
 8004594:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004598:	f7fe fe2a 	bl	80031f0 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e17a      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045aa:	4b15      	ldr	r3, [pc, #84]	@ (8004600 <HAL_RCC_OscConfig+0x508>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0f0      	beq.n	8004598 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d108      	bne.n	80045d0 <HAL_RCC_OscConfig+0x4d8>
 80045be:	4b0f      	ldr	r3, [pc, #60]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80045c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c4:	4a0d      	ldr	r2, [pc, #52]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80045c6:	f043 0301 	orr.w	r3, r3, #1
 80045ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045ce:	e029      	b.n	8004624 <HAL_RCC_OscConfig+0x52c>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	2b05      	cmp	r3, #5
 80045d6:	d115      	bne.n	8004604 <HAL_RCC_OscConfig+0x50c>
 80045d8:	4b08      	ldr	r3, [pc, #32]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80045da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045de:	4a07      	ldr	r2, [pc, #28]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80045e0:	f043 0304 	orr.w	r3, r3, #4
 80045e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045e8:	4b04      	ldr	r3, [pc, #16]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80045ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ee:	4a03      	ldr	r2, [pc, #12]	@ (80045fc <HAL_RCC_OscConfig+0x504>)
 80045f0:	f043 0301 	orr.w	r3, r3, #1
 80045f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80045f8:	e014      	b.n	8004624 <HAL_RCC_OscConfig+0x52c>
 80045fa:	bf00      	nop
 80045fc:	40021000 	.word	0x40021000
 8004600:	40007000 	.word	0x40007000
 8004604:	4b9c      	ldr	r3, [pc, #624]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800460a:	4a9b      	ldr	r2, [pc, #620]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800460c:	f023 0301 	bic.w	r3, r3, #1
 8004610:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004614:	4b98      	ldr	r3, [pc, #608]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800461a:	4a97      	ldr	r2, [pc, #604]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800461c:	f023 0304 	bic.w	r3, r3, #4
 8004620:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d016      	beq.n	800465a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462c:	f7fe fde0 	bl	80031f0 <HAL_GetTick>
 8004630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004632:	e00a      	b.n	800464a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004634:	f7fe fddc 	bl	80031f0 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004642:	4293      	cmp	r3, r2
 8004644:	d901      	bls.n	800464a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e12a      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800464a:	4b8b      	ldr	r3, [pc, #556]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800464c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0ed      	beq.n	8004634 <HAL_RCC_OscConfig+0x53c>
 8004658:	e015      	b.n	8004686 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800465a:	f7fe fdc9 	bl	80031f0 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004660:	e00a      	b.n	8004678 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004662:	f7fe fdc5 	bl	80031f0 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004670:	4293      	cmp	r3, r2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e113      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004678:	4b7f      	ldr	r3, [pc, #508]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800467a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1ed      	bne.n	8004662 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004686:	7ffb      	ldrb	r3, [r7, #31]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d105      	bne.n	8004698 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800468c:	4b7a      	ldr	r3, [pc, #488]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800468e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004690:	4a79      	ldr	r2, [pc, #484]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004696:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469c:	2b00      	cmp	r3, #0
 800469e:	f000 80fe 	beq.w	800489e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	f040 80d0 	bne.w	800484c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80046ac:	4b72      	ldr	r3, [pc, #456]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f003 0203 	and.w	r2, r3, #3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046bc:	429a      	cmp	r2, r3
 80046be:	d130      	bne.n	8004722 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ca:	3b01      	subs	r3, #1
 80046cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d127      	bne.n	8004722 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046de:	429a      	cmp	r2, r3
 80046e0:	d11f      	bne.n	8004722 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80046ec:	2a07      	cmp	r2, #7
 80046ee:	bf14      	ite	ne
 80046f0:	2201      	movne	r2, #1
 80046f2:	2200      	moveq	r2, #0
 80046f4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d113      	bne.n	8004722 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004704:	085b      	lsrs	r3, r3, #1
 8004706:	3b01      	subs	r3, #1
 8004708:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800470a:	429a      	cmp	r2, r3
 800470c:	d109      	bne.n	8004722 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004718:	085b      	lsrs	r3, r3, #1
 800471a:	3b01      	subs	r3, #1
 800471c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800471e:	429a      	cmp	r2, r3
 8004720:	d06e      	beq.n	8004800 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	2b0c      	cmp	r3, #12
 8004726:	d069      	beq.n	80047fc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004728:	4b53      	ldr	r3, [pc, #332]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d105      	bne.n	8004740 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004734:	4b50      	ldr	r3, [pc, #320]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e0ad      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004744:	4b4c      	ldr	r3, [pc, #304]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a4b      	ldr	r2, [pc, #300]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800474a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800474e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004750:	f7fe fd4e 	bl	80031f0 <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004758:	f7fe fd4a 	bl	80031f0 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e09a      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800476a:	4b43      	ldr	r3, [pc, #268]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004776:	4b40      	ldr	r3, [pc, #256]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	4b40      	ldr	r3, [pc, #256]	@ (800487c <HAL_RCC_OscConfig+0x784>)
 800477c:	4013      	ands	r3, r2
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004786:	3a01      	subs	r2, #1
 8004788:	0112      	lsls	r2, r2, #4
 800478a:	4311      	orrs	r1, r2
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004790:	0212      	lsls	r2, r2, #8
 8004792:	4311      	orrs	r1, r2
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004798:	0852      	lsrs	r2, r2, #1
 800479a:	3a01      	subs	r2, #1
 800479c:	0552      	lsls	r2, r2, #21
 800479e:	4311      	orrs	r1, r2
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80047a4:	0852      	lsrs	r2, r2, #1
 80047a6:	3a01      	subs	r2, #1
 80047a8:	0652      	lsls	r2, r2, #25
 80047aa:	4311      	orrs	r1, r2
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047b0:	0912      	lsrs	r2, r2, #4
 80047b2:	0452      	lsls	r2, r2, #17
 80047b4:	430a      	orrs	r2, r1
 80047b6:	4930      	ldr	r1, [pc, #192]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80047bc:	4b2e      	ldr	r3, [pc, #184]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 80047c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	4a2a      	ldr	r2, [pc, #168]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 80047ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047d4:	f7fe fd0c 	bl	80031f0 <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047da:	e008      	b.n	80047ee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047dc:	f7fe fd08 	bl	80031f0 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e058      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ee:	4b22      	ldr	r3, [pc, #136]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d0f0      	beq.n	80047dc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047fa:	e050      	b.n	800489e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e04f      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004800:	4b1d      	ldr	r3, [pc, #116]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d148      	bne.n	800489e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800480c:	4b1a      	ldr	r3, [pc, #104]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a19      	ldr	r2, [pc, #100]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004812:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004816:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004818:	4b17      	ldr	r3, [pc, #92]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	4a16      	ldr	r2, [pc, #88]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 800481e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004822:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004824:	f7fe fce4 	bl	80031f0 <HAL_GetTick>
 8004828:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800482a:	e008      	b.n	800483e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800482c:	f7fe fce0 	bl	80031f0 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e030      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800483e:	4b0e      	ldr	r3, [pc, #56]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0f0      	beq.n	800482c <HAL_RCC_OscConfig+0x734>
 800484a:	e028      	b.n	800489e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	2b0c      	cmp	r3, #12
 8004850:	d023      	beq.n	800489a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004852:	4b09      	ldr	r3, [pc, #36]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a08      	ldr	r2, [pc, #32]	@ (8004878 <HAL_RCC_OscConfig+0x780>)
 8004858:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800485c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800485e:	f7fe fcc7 	bl	80031f0 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004864:	e00c      	b.n	8004880 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004866:	f7fe fcc3 	bl	80031f0 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d905      	bls.n	8004880 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e013      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
 8004878:	40021000 	.word	0x40021000
 800487c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004880:	4b09      	ldr	r3, [pc, #36]	@ (80048a8 <HAL_RCC_OscConfig+0x7b0>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1ec      	bne.n	8004866 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800488c:	4b06      	ldr	r3, [pc, #24]	@ (80048a8 <HAL_RCC_OscConfig+0x7b0>)
 800488e:	68da      	ldr	r2, [r3, #12]
 8004890:	4905      	ldr	r1, [pc, #20]	@ (80048a8 <HAL_RCC_OscConfig+0x7b0>)
 8004892:	4b06      	ldr	r3, [pc, #24]	@ (80048ac <HAL_RCC_OscConfig+0x7b4>)
 8004894:	4013      	ands	r3, r2
 8004896:	60cb      	str	r3, [r1, #12]
 8004898:	e001      	b.n	800489e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e000      	b.n	80048a0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3720      	adds	r7, #32
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40021000 	.word	0x40021000
 80048ac:	feeefffc 	.word	0xfeeefffc

080048b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d101      	bne.n	80048c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e0e7      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048c4:	4b75      	ldr	r3, [pc, #468]	@ (8004a9c <HAL_RCC_ClockConfig+0x1ec>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d910      	bls.n	80048f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048d2:	4b72      	ldr	r3, [pc, #456]	@ (8004a9c <HAL_RCC_ClockConfig+0x1ec>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f023 0207 	bic.w	r2, r3, #7
 80048da:	4970      	ldr	r1, [pc, #448]	@ (8004a9c <HAL_RCC_ClockConfig+0x1ec>)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	4313      	orrs	r3, r2
 80048e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e2:	4b6e      	ldr	r3, [pc, #440]	@ (8004a9c <HAL_RCC_ClockConfig+0x1ec>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0307 	and.w	r3, r3, #7
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d001      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e0cf      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d010      	beq.n	8004922 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	4b66      	ldr	r3, [pc, #408]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800490c:	429a      	cmp	r2, r3
 800490e:	d908      	bls.n	8004922 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004910:	4b63      	ldr	r3, [pc, #396]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	4960      	ldr	r1, [pc, #384]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 800491e:	4313      	orrs	r3, r2
 8004920:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d04c      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	2b03      	cmp	r3, #3
 8004934:	d107      	bne.n	8004946 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004936:	4b5a      	ldr	r3, [pc, #360]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d121      	bne.n	8004986 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e0a6      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2b02      	cmp	r3, #2
 800494c:	d107      	bne.n	800495e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800494e:	4b54      	ldr	r3, [pc, #336]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d115      	bne.n	8004986 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e09a      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d107      	bne.n	8004976 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004966:	4b4e      	ldr	r3, [pc, #312]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d109      	bne.n	8004986 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e08e      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004976:	4b4a      	ldr	r3, [pc, #296]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e086      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004986:	4b46      	ldr	r3, [pc, #280]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f023 0203 	bic.w	r2, r3, #3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	4943      	ldr	r1, [pc, #268]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004994:	4313      	orrs	r3, r2
 8004996:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004998:	f7fe fc2a 	bl	80031f0 <HAL_GetTick>
 800499c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800499e:	e00a      	b.n	80049b6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049a0:	f7fe fc26 	bl	80031f0 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e06e      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b6:	4b3a      	ldr	r3, [pc, #232]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f003 020c 	and.w	r2, r3, #12
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d1eb      	bne.n	80049a0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d010      	beq.n	80049f6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	4b31      	ldr	r3, [pc, #196]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d208      	bcs.n	80049f6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049e4:	4b2e      	ldr	r3, [pc, #184]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	492b      	ldr	r1, [pc, #172]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049f6:	4b29      	ldr	r3, [pc, #164]	@ (8004a9c <HAL_RCC_ClockConfig+0x1ec>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d210      	bcs.n	8004a26 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a04:	4b25      	ldr	r3, [pc, #148]	@ (8004a9c <HAL_RCC_ClockConfig+0x1ec>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f023 0207 	bic.w	r2, r3, #7
 8004a0c:	4923      	ldr	r1, [pc, #140]	@ (8004a9c <HAL_RCC_ClockConfig+0x1ec>)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a14:	4b21      	ldr	r3, [pc, #132]	@ (8004a9c <HAL_RCC_ClockConfig+0x1ec>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0307 	and.w	r3, r3, #7
 8004a1c:	683a      	ldr	r2, [r7, #0]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d001      	beq.n	8004a26 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e036      	b.n	8004a94 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d008      	beq.n	8004a44 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a32:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	4918      	ldr	r1, [pc, #96]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0308 	and.w	r3, r3, #8
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d009      	beq.n	8004a64 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a50:	4b13      	ldr	r3, [pc, #76]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	00db      	lsls	r3, r3, #3
 8004a5e:	4910      	ldr	r1, [pc, #64]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a60:	4313      	orrs	r3, r2
 8004a62:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a64:	f000 f824 	bl	8004ab0 <HAL_RCC_GetSysClockFreq>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	091b      	lsrs	r3, r3, #4
 8004a70:	f003 030f 	and.w	r3, r3, #15
 8004a74:	490b      	ldr	r1, [pc, #44]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1f4>)
 8004a76:	5ccb      	ldrb	r3, [r1, r3]
 8004a78:	f003 031f 	and.w	r3, r3, #31
 8004a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a80:	4a09      	ldr	r2, [pc, #36]	@ (8004aa8 <HAL_RCC_ClockConfig+0x1f8>)
 8004a82:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a84:	4b09      	ldr	r3, [pc, #36]	@ (8004aac <HAL_RCC_ClockConfig+0x1fc>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7fe fb61 	bl	8003150 <HAL_InitTick>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a92:	7afb      	ldrb	r3, [r7, #11]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40022000 	.word	0x40022000
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	0800683c 	.word	0x0800683c
 8004aa8:	20000020 	.word	0x20000020
 8004aac:	2000002c 	.word	0x2000002c

08004ab0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b089      	sub	sp, #36	@ 0x24
 8004ab4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	61fb      	str	r3, [r7, #28]
 8004aba:	2300      	movs	r3, #0
 8004abc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004abe:	4b3e      	ldr	r3, [pc, #248]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f003 030c 	and.w	r3, r3, #12
 8004ac6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ac8:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	f003 0303 	and.w	r3, r3, #3
 8004ad0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d005      	beq.n	8004ae4 <HAL_RCC_GetSysClockFreq+0x34>
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	2b0c      	cmp	r3, #12
 8004adc:	d121      	bne.n	8004b22 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d11e      	bne.n	8004b22 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ae4:	4b34      	ldr	r3, [pc, #208]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d107      	bne.n	8004b00 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004af0:	4b31      	ldr	r3, [pc, #196]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004af6:	0a1b      	lsrs	r3, r3, #8
 8004af8:	f003 030f 	and.w	r3, r3, #15
 8004afc:	61fb      	str	r3, [r7, #28]
 8004afe:	e005      	b.n	8004b0c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b00:	4b2d      	ldr	r3, [pc, #180]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	091b      	lsrs	r3, r3, #4
 8004b06:	f003 030f 	and.w	r3, r3, #15
 8004b0a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b0c:	4a2b      	ldr	r2, [pc, #172]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x10c>)
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b14:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10d      	bne.n	8004b38 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b20:	e00a      	b.n	8004b38 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	2b04      	cmp	r3, #4
 8004b26:	d102      	bne.n	8004b2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004b28:	4b25      	ldr	r3, [pc, #148]	@ (8004bc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b2a:	61bb      	str	r3, [r7, #24]
 8004b2c:	e004      	b.n	8004b38 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d101      	bne.n	8004b38 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b34:	4b23      	ldr	r3, [pc, #140]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b36:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	2b0c      	cmp	r3, #12
 8004b3c:	d134      	bne.n	8004ba8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	f003 0303 	and.w	r3, r3, #3
 8004b46:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d003      	beq.n	8004b56 <HAL_RCC_GetSysClockFreq+0xa6>
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2b03      	cmp	r3, #3
 8004b52:	d003      	beq.n	8004b5c <HAL_RCC_GetSysClockFreq+0xac>
 8004b54:	e005      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b56:	4b1a      	ldr	r3, [pc, #104]	@ (8004bc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b58:	617b      	str	r3, [r7, #20]
      break;
 8004b5a:	e005      	b.n	8004b68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b5c:	4b19      	ldr	r3, [pc, #100]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b5e:	617b      	str	r3, [r7, #20]
      break;
 8004b60:	e002      	b.n	8004b68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	617b      	str	r3, [r7, #20]
      break;
 8004b66:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b68:	4b13      	ldr	r3, [pc, #76]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	091b      	lsrs	r3, r3, #4
 8004b6e:	f003 0307 	and.w	r3, r3, #7
 8004b72:	3301      	adds	r3, #1
 8004b74:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b76:	4b10      	ldr	r3, [pc, #64]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	0a1b      	lsrs	r3, r3, #8
 8004b7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b80:	697a      	ldr	r2, [r7, #20]
 8004b82:	fb03 f202 	mul.w	r2, r3, r2
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b8c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	0e5b      	lsrs	r3, r3, #25
 8004b94:	f003 0303 	and.w	r3, r3, #3
 8004b98:	3301      	adds	r3, #1
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ba8:	69bb      	ldr	r3, [r7, #24]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3724      	adds	r7, #36	@ 0x24
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	08006854 	.word	0x08006854
 8004bc0:	00f42400 	.word	0x00f42400
 8004bc4:	007a1200 	.word	0x007a1200

08004bc8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bcc:	4b03      	ldr	r3, [pc, #12]	@ (8004bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8004bce:	681b      	ldr	r3, [r3, #0]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	20000020 	.word	0x20000020

08004be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004be4:	f7ff fff0 	bl	8004bc8 <HAL_RCC_GetHCLKFreq>
 8004be8:	4602      	mov	r2, r0
 8004bea:	4b06      	ldr	r3, [pc, #24]	@ (8004c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	0a1b      	lsrs	r3, r3, #8
 8004bf0:	f003 0307 	and.w	r3, r3, #7
 8004bf4:	4904      	ldr	r1, [pc, #16]	@ (8004c08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bf6:	5ccb      	ldrb	r3, [r1, r3]
 8004bf8:	f003 031f 	and.w	r3, r3, #31
 8004bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	40021000 	.word	0x40021000
 8004c08:	0800684c 	.word	0x0800684c

08004c0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c10:	f7ff ffda 	bl	8004bc8 <HAL_RCC_GetHCLKFreq>
 8004c14:	4602      	mov	r2, r0
 8004c16:	4b06      	ldr	r3, [pc, #24]	@ (8004c30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	0adb      	lsrs	r3, r3, #11
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	4904      	ldr	r1, [pc, #16]	@ (8004c34 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c22:	5ccb      	ldrb	r3, [r1, r3]
 8004c24:	f003 031f 	and.w	r3, r3, #31
 8004c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40021000 	.word	0x40021000
 8004c34:	0800684c 	.word	0x0800684c

08004c38 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b086      	sub	sp, #24
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c40:	2300      	movs	r3, #0
 8004c42:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c44:	4b2a      	ldr	r3, [pc, #168]	@ (8004cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d003      	beq.n	8004c58 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c50:	f7ff f932 	bl	8003eb8 <HAL_PWREx_GetVoltageRange>
 8004c54:	6178      	str	r0, [r7, #20]
 8004c56:	e014      	b.n	8004c82 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c58:	4b25      	ldr	r3, [pc, #148]	@ (8004cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c5c:	4a24      	ldr	r2, [pc, #144]	@ (8004cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c62:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c64:	4b22      	ldr	r3, [pc, #136]	@ (8004cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c6c:	60fb      	str	r3, [r7, #12]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c70:	f7ff f922 	bl	8003eb8 <HAL_PWREx_GetVoltageRange>
 8004c74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c76:	4b1e      	ldr	r3, [pc, #120]	@ (8004cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7a:	4a1d      	ldr	r2, [pc, #116]	@ (8004cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c80:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c88:	d10b      	bne.n	8004ca2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b80      	cmp	r3, #128	@ 0x80
 8004c8e:	d919      	bls.n	8004cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2ba0      	cmp	r3, #160	@ 0xa0
 8004c94:	d902      	bls.n	8004c9c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c96:	2302      	movs	r3, #2
 8004c98:	613b      	str	r3, [r7, #16]
 8004c9a:	e013      	b.n	8004cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	613b      	str	r3, [r7, #16]
 8004ca0:	e010      	b.n	8004cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b80      	cmp	r3, #128	@ 0x80
 8004ca6:	d902      	bls.n	8004cae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004ca8:	2303      	movs	r3, #3
 8004caa:	613b      	str	r3, [r7, #16]
 8004cac:	e00a      	b.n	8004cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2b80      	cmp	r3, #128	@ 0x80
 8004cb2:	d102      	bne.n	8004cba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	613b      	str	r3, [r7, #16]
 8004cb8:	e004      	b.n	8004cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2b70      	cmp	r3, #112	@ 0x70
 8004cbe:	d101      	bne.n	8004cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f023 0207 	bic.w	r2, r3, #7
 8004ccc:	4909      	ldr	r1, [pc, #36]	@ (8004cf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004cd4:	4b07      	ldr	r3, [pc, #28]	@ (8004cf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0307 	and.w	r3, r3, #7
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d001      	beq.n	8004ce6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e000      	b.n	8004ce8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	40022000 	.word	0x40022000

08004cf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d00:	2300      	movs	r3, #0
 8004d02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d04:	2300      	movs	r3, #0
 8004d06:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d041      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d18:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d1c:	d02a      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004d1e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d22:	d824      	bhi.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d28:	d008      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004d2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d2e:	d81e      	bhi.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00a      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004d34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d38:	d010      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d3a:	e018      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d3c:	4b86      	ldr	r3, [pc, #536]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	4a85      	ldr	r2, [pc, #532]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d46:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d48:	e015      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3304      	adds	r3, #4
 8004d4e:	2100      	movs	r1, #0
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fadd 	bl	8005310 <RCCEx_PLLSAI1_Config>
 8004d56:	4603      	mov	r3, r0
 8004d58:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d5a:	e00c      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3320      	adds	r3, #32
 8004d60:	2100      	movs	r1, #0
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 fbc8 	bl	80054f8 <RCCEx_PLLSAI2_Config>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d6c:	e003      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	74fb      	strb	r3, [r7, #19]
      break;
 8004d72:	e000      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d76:	7cfb      	ldrb	r3, [r7, #19]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d10b      	bne.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d7c:	4b76      	ldr	r3, [pc, #472]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d82:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d8a:	4973      	ldr	r1, [pc, #460]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004d92:	e001      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d94:	7cfb      	ldrb	r3, [r7, #19]
 8004d96:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d041      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004da8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dac:	d02a      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004dae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004db2:	d824      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004db4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004db8:	d008      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004dba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dbe:	d81e      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00a      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004dc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dc8:	d010      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004dca:	e018      	b.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004dcc:	4b62      	ldr	r3, [pc, #392]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	4a61      	ldr	r2, [pc, #388]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dd8:	e015      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	3304      	adds	r3, #4
 8004dde:	2100      	movs	r1, #0
 8004de0:	4618      	mov	r0, r3
 8004de2:	f000 fa95 	bl	8005310 <RCCEx_PLLSAI1_Config>
 8004de6:	4603      	mov	r3, r0
 8004de8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dea:	e00c      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	3320      	adds	r3, #32
 8004df0:	2100      	movs	r1, #0
 8004df2:	4618      	mov	r0, r3
 8004df4:	f000 fb80 	bl	80054f8 <RCCEx_PLLSAI2_Config>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dfc:	e003      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	74fb      	strb	r3, [r7, #19]
      break;
 8004e02:	e000      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004e04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e06:	7cfb      	ldrb	r3, [r7, #19]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d10b      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e0c:	4b52      	ldr	r3, [pc, #328]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e12:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e1a:	494f      	ldr	r1, [pc, #316]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004e22:	e001      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e24:	7cfb      	ldrb	r3, [r7, #19]
 8004e26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 80a0 	beq.w	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e36:	2300      	movs	r3, #0
 8004e38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e3a:	4b47      	ldr	r3, [pc, #284]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004e46:	2301      	movs	r3, #1
 8004e48:	e000      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00d      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e50:	4b41      	ldr	r3, [pc, #260]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e54:	4a40      	ldr	r2, [pc, #256]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e5c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e64:	60bb      	str	r3, [r7, #8]
 8004e66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e6c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a3a      	ldr	r2, [pc, #232]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e78:	f7fe f9ba 	bl	80031f0 <HAL_GetTick>
 8004e7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e7e:	e009      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e80:	f7fe f9b6 	bl	80031f0 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d902      	bls.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	74fb      	strb	r3, [r7, #19]
        break;
 8004e92:	e005      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e94:	4b31      	ldr	r3, [pc, #196]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d0ef      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004ea0:	7cfb      	ldrb	r3, [r7, #19]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d15c      	bne.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ea6:	4b2c      	ldr	r3, [pc, #176]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eb0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d01f      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d019      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ec4:	4b24      	ldr	r3, [pc, #144]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ece:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ed0:	4b21      	ldr	r3, [pc, #132]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed6:	4a20      	ldr	r2, [pc, #128]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004edc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee6:	4a1c      	ldr	r2, [pc, #112]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ef0:	4a19      	ldr	r2, [pc, #100]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d016      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f02:	f7fe f975 	bl	80031f0 <HAL_GetTick>
 8004f06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f08:	e00b      	b.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f0a:	f7fe f971 	bl	80031f0 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d902      	bls.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	74fb      	strb	r3, [r7, #19]
            break;
 8004f20:	e006      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f22:	4b0d      	ldr	r3, [pc, #52]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d0ec      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004f30:	7cfb      	ldrb	r3, [r7, #19]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10c      	bne.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f36:	4b08      	ldr	r3, [pc, #32]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f46:	4904      	ldr	r1, [pc, #16]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f4e:	e009      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f50:	7cfb      	ldrb	r3, [r7, #19]
 8004f52:	74bb      	strb	r3, [r7, #18]
 8004f54:	e006      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f56:	bf00      	nop
 8004f58:	40021000 	.word	0x40021000
 8004f5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f60:	7cfb      	ldrb	r3, [r7, #19]
 8004f62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f64:	7c7b      	ldrb	r3, [r7, #17]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d105      	bne.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f6a:	4b9e      	ldr	r3, [pc, #632]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f6e:	4a9d      	ldr	r2, [pc, #628]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f74:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00a      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f82:	4b98      	ldr	r3, [pc, #608]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f88:	f023 0203 	bic.w	r2, r3, #3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f90:	4994      	ldr	r1, [pc, #592]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00a      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004fa4:	4b8f      	ldr	r3, [pc, #572]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004faa:	f023 020c 	bic.w	r2, r3, #12
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb2:	498c      	ldr	r1, [pc, #560]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0304 	and.w	r3, r3, #4
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00a      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004fc6:	4b87      	ldr	r3, [pc, #540]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fcc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd4:	4983      	ldr	r1, [pc, #524]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0308 	and.w	r3, r3, #8
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d00a      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fe8:	4b7e      	ldr	r3, [pc, #504]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ff6:	497b      	ldr	r1, [pc, #492]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0310 	and.w	r3, r3, #16
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00a      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800500a:	4b76      	ldr	r3, [pc, #472]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800500c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005010:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005018:	4972      	ldr	r1, [pc, #456]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501a:	4313      	orrs	r3, r2
 800501c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0320 	and.w	r3, r3, #32
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00a      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800502c:	4b6d      	ldr	r3, [pc, #436]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800502e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005032:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800503a:	496a      	ldr	r1, [pc, #424]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800503c:	4313      	orrs	r3, r2
 800503e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00a      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800504e:	4b65      	ldr	r3, [pc, #404]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005054:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800505c:	4961      	ldr	r1, [pc, #388]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800505e:	4313      	orrs	r3, r2
 8005060:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00a      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005070:	4b5c      	ldr	r3, [pc, #368]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005076:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507e:	4959      	ldr	r1, [pc, #356]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005080:	4313      	orrs	r3, r2
 8005082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00a      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005092:	4b54      	ldr	r3, [pc, #336]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005098:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050a0:	4950      	ldr	r1, [pc, #320]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00a      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050b4:	4b4b      	ldr	r3, [pc, #300]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c2:	4948      	ldr	r1, [pc, #288]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00a      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050d6:	4b43      	ldr	r3, [pc, #268]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050e4:	493f      	ldr	r1, [pc, #252]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050e6:	4313      	orrs	r3, r2
 80050e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d028      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050f8:	4b3a      	ldr	r3, [pc, #232]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005106:	4937      	ldr	r1, [pc, #220]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005108:	4313      	orrs	r3, r2
 800510a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005112:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005116:	d106      	bne.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005118:	4b32      	ldr	r3, [pc, #200]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	4a31      	ldr	r2, [pc, #196]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005122:	60d3      	str	r3, [r2, #12]
 8005124:	e011      	b.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800512a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800512e:	d10c      	bne.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	3304      	adds	r3, #4
 8005134:	2101      	movs	r1, #1
 8005136:	4618      	mov	r0, r3
 8005138:	f000 f8ea 	bl	8005310 <RCCEx_PLLSAI1_Config>
 800513c:	4603      	mov	r3, r0
 800513e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005140:	7cfb      	ldrb	r3, [r7, #19]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005146:	7cfb      	ldrb	r3, [r7, #19]
 8005148:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d028      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005156:	4b23      	ldr	r3, [pc, #140]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005164:	491f      	ldr	r1, [pc, #124]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005166:	4313      	orrs	r3, r2
 8005168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005170:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005174:	d106      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005176:	4b1b      	ldr	r3, [pc, #108]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	4a1a      	ldr	r2, [pc, #104]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800517c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005180:	60d3      	str	r3, [r2, #12]
 8005182:	e011      	b.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005188:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800518c:	d10c      	bne.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	3304      	adds	r3, #4
 8005192:	2101      	movs	r1, #1
 8005194:	4618      	mov	r0, r3
 8005196:	f000 f8bb 	bl	8005310 <RCCEx_PLLSAI1_Config>
 800519a:	4603      	mov	r3, r0
 800519c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800519e:	7cfb      	ldrb	r3, [r7, #19]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80051a4:	7cfb      	ldrb	r3, [r7, #19]
 80051a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d02b      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80051b4:	4b0b      	ldr	r3, [pc, #44]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051c2:	4908      	ldr	r1, [pc, #32]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051d2:	d109      	bne.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051d4:	4b03      	ldr	r3, [pc, #12]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	4a02      	ldr	r2, [pc, #8]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051de:	60d3      	str	r3, [r2, #12]
 80051e0:	e014      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80051e2:	bf00      	nop
 80051e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051f0:	d10c      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	3304      	adds	r3, #4
 80051f6:	2101      	movs	r1, #1
 80051f8:	4618      	mov	r0, r3
 80051fa:	f000 f889 	bl	8005310 <RCCEx_PLLSAI1_Config>
 80051fe:	4603      	mov	r3, r0
 8005200:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005202:	7cfb      	ldrb	r3, [r7, #19]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005208:	7cfb      	ldrb	r3, [r7, #19]
 800520a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d02f      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005218:	4b2b      	ldr	r3, [pc, #172]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800521a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005226:	4928      	ldr	r1, [pc, #160]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005228:	4313      	orrs	r3, r2
 800522a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005232:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005236:	d10d      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	3304      	adds	r3, #4
 800523c:	2102      	movs	r1, #2
 800523e:	4618      	mov	r0, r3
 8005240:	f000 f866 	bl	8005310 <RCCEx_PLLSAI1_Config>
 8005244:	4603      	mov	r3, r0
 8005246:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005248:	7cfb      	ldrb	r3, [r7, #19]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d014      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800524e:	7cfb      	ldrb	r3, [r7, #19]
 8005250:	74bb      	strb	r3, [r7, #18]
 8005252:	e011      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005258:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800525c:	d10c      	bne.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	3320      	adds	r3, #32
 8005262:	2102      	movs	r1, #2
 8005264:	4618      	mov	r0, r3
 8005266:	f000 f947 	bl	80054f8 <RCCEx_PLLSAI2_Config>
 800526a:	4603      	mov	r3, r0
 800526c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800526e:	7cfb      	ldrb	r3, [r7, #19]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d001      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005274:	7cfb      	ldrb	r3, [r7, #19]
 8005276:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005284:	4b10      	ldr	r3, [pc, #64]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800528a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005292:	490d      	ldr	r1, [pc, #52]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005294:	4313      	orrs	r3, r2
 8005296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00b      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052a6:	4b08      	ldr	r3, [pc, #32]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052b6:	4904      	ldr	r1, [pc, #16]	@ (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80052be:	7cbb      	ldrb	r3, [r7, #18]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3718      	adds	r7, #24
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	40021000 	.word	0x40021000

080052cc <HAL_RCCEx_EnableLSECSS>:
  *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
  *         clock with HAL_RCCEx_PeriphCLKConfig().
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
 80052d0:	4b06      	ldr	r3, [pc, #24]	@ (80052ec <HAL_RCCEx_EnableLSECSS+0x20>)
 80052d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d6:	4a05      	ldr	r2, [pc, #20]	@ (80052ec <HAL_RCCEx_EnableLSECSS+0x20>)
 80052d8:	f043 0320 	orr.w	r3, r3, #32
 80052dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80052e0:	bf00      	nop
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	40021000 	.word	0x40021000

080052f0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80052f0:	b480      	push	{r7}
 80052f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80052f4:	4b05      	ldr	r3, [pc, #20]	@ (800530c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a04      	ldr	r2, [pc, #16]	@ (800530c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80052fa:	f043 0304 	orr.w	r3, r3, #4
 80052fe:	6013      	str	r3, [r2, #0]
}
 8005300:	bf00      	nop
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop
 800530c:	40021000 	.word	0x40021000

08005310 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800531a:	2300      	movs	r3, #0
 800531c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800531e:	4b75      	ldr	r3, [pc, #468]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d018      	beq.n	800535c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800532a:	4b72      	ldr	r3, [pc, #456]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	f003 0203 	and.w	r2, r3, #3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	429a      	cmp	r2, r3
 8005338:	d10d      	bne.n	8005356 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
       ||
 800533e:	2b00      	cmp	r3, #0
 8005340:	d009      	beq.n	8005356 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005342:	4b6c      	ldr	r3, [pc, #432]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	091b      	lsrs	r3, r3, #4
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	1c5a      	adds	r2, r3, #1
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
       ||
 8005352:	429a      	cmp	r2, r3
 8005354:	d047      	beq.n	80053e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	73fb      	strb	r3, [r7, #15]
 800535a:	e044      	b.n	80053e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2b03      	cmp	r3, #3
 8005362:	d018      	beq.n	8005396 <RCCEx_PLLSAI1_Config+0x86>
 8005364:	2b03      	cmp	r3, #3
 8005366:	d825      	bhi.n	80053b4 <RCCEx_PLLSAI1_Config+0xa4>
 8005368:	2b01      	cmp	r3, #1
 800536a:	d002      	beq.n	8005372 <RCCEx_PLLSAI1_Config+0x62>
 800536c:	2b02      	cmp	r3, #2
 800536e:	d009      	beq.n	8005384 <RCCEx_PLLSAI1_Config+0x74>
 8005370:	e020      	b.n	80053b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005372:	4b60      	ldr	r3, [pc, #384]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d11d      	bne.n	80053ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005382:	e01a      	b.n	80053ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005384:	4b5b      	ldr	r3, [pc, #364]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800538c:	2b00      	cmp	r3, #0
 800538e:	d116      	bne.n	80053be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005394:	e013      	b.n	80053be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005396:	4b57      	ldr	r3, [pc, #348]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d10f      	bne.n	80053c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053a2:	4b54      	ldr	r3, [pc, #336]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d109      	bne.n	80053c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053b2:	e006      	b.n	80053c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	73fb      	strb	r3, [r7, #15]
      break;
 80053b8:	e004      	b.n	80053c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053ba:	bf00      	nop
 80053bc:	e002      	b.n	80053c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053be:	bf00      	nop
 80053c0:	e000      	b.n	80053c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10d      	bne.n	80053e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80053ca:	4b4a      	ldr	r3, [pc, #296]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6819      	ldr	r1, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	3b01      	subs	r3, #1
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	430b      	orrs	r3, r1
 80053e0:	4944      	ldr	r1, [pc, #272]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80053e6:	7bfb      	ldrb	r3, [r7, #15]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d17d      	bne.n	80054e8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80053ec:	4b41      	ldr	r3, [pc, #260]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a40      	ldr	r2, [pc, #256]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80053f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053f8:	f7fd fefa 	bl	80031f0 <HAL_GetTick>
 80053fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80053fe:	e009      	b.n	8005414 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005400:	f7fd fef6 	bl	80031f0 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b02      	cmp	r3, #2
 800540c:	d902      	bls.n	8005414 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	73fb      	strb	r3, [r7, #15]
        break;
 8005412:	e005      	b.n	8005420 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005414:	4b37      	ldr	r3, [pc, #220]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1ef      	bne.n	8005400 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005420:	7bfb      	ldrb	r3, [r7, #15]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d160      	bne.n	80054e8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d111      	bne.n	8005450 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800542c:	4b31      	ldr	r3, [pc, #196]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005434:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	6892      	ldr	r2, [r2, #8]
 800543c:	0211      	lsls	r1, r2, #8
 800543e:	687a      	ldr	r2, [r7, #4]
 8005440:	68d2      	ldr	r2, [r2, #12]
 8005442:	0912      	lsrs	r2, r2, #4
 8005444:	0452      	lsls	r2, r2, #17
 8005446:	430a      	orrs	r2, r1
 8005448:	492a      	ldr	r1, [pc, #168]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544a:	4313      	orrs	r3, r2
 800544c:	610b      	str	r3, [r1, #16]
 800544e:	e027      	b.n	80054a0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	2b01      	cmp	r3, #1
 8005454:	d112      	bne.n	800547c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005456:	4b27      	ldr	r3, [pc, #156]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800545e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	6892      	ldr	r2, [r2, #8]
 8005466:	0211      	lsls	r1, r2, #8
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	6912      	ldr	r2, [r2, #16]
 800546c:	0852      	lsrs	r2, r2, #1
 800546e:	3a01      	subs	r2, #1
 8005470:	0552      	lsls	r2, r2, #21
 8005472:	430a      	orrs	r2, r1
 8005474:	491f      	ldr	r1, [pc, #124]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005476:	4313      	orrs	r3, r2
 8005478:	610b      	str	r3, [r1, #16]
 800547a:	e011      	b.n	80054a0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800547c:	4b1d      	ldr	r3, [pc, #116]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005484:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	6892      	ldr	r2, [r2, #8]
 800548c:	0211      	lsls	r1, r2, #8
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6952      	ldr	r2, [r2, #20]
 8005492:	0852      	lsrs	r2, r2, #1
 8005494:	3a01      	subs	r2, #1
 8005496:	0652      	lsls	r2, r2, #25
 8005498:	430a      	orrs	r2, r1
 800549a:	4916      	ldr	r1, [pc, #88]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800549c:	4313      	orrs	r3, r2
 800549e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80054a0:	4b14      	ldr	r3, [pc, #80]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a13      	ldr	r2, [pc, #76]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054ac:	f7fd fea0 	bl	80031f0 <HAL_GetTick>
 80054b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054b2:	e009      	b.n	80054c8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054b4:	f7fd fe9c 	bl	80031f0 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d902      	bls.n	80054c8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	73fb      	strb	r3, [r7, #15]
          break;
 80054c6:	e005      	b.n	80054d4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054c8:	4b0a      	ldr	r3, [pc, #40]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d0ef      	beq.n	80054b4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80054d4:	7bfb      	ldrb	r3, [r7, #15]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d106      	bne.n	80054e8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80054da:	4b06      	ldr	r3, [pc, #24]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054dc:	691a      	ldr	r2, [r3, #16]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	4904      	ldr	r1, [pc, #16]	@ (80054f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	40021000 	.word	0x40021000

080054f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005502:	2300      	movs	r3, #0
 8005504:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005506:	4b6a      	ldr	r3, [pc, #424]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	f003 0303 	and.w	r3, r3, #3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d018      	beq.n	8005544 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005512:	4b67      	ldr	r3, [pc, #412]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f003 0203 	and.w	r2, r3, #3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	429a      	cmp	r2, r3
 8005520:	d10d      	bne.n	800553e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
       ||
 8005526:	2b00      	cmp	r3, #0
 8005528:	d009      	beq.n	800553e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800552a:	4b61      	ldr	r3, [pc, #388]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	091b      	lsrs	r3, r3, #4
 8005530:	f003 0307 	and.w	r3, r3, #7
 8005534:	1c5a      	adds	r2, r3, #1
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
       ||
 800553a:	429a      	cmp	r2, r3
 800553c:	d047      	beq.n	80055ce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	73fb      	strb	r3, [r7, #15]
 8005542:	e044      	b.n	80055ce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2b03      	cmp	r3, #3
 800554a:	d018      	beq.n	800557e <RCCEx_PLLSAI2_Config+0x86>
 800554c:	2b03      	cmp	r3, #3
 800554e:	d825      	bhi.n	800559c <RCCEx_PLLSAI2_Config+0xa4>
 8005550:	2b01      	cmp	r3, #1
 8005552:	d002      	beq.n	800555a <RCCEx_PLLSAI2_Config+0x62>
 8005554:	2b02      	cmp	r3, #2
 8005556:	d009      	beq.n	800556c <RCCEx_PLLSAI2_Config+0x74>
 8005558:	e020      	b.n	800559c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800555a:	4b55      	ldr	r3, [pc, #340]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0302 	and.w	r3, r3, #2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d11d      	bne.n	80055a2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800556a:	e01a      	b.n	80055a2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800556c:	4b50      	ldr	r3, [pc, #320]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005574:	2b00      	cmp	r3, #0
 8005576:	d116      	bne.n	80055a6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800557c:	e013      	b.n	80055a6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800557e:	4b4c      	ldr	r3, [pc, #304]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10f      	bne.n	80055aa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800558a:	4b49      	ldr	r3, [pc, #292]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d109      	bne.n	80055aa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800559a:	e006      	b.n	80055aa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	73fb      	strb	r3, [r7, #15]
      break;
 80055a0:	e004      	b.n	80055ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055a2:	bf00      	nop
 80055a4:	e002      	b.n	80055ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055a6:	bf00      	nop
 80055a8:	e000      	b.n	80055ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80055ac:	7bfb      	ldrb	r3, [r7, #15]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10d      	bne.n	80055ce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055b2:	4b3f      	ldr	r3, [pc, #252]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6819      	ldr	r1, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	3b01      	subs	r3, #1
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	430b      	orrs	r3, r1
 80055c8:	4939      	ldr	r1, [pc, #228]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80055ce:	7bfb      	ldrb	r3, [r7, #15]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d167      	bne.n	80056a4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80055d4:	4b36      	ldr	r3, [pc, #216]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a35      	ldr	r2, [pc, #212]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055e0:	f7fd fe06 	bl	80031f0 <HAL_GetTick>
 80055e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80055e6:	e009      	b.n	80055fc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055e8:	f7fd fe02 	bl	80031f0 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d902      	bls.n	80055fc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	73fb      	strb	r3, [r7, #15]
        break;
 80055fa:	e005      	b.n	8005608 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80055fc:	4b2c      	ldr	r3, [pc, #176]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1ef      	bne.n	80055e8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005608:	7bfb      	ldrb	r3, [r7, #15]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d14a      	bne.n	80056a4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d111      	bne.n	8005638 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005614:	4b26      	ldr	r3, [pc, #152]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005616:	695b      	ldr	r3, [r3, #20]
 8005618:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800561c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	6892      	ldr	r2, [r2, #8]
 8005624:	0211      	lsls	r1, r2, #8
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	68d2      	ldr	r2, [r2, #12]
 800562a:	0912      	lsrs	r2, r2, #4
 800562c:	0452      	lsls	r2, r2, #17
 800562e:	430a      	orrs	r2, r1
 8005630:	491f      	ldr	r1, [pc, #124]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005632:	4313      	orrs	r3, r2
 8005634:	614b      	str	r3, [r1, #20]
 8005636:	e011      	b.n	800565c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005638:	4b1d      	ldr	r3, [pc, #116]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005640:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	6892      	ldr	r2, [r2, #8]
 8005648:	0211      	lsls	r1, r2, #8
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	6912      	ldr	r2, [r2, #16]
 800564e:	0852      	lsrs	r2, r2, #1
 8005650:	3a01      	subs	r2, #1
 8005652:	0652      	lsls	r2, r2, #25
 8005654:	430a      	orrs	r2, r1
 8005656:	4916      	ldr	r1, [pc, #88]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005658:	4313      	orrs	r3, r2
 800565a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800565c:	4b14      	ldr	r3, [pc, #80]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a13      	ldr	r2, [pc, #76]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005662:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005666:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005668:	f7fd fdc2 	bl	80031f0 <HAL_GetTick>
 800566c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800566e:	e009      	b.n	8005684 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005670:	f7fd fdbe 	bl	80031f0 <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	2b02      	cmp	r3, #2
 800567c:	d902      	bls.n	8005684 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	73fb      	strb	r3, [r7, #15]
          break;
 8005682:	e005      	b.n	8005690 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005684:	4b0a      	ldr	r3, [pc, #40]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d0ef      	beq.n	8005670 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005690:	7bfb      	ldrb	r3, [r7, #15]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d106      	bne.n	80056a4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005696:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005698:	695a      	ldr	r2, [r3, #20]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	4904      	ldr	r1, [pc, #16]	@ (80056b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80056a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	40021000 	.word	0x40021000

080056b4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d079      	beq.n	80057ba <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d106      	bne.n	80056e0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fc fc2a 	bl	8001f34 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2202      	movs	r2, #2
 80056e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	f003 0310 	and.w	r3, r3, #16
 80056f2:	2b10      	cmp	r3, #16
 80056f4:	d058      	beq.n	80057a8 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	22ca      	movs	r2, #202	@ 0xca
 80056fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2253      	movs	r2, #83	@ 0x53
 8005704:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 fa4e 	bl	8005ba8 <RTC_EnterInitMode>
 800570c:	4603      	mov	r3, r0
 800570e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005710:	7bfb      	ldrb	r3, [r7, #15]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d127      	bne.n	8005766 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	6812      	ldr	r2, [r2, #0]
 8005720:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005724:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005728:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6899      	ldr	r1, [r3, #8]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	431a      	orrs	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	431a      	orrs	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	68d2      	ldr	r2, [r2, #12]
 8005750:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6919      	ldr	r1, [r3, #16]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	041a      	lsls	r2, r3, #16
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 fa52 	bl	8005c10 <RTC_ExitInitMode>
 800576c:	4603      	mov	r3, r0
 800576e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005770:	7bfb      	ldrb	r3, [r7, #15]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d113      	bne.n	800579e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 0203 	bic.w	r2, r2, #3
 8005784:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	69da      	ldr	r2, [r3, #28]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	695b      	ldr	r3, [r3, #20]
 8005794:	431a      	orrs	r2, r3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	430a      	orrs	r2, r1
 800579c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	22ff      	movs	r2, #255	@ 0xff
 80057a4:	625a      	str	r2, [r3, #36]	@ 0x24
 80057a6:	e001      	b.n	80057ac <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80057a8:	2300      	movs	r3, #0
 80057aa:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d103      	bne.n	80057ba <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 80057ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80057c4:	b590      	push	{r4, r7, lr}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d101      	bne.n	80057de <HAL_RTC_SetTime+0x1a>
 80057da:	2302      	movs	r3, #2
 80057dc:	e08b      	b.n	80058f6 <HAL_RTC_SetTime+0x132>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2202      	movs	r2, #2
 80057ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	22ca      	movs	r2, #202	@ 0xca
 80057f4:	625a      	str	r2, [r3, #36]	@ 0x24
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2253      	movs	r2, #83	@ 0x53
 80057fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 f9d2 	bl	8005ba8 <RTC_EnterInitMode>
 8005804:	4603      	mov	r3, r0
 8005806:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005808:	7cfb      	ldrb	r3, [r7, #19]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d163      	bne.n	80058d6 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d126      	bne.n	8005862 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800581e:	2b00      	cmp	r3, #0
 8005820:	d102      	bne.n	8005828 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	2200      	movs	r2, #0
 8005826:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	f000 fa2d 	bl	8005c8c <RTC_ByteToBcd2>
 8005832:	4603      	mov	r3, r0
 8005834:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	785b      	ldrb	r3, [r3, #1]
 800583a:	4618      	mov	r0, r3
 800583c:	f000 fa26 	bl	8005c8c <RTC_ByteToBcd2>
 8005840:	4603      	mov	r3, r0
 8005842:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005844:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	789b      	ldrb	r3, [r3, #2]
 800584a:	4618      	mov	r0, r3
 800584c:	f000 fa1e 	bl	8005c8c <RTC_ByteToBcd2>
 8005850:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005852:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	78db      	ldrb	r3, [r3, #3]
 800585a:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800585c:	4313      	orrs	r3, r2
 800585e:	617b      	str	r3, [r7, #20]
 8005860:	e018      	b.n	8005894 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800586c:	2b00      	cmp	r3, #0
 800586e:	d102      	bne.n	8005876 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	2200      	movs	r2, #0
 8005874:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	785b      	ldrb	r3, [r3, #1]
 8005880:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005882:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005888:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	78db      	ldrb	r3, [r3, #3]
 800588e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005890:	4313      	orrs	r3, r2
 8005892:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800589e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80058a2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	689a      	ldr	r2, [r3, #8]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80058b2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	6899      	ldr	r1, [r3, #8]
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	431a      	orrs	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	430a      	orrs	r2, r1
 80058ca:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 f99f 	bl	8005c10 <RTC_ExitInitMode>
 80058d2:	4603      	mov	r3, r0
 80058d4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	22ff      	movs	r2, #255	@ 0xff
 80058dc:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80058de:	7cfb      	ldrb	r3, [r7, #19]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d103      	bne.n	80058ec <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80058f4:	7cfb      	ldrb	r3, [r7, #19]
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	371c      	adds	r7, #28
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd90      	pop	{r4, r7, pc}

080058fe <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80058fe:	b580      	push	{r7, lr}
 8005900:	b086      	sub	sp, #24
 8005902:	af00      	add	r7, sp, #0
 8005904:	60f8      	str	r0, [r7, #12]
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800592c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005930:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	0c1b      	lsrs	r3, r3, #16
 8005936:	b2db      	uxtb	r3, r3
 8005938:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800593c:	b2da      	uxtb	r2, r3
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	0a1b      	lsrs	r3, r3, #8
 8005946:	b2db      	uxtb	r3, r3
 8005948:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800594c:	b2da      	uxtb	r2, r3
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	b2db      	uxtb	r3, r3
 8005956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800595a:	b2da      	uxtb	r2, r3
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	0d9b      	lsrs	r3, r3, #22
 8005964:	b2db      	uxtb	r3, r3
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	b2da      	uxtb	r2, r3
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d11a      	bne.n	80059ac <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	781b      	ldrb	r3, [r3, #0]
 800597a:	4618      	mov	r0, r3
 800597c:	f000 f9a6 	bl	8005ccc <RTC_Bcd2ToByte>
 8005980:	4603      	mov	r3, r0
 8005982:	461a      	mov	r2, r3
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	785b      	ldrb	r3, [r3, #1]
 800598c:	4618      	mov	r0, r3
 800598e:	f000 f99d 	bl	8005ccc <RTC_Bcd2ToByte>
 8005992:	4603      	mov	r3, r0
 8005994:	461a      	mov	r2, r3
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	789b      	ldrb	r3, [r3, #2]
 800599e:	4618      	mov	r0, r3
 80059a0:	f000 f994 	bl	8005ccc <RTC_Bcd2ToByte>
 80059a4:	4603      	mov	r3, r0
 80059a6:	461a      	mov	r2, r3
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3718      	adds	r7, #24
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80059b6:	b590      	push	{r4, r7, lr}
 80059b8:	b087      	sub	sp, #28
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	60f8      	str	r0, [r7, #12]
 80059be:	60b9      	str	r1, [r7, #8]
 80059c0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d101      	bne.n	80059d0 <HAL_RTC_SetDate+0x1a>
 80059cc:	2302      	movs	r3, #2
 80059ce:	e075      	b.n	8005abc <HAL_RTC_SetDate+0x106>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d10e      	bne.n	8005a04 <HAL_RTC_SetDate+0x4e>
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	785b      	ldrb	r3, [r3, #1]
 80059ea:	f003 0310 	and.w	r3, r3, #16
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d008      	beq.n	8005a04 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	785b      	ldrb	r3, [r3, #1]
 80059f6:	f023 0310 	bic.w	r3, r3, #16
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	330a      	adds	r3, #10
 80059fe:	b2da      	uxtb	r2, r3
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d11c      	bne.n	8005a44 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	78db      	ldrb	r3, [r3, #3]
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f000 f93c 	bl	8005c8c <RTC_ByteToBcd2>
 8005a14:	4603      	mov	r3, r0
 8005a16:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	785b      	ldrb	r3, [r3, #1]
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f000 f935 	bl	8005c8c <RTC_ByteToBcd2>
 8005a22:	4603      	mov	r3, r0
 8005a24:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005a26:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	789b      	ldrb	r3, [r3, #2]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f000 f92d 	bl	8005c8c <RTC_ByteToBcd2>
 8005a32:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005a34:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]
 8005a42:	e00e      	b.n	8005a62 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	78db      	ldrb	r3, [r3, #3]
 8005a48:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	785b      	ldrb	r3, [r3, #1]
 8005a4e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005a50:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005a56:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	22ca      	movs	r2, #202	@ 0xca
 8005a68:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2253      	movs	r2, #83	@ 0x53
 8005a70:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 f898 	bl	8005ba8 <RTC_EnterInitMode>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005a7c:	7cfb      	ldrb	r3, [r7, #19]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10c      	bne.n	8005a9c <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005a8c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005a90:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 f8bc 	bl	8005c10 <RTC_ExitInitMode>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	22ff      	movs	r2, #255	@ 0xff
 8005aa2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8005aa4:	7cfb      	ldrb	r3, [r7, #19]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d103      	bne.n	8005ab2 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005aba:	7cfb      	ldrb	r3, [r7, #19]
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	371c      	adds	r7, #28
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd90      	pop	{r4, r7, pc}

08005ac4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b086      	sub	sp, #24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005ada:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005ade:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	0c1b      	lsrs	r3, r3, #16
 8005ae4:	b2da      	uxtb	r2, r3
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	0a1b      	lsrs	r3, r3, #8
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	f003 031f 	and.w	r3, r3, #31
 8005af4:	b2da      	uxtb	r2, r3
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b02:	b2da      	uxtb	r2, r3
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	0b5b      	lsrs	r3, r3, #13
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	f003 0307 	and.w	r3, r3, #7
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d11a      	bne.n	8005b54 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	78db      	ldrb	r3, [r3, #3]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 f8d2 	bl	8005ccc <RTC_Bcd2ToByte>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	785b      	ldrb	r3, [r3, #1]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f000 f8c9 	bl	8005ccc <RTC_Bcd2ToByte>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	789b      	ldrb	r3, [r3, #2]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 f8c0 	bl	8005ccc <RTC_Bcd2ToByte>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	461a      	mov	r2, r3
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3718      	adds	r7, #24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
	...

08005b60 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8005ba4 <HAL_RTC_WaitForSynchro+0x44>)
 8005b6e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8005b70:	f7fd fb3e 	bl	80031f0 <HAL_GetTick>
 8005b74:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005b76:	e009      	b.n	8005b8c <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005b78:	f7fd fb3a 	bl	80031f0 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b86:	d901      	bls.n	8005b8c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e007      	b.n	8005b9c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f003 0320 	and.w	r3, r3, #32
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d0ee      	beq.n	8005b78 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	0003ff5f 	.word	0x0003ff5f

08005ba8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d120      	bne.n	8005c04 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005bca:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005bcc:	f7fd fb10 	bl	80031f0 <HAL_GetTick>
 8005bd0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005bd2:	e00d      	b.n	8005bf0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005bd4:	f7fd fb0c 	bl	80031f0 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005be2:	d905      	bls.n	8005bf0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2203      	movs	r2, #3
 8005bec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d102      	bne.n	8005c04 <RTC_EnterInitMode+0x5c>
 8005bfe:	7bfb      	ldrb	r3, [r7, #15]
 8005c00:	2b03      	cmp	r3, #3
 8005c02:	d1e7      	bne.n	8005bd4 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
	...

08005c10 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8005c88 <RTC_ExitInitMode+0x78>)
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	4a19      	ldr	r2, [pc, #100]	@ (8005c88 <RTC_ExitInitMode+0x78>)
 8005c22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c26:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005c28:	4b17      	ldr	r3, [pc, #92]	@ (8005c88 <RTC_ExitInitMode+0x78>)
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f003 0320 	and.w	r3, r3, #32
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d10c      	bne.n	8005c4e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f7ff ff93 	bl	8005b60 <HAL_RTC_WaitForSynchro>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d01e      	beq.n	8005c7e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2203      	movs	r2, #3
 8005c44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	73fb      	strb	r3, [r7, #15]
 8005c4c:	e017      	b.n	8005c7e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005c88 <RTC_ExitInitMode+0x78>)
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	4a0d      	ldr	r2, [pc, #52]	@ (8005c88 <RTC_ExitInitMode+0x78>)
 8005c54:	f023 0320 	bic.w	r3, r3, #32
 8005c58:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7ff ff80 	bl	8005b60 <HAL_RTC_WaitForSynchro>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d005      	beq.n	8005c72 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2203      	movs	r2, #3
 8005c6a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005c72:	4b05      	ldr	r3, [pc, #20]	@ (8005c88 <RTC_ExitInitMode+0x78>)
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	4a04      	ldr	r2, [pc, #16]	@ (8005c88 <RTC_ExitInitMode+0x78>)
 8005c78:	f043 0320 	orr.w	r3, r3, #32
 8005c7c:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3710      	adds	r7, #16
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	40002800 	.word	0x40002800

08005c8c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	4603      	mov	r3, r0
 8005c94:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005c96:	2300      	movs	r3, #0
 8005c98:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8005c9a:	79fb      	ldrb	r3, [r7, #7]
 8005c9c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8005c9e:	e005      	b.n	8005cac <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8005ca6:	7afb      	ldrb	r3, [r7, #11]
 8005ca8:	3b0a      	subs	r3, #10
 8005caa:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8005cac:	7afb      	ldrb	r3, [r7, #11]
 8005cae:	2b09      	cmp	r3, #9
 8005cb0:	d8f6      	bhi.n	8005ca0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	011b      	lsls	r3, r3, #4
 8005cb8:	b2da      	uxtb	r2, r3
 8005cba:	7afb      	ldrb	r3, [r7, #11]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	b2db      	uxtb	r3, r3
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3714      	adds	r7, #20
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8005cd6:	79fb      	ldrb	r3, [r7, #7]
 8005cd8:	091b      	lsrs	r3, r3, #4
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	461a      	mov	r2, r3
 8005cde:	0092      	lsls	r2, r2, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	005b      	lsls	r3, r3, #1
 8005ce4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8005ce6:	79fb      	ldrb	r3, [r7, #7]
 8005ce8:	f003 030f 	and.w	r3, r3, #15
 8005cec:	b2da      	uxtb	r2, r3
 8005cee:	7bfb      	ldrb	r3, [r7, #15]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	b2db      	uxtb	r3, r3
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3714      	adds	r7, #20
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d101      	bne.n	8005d12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e040      	b.n	8005d94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d106      	bne.n	8005d28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7fc f9fa 	bl	800211c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2224      	movs	r2, #36	@ 0x24
 8005d2c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f022 0201 	bic.w	r2, r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d002      	beq.n	8005d4c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 fae0 	bl	800630c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 f825 	bl	8005d9c <UART_SetConfig>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d101      	bne.n	8005d5c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e01b      	b.n	8005d94 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	689a      	ldr	r2, [r3, #8]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0201 	orr.w	r2, r2, #1
 8005d8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 fb5f 	bl	8006450 <UART_CheckIdleState>
 8005d92:	4603      	mov	r3, r0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005da0:	b08a      	sub	sp, #40	@ 0x28
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005da6:	2300      	movs	r3, #0
 8005da8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	691b      	ldr	r3, [r3, #16]
 8005db4:	431a      	orrs	r2, r3
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	695b      	ldr	r3, [r3, #20]
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	69db      	ldr	r3, [r3, #28]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	4ba4      	ldr	r3, [pc, #656]	@ (800605c <UART_SetConfig+0x2c0>)
 8005dcc:	4013      	ands	r3, r2
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	6812      	ldr	r2, [r2, #0]
 8005dd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005dd4:	430b      	orrs	r3, r1
 8005dd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	68da      	ldr	r2, [r3, #12]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	430a      	orrs	r2, r1
 8005dec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a99      	ldr	r2, [pc, #612]	@ (8006060 <UART_SetConfig+0x2c4>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d004      	beq.n	8005e08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e04:	4313      	orrs	r3, r2
 8005e06:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a90      	ldr	r2, [pc, #576]	@ (8006064 <UART_SetConfig+0x2c8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d126      	bne.n	8005e74 <UART_SetConfig+0xd8>
 8005e26:	4b90      	ldr	r3, [pc, #576]	@ (8006068 <UART_SetConfig+0x2cc>)
 8005e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e2c:	f003 0303 	and.w	r3, r3, #3
 8005e30:	2b03      	cmp	r3, #3
 8005e32:	d81b      	bhi.n	8005e6c <UART_SetConfig+0xd0>
 8005e34:	a201      	add	r2, pc, #4	@ (adr r2, 8005e3c <UART_SetConfig+0xa0>)
 8005e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3a:	bf00      	nop
 8005e3c:	08005e4d 	.word	0x08005e4d
 8005e40:	08005e5d 	.word	0x08005e5d
 8005e44:	08005e55 	.word	0x08005e55
 8005e48:	08005e65 	.word	0x08005e65
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e52:	e116      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005e54:	2302      	movs	r3, #2
 8005e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e5a:	e112      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005e5c:	2304      	movs	r3, #4
 8005e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e62:	e10e      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005e64:	2308      	movs	r3, #8
 8005e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e6a:	e10a      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005e6c:	2310      	movs	r3, #16
 8005e6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e72:	e106      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a7c      	ldr	r2, [pc, #496]	@ (800606c <UART_SetConfig+0x2d0>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d138      	bne.n	8005ef0 <UART_SetConfig+0x154>
 8005e7e:	4b7a      	ldr	r3, [pc, #488]	@ (8006068 <UART_SetConfig+0x2cc>)
 8005e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e84:	f003 030c 	and.w	r3, r3, #12
 8005e88:	2b0c      	cmp	r3, #12
 8005e8a:	d82d      	bhi.n	8005ee8 <UART_SetConfig+0x14c>
 8005e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e94 <UART_SetConfig+0xf8>)
 8005e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e92:	bf00      	nop
 8005e94:	08005ec9 	.word	0x08005ec9
 8005e98:	08005ee9 	.word	0x08005ee9
 8005e9c:	08005ee9 	.word	0x08005ee9
 8005ea0:	08005ee9 	.word	0x08005ee9
 8005ea4:	08005ed9 	.word	0x08005ed9
 8005ea8:	08005ee9 	.word	0x08005ee9
 8005eac:	08005ee9 	.word	0x08005ee9
 8005eb0:	08005ee9 	.word	0x08005ee9
 8005eb4:	08005ed1 	.word	0x08005ed1
 8005eb8:	08005ee9 	.word	0x08005ee9
 8005ebc:	08005ee9 	.word	0x08005ee9
 8005ec0:	08005ee9 	.word	0x08005ee9
 8005ec4:	08005ee1 	.word	0x08005ee1
 8005ec8:	2300      	movs	r3, #0
 8005eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ece:	e0d8      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ed6:	e0d4      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005ed8:	2304      	movs	r3, #4
 8005eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ede:	e0d0      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005ee0:	2308      	movs	r3, #8
 8005ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ee6:	e0cc      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005ee8:	2310      	movs	r3, #16
 8005eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eee:	e0c8      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a5e      	ldr	r2, [pc, #376]	@ (8006070 <UART_SetConfig+0x2d4>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d125      	bne.n	8005f46 <UART_SetConfig+0x1aa>
 8005efa:	4b5b      	ldr	r3, [pc, #364]	@ (8006068 <UART_SetConfig+0x2cc>)
 8005efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f00:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005f04:	2b30      	cmp	r3, #48	@ 0x30
 8005f06:	d016      	beq.n	8005f36 <UART_SetConfig+0x19a>
 8005f08:	2b30      	cmp	r3, #48	@ 0x30
 8005f0a:	d818      	bhi.n	8005f3e <UART_SetConfig+0x1a2>
 8005f0c:	2b20      	cmp	r3, #32
 8005f0e:	d00a      	beq.n	8005f26 <UART_SetConfig+0x18a>
 8005f10:	2b20      	cmp	r3, #32
 8005f12:	d814      	bhi.n	8005f3e <UART_SetConfig+0x1a2>
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d002      	beq.n	8005f1e <UART_SetConfig+0x182>
 8005f18:	2b10      	cmp	r3, #16
 8005f1a:	d008      	beq.n	8005f2e <UART_SetConfig+0x192>
 8005f1c:	e00f      	b.n	8005f3e <UART_SetConfig+0x1a2>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f24:	e0ad      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f26:	2302      	movs	r3, #2
 8005f28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f2c:	e0a9      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f2e:	2304      	movs	r3, #4
 8005f30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f34:	e0a5      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f36:	2308      	movs	r3, #8
 8005f38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f3c:	e0a1      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f3e:	2310      	movs	r3, #16
 8005f40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f44:	e09d      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8006074 <UART_SetConfig+0x2d8>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d125      	bne.n	8005f9c <UART_SetConfig+0x200>
 8005f50:	4b45      	ldr	r3, [pc, #276]	@ (8006068 <UART_SetConfig+0x2cc>)
 8005f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005f5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f5c:	d016      	beq.n	8005f8c <UART_SetConfig+0x1f0>
 8005f5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f60:	d818      	bhi.n	8005f94 <UART_SetConfig+0x1f8>
 8005f62:	2b80      	cmp	r3, #128	@ 0x80
 8005f64:	d00a      	beq.n	8005f7c <UART_SetConfig+0x1e0>
 8005f66:	2b80      	cmp	r3, #128	@ 0x80
 8005f68:	d814      	bhi.n	8005f94 <UART_SetConfig+0x1f8>
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d002      	beq.n	8005f74 <UART_SetConfig+0x1d8>
 8005f6e:	2b40      	cmp	r3, #64	@ 0x40
 8005f70:	d008      	beq.n	8005f84 <UART_SetConfig+0x1e8>
 8005f72:	e00f      	b.n	8005f94 <UART_SetConfig+0x1f8>
 8005f74:	2300      	movs	r3, #0
 8005f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f7a:	e082      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f82:	e07e      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f84:	2304      	movs	r3, #4
 8005f86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f8a:	e07a      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f8c:	2308      	movs	r3, #8
 8005f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f92:	e076      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f94:	2310      	movs	r3, #16
 8005f96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f9a:	e072      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a35      	ldr	r2, [pc, #212]	@ (8006078 <UART_SetConfig+0x2dc>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d12a      	bne.n	8005ffc <UART_SetConfig+0x260>
 8005fa6:	4b30      	ldr	r3, [pc, #192]	@ (8006068 <UART_SetConfig+0x2cc>)
 8005fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fb4:	d01a      	beq.n	8005fec <UART_SetConfig+0x250>
 8005fb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fba:	d81b      	bhi.n	8005ff4 <UART_SetConfig+0x258>
 8005fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fc0:	d00c      	beq.n	8005fdc <UART_SetConfig+0x240>
 8005fc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fc6:	d815      	bhi.n	8005ff4 <UART_SetConfig+0x258>
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <UART_SetConfig+0x238>
 8005fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fd0:	d008      	beq.n	8005fe4 <UART_SetConfig+0x248>
 8005fd2:	e00f      	b.n	8005ff4 <UART_SetConfig+0x258>
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fda:	e052      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fe2:	e04e      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005fe4:	2304      	movs	r3, #4
 8005fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fea:	e04a      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005fec:	2308      	movs	r3, #8
 8005fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ff2:	e046      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005ff4:	2310      	movs	r3, #16
 8005ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ffa:	e042      	b.n	8006082 <UART_SetConfig+0x2e6>
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a17      	ldr	r2, [pc, #92]	@ (8006060 <UART_SetConfig+0x2c4>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d13a      	bne.n	800607c <UART_SetConfig+0x2e0>
 8006006:	4b18      	ldr	r3, [pc, #96]	@ (8006068 <UART_SetConfig+0x2cc>)
 8006008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800600c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006010:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006014:	d01a      	beq.n	800604c <UART_SetConfig+0x2b0>
 8006016:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800601a:	d81b      	bhi.n	8006054 <UART_SetConfig+0x2b8>
 800601c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006020:	d00c      	beq.n	800603c <UART_SetConfig+0x2a0>
 8006022:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006026:	d815      	bhi.n	8006054 <UART_SetConfig+0x2b8>
 8006028:	2b00      	cmp	r3, #0
 800602a:	d003      	beq.n	8006034 <UART_SetConfig+0x298>
 800602c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006030:	d008      	beq.n	8006044 <UART_SetConfig+0x2a8>
 8006032:	e00f      	b.n	8006054 <UART_SetConfig+0x2b8>
 8006034:	2300      	movs	r3, #0
 8006036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800603a:	e022      	b.n	8006082 <UART_SetConfig+0x2e6>
 800603c:	2302      	movs	r3, #2
 800603e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006042:	e01e      	b.n	8006082 <UART_SetConfig+0x2e6>
 8006044:	2304      	movs	r3, #4
 8006046:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800604a:	e01a      	b.n	8006082 <UART_SetConfig+0x2e6>
 800604c:	2308      	movs	r3, #8
 800604e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006052:	e016      	b.n	8006082 <UART_SetConfig+0x2e6>
 8006054:	2310      	movs	r3, #16
 8006056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800605a:	e012      	b.n	8006082 <UART_SetConfig+0x2e6>
 800605c:	efff69f3 	.word	0xefff69f3
 8006060:	40008000 	.word	0x40008000
 8006064:	40013800 	.word	0x40013800
 8006068:	40021000 	.word	0x40021000
 800606c:	40004400 	.word	0x40004400
 8006070:	40004800 	.word	0x40004800
 8006074:	40004c00 	.word	0x40004c00
 8006078:	40005000 	.word	0x40005000
 800607c:	2310      	movs	r3, #16
 800607e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a9f      	ldr	r2, [pc, #636]	@ (8006304 <UART_SetConfig+0x568>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d17a      	bne.n	8006182 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800608c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006090:	2b08      	cmp	r3, #8
 8006092:	d824      	bhi.n	80060de <UART_SetConfig+0x342>
 8006094:	a201      	add	r2, pc, #4	@ (adr r2, 800609c <UART_SetConfig+0x300>)
 8006096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800609a:	bf00      	nop
 800609c:	080060c1 	.word	0x080060c1
 80060a0:	080060df 	.word	0x080060df
 80060a4:	080060c9 	.word	0x080060c9
 80060a8:	080060df 	.word	0x080060df
 80060ac:	080060cf 	.word	0x080060cf
 80060b0:	080060df 	.word	0x080060df
 80060b4:	080060df 	.word	0x080060df
 80060b8:	080060df 	.word	0x080060df
 80060bc:	080060d7 	.word	0x080060d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060c0:	f7fe fd8e 	bl	8004be0 <HAL_RCC_GetPCLK1Freq>
 80060c4:	61f8      	str	r0, [r7, #28]
        break;
 80060c6:	e010      	b.n	80060ea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060c8:	4b8f      	ldr	r3, [pc, #572]	@ (8006308 <UART_SetConfig+0x56c>)
 80060ca:	61fb      	str	r3, [r7, #28]
        break;
 80060cc:	e00d      	b.n	80060ea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060ce:	f7fe fcef 	bl	8004ab0 <HAL_RCC_GetSysClockFreq>
 80060d2:	61f8      	str	r0, [r7, #28]
        break;
 80060d4:	e009      	b.n	80060ea <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060da:	61fb      	str	r3, [r7, #28]
        break;
 80060dc:	e005      	b.n	80060ea <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80060de:	2300      	movs	r3, #0
 80060e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80060e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f000 80fb 	beq.w	80062e8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	685a      	ldr	r2, [r3, #4]
 80060f6:	4613      	mov	r3, r2
 80060f8:	005b      	lsls	r3, r3, #1
 80060fa:	4413      	add	r3, r2
 80060fc:	69fa      	ldr	r2, [r7, #28]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d305      	bcc.n	800610e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006108:	69fa      	ldr	r2, [r7, #28]
 800610a:	429a      	cmp	r2, r3
 800610c:	d903      	bls.n	8006116 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006114:	e0e8      	b.n	80062e8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	2200      	movs	r2, #0
 800611a:	461c      	mov	r4, r3
 800611c:	4615      	mov	r5, r2
 800611e:	f04f 0200 	mov.w	r2, #0
 8006122:	f04f 0300 	mov.w	r3, #0
 8006126:	022b      	lsls	r3, r5, #8
 8006128:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800612c:	0222      	lsls	r2, r4, #8
 800612e:	68f9      	ldr	r1, [r7, #12]
 8006130:	6849      	ldr	r1, [r1, #4]
 8006132:	0849      	lsrs	r1, r1, #1
 8006134:	2000      	movs	r0, #0
 8006136:	4688      	mov	r8, r1
 8006138:	4681      	mov	r9, r0
 800613a:	eb12 0a08 	adds.w	sl, r2, r8
 800613e:	eb43 0b09 	adc.w	fp, r3, r9
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	603b      	str	r3, [r7, #0]
 800614a:	607a      	str	r2, [r7, #4]
 800614c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006150:	4650      	mov	r0, sl
 8006152:	4659      	mov	r1, fp
 8006154:	f7fa f838 	bl	80001c8 <__aeabi_uldivmod>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	4613      	mov	r3, r2
 800615e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006166:	d308      	bcc.n	800617a <UART_SetConfig+0x3de>
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800616e:	d204      	bcs.n	800617a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	69ba      	ldr	r2, [r7, #24]
 8006176:	60da      	str	r2, [r3, #12]
 8006178:	e0b6      	b.n	80062e8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006180:	e0b2      	b.n	80062e8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	69db      	ldr	r3, [r3, #28]
 8006186:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800618a:	d15e      	bne.n	800624a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800618c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006190:	2b08      	cmp	r3, #8
 8006192:	d828      	bhi.n	80061e6 <UART_SetConfig+0x44a>
 8006194:	a201      	add	r2, pc, #4	@ (adr r2, 800619c <UART_SetConfig+0x400>)
 8006196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619a:	bf00      	nop
 800619c:	080061c1 	.word	0x080061c1
 80061a0:	080061c9 	.word	0x080061c9
 80061a4:	080061d1 	.word	0x080061d1
 80061a8:	080061e7 	.word	0x080061e7
 80061ac:	080061d7 	.word	0x080061d7
 80061b0:	080061e7 	.word	0x080061e7
 80061b4:	080061e7 	.word	0x080061e7
 80061b8:	080061e7 	.word	0x080061e7
 80061bc:	080061df 	.word	0x080061df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061c0:	f7fe fd0e 	bl	8004be0 <HAL_RCC_GetPCLK1Freq>
 80061c4:	61f8      	str	r0, [r7, #28]
        break;
 80061c6:	e014      	b.n	80061f2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061c8:	f7fe fd20 	bl	8004c0c <HAL_RCC_GetPCLK2Freq>
 80061cc:	61f8      	str	r0, [r7, #28]
        break;
 80061ce:	e010      	b.n	80061f2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061d0:	4b4d      	ldr	r3, [pc, #308]	@ (8006308 <UART_SetConfig+0x56c>)
 80061d2:	61fb      	str	r3, [r7, #28]
        break;
 80061d4:	e00d      	b.n	80061f2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061d6:	f7fe fc6b 	bl	8004ab0 <HAL_RCC_GetSysClockFreq>
 80061da:	61f8      	str	r0, [r7, #28]
        break;
 80061dc:	e009      	b.n	80061f2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061e2:	61fb      	str	r3, [r7, #28]
        break;
 80061e4:	e005      	b.n	80061f2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80061e6:	2300      	movs	r3, #0
 80061e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80061f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d077      	beq.n	80062e8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80061f8:	69fb      	ldr	r3, [r7, #28]
 80061fa:	005a      	lsls	r2, r3, #1
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	085b      	lsrs	r3, r3, #1
 8006202:	441a      	add	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	fbb2 f3f3 	udiv	r3, r2, r3
 800620c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	2b0f      	cmp	r3, #15
 8006212:	d916      	bls.n	8006242 <UART_SetConfig+0x4a6>
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800621a:	d212      	bcs.n	8006242 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	b29b      	uxth	r3, r3
 8006220:	f023 030f 	bic.w	r3, r3, #15
 8006224:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	085b      	lsrs	r3, r3, #1
 800622a:	b29b      	uxth	r3, r3
 800622c:	f003 0307 	and.w	r3, r3, #7
 8006230:	b29a      	uxth	r2, r3
 8006232:	8afb      	ldrh	r3, [r7, #22]
 8006234:	4313      	orrs	r3, r2
 8006236:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	8afa      	ldrh	r2, [r7, #22]
 800623e:	60da      	str	r2, [r3, #12]
 8006240:	e052      	b.n	80062e8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006248:	e04e      	b.n	80062e8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800624a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800624e:	2b08      	cmp	r3, #8
 8006250:	d827      	bhi.n	80062a2 <UART_SetConfig+0x506>
 8006252:	a201      	add	r2, pc, #4	@ (adr r2, 8006258 <UART_SetConfig+0x4bc>)
 8006254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006258:	0800627d 	.word	0x0800627d
 800625c:	08006285 	.word	0x08006285
 8006260:	0800628d 	.word	0x0800628d
 8006264:	080062a3 	.word	0x080062a3
 8006268:	08006293 	.word	0x08006293
 800626c:	080062a3 	.word	0x080062a3
 8006270:	080062a3 	.word	0x080062a3
 8006274:	080062a3 	.word	0x080062a3
 8006278:	0800629b 	.word	0x0800629b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800627c:	f7fe fcb0 	bl	8004be0 <HAL_RCC_GetPCLK1Freq>
 8006280:	61f8      	str	r0, [r7, #28]
        break;
 8006282:	e014      	b.n	80062ae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006284:	f7fe fcc2 	bl	8004c0c <HAL_RCC_GetPCLK2Freq>
 8006288:	61f8      	str	r0, [r7, #28]
        break;
 800628a:	e010      	b.n	80062ae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800628c:	4b1e      	ldr	r3, [pc, #120]	@ (8006308 <UART_SetConfig+0x56c>)
 800628e:	61fb      	str	r3, [r7, #28]
        break;
 8006290:	e00d      	b.n	80062ae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006292:	f7fe fc0d 	bl	8004ab0 <HAL_RCC_GetSysClockFreq>
 8006296:	61f8      	str	r0, [r7, #28]
        break;
 8006298:	e009      	b.n	80062ae <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800629a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800629e:	61fb      	str	r3, [r7, #28]
        break;
 80062a0:	e005      	b.n	80062ae <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80062ac:	bf00      	nop
    }

    if (pclk != 0U)
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d019      	beq.n	80062e8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	085a      	lsrs	r2, r3, #1
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	441a      	add	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	2b0f      	cmp	r3, #15
 80062cc:	d909      	bls.n	80062e2 <UART_SetConfig+0x546>
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d4:	d205      	bcs.n	80062e2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	b29a      	uxth	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	60da      	str	r2, [r3, #12]
 80062e0:	e002      	b.n	80062e8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80062f4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3728      	adds	r7, #40	@ 0x28
 80062fc:	46bd      	mov	sp, r7
 80062fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006302:	bf00      	nop
 8006304:	40008000 	.word	0x40008000
 8006308:	00f42400 	.word	0x00f42400

0800630c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006318:	f003 0308 	and.w	r3, r3, #8
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00a      	beq.n	8006336 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	f003 0301 	and.w	r3, r3, #1
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00a      	beq.n	8006358 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	430a      	orrs	r2, r1
 8006356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635c:	f003 0302 	and.w	r3, r3, #2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00a      	beq.n	800637a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	430a      	orrs	r2, r1
 8006378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637e:	f003 0304 	and.w	r3, r3, #4
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00a      	beq.n	800639c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	430a      	orrs	r2, r1
 800639a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a0:	f003 0310 	and.w	r3, r3, #16
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00a      	beq.n	80063be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c2:	f003 0320 	and.w	r3, r3, #32
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00a      	beq.n	80063e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	430a      	orrs	r2, r1
 80063de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d01a      	beq.n	8006422 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	430a      	orrs	r2, r1
 8006400:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006406:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800640a:	d10a      	bne.n	8006422 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	430a      	orrs	r2, r1
 8006420:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00a      	beq.n	8006444 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	430a      	orrs	r2, r1
 8006442:	605a      	str	r2, [r3, #4]
  }
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b098      	sub	sp, #96	@ 0x60
 8006454:	af02      	add	r7, sp, #8
 8006456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006460:	f7fc fec6 	bl	80031f0 <HAL_GetTick>
 8006464:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 0308 	and.w	r3, r3, #8
 8006470:	2b08      	cmp	r3, #8
 8006472:	d12e      	bne.n	80064d2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006474:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800647c:	2200      	movs	r2, #0
 800647e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 f88c 	bl	80065a0 <UART_WaitOnFlagUntilTimeout>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d021      	beq.n	80064d2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006496:	e853 3f00 	ldrex	r3, [r3]
 800649a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800649c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800649e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	461a      	mov	r2, r3
 80064aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80064ae:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064b4:	e841 2300 	strex	r3, r2, [r1]
 80064b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1e6      	bne.n	800648e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2220      	movs	r2, #32
 80064c4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e062      	b.n	8006598 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0304 	and.w	r3, r3, #4
 80064dc:	2b04      	cmp	r3, #4
 80064de:	d149      	bne.n	8006574 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064e8:	2200      	movs	r2, #0
 80064ea:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 f856 	bl	80065a0 <UART_WaitOnFlagUntilTimeout>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d03c      	beq.n	8006574 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006502:	e853 3f00 	ldrex	r3, [r3]
 8006506:	623b      	str	r3, [r7, #32]
   return(result);
 8006508:	6a3b      	ldr	r3, [r7, #32]
 800650a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800650e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	461a      	mov	r2, r3
 8006516:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006518:	633b      	str	r3, [r7, #48]	@ 0x30
 800651a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800651e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006520:	e841 2300 	strex	r3, r2, [r1]
 8006524:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1e6      	bne.n	80064fa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	3308      	adds	r3, #8
 8006532:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	e853 3f00 	ldrex	r3, [r3]
 800653a:	60fb      	str	r3, [r7, #12]
   return(result);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f023 0301 	bic.w	r3, r3, #1
 8006542:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	3308      	adds	r3, #8
 800654a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800654c:	61fa      	str	r2, [r7, #28]
 800654e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006550:	69b9      	ldr	r1, [r7, #24]
 8006552:	69fa      	ldr	r2, [r7, #28]
 8006554:	e841 2300 	strex	r3, r2, [r1]
 8006558:	617b      	str	r3, [r7, #20]
   return(result);
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1e5      	bne.n	800652c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2220      	movs	r2, #32
 8006564:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	e011      	b.n	8006598 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2220      	movs	r2, #32
 8006578:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2220      	movs	r2, #32
 800657e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3758      	adds	r7, #88	@ 0x58
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	603b      	str	r3, [r7, #0]
 80065ac:	4613      	mov	r3, r2
 80065ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065b0:	e04f      	b.n	8006652 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b8:	d04b      	beq.n	8006652 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065ba:	f7fc fe19 	bl	80031f0 <HAL_GetTick>
 80065be:	4602      	mov	r2, r0
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	69ba      	ldr	r2, [r7, #24]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d302      	bcc.n	80065d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d101      	bne.n	80065d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e04e      	b.n	8006672 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0304 	and.w	r3, r3, #4
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d037      	beq.n	8006652 <UART_WaitOnFlagUntilTimeout+0xb2>
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	2b80      	cmp	r3, #128	@ 0x80
 80065e6:	d034      	beq.n	8006652 <UART_WaitOnFlagUntilTimeout+0xb2>
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	2b40      	cmp	r3, #64	@ 0x40
 80065ec:	d031      	beq.n	8006652 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	69db      	ldr	r3, [r3, #28]
 80065f4:	f003 0308 	and.w	r3, r3, #8
 80065f8:	2b08      	cmp	r3, #8
 80065fa:	d110      	bne.n	800661e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2208      	movs	r2, #8
 8006602:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006604:	68f8      	ldr	r0, [r7, #12]
 8006606:	f000 f838 	bl	800667a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2208      	movs	r2, #8
 800660e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	e029      	b.n	8006672 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	69db      	ldr	r3, [r3, #28]
 8006624:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006628:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800662c:	d111      	bne.n	8006652 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006636:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f000 f81e 	bl	800667a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2220      	movs	r2, #32
 8006642:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e00f      	b.n	8006672 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69da      	ldr	r2, [r3, #28]
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	4013      	ands	r3, r2
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	429a      	cmp	r2, r3
 8006660:	bf0c      	ite	eq
 8006662:	2301      	moveq	r3, #1
 8006664:	2300      	movne	r3, #0
 8006666:	b2db      	uxtb	r3, r3
 8006668:	461a      	mov	r2, r3
 800666a:	79fb      	ldrb	r3, [r7, #7]
 800666c:	429a      	cmp	r2, r3
 800666e:	d0a0      	beq.n	80065b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800667a:	b480      	push	{r7}
 800667c:	b095      	sub	sp, #84	@ 0x54
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800668a:	e853 3f00 	ldrex	r3, [r3]
 800668e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006692:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006696:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	461a      	mov	r2, r3
 800669e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80066a2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066a8:	e841 2300 	strex	r3, r2, [r1]
 80066ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1e6      	bne.n	8006682 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3308      	adds	r3, #8
 80066ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066bc:	6a3b      	ldr	r3, [r7, #32]
 80066be:	e853 3f00 	ldrex	r3, [r3]
 80066c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	f023 0301 	bic.w	r3, r3, #1
 80066ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	3308      	adds	r3, #8
 80066d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066dc:	e841 2300 	strex	r3, r2, [r1]
 80066e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1e5      	bne.n	80066b4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d118      	bne.n	8006722 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	e853 3f00 	ldrex	r3, [r3]
 80066fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	f023 0310 	bic.w	r3, r3, #16
 8006704:	647b      	str	r3, [r7, #68]	@ 0x44
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	461a      	mov	r2, r3
 800670c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800670e:	61bb      	str	r3, [r7, #24]
 8006710:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006712:	6979      	ldr	r1, [r7, #20]
 8006714:	69ba      	ldr	r2, [r7, #24]
 8006716:	e841 2300 	strex	r3, r2, [r1]
 800671a:	613b      	str	r3, [r7, #16]
   return(result);
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1e6      	bne.n	80066f0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2220      	movs	r2, #32
 8006726:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006736:	bf00      	nop
 8006738:	3754      	adds	r7, #84	@ 0x54
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr

08006742 <memset>:
 8006742:	4402      	add	r2, r0
 8006744:	4603      	mov	r3, r0
 8006746:	4293      	cmp	r3, r2
 8006748:	d100      	bne.n	800674c <memset+0xa>
 800674a:	4770      	bx	lr
 800674c:	f803 1b01 	strb.w	r1, [r3], #1
 8006750:	e7f9      	b.n	8006746 <memset+0x4>
	...

08006754 <__libc_init_array>:
 8006754:	b570      	push	{r4, r5, r6, lr}
 8006756:	4d0d      	ldr	r5, [pc, #52]	@ (800678c <__libc_init_array+0x38>)
 8006758:	4c0d      	ldr	r4, [pc, #52]	@ (8006790 <__libc_init_array+0x3c>)
 800675a:	1b64      	subs	r4, r4, r5
 800675c:	10a4      	asrs	r4, r4, #2
 800675e:	2600      	movs	r6, #0
 8006760:	42a6      	cmp	r6, r4
 8006762:	d109      	bne.n	8006778 <__libc_init_array+0x24>
 8006764:	4d0b      	ldr	r5, [pc, #44]	@ (8006794 <__libc_init_array+0x40>)
 8006766:	4c0c      	ldr	r4, [pc, #48]	@ (8006798 <__libc_init_array+0x44>)
 8006768:	f000 f818 	bl	800679c <_init>
 800676c:	1b64      	subs	r4, r4, r5
 800676e:	10a4      	asrs	r4, r4, #2
 8006770:	2600      	movs	r6, #0
 8006772:	42a6      	cmp	r6, r4
 8006774:	d105      	bne.n	8006782 <__libc_init_array+0x2e>
 8006776:	bd70      	pop	{r4, r5, r6, pc}
 8006778:	f855 3b04 	ldr.w	r3, [r5], #4
 800677c:	4798      	blx	r3
 800677e:	3601      	adds	r6, #1
 8006780:	e7ee      	b.n	8006760 <__libc_init_array+0xc>
 8006782:	f855 3b04 	ldr.w	r3, [r5], #4
 8006786:	4798      	blx	r3
 8006788:	3601      	adds	r6, #1
 800678a:	e7f2      	b.n	8006772 <__libc_init_array+0x1e>
 800678c:	080068d8 	.word	0x080068d8
 8006790:	080068d8 	.word	0x080068d8
 8006794:	080068d8 	.word	0x080068d8
 8006798:	080068dc 	.word	0x080068dc

0800679c <_init>:
 800679c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800679e:	bf00      	nop
 80067a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067a2:	bc08      	pop	{r3}
 80067a4:	469e      	mov	lr, r3
 80067a6:	4770      	bx	lr

080067a8 <_fini>:
 80067a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067aa:	bf00      	nop
 80067ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ae:	bc08      	pop	{r3}
 80067b0:	469e      	mov	lr, r3
 80067b2:	4770      	bx	lr
