
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182170                       # Simulator instruction rate (inst/s)
host_op_rate                                   240245                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32382                       # Simulator tick rate (ticks/s)
host_mem_usage                               67380828                       # Number of bytes of host memory used
host_seconds                                 31186.40                       # Real time elapsed on the host
sim_insts                                  5681228931                       # Number of instructions simulated
sim_ops                                    7492364189                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        56960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        16000                       # Number of bytes read from this memory
system.physmem.bytes_read::total               185472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        84864                       # Number of bytes written to this memory
system.physmem.bytes_written::total             84864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          125                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1449                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             663                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  663                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16223673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     56402615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15843431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               183657053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19899349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84033559                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84033559                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84033559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16223673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     56402615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15843431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              267690612                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121162                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042851     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103468      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466723                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886287                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132691                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888709                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21741                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6431                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2498                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255686                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554156                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348672                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817683     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135259      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110322      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48098      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60134      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57562      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265943                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24315     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792027     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298436     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255686                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28168                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806557                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283854                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308432                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245660                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297381                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514357                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524365                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344146                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814298     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156766      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72010      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19630      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83663      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6483      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549581                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661502                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449843                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          189509                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       155446                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20534                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        77646                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           72210                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19147                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          916                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1817795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1081013                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             189509                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        91357                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               236697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          58597                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         99467                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           113615                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2191698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.603574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1955001     89.20%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           25095      1.15%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           29832      1.36%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           16027      0.73%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17898      0.82%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10698      0.49%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7008      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18229      0.83%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          111910      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2191698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078252                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446371                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1802310                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       115562                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           234520                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1962                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37341                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        30508                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1318172                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37341                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1805665                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15809                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        91105                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           233171                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8604                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1316301                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1949                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1832950                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6125838                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6125838                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1535635                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          297315                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          345                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24522                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       125965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67585                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1717                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14310                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1312628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1232357                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1470                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       179436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       418098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2191698                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.562284                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.254427                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1672415     76.31%     76.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       209035      9.54%     85.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       112057      5.11%     90.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        77843      3.55%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        68033      3.10%     97.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        34132      1.56%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8512      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5553      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4118      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2191698                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            325     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1118     42.13%     54.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1211     45.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1032594     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19059      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          149      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       113657      9.22%     94.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        66898      5.43%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1232357                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.508864                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4660536                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1492456                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1209952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1235011                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3246                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24137                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37341                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11493                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1312983                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       125965                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67585                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          196                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23157                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1212343                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       106679                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20014                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              173538                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          169173                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             66859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.500600                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1210051                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1209952                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           720433                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1885377                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.499612                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382116                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       901723                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1106352                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       206643                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20461                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2154357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.513542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.330652                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1702136     79.01%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       210034      9.75%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        87828      4.08%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        52621      2.44%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        36369      1.69%     96.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        23623      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12488      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9784      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        19474      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2154357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       901723                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1106352                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                167681                       # Number of memory references committed
system.switch_cpus1.commit.loads               101828                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            158368                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           997363                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22493                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        19474                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3447865                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2663337                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 230083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             901723                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1106352                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       901723                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.685726                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.685726                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372339                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372339                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5468038                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1682977                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1229369                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          188685                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       154779                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20454                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        77317                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           71897                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19067                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          911                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1809705                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1076109                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             188685                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        90964                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               235656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          58374                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        103506                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           113116                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        20179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2186466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.602337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.950251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1950810     89.22%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24981      1.14%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           29705      1.36%     91.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           15968      0.73%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           17817      0.81%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           10641      0.49%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6987      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18156      0.83%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          111401      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2186466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077912                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.444346                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1794323                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       119497                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           233487                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1954                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37202                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        30370                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1312319                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2050                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37202                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1797662                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          16619                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        94269                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           232145                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8566                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1310448                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1948                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4136                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1824753                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6098630                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6098630                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1528470                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          296281                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          342                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24393                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       125425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        67262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1708                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14260                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1306787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1226791                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1467                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       178810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       416686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2186466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.561084                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.253412                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1669591     76.36%     76.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       207998      9.51%     85.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111581      5.10%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        77473      3.54%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        67739      3.10%     97.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        33979      1.55%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8474      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5531      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4100      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2186466                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            323     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1109     42.09%     54.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1203     45.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1027935     83.79%     83.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18971      1.55%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          148      0.01%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       113162      9.22%     94.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        66575      5.43%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1226791                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506566                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2635                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002148                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4644150                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1485985                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1204462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1229426                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3236                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24065                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37202                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12316                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1166                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1307138                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       125425                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        67262                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          194                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11826                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23067                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1206845                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       106202                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19946                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              172738                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          168423                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             66536                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.498330                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1204561                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1204462                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           717096                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1877024                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.497346                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382039                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       897447                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1101222                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       205926                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20379                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2149264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.512372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.329366                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1699179     79.06%     79.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       208989      9.72%     88.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        87441      4.07%     92.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        52394      2.44%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        36182      1.68%     96.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        23531      1.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12428      0.58%     98.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9742      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        19378      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2149264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       897447                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1101222                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                166889                       # Number of memory references committed
system.switch_cpus2.commit.loads               101359                       # Number of loads committed
system.switch_cpus2.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            157660                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           992730                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22400                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        19378                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3437021                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2651506                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 235315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             897447                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1101222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       897447                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.698523                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.698523                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.370573                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.370573                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5443160                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1675308                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1223765                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          217922                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       181603                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21446                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82474                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77284                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           22886                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1881414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1194970                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             217922                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       100170                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               247794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          60765                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         85312                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           118453                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2253690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.652054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.029674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2005896     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           14880      0.66%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18772      0.83%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           30066      1.33%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12618      0.56%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           16270      0.72%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           18767      0.83%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8887      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          127534      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2253690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089984                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.493426                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1870316                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        97826                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           246473                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         38901                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32836                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1459200                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         38901                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1872819                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           5848                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        86097                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           244120                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5904                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1448970                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           793                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4073                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2024140                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6733020                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6733020                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1658113                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          366027                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22309                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       137000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        70035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15518                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1412494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1343584                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1726                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       192350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       406910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2253690                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.596171                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319766                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1686219     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       257537     11.43%     86.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       105725      4.69%     90.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        59826      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        80329      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25489      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        24675      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        12812      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1078      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2253690                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           9419     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1313     10.99%     89.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1210     10.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1132065     84.26%     84.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18233      1.36%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       123448      9.19%     94.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69674      5.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1343584                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.554792                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              11942                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4954526                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1605218                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1306294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1355526                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        29111                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1461                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         38901                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4394                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          561                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1412849                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       137000                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        70035                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24558                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1318480                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120931                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        25104                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              190570                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          185915                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69639                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.544426                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1306334                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1306294                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           782866                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2102782                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.539394                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372300                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       964711                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1188911                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       223948                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21412                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2214789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.536806                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.356298                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1711390     77.27%     77.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       255401     11.53%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        92483      4.18%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        46056      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        42025      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        17847      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        17630      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8395      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        23562      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2214789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       964711                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1188911                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                176463                       # Number of memory references committed
system.switch_cpus3.commit.loads               107889                       # Number of loads committed
system.switch_cpus3.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            172354                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1070394                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24567                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        23562                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3604073                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2864624                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 168091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             964711                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1188911                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       964711                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.510369                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.510369                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.398348                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.398348                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5930560                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1827303                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1348212                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2421773                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          179536                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       160621                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        15649                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       119745                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          116644                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           10066                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          476                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1896086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1023722                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             179536                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       126710                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               226826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          51819                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         34725                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           115914                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        15150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2193729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.521022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.764513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1966903     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           34903      1.59%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16906      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           34433      1.57%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4            9918      0.45%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           32152      1.47%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            4776      0.22%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8025      0.37%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           85713      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2193729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074134                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.422716                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1883676                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        47849                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           226212                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          242                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         35744                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        16245                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          348                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1138536                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         35744                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1885472                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          30477                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        12410                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           224472                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5148                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1135983                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           878                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1483521                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5139384                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5139384                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1172298                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          311223                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          141                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            14011                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       210721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        31543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          282                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         6718                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1128347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1045176                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          954                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       223894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       478084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2193729                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.476438                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.089612                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1738324     79.24%     79.24% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       137756      6.28%     85.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       156821      7.15%     92.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        89443      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        45887      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        11959      0.55%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        12938      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          330      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          271      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2193729                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           1761     57.74%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           706     23.15%     80.89% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          583     19.11%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       815652     78.04%     78.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         7768      0.74%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       190589     18.24%     97.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        31097      2.98%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1045176                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.431575                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3050                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002918                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4288085                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1352390                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1016395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1048226                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          864                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        46120                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1296                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         35744                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          25621                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          688                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1128488                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           38                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       210721                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        31543                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           71                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         9635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         6861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        16496                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1031250                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       187754                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        13926                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              218843                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          156778                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             31089                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.425824                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1016871                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1016395                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           616230                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1320959                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.419690                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.466502                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       806390                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       902345                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       226198                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        15373                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2157985                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.418142                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.287648                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1824508     84.55%     84.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       129213      5.99%     90.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        84499      3.92%     94.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        26386      1.22%     95.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45397      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         8270      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         5422      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4814      0.22%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        29476      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2157985                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       806390                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        902345                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                194848                       # Number of memory references committed
system.switch_cpus4.commit.loads               164601                       # Number of loads committed
system.switch_cpus4.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            138900                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           787031                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        10794                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        29476                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3257052                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2292842                       # The number of ROB writes
system.switch_cpus4.timesIdled                  44181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 228044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             806390                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               902345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       806390                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      3.003228                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                3.003228                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.332975                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.332975                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         4800347                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1319904                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1215836                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           140                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2421776                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          218245                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       181844                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21472                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        82613                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           77421                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           22928                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          960                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1884354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1196532                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             218245                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       100349                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               248151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          60835                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         81683                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles           70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines           118632                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2253448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.653002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2005297     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           14907      0.66%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18803      0.83%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           30107      1.34%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12643      0.56%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16308      0.72%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           18797      0.83%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8910      0.40%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          127676      5.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2253448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090118                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.494072                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1873282                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        94217                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246830                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         38945                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32900                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1461179                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         38945                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1875785                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5849                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        82483                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           244477                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5908                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1450952                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           793                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4075                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2026720                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6742155                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6742155                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1660281                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          366439                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          353                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22331                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       137216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        70153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          832                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15530                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1414422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1345433                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1728                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       192554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       407420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2253448                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.597055                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320513                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1685180     74.78%     74.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       257895     11.44%     86.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       105881      4.70%     90.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        59926      2.66%     93.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        80435      3.57%     97.15% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25515      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        24709      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        12827      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1080      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2253448                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9430     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1317     11.01%     89.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1214     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1133599     84.26%     84.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18241      1.36%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       123636      9.19%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        69792      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1345433                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.555556                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              11961                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008890                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4958003                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1607350                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1308091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1357394                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1025                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        29162                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1462                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         38945                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4396                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          560                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1414777                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       137216                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        70153                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24586                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1320299                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       121116                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        25134                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              190873                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          186200                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             69757                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.545178                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1308131                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1308091                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           783877                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2105538                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540137                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372293                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       966024                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1190570                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       224217                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21438                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2214503                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.537624                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.357113                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1710370     77.23%     77.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       255782     11.55%     88.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        92612      4.18%     92.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        46140      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        42087      1.90%     96.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        17867      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        17649      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8401      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        23595      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2214503                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       966024                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1190570                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                176745                       # Number of memory references committed
system.switch_cpus5.commit.loads               108054                       # Number of loads committed
system.switch_cpus5.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            172620                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1071893                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        24612                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        23595                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3605682                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2868524                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 168328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             966024                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1190570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       966024                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.506952                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.506952                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.398891                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.398891                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5938663                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1829636                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1350025                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          169368                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       138048                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        18000                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        69130                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           64213                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           16764                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          807                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1636583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1001456                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             169368                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        80977                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               205461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          56619                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         98071                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           102393                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        18004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      1978084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.977563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1772623     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           10825      0.55%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17113      0.87%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           25809      1.30%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           10889      0.55%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           12839      0.65%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           13204      0.67%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9472      0.48%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          105310      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      1978084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.069935                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.413520                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1615993                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       119301                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           203847                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1271                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         37669                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        27542                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1214371                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         37669                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1620019                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          47361                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        59479                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           201195                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12358                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1211641                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          728                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2480                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          776                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1657895                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5647958                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5647958                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1361511                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          296372                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          262                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          138                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            36454                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       123163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        67722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3394                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        13026                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1207230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          262                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1124573                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1849                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       188920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       438515                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      1978084                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568516                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.254214                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1498818     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       194278      9.82%     85.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       107699      5.44%     91.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        70473      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        64384      3.25%     97.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        20021      1.01%     98.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        14213      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5025      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3173      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      1978084                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            310     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1152     42.01%     53.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1280     46.68%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       925959     82.34%     82.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20686      1.84%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       111556      9.92%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        66248      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1124573                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.464358                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2742                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002438                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4231821                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1396473                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1103681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1127315                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5418                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        26736                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4652                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          902                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         37669                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          34430                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1474                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1207492                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           60                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       123163                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        67722                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          138                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         9560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        11260                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        20820                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1108074                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       105662                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        16499                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              171791                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          150141                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             66129                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.457545                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1103795                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1103681                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           653790                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1658910                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.455731                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394108                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       815660                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       994740                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       213584                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        18304                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      1940415                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.512643                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361369                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1537350     79.23%     79.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       191890      9.89%     89.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        79579      4.10%     93.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        40894      2.11%     95.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        30547      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17336      0.89%     97.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        10748      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8914      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23157      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      1940415                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       815660                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        994740                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                159494                       # Number of memory references committed
system.switch_cpus6.commit.loads                96424                       # Number of loads committed
system.switch_cpus6.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            138115                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           899371                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        19399                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23157                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3125582                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2454334                       # The number of ROB writes
system.switch_cpus6.timesIdled                  29470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 443697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             815660                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               994740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       815660                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.969106                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.969106                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.336802                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.336802                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5029592                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1509157                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1149945                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           248                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          179509                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       160589                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        15764                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       119641                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          116424                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10121                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          495                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1895060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1023256                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             179509                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       126545                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               226751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          52125                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         37009                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           115989                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        15273                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2195103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.520424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.763896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1968352     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           35035      1.60%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16963      0.77%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           34327      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4            9802      0.45%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           32093      1.46%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            4706      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            8066      0.37%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           85759      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2195103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074123                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.422522                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1882849                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        49935                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           226128                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          249                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         35936                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        16305                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1137951                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         35936                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1884623                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          30952                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        14065                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           224431                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         5090                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1135486                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           881                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1483161                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5137323                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5137323                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1170131                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          313011                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          140                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            13825                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       210632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        31356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          278                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         6728                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1128057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1044823                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          957                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       225310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       479465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2195103                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.475979                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.089569                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1740246     79.28%     79.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       137327      6.26%     85.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       156575      7.13%     92.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        89314      4.07%     96.74% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        46122      2.10%     98.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        12089      0.55%     99.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        12819      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          331      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          280      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2195103                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           1755     58.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           692     22.87%     80.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          579     19.13%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       815560     78.06%     78.06% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         7758      0.74%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       190482     18.23%     97.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        30953      2.96%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1044823                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.431428                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3026                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002896                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4288729                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1353517                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1015771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1047849                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          858                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        46271                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1205                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         35936                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          26091                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          640                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1128197                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           48                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       210632                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        31356                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           70                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           364                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         9613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         6969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        16582                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1030616                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       187454                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        14204                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              218399                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          156684                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             30945                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.425561                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1016215                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1015771                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           615864                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1320643                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.419431                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.466336                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       804995                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       900650                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       227578                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        15488                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2159167                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.417128                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.286499                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1826442     84.59%     84.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       128889      5.97%     90.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        84276      3.90%     94.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        26297      1.22%     95.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45346      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5         8267      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         5408      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         4785      0.22%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        29457      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2159167                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       804995                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        900650                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                194509                       # Number of memory references committed
system.switch_cpus7.commit.loads               164358                       # Number of loads committed
system.switch_cpus7.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            138626                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           785512                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        10752                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        29457                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3257938                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2292421                       # The number of ROB writes
system.switch_cpus7.timesIdled                  44185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 226678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             804995                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               900650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       804995                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      3.008442                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                3.008442                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.332398                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.332398                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         4797048                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1319428                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1214960                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           140                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110236                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368508                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969449                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4798325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124635928                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129434253                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4798325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124635928                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129434253                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4798325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124635928                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129434253                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 342737.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519316.366667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509583.673228                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 342737.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519316.366667                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509583.673228                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 342737.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519316.366667                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509583.673228                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3790755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107397131                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111187886                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3790755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107397131                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111187886                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3790755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107397131                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111187886                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 270768.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447488.045833                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437747.582677                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 270768.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447488.045833                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437747.582677                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 270768.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447488.045833                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437747.582677                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           146                       # number of replacements
system.l21.tagsinuse                      4094.495971                       # Cycle average of tags in use
system.l21.total_refs                          254730                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l21.avg_refs                         60.049505                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.097570                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.426309                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    64.783816                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3766.188276                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.059838                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004499                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.015816                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.919480                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999633                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          404                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    405                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l21.Writeback_hits::total                  238                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          407                       # number of demand (read+write) hits
system.l21.demand_hits::total                     408                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          407                       # number of overall hits
system.l21.overall_hits::total                    408                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          122                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          122                       # number of demand (read+write) misses
system.l21.demand_misses::total                   146                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          122                       # number of overall misses
system.l21.overall_misses::total                  146                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     25511540                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     67371680                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       92883220                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     25511540                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     67371680                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        92883220                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     25511540                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     67371680                       # number of overall miss cycles
system.l21.overall_miss_latency::total       92883220                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          526                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                551                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          529                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 554                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          529                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                554                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.231939                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.264973                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.230624                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.263538                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.230624                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.263538                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 552226.885246                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 636186.438356                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 552226.885246                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 636186.438356                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 552226.885246                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 636186.438356                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  95                       # number of writebacks
system.l21.writebacks::total                       95                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          122                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          122                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          122                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     58558993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     82336665                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     58558993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     82336665                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     58558993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     82336665                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.231939                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.264973                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.230624                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.263538                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.230624                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.263538                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 479991.745902                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 563949.760274                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 479991.745902                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 563949.760274                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 479991.745902                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 563949.760274                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           146                       # number of replacements
system.l22.tagsinuse                      4094.492357                       # Cycle average of tags in use
system.l22.total_refs                          254729                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l22.avg_refs                         60.049269                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          245.108276                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.389209                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    64.452816                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3766.542055                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.059841                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004490                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.015736                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.919566                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999632                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          403                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    404                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l22.Writeback_hits::total                  238                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          406                       # number of demand (read+write) hits
system.l22.demand_hits::total                     407                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          406                       # number of overall hits
system.l22.overall_hits::total                    407                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          122                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          122                       # number of demand (read+write) misses
system.l22.demand_misses::total                   146                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          122                       # number of overall misses
system.l22.overall_misses::total                  146                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     26706995                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     72448641                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       99155636                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     26706995                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     72448641                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        99155636                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     26706995                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     72448641                       # number of overall miss cycles
system.l22.overall_miss_latency::total       99155636                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          525                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                550                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          528                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 553                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          528                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                553                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.232381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.265455                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.231061                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.264014                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.231061                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.264014                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 593841.319672                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 679148.191781                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 593841.319672                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 679148.191781                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 593841.319672                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 679148.191781                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  95                       # number of writebacks
system.l22.writebacks::total                       95                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          122                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          122                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          122                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     63689041                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     88672836                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     63689041                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     88672836                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     63689041                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     88672836                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.232381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.265455                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.231061                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.264014                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.231061                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.264014                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 607348.191781                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 607348.191781                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 607348.191781                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            83                       # number of replacements
system.l23.tagsinuse                      4095.008166                       # Cycle average of tags in use
system.l23.total_refs                          176458                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l23.avg_refs                         42.235041                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          136.008166                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    20.756357                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    24.154564                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3914.089079                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005067                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.005897                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.955588                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          289                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l23.Writeback_hits::total                   88                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          291                       # number of demand (read+write) hits
system.l23.demand_hits::total                     293                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          291                       # number of overall hits
system.l23.overall_hits::total                    293                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           55                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           55                       # number of demand (read+write) misses
system.l23.demand_misses::total                    83                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           55                       # number of overall misses
system.l23.overall_misses::total                   83                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     43725604                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     26688377                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       70413981                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     43725604                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     26688377                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        70413981                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     43725604                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     26688377                       # number of overall miss cycles
system.l23.overall_miss_latency::total       70413981                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          344                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                374                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          346                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 376                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          346                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                376                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.159884                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.221925                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.158960                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.220745                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.158960                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.220745                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1561628.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 485243.218182                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 848361.216867                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1561628.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 485243.218182                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 848361.216867                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1561628.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 485243.218182                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 848361.216867                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  46                       # number of writebacks
system.l23.writebacks::total                       46                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           55                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           55                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           55                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     41714306                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     22736616                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     64450922                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     41714306                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     22736616                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     64450922                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     41714306                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     22736616                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     64450922                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.159884                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.221925                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.158960                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.220745                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.158960                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.220745                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1489796.642857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 413393.018182                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 776517.132530                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1489796.642857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 413393.018182                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 776517.132530                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1489796.642857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 413393.018182                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 776517.132530                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           141                       # number of replacements
system.l24.tagsinuse                             4096                       # Cycle average of tags in use
system.l24.total_refs                           68508                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4237                       # Sample count of references to valid blocks.
system.l24.avg_refs                         16.168987                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.058087                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    72.221219                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3926.720694                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002944                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.017632                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.958672                       # Average percentage of cache occupancy
system.l24.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          291                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              41                       # number of Writeback hits
system.l24.Writeback_hits::total                   41                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          291                       # number of demand (read+write) hits
system.l24.demand_hits::total                     291                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          291                       # number of overall hits
system.l24.overall_hits::total                    291                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          128                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  141                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          128                       # number of demand (read+write) misses
system.l24.demand_misses::total                   141                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          128                       # number of overall misses
system.l24.overall_misses::total                  141                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      5685018                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     52333001                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       58018019                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      5685018                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     52333001                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        58018019                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      5685018                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     52333001                       # number of overall miss cycles
system.l24.overall_miss_latency::total       58018019                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          419                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                432                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           41                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               41                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          419                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 432                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          419                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                432                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.305489                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.326389                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.305489                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.326389                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.305489                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.326389                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 437309.076923                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 408851.570312                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 411475.312057                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 437309.076923                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 408851.570312                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 411475.312057                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 437309.076923                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 408851.570312                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 411475.312057                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  23                       # number of writebacks
system.l24.writebacks::total                       23                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          128                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             141                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          128                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              141                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          128                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             141                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      4751618                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     43142110                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     47893728                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      4751618                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     43142110                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     47893728                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      4751618                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     43142110                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     47893728                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.305489                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.326389                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.305489                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.326389                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.305489                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.326389                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 365509.076923                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 337047.734375                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 339671.829787                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 365509.076923                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 337047.734375                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 339671.829787                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 365509.076923                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 337047.734375                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 339671.829787                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            83                       # number of replacements
system.l25.tagsinuse                      4095.008525                       # Cycle average of tags in use
system.l25.total_refs                          176458                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l25.avg_refs                         42.235041                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          136.008525                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    20.760064                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    24.182916                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3914.057020                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005068                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.005904                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.955580                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          289                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l25.Writeback_hits::total                   88                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            2                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          291                       # number of demand (read+write) hits
system.l25.demand_hits::total                     293                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          291                       # number of overall hits
system.l25.overall_hits::total                    293                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           55                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           55                       # number of demand (read+write) misses
system.l25.demand_misses::total                    83                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           55                       # number of overall misses
system.l25.overall_misses::total                   83                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     44151728                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     24874426                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       69026154                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     44151728                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     24874426                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        69026154                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     44151728                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     24874426                       # number of overall miss cycles
system.l25.overall_miss_latency::total       69026154                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           30                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          344                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                374                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            2                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           30                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          346                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 376                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           30                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          346                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                376                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.159884                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.221925                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.158960                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.220745                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.158960                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.220745                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1576847.428571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 452262.290909                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 831640.409639                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1576847.428571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 452262.290909                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 831640.409639                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1576847.428571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 452262.290909                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 831640.409639                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  46                       # number of writebacks
system.l25.writebacks::total                       46                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           55                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           55                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           55                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     42140849                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     20924058                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     63064907                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     42140849                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     20924058                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     63064907                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     42140849                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     20924058                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     63064907                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.159884                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.221925                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.158960                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.220745                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.158960                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.220745                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1505030.321429                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 380437.418182                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 759818.156627                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1505030.321429                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 380437.418182                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 759818.156627                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1505030.321429                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 380437.418182                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 759818.156627                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           459                       # number of replacements
system.l26.tagsinuse                      4089.775371                       # Cycle average of tags in use
system.l26.total_refs                          310808                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4549                       # Sample count of references to valid blocks.
system.l26.avg_refs                         68.324467                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          302.416386                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.687545                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   205.117180                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3569.554259                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.073832                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003098                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.050077                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.871473                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998480                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          469                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    469                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             462                       # number of Writeback hits
system.l26.Writeback_hits::total                  462                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          469                       # number of demand (read+write) hits
system.l26.demand_hits::total                     469                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          469                       # number of overall hits
system.l26.overall_hits::total                    469                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          404                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  417                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           41                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 41                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          445                       # number of demand (read+write) misses
system.l26.demand_misses::total                   458                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          445                       # number of overall misses
system.l26.overall_misses::total                  458                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6381058                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    214236450                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      220617508                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     18392802                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     18392802                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6381058                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    232629252                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       239010310                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6381058                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    232629252                       # number of overall miss cycles
system.l26.overall_miss_latency::total      239010310                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          873                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                886                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          462                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              462                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           41                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          914                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 927                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          914                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                927                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.462772                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.470655                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.486871                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.494067                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.486871                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.494067                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 490850.615385                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 530288.242574                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 529058.772182                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 448604.926829                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 448604.926829                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 490850.615385                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 522762.364045                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 521856.572052                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 490850.615385                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 522762.364045                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 521856.572052                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 266                       # number of writebacks
system.l26.writebacks::total                      266                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          404                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             417                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           41                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            41                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          445                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              458                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          445                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             458                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5446668                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    185210581                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    190657249                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     15445057                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     15445057                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5446668                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    200655638                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    206102306                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5446668                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    200655638                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    206102306                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.462772                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.470655                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.486871                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.494067                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.486871                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.494067                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 418974.461538                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 458442.032178                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457211.628297                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 376708.707317                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 376708.707317                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 418974.461538                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 450911.546067                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 450005.034934                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 418974.461538                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 450911.546067                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 450005.034934                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           138                       # number of replacements
system.l27.tagsinuse                             4096                       # Cycle average of tags in use
system.l27.total_refs                           68506                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4234                       # Sample count of references to valid blocks.
system.l27.avg_refs                         16.179972                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.056481                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    72.334124                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3926.609396                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002943                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.017660                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.958645                       # Average percentage of cache occupancy
system.l27.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          290                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    290                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              40                       # number of Writeback hits
system.l27.Writeback_hits::total                   40                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          290                       # number of demand (read+write) hits
system.l27.demand_hits::total                     290                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          290                       # number of overall hits
system.l27.overall_hits::total                    290                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          125                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  138                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          125                       # number of demand (read+write) misses
system.l27.demand_misses::total                   138                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          125                       # number of overall misses
system.l27.overall_misses::total                  138                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      5683803                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     51160952                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       56844755                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      5683803                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     51160952                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        56844755                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      5683803                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     51160952                       # number of overall miss cycles
system.l27.overall_miss_latency::total       56844755                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          415                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                428                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           40                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               40                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          415                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 428                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          415                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                428                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.301205                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.322430                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.301205                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.322430                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.301205                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.322430                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 437215.615385                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 409287.616000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 411918.514493                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 437215.615385                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 409287.616000                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 411918.514493                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 437215.615385                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 409287.616000                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 411918.514493                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  23                       # number of writebacks
system.l27.writebacks::total                       23                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          125                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             138                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          125                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              138                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          125                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             138                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      4749487                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     42182270                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     46931757                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      4749487                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     42182270                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     46931757                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      4749487                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     42182270                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     46931757                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.301205                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.322430                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.301205                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.322430                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.301205                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.322430                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 365345.153846                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 337458.160000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 340085.195652                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 365345.153846                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 337458.160000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 340085.195652                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 365345.153846                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 337458.160000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 340085.195652                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109238                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109238                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5417873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5417873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5417873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5417873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5417873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5417873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 318698.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 318698.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 318698.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 318698.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 318698.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 318698.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4915151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4915151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4915151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4915151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4915151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4915151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351082.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351082.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351082.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351082.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351082.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351082.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231206                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.901674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658515                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341485                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433446                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638783128                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638783128                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638783128                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638783128                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638783128                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638783128                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254393.917961                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254393.917961                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254393.917961                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254393.917961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254393.917961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254393.917961                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157895572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157895572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157895572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157895572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157895572                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157895572                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225565.102857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225565.102857                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225565.102857                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225565.102857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225565.102857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225565.102857                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.910378                       # Cycle average of tags in use
system.cpu1.icache.total_refs               732328728                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1444435.360947                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.910378                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.030305                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802741                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       113579                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         113579                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       113579                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          113579                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       113579                       # number of overall hits
system.cpu1.icache.overall_hits::total         113579                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.cpu1.icache.overall_misses::total           36                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42493039                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42493039                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42493039                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42493039                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42493039                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42493039                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       113615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       113615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       113615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       113615                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       113615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       113615                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1180362.194444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1180362.194444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1180362.194444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     25776445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     25776445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     25776445                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1031057.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   529                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               115429627                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   785                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              147044.110828                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   159.103477                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    96.896523                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.621498                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.378502                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        77782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          77782                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        65462                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         65462                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          162                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       143244                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          143244                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       143244                       # number of overall hits
system.cpu1.dcache.overall_hits::total         143244                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           63                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1811                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1811                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1811                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1811                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    389540524                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    389540524                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29432488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29432488                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    418973012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    418973012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    418973012                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    418973012                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        79530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        79530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        65525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        65525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       145055                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       145055                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       145055                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       145055                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021979                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021979                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000961                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000961                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012485                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012485                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012485                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012485                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 222849.270023                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 222849.270023                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 467182.349206                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 467182.349206                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231348.985091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231348.985091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231348.985091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231348.985091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       199206                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       199206                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu1.dcache.writebacks::total              238                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1222                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1282                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          529                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          529                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     94932998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     94932998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       197239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       197239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     95130237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     95130237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     95130237                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     95130237                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003647                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 180480.984791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 180480.984791                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65746.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65746.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.870087                       # Cycle average of tags in use
system.cpu2.icache.total_refs               732328227                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1444434.372781                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.870087                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.030241                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802676                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113078                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113078                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113078                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113078                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113078                       # number of overall hits
system.cpu2.icache.overall_hits::total         113078                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45035992                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45035992                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45035992                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45035992                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45035992                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45035992                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113116                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113116                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113116                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113116                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000336                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000336                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000336                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1185157.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1185157.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1185157.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     26971793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     26971793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     26971793                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1078871.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   528                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               115428939                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   784                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              147230.789541                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.735948                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.264052                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.620062                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.379938                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        77418                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          77418                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        65142                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         65142                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          160                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       142560                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          142560                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       142560                       # number of overall hits
system.cpu2.dcache.overall_hits::total         142560                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1746                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1746                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           63                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1809                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1809                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1809                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1809                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    419553010                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    419553010                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     23885956                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23885956                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    443438966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    443438966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    443438966                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    443438966                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        79164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        79164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        65205                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        65205                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       144369                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       144369                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       144369                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       144369                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022055                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022055                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000966                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000966                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012530                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012530                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012530                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012530                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 240293.820160                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 240293.820160                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 379142.158730                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 379142.158730                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 245129.334439                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 245129.334439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 245129.334439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 245129.334439                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       199084                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       199084                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu2.dcache.writebacks::total              238                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1221                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1281                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1281                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          525                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          528                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          528                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     99938100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     99938100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       197238                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       197238                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    100135338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    100135338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    100135338                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    100135338                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003657                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003657                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003657                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 190358.285714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 190358.285714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        65746                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        65746                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               476.897135                       # Cycle average of tags in use
system.cpu3.icache.total_refs               735279252                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1516039.694845                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    21.897135                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.035092                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.764258                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       118411                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         118411                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       118411                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          118411                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       118411                       # number of overall hits
system.cpu3.icache.overall_hits::total         118411                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.cpu3.icache.overall_misses::total           41                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     65685969                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     65685969                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     65685969                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     65685969                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     65685969                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     65685969                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       118452                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       118452                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       118452                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       118452                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       118452                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       118452                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000346                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000346                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000346                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000346                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000346                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000346                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1602096.804878                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1602096.804878                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1602096.804878                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1602096.804878                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1602096.804878                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1602096.804878                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       274293                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 137146.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     44087609                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     44087609                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     44087609                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     44087609                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     44087609                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     44087609                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1469586.966667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1469586.966667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1469586.966667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1469586.966667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1469586.966667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1469586.966667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   346                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               106627103                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              177121.433555                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   126.779938                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   129.220062                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.495234                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.504766                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        92812                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          92812                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68227                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68227                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          179                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          167                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       161039                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          161039                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       161039                       # number of overall hits
system.cpu3.dcache.overall_hits::total         161039                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          891                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            7                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          898                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           898                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          898                       # number of overall misses
system.cpu3.dcache.overall_misses::total          898                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    120438714                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    120438714                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       542777                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       542777                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    120981491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    120981491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    120981491                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    120981491                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        93703                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        93703                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        68234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        68234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       161937                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       161937                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       161937                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       161937                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009509                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009509                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000103                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005545                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005545                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005545                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005545                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 135172.518519                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 135172.518519                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77539.571429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77539.571429                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 134723.263920                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134723.263920                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 134723.263920                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134723.263920                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu3.dcache.writebacks::total               88                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          547                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          552                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          552                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          344                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          346                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          346                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45865279                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45865279                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       133376                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       133376                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     45998655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     45998655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     45998655                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     45998655                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002137                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002137                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002137                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002137                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 133329.299419                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 133329.299419                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        66688                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        66688                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 132944.089595                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132944.089595                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 132944.089595                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132944.089595                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               538.057163                       # Cycle average of tags in use
system.cpu4.icache.total_refs               627182442                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1163603.788497                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.057163                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019322                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.862271                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       115901                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         115901                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       115901                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          115901                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       115901                       # number of overall hits
system.cpu4.icache.overall_hits::total         115901                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.cpu4.icache.overall_misses::total           13                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5929418                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5929418                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5929418                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5929418                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5929418                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5929418                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       115914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       115914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       115914                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       115914                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       115914                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       115914                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000112                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000112                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 456109.076923                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 456109.076923                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 456109.076923                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 456109.076923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 456109.076923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 456109.076923                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5792918                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5792918                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5792918                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5792918                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5792918                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5792918                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 445609.076923                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 445609.076923                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 445609.076923                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 445609.076923                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 445609.076923                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 445609.076923                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   419                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               147683162                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   675                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              218789.869630                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   137.495184                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   118.504816                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.537091                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.462909                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       172665                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         172665                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        30107                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         30107                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           70                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           70                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       202772                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          202772                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       202772                       # number of overall hits
system.cpu4.dcache.overall_hits::total         202772                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1443                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1443                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1443                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1443                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1443                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1443                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    320823515                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    320823515                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    320823515                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    320823515                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    320823515                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    320823515                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       174108                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       174108                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        30107                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        30107                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       204215                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       204215                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       204215                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       204215                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008288                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008288                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.007066                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.007066                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.007066                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.007066                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 222330.918226                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 222330.918226                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 222330.918226                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 222330.918226                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 222330.918226                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 222330.918226                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           41                       # number of writebacks
system.cpu4.dcache.writebacks::total               41                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1024                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1024                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1024                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          419                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          419                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          419                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     72457401                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     72457401                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     72457401                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     72457401                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     72457401                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     72457401                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002407                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002407                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002052                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002052                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002052                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002052                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 172929.357995                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 172929.357995                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 172929.357995                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 172929.357995                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 172929.357995                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 172929.357995                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               476.901354                       # Cycle average of tags in use
system.cpu5.icache.total_refs               735279433                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1516040.068041                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    21.901354                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.035098                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.764265                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       118592                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         118592                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       118592                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          118592                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       118592                       # number of overall hits
system.cpu5.icache.overall_hits::total         118592                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.cpu5.icache.overall_misses::total           39                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     66121461                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     66121461                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     66121461                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     66121461                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     66121461                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     66121461                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       118631                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       118631                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       118631                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       118631                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       118631                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       118631                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000329                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000329                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1695422.076923                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1695422.076923                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1695422.076923                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1695422.076923                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1695422.076923                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1695422.076923                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       314836                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       157418                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     44520609                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     44520609                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     44520609                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     44520609                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     44520609                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     44520609                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1484020.300000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1484020.300000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1484020.300000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1484020.300000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1484020.300000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1484020.300000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   346                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               106627369                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              177121.875415                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   126.835582                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   129.164418                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.495451                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.504549                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        92962                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          92962                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        68343                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         68343                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          179                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          167                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       161305                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          161305                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       161305                       # number of overall hits
system.cpu5.dcache.overall_hits::total         161305                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          891                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          898                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           898                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          898                       # number of overall misses
system.cpu5.dcache.overall_misses::total          898                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    115755439                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    115755439                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       542905                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       542905                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    116298344                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    116298344                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    116298344                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    116298344                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        93853                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        93853                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        68350                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        68350                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       162203                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       162203                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       162203                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       162203                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009494                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009494                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005536                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005536                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005536                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005536                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 129916.317621                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 129916.317621                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77557.857143                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77557.857143                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 129508.178174                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 129508.178174                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 129508.178174                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 129508.178174                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu5.dcache.writebacks::total               88                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          547                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          552                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          552                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          344                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          346                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     44039883                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     44039883                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       133418                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       133418                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     44173301                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     44173301                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     44173301                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     44173301                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002133                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002133                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 128022.915698                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 128022.915698                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        66709                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        66709                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 127668.500000                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 127668.500000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 127668.500000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 127668.500000                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.686620                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735393360                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1464927.011952                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.686620                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020331                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803985                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       102373                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         102373                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       102373                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          102373                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       102373                       # number of overall hits
system.cpu6.icache.overall_hits::total         102373                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           20                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           20                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           20                       # number of overall misses
system.cpu6.icache.overall_misses::total           20                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     10045253                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     10045253                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     10045253                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     10045253                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     10045253                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     10045253                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       102393                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       102393                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       102393                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       102393                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       102393                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       102393                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000195                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000195                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 502262.650000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 502262.650000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 502262.650000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 502262.650000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 502262.650000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 502262.650000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6489027                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6489027                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6489027                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6489027                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6489027                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6489027                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 499155.923077                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 499155.923077                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 499155.923077                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 499155.923077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 499155.923077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 499155.923077                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   914                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               122579893                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1170                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              104769.139316                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   187.356788                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    68.643212                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.731862                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.268138                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        77444                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          77444                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        62411                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         62411                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          126                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          124                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       139855                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          139855                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       139855                       # number of overall hits
system.cpu6.dcache.overall_hits::total         139855                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2126                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2126                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          326                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          326                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2452                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2452                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2452                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2452                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    660726546                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    660726546                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    159503604                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    159503604                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    820230150                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    820230150                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    820230150                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    820230150                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        79570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        79570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        62737                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        62737                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       142307                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       142307                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       142307                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       142307                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026719                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026719                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005196                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005196                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017230                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017230                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017230                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017230                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 310783.888053                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 310783.888053                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 489274.858896                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 489274.858896                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 334514.743067                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 334514.743067                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 334514.743067                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 334514.743067                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          462                       # number of writebacks
system.cpu6.dcache.writebacks::total              462                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1253                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1253                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          285                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1538                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1538                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1538                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1538                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          873                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           41                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          914                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          914                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    248937254                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    248937254                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     18733102                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     18733102                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    267670356                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    267670356                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    267670356                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    267670356                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010971                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010971                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000654                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000654                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006423                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006423                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006423                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006423                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 285151.493700                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 285151.493700                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 456904.926829                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 456904.926829                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 292855.969365                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 292855.969365                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 292855.969365                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 292855.969365                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               538.055555                       # Cycle average of tags in use
system.cpu7.icache.total_refs               627182517                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1163603.927644                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.055555                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019320                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.862269                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       115976                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         115976                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       115976                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          115976                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       115976                       # number of overall hits
system.cpu7.icache.overall_hits::total         115976                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.cpu7.icache.overall_misses::total           13                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5928203                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5928203                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5928203                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5928203                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5928203                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5928203                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       115989                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       115989                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       115989                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       115989                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       115989                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       115989                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000112                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000112                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 456015.615385                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 456015.615385                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 456015.615385                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 456015.615385                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 456015.615385                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 456015.615385                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5791703                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5791703                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5791703                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5791703                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5791703                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5791703                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 445515.615385                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 445515.615385                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 445515.615385                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 445515.615385                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 445515.615385                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 445515.615385                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   415                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               147682839                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   671                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              220093.649776                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   137.501616                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   118.498384                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.537116                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.462884                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       172438                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         172438                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        30011                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         30011                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           70                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           70                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       202449                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          202449                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       202449                       # number of overall hits
system.cpu7.dcache.overall_hits::total         202449                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1432                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1432                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1432                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1432                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1432                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1432                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    321906557                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    321906557                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    321906557                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    321906557                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    321906557                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    321906557                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       173870                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       173870                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        30011                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        30011                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       203881                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       203881                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       203881                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       203881                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008236                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008236                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.007024                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.007024                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.007024                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.007024                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 224795.081704                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 224795.081704                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 224795.081704                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 224795.081704                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 224795.081704                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 224795.081704                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu7.dcache.writebacks::total               40                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1017                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1017                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1017                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1017                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          415                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          415                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          415                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     71198129                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     71198129                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     71198129                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     71198129                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     71198129                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     71198129                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002387                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002387                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002036                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002036                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 171561.756627                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 171561.756627                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 171561.756627                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 171561.756627                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 171561.756627                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 171561.756627                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
