<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › pmu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pmu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2011-2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com/</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS - CPU PMU(Power Management Unit) support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/bug.h&gt;</span>

<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/pmu.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">exynos_pmu_conf</span> <span class="o">*</span><span class="n">exynos_pmu_config</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">exynos_pmu_conf</span> <span class="n">exynos4210_pmu_config</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* { .reg = address, .val = { AFTR, LPA, SLEEP } */</span>
	<span class="p">{</span> <span class="n">S5P_ARM_CORE0_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CORE0</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CENTRAL0</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ARM_CORE1_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CORE1</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CENTRAL1</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ARM_COMMON_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_L2_0_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x2</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_L2_1_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x2</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_ACLKSTOP_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_SCLKSTOP_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_APLL_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_MPLL_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_VPLL_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_EPLL_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_GPS_ALIVE_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_GPSALIVE_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_CAM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_TV_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_MFC_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_G3D_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_LCD0_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_LCD1_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_MAUDIO_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_GPS_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_CAM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_TV_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_MFC_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_G3D_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_LCD0_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_LCD1_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_MAUDIO_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_GPS_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_BUS_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_RETENTION_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_PWR_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_LOGIC_RESET_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ONENAND_MEM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_MODIMIF_MEM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_G2D_ACP_MEM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_USBOTG_MEM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_HSMMC_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CSSYS_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_SECSS_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PCIE_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_SATA_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_DRAM_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_MAUDIO_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_GPIO_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_UART_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_MMCA_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_MMCB_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_EBIA_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_EBIB_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_ISOLATION_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_ALV_SEL_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_XUSBXTI_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_XXTI_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_EXT_REGULATOR_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPIO_MODE_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPIO_MODE_MAUDIO_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CAM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TV_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_MFC_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_G3D_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_LCD0_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_LCD1_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_MAUDIO_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPS_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPS_ALIVE_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PMU_TABLE_END</span><span class="p">,},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">exynos_pmu_conf</span> <span class="n">exynos4x12_pmu_config</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">S5P_ARM_CORE0_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CORE0</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CENTRAL0</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ARM_CORE1_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CORE1</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CENTRAL1</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ISP_ARM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_ISP_ARM_LOCAL_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_ISP_ARM_CENTRAL_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ARM_COMMON_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_L2_0_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* XXX_OPTION register should be set other field */</span>
	<span class="p">{</span> <span class="n">S5P_ARM_L2_0_OPTION</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_L2_1_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ARM_L2_1_OPTION</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_ACLKSTOP_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_SCLKSTOP_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DRAM_FREQ_DOWN_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DDRPHY_DLLOFF_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_LPDDR_PHY_DLL_LOCK_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_ACLKSTOP_COREBLK_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_SCLKSTOP_COREBLK_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_COREBLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_APLL_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_MPLL_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_VPLL_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_EPLL_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_MPLLUSER_SYSCLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_GPS_ALIVE_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_GPSALIVE_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_CAM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_TV_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_MFC_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_G3D_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_LCD0_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_ISP_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_MAUDIO_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_CLKSTOP_GPS_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_CAM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_TV_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_MFC_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_G3D_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_LCD0_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_ISP_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_MAUDIO_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_RESET_GPS_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_BUS_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_RETENTION_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_PWR_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_BUS_COREBLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_RETENTION_COREBLK_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_PWR_COREBLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_LOGIC_RESET_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_OSCCLK_GATE_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_LOGIC_RESET_COREBLK_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_OSCCLK_GATE_COREBLK_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ONENAND_MEM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ONENAND_MEM_OPTION</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_HSI_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_HSI_MEM_OPTION</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_G2D_ACP_MEM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_G2D_ACP_MEM_OPTION</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_USBOTG_MEM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_USBOTG_MEM_OPTION</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_HSMMC_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_HSMMC_MEM_OPTION</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CSSYS_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CSSYS_MEM_OPTION</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_SECSS_MEM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_SECSS_MEM_OPTION</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ROTATOR_MEM_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ROTATOR_MEM_OPTION</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_DRAM_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_MAUDIO_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_GPIO_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_UART_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_MMCA_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_MMCB_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_EBIA_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_EBIB_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_GPIO_COREBLK_LOWPWR</span><span class="p">,{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_ISOLATION_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_ISOLATION_COREBLK_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_PAD_RETENTION_ALV_SEL_LOWPWR</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_XUSBXTI_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_XXTI_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_EXT_REGULATOR_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPIO_MODE_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPIO_MODE_COREBLK_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPIO_MODE_MAUDIO_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_ASB_RESET_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TOP_ASB_ISOLATION_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CAM_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_TV_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_MFC_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_G3D_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_LCD0_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ISP_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_MAUDIO_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPS_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_GPS_ALIVE_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_SYSCLK_ISP_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_CMU_SYSCLK_GPS_LOWPWR</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PMU_TABLE_END</span><span class="p">,},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">exynos_pmu_conf</span> <span class="n">exynos4412_pmu_config</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">S5P_ARM_CORE2_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CORE2</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CENTRAL2</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_ARM_CORE3_LOWPWR</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CORE3</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">S5P_DIS_IRQ_CENTRAL3</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PMU_TABLE_END</span><span class="p">,},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">exynos_pmu_conf</span> <span class="n">exynos5250_pmu_config</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* { .reg = address, .val = { AFTR, LPA, SLEEP } */</span>
	<span class="p">{</span> <span class="n">EXYNOS5_ARM_CORE0_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DIS_IRQ_ARM_CORE0_LOCAL_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DIS_IRQ_ARM_CORE0_CENTRAL_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_ARM_CORE1_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DIS_IRQ_ARM_CORE1_LOCAL_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DIS_IRQ_ARM_CORE1_CENTRAL_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_FSYS_ARM_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DIS_IRQ_FSYS_ARM_CENTRAL_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_ISP_ARM_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DIS_IRQ_ISP_ARM_LOCAL_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DIS_IRQ_ISP_ARM_CENTRAL_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_ARM_COMMON_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_ARM_L2_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_ACLKSTOP_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_SCLKSTOP_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_RESET_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_ACLKSTOP_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_SCLKSTOP_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_RESET_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DRAM_FREQ_DOWN_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DDRPHY_DLLOFF_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DDRPHY_DLLLOCK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_APLL_SYSCLK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_MPLL_SYSCLK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_VPLL_SYSCLK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_EPLL_SYSCLK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_BPLL_SYSCLK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CPLL_SYSCLK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_MPLLUSER_SYSCLK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_BPLLUSER_SYSCLK_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_TOP_BUS_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_TOP_RETENTION_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_TOP_PWR_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_TOP_BUS_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_TOP_RETENTION_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_TOP_PWR_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_LOGIC_RESET_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_OSCCLK_GATE_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_LOGIC_RESET_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_OSCCLK_GATE_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_USBOTG_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_G2D_MEM_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_USBDRD_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_SDMMC_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CSSYS_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_SECSS_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_ROTATOR_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_INTRAM_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_INTROM_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_JPEG_MEM_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_HSI_MEM_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_MCUIOP_MEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_SATA_MEM_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_DRAM_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_MAU_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_GPIO_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_UART_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_MMCA_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_MMCB_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_EBIA_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_EBIB_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_SPI_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_RETENTION_GPIO_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_ISOLATION_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_ISOLATION_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_PAD_ALV_SEL_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_XUSBXTI_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_XXTI_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_EXT_REGULATOR_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_GPIO_MODE_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_GPIO_MODE_SYSMEM_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_GPIO_MODE_MAU_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_TOP_ASB_RESET_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_TOP_ASB_ISOLATION_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_GSCL_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_ISP_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_MFC_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_G3D_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_DISP1_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_MAU_SYS_PWR_REG</span><span class="p">,</span>			<span class="p">{</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_CLKSTOP_GSCL_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_CLKSTOP_ISP_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_CLKSTOP_MFC_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_CLKSTOP_G3D_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_CLKSTOP_DISP1_SYS_PWR_REG</span><span class="p">,</span>	<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_CLKSTOP_MAU_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_SYSCLK_GSCL_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_SYSCLK_ISP_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_SYSCLK_MFC_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_SYSCLK_G3D_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_SYSCLK_DISP1_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_SYSCLK_MAU_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_RESET_GSCL_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_RESET_ISP_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_RESET_MFC_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_RESET_G3D_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_RESET_DISP1_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">EXYNOS5_CMU_RESET_MAU_SYS_PWR_REG</span><span class="p">,</span>		<span class="p">{</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PMU_TABLE_END</span><span class="p">,},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">exynos5_list_both_cnt_feed</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">EXYNOS5_ARM_CORE0_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_ARM_CORE1_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_ARM_COMMON_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_GSCL_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_ISP_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_MFC_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_G3D_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_DISP1_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_MAU_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_TOP_PWR_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_TOP_PWR_SYSMEM_OPTION</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">exynos5_list_diable_wfi_wfe</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">EXYNOS5_ARM_CORE1_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_FSYS_ARM_OPTION</span><span class="p">,</span>
	<span class="n">EXYNOS5_ISP_ARM_OPTION</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos5_init_pmu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable both SC_FEEDBACK and SC_COUNTER</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_list_both_cnt_feed</span><span class="p">)</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">exynos5_list_both_cnt_feed</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">EXYNOS5_USE_SC_FEEDBACK</span> <span class="o">|</span>
			<span class="n">EXYNOS5_USE_SC_COUNTER</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">exynos5_list_both_cnt_feed</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * SKIP_DEACTIVATE_ACEACP_IN_PWDN_BITFIELD Enable</span>
<span class="cm">	 * MANUAL_L2RSTDISABLE_CONTROL_BITFIELD Enable</span>
<span class="cm">	 */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS5_ARM_COMMON_OPTION</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">EXYNOS5_MANUAL_L2RSTDISABLE_CONTROL</span> <span class="o">|</span>
		<span class="n">EXYNOS5_SKIP_DEACTIVATE_ACEACP_IN_PWDN</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">EXYNOS5_ARM_COMMON_OPTION</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable WFI/WFE on XXX_OPTION</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos5_list_diable_wfi_wfe</span><span class="p">)</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">exynos5_list_diable_wfi_wfe</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">EXYNOS5_OPTION_USE_STANDBYWFE</span> <span class="o">|</span>
			 <span class="n">EXYNOS5_OPTION_USE_STANDBYWFI</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">exynos5_list_diable_wfi_wfe</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">exynos_sys_powerdown_conf</span><span class="p">(</span><span class="k">enum</span> <span class="n">sys_powerdown</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos5250</span><span class="p">())</span>
		<span class="n">exynos5_init_pmu</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">exynos_pmu_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">!=</span> <span class="n">PMU_TABLE_END</span><span class="p">)</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">exynos_pmu_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">mode</span><span class="p">],</span>
				<span class="n">exynos_pmu_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4412</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">exynos4412_pmu_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">!=</span> <span class="n">PMU_TABLE_END</span> <span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">exynos4412_pmu_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">val</span><span class="p">[</span><span class="n">mode</span><span class="p">],</span>
				<span class="n">exynos4412_pmu_config</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">exynos_pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">exynos_pmu_config</span> <span class="o">=</span> <span class="n">exynos4210_pmu_config</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4210</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">exynos_pmu_config</span> <span class="o">=</span> <span class="n">exynos4210_pmu_config</span><span class="p">;</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;EXYNOS4210 PMU Initialize</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4212</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_exynos4412</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">exynos_pmu_config</span> <span class="o">=</span> <span class="n">exynos4x12_pmu_config</span><span class="p">;</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;EXYNOS4x12 PMU Initialize</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos5250</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">exynos_pmu_config</span> <span class="o">=</span> <span class="n">exynos5250_pmu_config</span><span class="p">;</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;EXYNOS5250 PMU Initialize</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;EXYNOS: PMU not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">exynos_pmu_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
