#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Fri Dec 16 20:13:31 2016
# Process ID: 12952
# Log file: D:/FPGA/IEEE/Lab24/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/IEEE/Lab24/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/IEEE/Lab24/pa.fromHdl.tcl
startgroup
set_property package_pin A7 [get_ports BTN3]
endgroup
startgroup
set_property package_pin B8 [get_ports CLK]
endgroup
startgroup
set_property package_pin L14 [get_ports {DISP1[0]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {DISP1[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {DISP1[2]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {DISP1[3]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {DISP1[4]}]
endgroup
set_property package_pin "" [get_ports [list  {DISP1[6]}]]
startgroup
set_property package_pin P12 [get_ports {DISP1[4]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {DISP1[5]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {DISP1[6]}]
endgroup
startgroup
set_property package_pin N13 [get_ports {DISP1[7]}]
endgroup
save_design
