Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2568c0fe03974cdd9fbba993a65ec800 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Phat Le/priority_encoder/priority_encoder.srcs/sources_1/new/enc_case.v" Line 1. Module enc_case doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Phat Le/priority_encoder/priority_encoder.srcs/sources_1/new/enc_for.v" Line 1. Module enc_for doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.enc_if
Compiling module xil_defaultlib.enc_case
Compiling module xil_defaultlib.enc_for
Compiling module xil_defaultlib.tb_encoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_encoder_behav
