

================================================================
== Vitis HLS Report for 'image_processing'
================================================================
* Date:           Sat Nov  8 10:48:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        assignment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.056 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2502|     2502|  25.020 us|  25.020 us|  2503|  2503|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |     2500|     2500|         2|          1|          1|  2500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     74|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     196|    180|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     223|    290|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |AXI_CPU_s_axi_U  |AXI_CPU_s_axi  |        4|   0|  196|  180|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        4|   0|  196|  180|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_112_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln21_fu_146_p2   |         +|   0|  0|  15|           8|           6|
    |temp_fu_132_p2       |         +|   0|  0|  16|           9|           6|
    |ap_condition_123     |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_106_p2  |      icmp|   0|  0|  12|          12|          12|
    |out_img_d0           |    select|   0|  0|   8|           1|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  74|          44|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   12|         24|
    |i_fu_68                  |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_cast_reg_171           |  12|   0|   64|         52|
    |i_fu_68                  |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   79|         52|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_AXI_CPU_AWVALID  |   in|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_AWREADY  |  out|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_AWADDR   |   in|   14|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_WVALID   |   in|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_WREADY   |  out|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_WDATA    |   in|   32|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_WSTRB    |   in|    4|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_ARVALID  |   in|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_ARREADY  |  out|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_ARADDR   |   in|   14|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_RVALID   |  out|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_RREADY   |   in|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_RDATA    |  out|   32|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_RRESP    |  out|    2|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_BVALID   |  out|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_BREADY   |   in|    1|       s_axi|           AXI_CPU|         array|
|s_axi_AXI_CPU_BRESP    |  out|    2|       s_axi|           AXI_CPU|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  image_processing|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  image_processing|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  image_processing|  return value|
+-----------------------+-----+-----+------------+------------------+--------------+

