// Peripheral: FMC_Bank1E_Periph  Flexible Memory Controller Bank1E.
// Instances:
//  FMC_Bank1E  mmap.FMC_Bank1E_R_BASE
// Registers:
//  0x00 32  BWTR[7] NOR/PSRAM write timing registers.
// Import:
//  stm32/o/f746xx/mmap
package fmc

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.

const (
	EADDSET    BWTR_Bits = 0x0F << 0  //+ ADDSET[3:0] bits (Address setup phase duration).
	EADDSET_0  BWTR_Bits = 0x01 << 0  //  Bit 0.
	EADDSET_1  BWTR_Bits = 0x02 << 0  //  Bit 1.
	EADDSET_2  BWTR_Bits = 0x04 << 0  //  Bit 2.
	EADDSET_3  BWTR_Bits = 0x08 << 0  //  Bit 3.
	EADDHLD    BWTR_Bits = 0x0F << 4  //+ ADDHLD[3:0] bits (Address-hold phase duration).
	EADDHLD_0  BWTR_Bits = 0x01 << 4  //  Bit 0.
	EADDHLD_1  BWTR_Bits = 0x02 << 4  //  Bit 1.
	EADDHLD_2  BWTR_Bits = 0x04 << 4  //  Bit 2.
	EADDHLD_3  BWTR_Bits = 0x08 << 4  //  Bit 3.
	EDATAST    BWTR_Bits = 0xFF << 8  //+ DATAST [3:0] bits (Data-phase duration).
	EDATAST_0  BWTR_Bits = 0x01 << 8  //  Bit 0.
	EDATAST_1  BWTR_Bits = 0x02 << 8  //  Bit 1.
	EDATAST_2  BWTR_Bits = 0x04 << 8  //  Bit 2.
	EDATAST_3  BWTR_Bits = 0x08 << 8  //  Bit 3.
	EDATAST_4  BWTR_Bits = 0x10 << 8  //  Bit 4.
	EDATAST_5  BWTR_Bits = 0x20 << 8  //  Bit 5.
	EDATAST_6  BWTR_Bits = 0x40 << 8  //  Bit 6.
	EDATAST_7  BWTR_Bits = 0x80 << 8  //  Bit 7.
	EBUSTURN   BWTR_Bits = 0x0F << 16 //+ BUSTURN[3:0] bits (Bus turnaround phase duration).
	EBUSTURN_0 BWTR_Bits = 0x01 << 16 //  Bit 0.
	EBUSTURN_1 BWTR_Bits = 0x02 << 16 //  Bit 1.
	EBUSTURN_2 BWTR_Bits = 0x04 << 16 //  Bit 2.
	EBUSTURN_3 BWTR_Bits = 0x08 << 16 //  Bit 3.
	EACCMOD    BWTR_Bits = 0x03 << 28 //+ ACCMOD[1:0] bits (Access mode).
	EACCMOD_0  BWTR_Bits = 0x01 << 28 //  Bit 0.
	EACCMOD_1  BWTR_Bits = 0x02 << 28 //  Bit 1.
)

const (
	EADDSETn  = 0
	EADDHLDn  = 4
	EDATASTn  = 8
	EBUSTURNn = 16
	EACCMODn  = 28
)
