xst -intstyle ise -ifn "C:/Users/kr/Documents/DesignLab/libraries/Quadrature_decoder/circuit/DUO_LX9/Papilio_DUO_LX9.xst" -ofn "C:/Users/kr/Documents/DesignLab/libraries/Quadrature_decoder/circuit/DUO_LX9/Papilio_DUO_LX9.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../../../../DesignLab-1.0.5/libraries/AVR_Wishbone_Bridge -sd ../../../../../../../../DesignLab-1.0.5/libraries/Benchy -sd ../../../../../../../../DesignLab-1.0.5/libraries/BitCoin_Miner -sd ../../../../../../../../DesignLab-1.0.5/libraries/Building_Blocks -sd ../../../../../../../../DesignLab-1.0.5/libraries/Clocks -sd ../../../../../../../../DesignLab-1.0.5/libraries/Gameduino -sd ../../../../../../../../DesignLab-1.0.5/libraries/HQVGA -sd ../../../../../../../../DesignLab-1.0.5/libraries/Papilio_Hardware -sd ../../../../../../../../DesignLab-1.0.5/libraries/VGA_ZPUino -sd ../../../../../../../../DesignLab-1.0.5/libraries/VGA_ZXSpectrum -sd ../../../../../../../../DesignLab-1.0.5/libraries/ZPUino_2 -sd ../../../../../../../../DesignLab-1.0.5/libraries/ZPUino_Wishbone_Peripherals -sd ../.. -aul -nt timestamp -uc C:/DesignLab-1.0.5/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/papilio_duo.ucf -p xc6slx9-tqg144-2 Papilio_DUO_LX9.ngc Papilio_DUO_LX9.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Papilio_DUO_LX9_map.ncd Papilio_DUO_LX9.ngd Papilio_DUO_LX9.pcf 
par -w -intstyle ise -ol high -mt off Papilio_DUO_LX9_map.ncd Papilio_DUO_LX9.ncd Papilio_DUO_LX9.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Papilio_DUO_LX9.twx Papilio_DUO_LX9.ncd -o Papilio_DUO_LX9.twr Papilio_DUO_LX9.pcf 
bitgen -intstyle ise -f Papilio_DUO_LX9.ut Papilio_DUO_LX9.ncd 
