<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
				<table width="600" cellpadding="10">
			<tr>
				<td>There are four types of registers:
					<p></p>
				</td>
			</tr>
		</table>
		<table width="600">
			<tr>
				<td width="50">&nbsp;</td>
				<td valign="TOP" width="150"><b>1. Reg</b></td>
				<td width="400">This is the generic register data type. A reg declaration can specify registers which are 1 bit wide to 1 million bits wide. A register declared as a reg is always unsigned.</td>
			</tr>
			<tr>
				<td width="50">&nbsp;</td>
				<td valign="TOP" width="150"><b>2. Integer</b></td>
				<td valign="TOP" width="400"><a href="javascript:parent.goGlossHash('#integer')"><font color="#B22222">Integers</font></a> are 32 bit signed values. Arithmetic done on integers is 2's complement.</td>
			</tr>
			<tr>
				<td width="50">&nbsp;</td>
				<td valign="TOP" width="150"><b>3. Time</b></td>
				<td width="400">Registers declared with the <a href="javascript:parent.goGlossHash('#time')"><font color="#B22222">time</font></a> keyword are 64-bit unsigned integers.</td>
			</tr>
			<tr>
				<td width="50">&nbsp;</td>
				<td valign="TOP" width="150"><b>4. Real (and Realtime)</b></td>
				<td width="400"><a href="javascript:parent.goGlossHash('#real')"><font color="#B22222">Real</font></a> registers are 64-bit IEEE floating point. Not all operators can be used with real operands. Real and realtime are synonymous.</td>
			</tr>
			<tr></tr>
		</table>
		<p></p>
		<table width="600">
			<tr>
				<td>Each bit in a register can take on one of four values: 0, 1, x, or z. These are the only values a register can contain.
					<p>Verilog allows arrays of registers, called memories. Memories are static, single-dimension arrays. <a href="javascript:parent.gotoScreen('02','114',1)">Memories</a> will be covered in more detail in Chapter 2.</p>
					<p></p>
				</td>
			</tr>
		</table>
	</body>

</html>