Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb 16 17:04:32 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_display_control_sets_placed.rpt
| Design       : vga_display
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           13 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              59 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------+------------------------------+------------------+----------------+
|      Clock Signal      |      Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------+-------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG         |                         |                              |                1 |              1 |
|  new_press_reg_i_2_n_0 |                         | display/HS0                  |                1 |              1 |
|  new_press_reg_i_2_n_0 |                         | display/VS0                  |                1 |              1 |
|  new_press_reg_i_2_n_0 | dd/stable0_out          |                              |                1 |              1 |
|  new_press_reg_i_2_n_0 | dd/new_press_i_1__0_n_0 |                              |                1 |              1 |
|  new_press_reg_i_2_n_0 | dl/new_press_i_1__2_n_0 |                              |                1 |              1 |
|  new_press_reg_i_2_n_0 | dl/stable0_out          |                              |                1 |              1 |
|  new_press_reg_i_2_n_0 | dr/stable0_out          |                              |                1 |              1 |
|  new_press_reg_i_2_n_0 | dr/new_press_i_1__1_n_0 |                              |                1 |              1 |
|  new_press_reg_i_2_n_0 | du/stable0_out          |                              |                1 |              1 |
|  new_press_reg_i_2_n_0 | du/clear                |                              |                1 |              1 |
|  display/blank_reg_0   |                         | display/blank                |                1 |              1 |
|  new_press_reg_i_2_n_0 |                         |                              |                3 |              5 |
|  dl/E[0]               |                         |                              |                6 |             10 |
|  du/E[0]               |                         |                              |                5 |             10 |
|  new_press_reg_i_2_n_0 |                         | display/hcounter[10]_i_1_n_0 |                4 |             11 |
|  new_press_reg_i_2_n_0 | display/eqOp            | display/vcounter[10]_i_1_n_0 |                4 |             11 |
|  new_press_reg_i_2_n_0 | dd/count                | dd/new_press_i_1__0_n_0      |                3 |             12 |
|  new_press_reg_i_2_n_0 | dl/count                | dl/new_press_i_1__2_n_0      |                3 |             12 |
|  new_press_reg_i_2_n_0 | dr/count                | dr/new_press_i_1__1_n_0      |                3 |             12 |
|  new_press_reg_i_2_n_0 | du/count                | du/clear                     |                3 |             12 |
|  clk_IBUF_BUFG         |                         | clk2/period_count[0]_i_1_n_0 |                6 |             21 |
+------------------------+-------------------------+------------------------------+------------------+----------------+


