{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 14:09:16 2018 " "Info: Processing started: Tue Dec 25 14:09:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Microwave -c Microwave " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Microwave -c Microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_85c_slow.vho D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_8_1200mv_85c_slow.vho in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_0c_slow.vho D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_8_1200mv_0c_slow.vho in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_min_1200mv_0c_fast.vho D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_min_1200mv_0c_fast.vho in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave.vho D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave.vho in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_85c_vhd_slow.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_8_1200mv_85c_vhd_slow.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_0c_vhd_slow.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_8_1200mv_0c_vhd_slow.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_min_1200mv_0c_vhd_fast.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_vhd.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/ simulation " "Info: Generated file Microwave_vhd.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave.vo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave.vo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_85c_v_slow.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave_8_1200mv_85c_v_slow.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_8_1200mv_0c_v_slow.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave_8_1200mv_0c_v_slow.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_min_1200mv_0c_v_fast.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave_min_1200mv_0c_v_fast.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microwave_v.sdo D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/ timing analysis " "Info: Generated file Microwave_v.sdo in folder \"D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ------------------------------------------------------------" {  } {  } 0 0 "------------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: eda_pt_script.tcl version: #1" {  } {  } 0 0 "eda_pt_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: eda_pt_generate.tcl version: #1" {  } {  } 0 0 "eda_pt_generate.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: eda_pt_conversion.tcl version: #1" {  } {  } 0 0 "eda_pt_conversion.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ------------------------------------------------------------" {  } {  } 0 0 "------------------------------------------------------------" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "FireConstant.qip " "Warning: Tcl Script File FireConstant.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE FireConstant.qip " "Info: set_global_assignment -name QIP_FILE FireConstant.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "Constant_4bit.qip " "Warning: Tcl Script File Constant_4bit.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Constant_4bit.qip " "Info: set_global_assignment -name QIP_FILE Constant_4bit.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/Microwave.collections.sdc" {  } {  } 0 0 "Generated D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/Microwave.collections.sdc" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/Microwave.pt.tcl" {  } {  } 0 0 "Generated D:/Orange/Study/Electricitiy/LD trials/FPGA projects/Microwave_release/timing/primetime/Microwave.pt.tcl" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 14:09:20 2018 " "Info: Processing ended: Tue Dec 25 14:09:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
