To implement a synchronous FIFO (write/read at same clock), of 32bit width and depth=8, using Verilog.
