{
    "component": "Quizpractise/PractiseQuestionPaper",
    "props": {
        "errors": {},
        "auth": {
            "user": null
        },
        "flash": {
            "error": []
        },
        "banner": null,
        "file_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "file_do_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "question_paper": {
            "id": 358,
            "group_id": 31,
            "exam_id": 1,
            "total_score": "1.00",
            "duration": 4,
            "created_at": "2025-11-16T14:10:29.000000Z",
            "updated_at": "2025-11-16T14:10:29.000000Z",
            "question_paper_name": "IIT M ES FOUNDATION AN EXAM QEF2 26",
            "question_paper_description": "2025 Oct26: IIT M AN EXAM QEF2",
            "uuid": "84059be1-37b",
            "year": 2025,
            "is_new": 0,
            "exam": {
                "id": 1,
                "exam_name": "Quiz 1",
                "created_at": "2024-10-16T08:08:51.000000Z",
                "updated_at": "2024-10-16T08:08:51.000000Z",
                "uuid": "9251bc3a-e33e-45e0-bcf0-b16a0ea5b5fa",
                "en_id": "eyJpdiI6IkQ0RTRrY1lVVmd5RDZlNmFORmVmbnc9PSIsInZhbHVlIjoiZ1FxZkRXK0l3UUowK21CcUFVV1Z4Zz09IiwibWFjIjoiNWNiZWFjYWFkMTE1NjU4YzA3YTA5MzViMzRkNDJiN2QyNDkyMjE1NjY3YzJjNDUzMWIzNGNhNzZiYTgyZGZkMyIsInRhZyI6IiJ9"
            },
            "questions": [
                {
                    "id": 112187,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 206,
                    "question_text_1": "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531839,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "41e022e8846984e46c3605a6afb60a46",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "9c99d269-ceb1-4b24-9630-02a30ebea947",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293405,
                            "question_id": 112187,
                            "option_text": "YES",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126960,
                            "option_image_url": null
                        },
                        {
                            "id": 293406,
                            "question_id": 112187,
                            "option_text": "NO",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126961,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112188,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 207,
                    "question_text_1": null,
                    "question_image_1": "cjxuPEkL8K0qooXVO5ZvHh2W6deXDaqa5zGbcRVXyofnI80fC0.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531840,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "53facf9898e10df59f583ac9aeb57ba6",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "d2345dd9-8e8e-49d2-82cf-4432906d073c",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/cjxuPEkL8K0qooXVO5ZvHh2W6deXDaqa5zGbcRVXyofnI80fC0.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293407,
                            "question_id": 112188,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126962,
                            "option_image_url": null
                        },
                        {
                            "id": 293408,
                            "question_id": 112188,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126963,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112189,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 208,
                    "question_text_1": null,
                    "question_image_1": "n4DBknjK4VWxvJXAL2ZIfigt14WSEH1o5LmqVLQ2wn0GFa8xCw.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531841,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "cdf3349d7a3ba566fff1d17590ac8036",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "914d6516-25f5-4a37-8450-9adcd7e23dad",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/n4DBknjK4VWxvJXAL2ZIfigt14WSEH1o5LmqVLQ2wn0GFa8xCw.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293409,
                            "question_id": 112189,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126964,
                            "option_image_url": null
                        },
                        {
                            "id": 293410,
                            "question_id": 112189,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126965,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112190,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 209,
                    "question_text_1": "Dual-port RAM always requires separate clocks for each port.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531842,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ea4704c915506c5cc262cd7e635a8a33",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "a3d6314c-da18-4135-b40c-50def33d75c7",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Dual-port RAM always requires separate clocks for each port."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293411,
                            "question_id": 112190,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126966,
                            "option_image_url": null
                        },
                        {
                            "id": 293412,
                            "question_id": 112190,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126967,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112191,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 210,
                    "question_text_1": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_1": "DV98Yq7kyK7btkzb5xo75u5SSK2mYpGEg8oJTF2LBCVQ014vnU.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531843,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "97fdb3294f520b7193cc40b85931c8fb",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "167a3fef-660c-4438-9bd6-73e8a33e4d46",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/DV98Yq7kyK7btkzb5xo75u5SSK2mYpGEg8oJTF2LBCVQ014vnU.png"
                    ],
                    "question_texts": [
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293413,
                            "question_id": 112191,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126968,
                            "option_image_url": null
                        },
                        {
                            "id": 293414,
                            "question_id": 112191,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126969,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112192,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 211,
                    "question_text_1": "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end ",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531844,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a5d394d4564c17dafc3a4cee71d1c098",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "489976e2-744c-4456-b4cc-edf00bc0f07b",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293415,
                            "question_id": 112192,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126970,
                            "option_image_url": null
                        },
                        {
                            "id": 293416,
                            "question_id": 112192,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126971,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112193,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 212,
                    "question_text_1": "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531845,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6043d055bf77124a0c1b09062115753e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e7e2a10d-9db1-4a86-9b18-015c725e7a88",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293417,
                            "question_id": 112193,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126972,
                            "option_image_url": null
                        },
                        {
                            "id": 293418,
                            "question_id": 112193,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126973,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112194,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 213,
                    "question_text_1": "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531846,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "7679a60e3d7399149904f89fac6b217e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e7584a32-a4b8-47b5-a250-3b8e93cb87a4",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293419,
                            "question_id": 112194,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126974,
                            "option_image_url": null
                        },
                        {
                            "id": 293420,
                            "question_id": 112194,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126975,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112195,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 214,
                    "question_text_1": "Mealy machines have a slower response to input changes than Moore machines.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531847,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "de0a69cf5745f1b4c41b0e786680ddf6",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "fd85bb7b-d65d-42b0-baea-f7e816b005cb",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Mealy machines have a slower response to input changes than Moore machines."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293421,
                            "question_id": 112195,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126976,
                            "option_image_url": null
                        },
                        {
                            "id": 293422,
                            "question_id": 112195,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126977,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112196,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 215,
                    "question_text_1": "Once a parameter is assigned a value, it can be modified within an always block during simulation.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531848,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a07cac12f82a85cc1d8f4e2d4cd710be",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "650944cf-3830-43bc-b9a7-2ae0100c6092",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Once a parameter is assigned a value, it can be modified within an always block during simulation."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293423,
                            "question_id": 112196,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126978,
                            "option_image_url": null
                        },
                        {
                            "id": 293424,
                            "question_id": 112196,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126979,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112197,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 216,
                    "question_text_1": null,
                    "question_image_1": "zTEEVpUYxDs9pZC8gobbXoSZ05IibC3esScbueUvG9oxwD4Chr.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531849,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "0988d7a7efbe03e97da52402533de80c",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "da566d1e-bcda-466f-9c63-63d5d25162de",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/zTEEVpUYxDs9pZC8gobbXoSZ05IibC3esScbueUvG9oxwD4Chr.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293425,
                            "question_id": 112197,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126980,
                            "option_image_url": null
                        },
                        {
                            "id": 293426,
                            "question_id": 112197,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126981,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112198,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 217,
                    "question_text_1": "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531850,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "188ca783a2dd58286f288e0cb16efe91",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "9fecebc3-7487-4ffc-b460-b9177961c748",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293427,
                            "question_id": 112198,
                            "option_text": "Pad the smaller operand with zeros on the left to match the larger width",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126982,
                            "option_image_url": null
                        },
                        {
                            "id": 293428,
                            "question_id": 112198,
                            "option_text": "Extend the smaller operand\u2019s most significant bit to match the larger width",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126983,
                            "option_image_url": null
                        },
                        {
                            "id": 293429,
                            "question_id": 112198,
                            "option_text": "Reduce the larger operand\u2019s width by truncating its most significant bits",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126984,
                            "option_image_url": null
                        },
                        {
                            "id": 293430,
                            "question_id": 112198,
                            "option_text": "Directly add the operands without any width adjustments; Verilog handles itautomatically",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126985,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112199,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 218,
                    "question_text_1": "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531851,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "448171b653640c825a302c02e15369e6",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "550fe6c7-231d-4933-aeaf-4f337ffbf6fb",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293431,
                            "question_id": 112199,
                            "option_text": "Bit-width mismatch on W1 and W2 assignments",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126986,
                            "option_image_url": null
                        },
                        {
                            "id": 293432,
                            "question_id": 112199,
                            "option_text": "Latch inferred in mux2 due to incomplete assignment",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126987,
                            "option_image_url": null
                        },
                        {
                            "id": 293433,
                            "question_id": 112199,
                            "option_text": "Unused input warnings for sel[1]",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126988,
                            "option_image_url": null
                        },
                        {
                            "id": 293434,
                            "question_id": 112199,
                            "option_text": "Multiple driver on W1 and W2.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126989,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112200,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 219,
                    "question_text_1": "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531852,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "18d315f8a6897d2441c646c48f41cc2d",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "07011d28-d17e-473e-b179-d59fb168af59",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293435,
                            "question_id": 112200,
                            "option_text": "100 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126990,
                            "option_image_url": null
                        },
                        {
                            "id": 293436,
                            "question_id": 112200,
                            "option_text": "200 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126991,
                            "option_image_url": null
                        },
                        {
                            "id": 293437,
                            "question_id": 112200,
                            "option_text": "100 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126992,
                            "option_image_url": null
                        },
                        {
                            "id": 293438,
                            "question_id": 112200,
                            "option_text": "200 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126993,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112201,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 220,
                    "question_text_1": "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule ",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531853,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ef62b5a6043142b1d01e49cb8d10d212",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "0dbb6a4d-cbff-45c5-9495-dbc3eaf33db6",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293439,
                            "question_id": 112201,
                            "option_text": "a = 255, b = 2",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126994,
                            "option_image_url": null
                        },
                        {
                            "id": 293440,
                            "question_id": 112201,
                            "option_text": "a = 127, b = 127",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126995,
                            "option_image_url": null
                        },
                        {
                            "id": 293441,
                            "question_id": 112201,
                            "option_text": "a = 255, b = 255",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126996,
                            "option_image_url": null
                        },
                        {
                            "id": 293442,
                            "question_id": 112201,
                            "option_text": "a = 1000, b = 5",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126997,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112202,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 221,
                    "question_text_1": "In a flip-flop, \"hold time\" refers to:",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531854,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "75078eb14392c4da3f5830d4619acb63",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e58502c3-2069-44bb-b4ad-f717fef22e65",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In a flip-flop, \"hold time\" refers to:"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293443,
                            "question_id": 112202,
                            "option_text": "The time required for a signal to transition from high to low.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126998,
                            "option_image_url": null
                        },
                        {
                            "id": 293444,
                            "question_id": 112202,
                            "option_text": "The minimum time before the clock edge that data must remain stable toavoid metastability.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535126999,
                            "option_image_url": null
                        },
                        {
                            "id": 293445,
                            "question_id": 112202,
                            "option_text": "The time taken for a signal to propagate from input to output.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127000,
                            "option_image_url": null
                        },
                        {
                            "id": 293446,
                            "question_id": 112202,
                            "option_text": "The minimum time after the clock edge that data must remain stable to avoidmetastability.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127001,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112203,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 0,
                    "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                    "question_image_1": null,
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531855,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "2f6b285e08141e1191b15b8e7c808e13",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "1ab3295e-f594-4122-9204-687f30c85449",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 112204,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 222,
                    "question_text_1": "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531856,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "32689cf94fcaa503ebab5a03a9d6f1bf",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112203,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "d07625d8-d81c-49b0-828a-e9956991faa6",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293447,
                            "question_id": 112204,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 1;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127002,
                            "option_image_url": null
                        },
                        {
                            "id": 293448,
                            "question_id": 112204,
                            "option_text": "A_gt_B = 1; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127003,
                            "option_image_url": null
                        },
                        {
                            "id": 293449,
                            "question_id": 112204,
                            "option_text": "A_gt_B = 0; A_eq_B = 0; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127004,
                            "option_image_url": null
                        },
                        {
                            "id": 293450,
                            "question_id": 112204,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127005,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112203,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531855,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "1ab3295e-f594-4122-9204-687f30c85449",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112205,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 223,
                    "question_text_1": "What is the purpose of the <b>always_comb</b> block in this module?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531857,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "1d28403895002a3798ca4264b2fad775",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112203,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "be25814e-6d78-44dc-95f4-52ade54a0c39",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What is the purpose of the <b>always_comb</b> block in this module?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293451,
                            "question_id": 112205,
                            "option_text": "It activates only on the rising edge of a clock signal.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127006,
                            "option_image_url": null
                        },
                        {
                            "id": 293452,
                            "question_id": 112205,
                            "option_text": "It is used to describe sequential logic using procedural assignments.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127007,
                            "option_image_url": null
                        },
                        {
                            "id": 293453,
                            "question_id": 112205,
                            "option_text": "It automatically updates outputs whenever any input signal changes.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127008,
                            "option_image_url": null
                        },
                        {
                            "id": 293454,
                            "question_id": 112205,
                            "option_text": "It enables the declaration and initialization of memory elements.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127009,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112203,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531855,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "1ab3295e-f594-4122-9204-687f30c85449",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112206,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 224,
                    "question_text_1": "What will the output signals be when A = 4'b0101 and B = 4'b1000?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531858,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "46eb310b0da681530032b9ccee8f0060",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112203,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e1e91fab-7444-4e6f-be81-da0e96d64810",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What will the output signals be when A = 4'b0101 and B = 4'b1000?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293455,
                            "question_id": 112206,
                            "option_text": "A_gt_B = 1, A_eq_B = 0, A_lt_B = 0",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127010,
                            "option_image_url": null
                        },
                        {
                            "id": 293456,
                            "question_id": 112206,
                            "option_text": "A_gt_B = 0, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127011,
                            "option_image_url": null
                        },
                        {
                            "id": 293457,
                            "question_id": 112206,
                            "option_text": "A_gt_B = 0, A_eq_B = 0, A_lt_B = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127012,
                            "option_image_url": null
                        },
                        {
                            "id": 293458,
                            "question_id": 112206,
                            "option_text": "A_gt_B = 1, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127013,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112203,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531855,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "1ab3295e-f594-4122-9204-687f30c85449",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112207,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 225,
                    "question_text_1": "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531859,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "cc5ad1b01b43e2961474100e2edf88f8",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112203,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "5ae2780f-e3e4-4cd7-a765-d416fac2f3ee",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293459,
                            "question_id": 112207,
                            "option_text": "112",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127014,
                            "option_image_url": null
                        },
                        {
                            "id": 293460,
                            "question_id": 112207,
                            "option_text": "120",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127015,
                            "option_image_url": null
                        },
                        {
                            "id": 293461,
                            "question_id": 112207,
                            "option_text": "136",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127016,
                            "option_image_url": null
                        },
                        {
                            "id": 293462,
                            "question_id": 112207,
                            "option_text": "256",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127017,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112203,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531855,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "1ab3295e-f594-4122-9204-687f30c85449",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112208,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 226,
                    "question_text_1": "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531860,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "761b86f3f4601e51b66db76420b2e74c",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112203,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "225e9b65-4fa6-4931-b6bf-c9e9e636ab96",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293463,
                            "question_id": 112208,
                            "option_text": "==",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127018,
                            "option_image_url": null
                        },
                        {
                            "id": 293464,
                            "question_id": 112208,
                            "option_text": "===",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127019,
                            "option_image_url": null
                        },
                        {
                            "id": 293465,
                            "question_id": 112208,
                            "option_text": "!=",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127020,
                            "option_image_url": null
                        },
                        {
                            "id": 293466,
                            "question_id": 112208,
                            "option_text": "~^",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127021,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112203,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531855,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "1ab3295e-f594-4122-9204-687f30c85449",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112209,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 0,
                    "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_1": "8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png",
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531861,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "75aacd3696f40073dc1c3855808c01f5",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "26603c11-4da8-4384-95e3-6cede3b550e1",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png"
                    ],
                    "question_texts": [
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 112210,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 227,
                    "question_text_1": "Identify the type of model",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531862,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "935fc0300d0ec9e6ab8d9b99a35dc730",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112209,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "53fad74c-b361-47b1-84a4-9803fe152806",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Identify the type of model"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293467,
                            "question_id": 112210,
                            "option_text": "Mealy Model",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127022,
                            "option_image_url": null
                        },
                        {
                            "id": 293468,
                            "question_id": 112210,
                            "option_text": "Moore Model",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127023,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112209,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531861,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "26603c11-4da8-4384-95e3-6cede3b550e1",
                        "question_image_url": [
                            "/question_images/8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112211,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 228,
                    "question_text_1": "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531863,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "9d184e8b08ddf0178be69863cef19e92",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112209,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "9e900493-0322-4ed7-9f7b-f897f3b5e3f5",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293469,
                            "question_id": 112211,
                            "option_text": "",
                            "option_image": "rUmoTPBnw4MdxAmYiwfdl10Dlr8TyGHqoiRg9afBxU0B7F30G6.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127024,
                            "option_image_url": "app/option_images/rUmoTPBnw4MdxAmYiwfdl10Dlr8TyGHqoiRg9afBxU0B7F30G6.png"
                        },
                        {
                            "id": 293470,
                            "question_id": 112211,
                            "option_text": "",
                            "option_image": "3PnK8SfMTTySi3XXxcUWkwNVxdzFzWfVxjF8Lc1aNfB0l13Zrw.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127025,
                            "option_image_url": "app/option_images/3PnK8SfMTTySi3XXxcUWkwNVxdzFzWfVxjF8Lc1aNfB0l13Zrw.png"
                        },
                        {
                            "id": 293471,
                            "question_id": 112211,
                            "option_text": "",
                            "option_image": "Ycng6mmFycfHB9145GQfhLTRWhJrwvTsdcDa6K6K0OkJVIrjAf.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127026,
                            "option_image_url": "app/option_images/Ycng6mmFycfHB9145GQfhLTRWhJrwvTsdcDa6K6K0OkJVIrjAf.png"
                        },
                        {
                            "id": 293472,
                            "question_id": 112211,
                            "option_text": "",
                            "option_image": "EhAb27rOkIugYMFEo4kd5TkQsQ8fS8cL8xsfYzzePoeZkVqb52.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127027,
                            "option_image_url": "app/option_images/EhAb27rOkIugYMFEo4kd5TkQsQ8fS8cL8xsfYzzePoeZkVqb52.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112209,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531861,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "26603c11-4da8-4384-95e3-6cede3b550e1",
                        "question_image_url": [
                            "/question_images/8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112212,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 229,
                    "question_text_1": "Which of the following is a data path component in the given FSM?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531864,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "fded63dcdfe75e7684d61c773d7b3684",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112209,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "cb0c1f9e-d735-4cb6-b7d9-64093c7cbdec",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is a data path component in the given FSM?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293473,
                            "question_id": 112212,
                            "option_text": "",
                            "option_image": "PCIwEurgOtR6NsxkIW4h0wyckorKA4BfNIt9QJu0V5zCR9H1IM.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127028,
                            "option_image_url": "app/option_images/PCIwEurgOtR6NsxkIW4h0wyckorKA4BfNIt9QJu0V5zCR9H1IM.png"
                        },
                        {
                            "id": 293474,
                            "question_id": 112212,
                            "option_text": "",
                            "option_image": "ANPpNt4aYeHVmrVrY2pHjGcLU9wl4OvUPcAZgUaDFy4ZMcnZ71.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127029,
                            "option_image_url": "app/option_images/ANPpNt4aYeHVmrVrY2pHjGcLU9wl4OvUPcAZgUaDFy4ZMcnZ71.png"
                        },
                        {
                            "id": 293475,
                            "question_id": 112212,
                            "option_text": "",
                            "option_image": "LeC3v8wgta4dGx0u49yMdL7eCPLhw222Lx5YoezuIxcWR0Xqxe.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127030,
                            "option_image_url": "app/option_images/LeC3v8wgta4dGx0u49yMdL7eCPLhw222Lx5YoezuIxcWR0Xqxe.png"
                        },
                        {
                            "id": 293476,
                            "question_id": 112212,
                            "option_text": "",
                            "option_image": "NIR4a2TtB3GjcXIObFiftZcMNhKaluh5qeG9pkOQM5wn8Oi7Dn.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127031,
                            "option_image_url": "app/option_images/NIR4a2TtB3GjcXIObFiftZcMNhKaluh5qeG9pkOQM5wn8Oi7Dn.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112209,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531861,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "26603c11-4da8-4384-95e3-6cede3b550e1",
                        "question_image_url": [
                            "/question_images/8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112213,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 230,
                    "question_text_1": "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531865,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "c686cb713284a915feeb4991b2e6a3e7",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112209,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "0de72430-f196-4f87-8f45-f124d1464c00",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293477,
                            "question_id": 112213,
                            "option_text": "",
                            "option_image": "ggELD1jHxGKM5eiiAJcW3XYJaZ3HbSYywORIDQPQF9K5tDE94L.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127032,
                            "option_image_url": "app/option_images/ggELD1jHxGKM5eiiAJcW3XYJaZ3HbSYywORIDQPQF9K5tDE94L.png"
                        },
                        {
                            "id": 293478,
                            "question_id": 112213,
                            "option_text": "",
                            "option_image": "r4V7J4JTlQ8NRhlOpxjVgO9yD6LXcv40vo9zYB6kkeioINwH9u.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127033,
                            "option_image_url": "app/option_images/r4V7J4JTlQ8NRhlOpxjVgO9yD6LXcv40vo9zYB6kkeioINwH9u.png"
                        },
                        {
                            "id": 293479,
                            "question_id": 112213,
                            "option_text": "",
                            "option_image": "bypfSaVSK2iVCfcFMxZKXfZkCd2A029h38OiBMedzj10h9FcoM.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127034,
                            "option_image_url": "app/option_images/bypfSaVSK2iVCfcFMxZKXfZkCd2A029h38OiBMedzj10h9FcoM.png"
                        },
                        {
                            "id": 293480,
                            "question_id": 112213,
                            "option_text": "",
                            "option_image": "19YDJuKyWmfLNbie5Kot3IRyNaoWegmMcUUtptkKnq5LecPVI9.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127035,
                            "option_image_url": "app/option_images/19YDJuKyWmfLNbie5Kot3IRyNaoWegmMcUUtptkKnq5LecPVI9.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112209,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531861,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "26603c11-4da8-4384-95e3-6cede3b550e1",
                        "question_image_url": [
                            "/question_images/8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112214,
                    "exam_id": 1,
                    "question_paper_id": 358,
                    "question_number": 231,
                    "question_text_1": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_1": "YuXhjpxPVsDgkxRRGDXuyrIplcVjSpR926HqjHKALuBgzZykQh.png",
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:30.000000Z",
                    "updated_at": "2025-11-16T14:10:30.000000Z",
                    "question_num_long": 6406531531866,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "656ba64a8ad3803d79a262b45711b3ed",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112209,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "c686d385-a498-4ed4-a2c7-670fe58a80df",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/YuXhjpxPVsDgkxRRGDXuyrIplcVjSpR926HqjHKALuBgzZykQh.png"
                    ],
                    "question_texts": [
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 293481,
                            "question_id": 112214,
                            "option_text": "P1 = 0 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127036,
                            "option_image_url": null
                        },
                        {
                            "id": 293482,
                            "question_id": 112214,
                            "option_text": "P1 = 0 and P2 = 1",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127037,
                            "option_image_url": null
                        },
                        {
                            "id": 293483,
                            "question_id": 112214,
                            "option_text": "P1 = 1 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127038,
                            "option_image_url": null
                        },
                        {
                            "id": 293484,
                            "question_id": 112214,
                            "option_text": "P1 = 1 and P2 = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:30.000000Z",
                            "updated_at": "2025-11-16T14:10:30.000000Z",
                            "option_number": 6406535127039,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112209,
                        "exam_id": 1,
                        "question_paper_id": 358,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:30.000000Z",
                        "updated_at": "2025-11-16T14:10:30.000000Z",
                        "question_num_long": 6406531531861,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "26603c11-4da8-4384-95e3-6cede3b550e1",
                        "question_image_url": [
                            "/question_images/8PX2LfL0u5nKPQLFvK0RDKBBPPg6M0Op9zIURPcjJ1XIOP3vbT.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                }
            ]
        },
        "summary": "",
        "total_score": "40.00"
    },
    "url": "/question-paper/practise/100/84059be1-37b",
    "version": "ee3d5d44299e610bd137ea6200db5ac2"
}