day02_full_adder_verification/
├── full_adder.v          # Verilog RTL code for Full Adder
├── tb_full_adder.v       # Testbench for Full Adder
├── run.sh                # Script to compile and simulate using Icarus Verilog
└── README.md             # Project overview
