
#####  START OF RAM REPORT FOR COMPILE POINT: COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HTRANS_1[1:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                  
CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HWRITE_1          ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
==================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0  #####


#####  START OF RAM REPORT FOR COMPILE POINT: COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HTRANS_1[1:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                  
CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HWRITE_1          ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
==================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                  DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core._T_1151[31:0]       RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core._T_1151__T_1151_0_0         64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core._T_1151__T_1151_0_1         64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core._T_1151__T_1151_0_2         64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                              
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core._T_1151_1[31:0]     RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_1     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_2     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
==============================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0  #####


#####  START OF RAM REPORT FOR COMPILE POINT: BaseDesign  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                             DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=======================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                 PRIMITIVE_TYPE     USER_ATTRIBUTE        MAPPED_INSTANCE                                                                DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_rdFIFORAM.mem[63:0]     RAM                syn_ramstyle=uram     CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_0     64X12             0                  0       1(0/0/0)                     1(0/1/1)                          Found property syn_ramstyle="uram". Inferring instance using URAM.
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_1     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_2     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_3     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_4     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_5     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                                                                                                                                                                                                                                                                                    
NO               CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_wrFIFORAM.mem[63:0]     RAM                syn_ramstyle=uram     CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_0     64X12             0                  0       1(0/0/0)                     0(0/0/0)                          Found property syn_ramstyle="uram". Inferring instance using URAM.
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_1     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_2     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_3     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_4     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_5     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                                                                                                                                                                                                                                                                                    
NO               CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_rdFIFORAM.mem[63:0]     RAM                syn_ramstyle=uram     CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_0     64X12             0                  0       1(0/0/0)                     1(0/1/1)                          Found property syn_ramstyle="uram". Inferring instance using URAM.
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_1     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_2     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_3     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_4     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_rdFIFORAM.mem_mem_0_5     64X12             0                  0       1(0/0/0)                     1(0/1/1)                                                                                            
                                                                                                                                                                                                                                                                                                                                                                                                    
NO               CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_wrFIFORAM.mem[63:0]     RAM                syn_ramstyle=uram     CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_0     64X12             0                  0       1(0/0/0)                     0(0/0/0)                          Found property syn_ramstyle="uram". Inferring instance using URAM.
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_1     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_2     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_3     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_4     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
                                                                                                                                       CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.INFER_USRAM\.U_wrFIFORAM.mem_mem_0_5     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                            
====================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1[7:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                   
CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HTRANS_1[1:0]                      ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                   
CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HWRITE_1                           ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                   
CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1[7:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                   
CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HTRANS_1[1:0]                      ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                   
CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HWRITE_1                           ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
===================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: BaseDesign  #####


#####  START OF RAM REPORT FOR COMPILE POINT: COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HWRITE_1          ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                  
CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HTRANS_1[1:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                  
CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HWRITE_1          ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                  
CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HTRANS_1[1:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
==================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                          PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                         DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0]     RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                             MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                             MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_2     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                             MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_3     2KX8_2KX8              0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0]            RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_ram_0_0           2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0]          RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1_ram_1_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0]          RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2_ram_2_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0]          RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3_ram_3_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0]                        RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                        512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0]             RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram_ram_0_0             1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0]                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[3:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[1:0]                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0]                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[3:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[1:0]                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0]                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[3:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[1:0]                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0]                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[3:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[1:0]                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0]                    RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[3:0]                       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[1:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last                          RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[1:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last                               RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst[1:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last                               RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[30:0]                           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst[1:0]                           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0]                                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[1:0]                                                 RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last                                                      RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0]                                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst[1:0]                                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0]                                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0]                                                 RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last                                                      RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[31:0]                                                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst[1:0]                                                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_data[31:0]                                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_param[1:0]                                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_error                                                 RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode[2:0]                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param[1:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error                              RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0]                      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[2:0]                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[1:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0]                           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0]                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[2:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0]      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[1:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0]        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[1:0]       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0]         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[1:0]         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0]           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0]        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[2:0]          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0]                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[1:0]                              RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[1:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error                                    RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0]                                 RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0]                              RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[1:0]                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.yank.MIV_RV32IMA_L1_AXI_QUEUE_4.ram[6:0]                                                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.yank.Queue_9.ram[6:0]                                                                           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[1:0]                                                 RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[1:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram[6:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.Queue_9.ram[6:0]                                             RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
=====================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32  #####

