
*** Running vivado
    with args -log vcu118mig.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vcu118mig.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vcu118mig.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1395.070 ; gain = 457.707 ; free physical = 11592 ; free virtual = 60022
INFO: [Synth 8-638] synthesizing module 'vcu118mig' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ip_top/vcu118mig.sv:74]
INFO: [Synth 8-638] synthesizing module 'vcu118mig_ddr4' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ip_top/vcu118mig_ddr4.sv:157]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_infrastructure' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/clocking/ddr4_v2_1_infrastructure.sv:68]
INFO: [Synth 8-638] synthesizing module 'MMCME4_ADV' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20807]
INFO: [Synth 8-256] done synthesizing module 'MMCME4_ADV' (1#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20807]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_infrastructure' (3#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/clocking/ddr4_v2_1_infrastructure.sv:68]
INFO: [Synth 8-638] synthesizing module 'vcu118mig_ddr4_mem_intfc' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ip_top/vcu118mig_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-638] synthesizing module 'vcu118mig_phy' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/ip_top/vcu118mig_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'vcu118mig_phy_ddr4' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/phy/vcu118mig_phy_ddr4.sv:86]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/phy/ddr4_phy_v2_1_xiphy.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE' (4#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper' (5#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized0' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized0' (5#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized0' (5#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized1' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized1' (5#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized1' (5#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_tristate_wrapper' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'TX_BITSLICE_TRI' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:44339]
INFO: [Synth 8-256] done synthesizing module 'TX_BITSLICE_TRI' (6#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:44339]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_tristate_wrapper' (7#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL' (8#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper' (9#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized0' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (9#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized0' (9#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_riuor_wrapper' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RIU_OR' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42974]
INFO: [Synth 8-256] done synthesizing module 'RIU_OR' (10#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42974]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_riuor_wrapper' (11#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (12#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized2' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized2' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized2' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized2' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized3' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized3' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized3' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized3' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized4' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized4' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized4' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized4' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized5' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized5' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized5' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized5' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized6' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized6' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized6' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized6' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized7' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized7' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized7' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized7' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized8' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized8' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized8' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized8' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized9' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized9' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized9' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized9' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized10' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized10' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized10' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized10' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized11' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized11' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized11' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized11' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized1' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized1' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized2' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized2' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized2' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized2' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized0' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized12' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized12' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized12' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized12' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized13' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized13' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized13' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized13' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized14' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized14' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized14' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized14' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized15' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized15' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized15' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized15' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized16' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized16' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized16' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized16' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized17' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized17' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized17' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized17' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized18' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized18' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized18' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized18' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized19' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized19' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized19' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized19' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized20' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized20' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized20' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized20' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized21' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized21' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized21' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized21' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized22' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized22' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized22' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized22' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized23' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized23' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized23' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized23' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized24' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized24' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized24' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized24' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized3' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized3' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized3' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized3' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized4' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized4' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized4' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized4' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized1' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized2' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized25' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized25' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized25' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized25' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized5' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized5' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized5' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized5' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized2' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized3' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized26' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized26' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized26' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized26' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized6' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized6' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized6' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized6' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized3' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized4' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized27' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized27' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized27' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized27' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized7' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized7' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized7' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized7' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized4' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized5' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized28' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized28' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized28' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized28' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized8' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized8' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized8' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized8' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized5' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized6' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized29' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized29' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized29' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized29' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized9' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized9' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized9' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized9' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized6' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized7' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized30' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized30' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized30' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_bitslice_wrapper__parameterized30' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized10' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized10' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized10' (13#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_control_wrapper__parameterized10' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy_byte_wrapper__parameterized7' (13#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/xiphy_files/ddr4_phy_v2_1_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_xiphy' (14#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/phy/ddr4_phy_v2_1_xiphy.sv:68]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (15#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_pll' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/clocking/ddr4_phy_v2_1_pll.sv:67]
INFO: [Synth 8-638] synthesizing module 'PLLE3_ADV' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32808]
INFO: [Synth 8-256] done synthesizing module 'PLLE3_ADV' (16#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32808]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_pll' (17#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/clocking/ddr4_phy_v2_1_pll.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob.sv:72]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'HPIO_VREF' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14135]
INFO: [Synth 8-256] done synthesizing module 'HPIO_VREF' (18#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14135]
INFO: [Synth 8-638] synthesizing module 'IOBUFE3' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17551]
INFO: [Synth 8-256] done synthesizing module 'IOBUFE3' (19#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17551]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17350]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (20#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17350]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte' (21#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (22#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized0' (22#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized1' (22#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized2' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized2' (22#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized3' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized3' (22#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized4' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized4' (22#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized5' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized5' (22#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized6' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized6' (22#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized7' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob_byte__parameterized7' (22#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_1_0_iob' (23#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/iob/ddr4_phy_v2_1_iob.sv:72]
INFO: [Synth 8-256] done synthesizing module 'vcu118mig_phy_ddr4' (24#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/phy/vcu118mig_phy_ddr4.sv:86]
INFO: [Synth 8-256] done synthesizing module 'vcu118mig_phy' (25#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_1/rtl/ip_top/vcu118mig_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_group' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_group.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_group' (26#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_group.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_act_timer' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_act_timer.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_act_rank' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_act_rank.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_act_rank' (27#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_act_rank.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_act_timer' (28#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_act_timer.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_arb_a' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_arb_a.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_arb_a' (29#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_arb_a.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_rd_wr' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_rd_wr.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_wtr' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_wtr.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_wtr' (30#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_wtr.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_rd_wr' (31#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_rd_wr.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_arb_c' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_arb_c.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_arb_c' (32#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_arb_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_arb_mux_p' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_arb_mux_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_arb_p' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_arb_p.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_arb_p' (33#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_arb_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_cmd_mux_ap' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_cmd_mux_ap' (34#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_arb_mux_p' (35#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_arb_mux_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ctl' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_ctl.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_mc_odt' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_mc_odt' (36#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ctl' (37#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_ctl.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_cmd_mux_c' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_cmd_mux_c' (38#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ref' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_ref.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ref' (39#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_ref.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_periodic' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_periodic.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_periodic' (40#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_periodic.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_mc_ecc' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_ecc.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc_ecc' (41#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc_ecc.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_mc' (42#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/controller/ddr4_v2_1_mc.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_ui' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ui/ddr4_v2_1_ui.sv:71]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_ui_cmd' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ui/ddr4_v2_1_ui_cmd.sv:70]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_ui_cmd' (43#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ui/ddr4_v2_1_ui_cmd.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_ui_wr_data' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ui/ddr4_v2_1_ui_wr_data.sv:131]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (44#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_ui_wr_data' (45#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ui/ddr4_v2_1_ui_wr_data.sv:131]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_ui_rd_data' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ui/ddr4_v2_1_ui_rd_data.sv:140]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_ui_rd_data' (46#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ui/ddr4_v2_1_ui_rd_data.sv:140]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_ui' (47#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ui/ddr4_v2_1_ui.sv:71]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_top' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_addr_decode' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_addr_decode.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_cplx' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_cplx.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_cplx_data' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_cplx_data.sv:71]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_cplx_data' (48#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_cplx_data.sv:71]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_cplx' (49#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_cplx.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_mc_odt__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_mc_odt__parameterized0' (49#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_addr_decode' (50#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_addr_decode.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_config_rom' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_config_rom.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_config_rom' (51#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_config_rom.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_chipscope_xsdb_slave' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_chipscope_xsdb_slave' (52#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_xsdb_arbiter' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync' (53#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized0' (53#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized1' (53#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized2' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized2' (53#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized3' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized3' (53#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_xsdb_arbiter' (54#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_xsdb_bram' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_xsdb_bram.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cfg_mem_mod' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_dp_AB9.sv:66]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_bram_tdp' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_dp_AB9.sv:174]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_bram_tdp' (55#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_dp_AB9.sv:174]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cfg_mem_mod' (56#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_dp_AB9.sv:66]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_xsdb_bram' (57#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_xsdb_bram.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal' (58#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_pi' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_pi.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_rd_en' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_rd_en.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_rd_en' (59#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_rd_en.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_read' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_read.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_read' (60#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_write' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_write.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_wr_byte' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_wr_byte.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_wr_bit' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_wr_bit.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_wr_bit' (61#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_wr_bit.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_wr_byte' (62#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_wr_byte.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_write' (63#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_write.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_pi' (64#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_pi.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_top' (65#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'vcu118mig_ddr4_cal_riu' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/vcu118mig_ddr4_cal_riu.sv:85]
INFO: [Synth 8-638] synthesizing module 'vcu118mig_microblaze_mcs' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_0/synth/vcu118mig_microblaze_mcs.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_28a7' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/hdl/bd_28a7.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_dlmb_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_3/synth/bd_28a7_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-638] synthesizing module 'FDS' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (66#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (67#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_dlmb_0' (68#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_3/synth/bd_28a7_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_dlmb_cntlr_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/synth/bd_28a7_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask' (69#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (70#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (71#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_dlmb_cntlr_0' (72#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/synth/bd_28a7_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_ilmb_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_2/synth/bd_28a7_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (72#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_ilmb_0' (73#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_2/synth/bd_28a7_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_ilmb_cntlr_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_5/synth/bd_28a7_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized0' (73#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (73#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (73#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_ilmb_cntlr_0' (74#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_5/synth/bd_28a7_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_iomodule_0_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/synth/bd_28a7_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:5720]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_pselect_mask' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_pselect_mask' (75#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_pselect_mask__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_pselect_mask__parameterized0' (75#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:4387]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:1392]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (76#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:1392]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:2620]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (77#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:2620]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:1977]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (78#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:1977]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:1811]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (79#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:2131]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_MB_FDR' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_MB_FDR' (80#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (81#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:2131]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (82#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:4387]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (83#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/hdl/iomodule_v3_0_vh_rfs.vhd:5720]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_iomodule_0_0' (84#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_10/synth/bd_28a7_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_lmb_bram_I_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_6/synth/bd_28a7_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_lmb_bram_I_0' (95#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_6/synth/bd_28a7_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_microblaze_I_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_0/synth/bd_28a7_microblaze_I_0.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_microblaze_I_0' (146#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_0/synth/bd_28a7_microblaze_I_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_rst_0_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/synth/bd_28a7_rst_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (147#1) [/home/yang/Application/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (148#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (149#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (150#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (151#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (152#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_rst_0_0' (153#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_1/synth/bd_28a7_rst_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_second_dlmb_cntlr_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_7/synth/bd_28a7_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized1' (153#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (153#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (153#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_second_dlmb_cntlr_0' (154#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_7/synth/bd_28a7_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_second_ilmb_cntlr_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_8/synth/bd_28a7_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized2' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized2' (154#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (154#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (154#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_second_ilmb_cntlr_0' (155#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_8/synth/bd_28a7_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_28a7_second_lmb_bram_I_0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_9/synth/bd_28a7_second_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7_second_lmb_bram_I_0' (156#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/ip/ip_9/synth/bd_28a7_second_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_28a7' (157#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/bd_0/hdl/bd_28a7.v:13]
INFO: [Synth 8-256] done synthesizing module 'vcu118mig_microblaze_mcs' (158#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/ip_0/synth/vcu118mig_microblaze_mcs.v:60]
INFO: [Synth 8-256] done synthesizing module 'vcu118mig_ddr4_cal_riu' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/vcu118mig_ddr4_cal_riu.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized4' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized4' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized5' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized5' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized6' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized6' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized7' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized7' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized8' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized8' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized9' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized9' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized10' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized10' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized11' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized11' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized12' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized12' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized13' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized13' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized14' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized14' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized15' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized15' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized16' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized16' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized17' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized17' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized18' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_cal_sync__parameterized18' (159#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/cal/ddr4_v2_1_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'vcu118mig_ddr4_mem_intfc' (160#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ip_top/vcu118mig_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi.sv:83]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_upsizer' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_upsizer.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_a_upsizer' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_a_upsizer.sv:75]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_command_fifo' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_command_fifo.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_command_fifo' (161#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_command_fifo.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_a_upsizer' (162#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_a_upsizer.sv:75]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_w_upsizer' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_w_upsizer.sv:72]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_w_upsizer' (163#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_w_upsizer.sv:72]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_a_upsizer__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_a_upsizer.sv:75]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_a_upsizer__parameterized0' (163#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_a_upsizer.sv:75]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_r_upsizer' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_r_upsizer.sv:72]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_r_upsizer' (164#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_r_upsizer.sv:72]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_register_slice' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice' (165#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized0' (165#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized1' (165#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized2' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized2' (165#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_register_slice' (166#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_register_slice__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized3' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized3' (166#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized4' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized4' (166#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized5' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized5' (166#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized6' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized6' (166#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized7' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized7' (166#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_register_slice__parameterized0' (166#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_upsizer' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_upsizer.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_register_slice__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized8' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized8' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized9' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized9' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized10' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized10' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized11' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized11' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized12' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized12' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_register_slice__parameterized1' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_register_slice__parameterized2' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized13' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized13' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized14' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized14' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized15' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized15' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized16' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized16' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized17' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axic_register_slice__parameterized17' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_register_slice__parameterized2' (167#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_aw_channel' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_aw_channel.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_cmd_translator' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_incr_cmd' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_incr_cmd' (168#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_wrap_cmd' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_wrap_cmd' (169#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_cmd_translator' (170#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_wr_cmd_fsm' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_wr_cmd_fsm' (171#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_aw_channel' (172#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_aw_channel.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_w_channel' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_w_channel.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_w_channel' (173#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_w_channel.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_b_channel' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_b_channel.sv:97]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_fifo' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_fifo' (174#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_b_channel' (175#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_b_channel.sv:97]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_ar_channel' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_ar_channel.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_cmd_translator__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_incr_cmd__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_incr_cmd__parameterized0' (175#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_wrap_cmd__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_wrap_cmd__parameterized0' (175#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_cmd_translator__parameterized0' (175#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_cmd_fsm' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_cmd_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_cmd_fsm' (176#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_cmd_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_ar_channel' (177#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_ar_channel.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_r_channel' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_r_channel.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_fifo__parameterized0' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_fifo__parameterized0' (177#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_fifo__parameterized1' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_fifo__parameterized1' (177#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_r_channel' (178#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_r_channel.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_1_1_axi_cmd_arbiter' [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi_cmd_arbiter' (179#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_1_1_axi' (180#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/axi/ddr4_v2_1_axi.sv:83]
INFO: [Synth 8-256] done synthesizing module 'vcu118mig_ddr4' (181#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ip_top/vcu118mig_ddr4.sv:157]
INFO: [Synth 8-256] done synthesizing module 'vcu118mig' (182#1) [/home/yang/vcu118/vcu118.srcs/sources_1/ip/vcu118mig/rtl/ip_top/vcu118mig.sv:74]
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1929.227 ; gain = 991.863 ; free physical = 11004 ; free virtual = 59441
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1929.227 ; gain = 991.863 ; free physical = 11004 ; free virtual = 59441
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e-es1
Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.969 ; gain = 39.000 ; free physical = 9945 ; free virtual = 58382
Finished Constraint Validation : Time (s): cpu = 00:02:18 ; elapsed = 00:02:17 . Memory (MB): peak = 3134.969 ; gain = 2197.605 ; free physical = 9938 ; free virtual = 58375
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:40 ; elapsed = 00:02:39 . Memory (MB): peak = 3134.969 ; gain = 2197.605 ; free physical = 6153 ; free virtual = 54590
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:06 . Memory (MB): peak = 3134.969 ; gain = 2197.605 ; free physical = 5385 ; free virtual = 53830
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+---------------------+---------------+----------------+
|Module Name               | RTL Object          | Depth x Width | Implemented As | 
+--------------------------+---------------------+---------------+----------------+
|ddr4_v2_1_1_cal_cplx_data | rd_addr_101_reg_rep | 256x16        | Block RAM      | 
+--------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ddr4_v2_1_1_bram_tdp | mem_reg    | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:15 ; elapsed = 00:03:14 . Memory (MB): peak = 3134.969 ; gain = 2197.605 ; free physical = 5322 ; free virtual = 53766
Finished Timing Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:23 . Memory (MB): peak = 3134.969 ; gain = 2197.605 ; free physical = 5297 ; free virtual = 53743
Finished Technology Mapping : Time (s): cpu = 00:03:39 ; elapsed = 00:03:39 . Memory (MB): peak = 3183.238 ; gain = 2245.875 ; free physical = 3410 ; free virtual = 51870
Finished IO Insertion : Time (s): cpu = 00:03:47 ; elapsed = 00:03:48 . Memory (MB): peak = 3195.832 ; gain = 2258.469 ; free physical = 3402 ; free virtual = 51862
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:03:48 . Memory (MB): peak = 3195.832 ; gain = 2258.469 ; free physical = 3402 ; free virtual = 51862
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:51 ; elapsed = 00:03:52 . Memory (MB): peak = 3195.832 ; gain = 2258.469 ; free physical = 3402 ; free virtual = 51861
Finished Renaming Generated Ports : Time (s): cpu = 00:03:52 ; elapsed = 00:03:52 . Memory (MB): peak = 3195.832 ; gain = 2258.469 ; free physical = 3402 ; free virtual = 51861
Finished Handling Custom Attributes : Time (s): cpu = 00:03:53 ; elapsed = 00:03:53 . Memory (MB): peak = 3195.832 ; gain = 2258.469 ; free physical = 3402 ; free virtual = 51861
Finished Renaming Generated Nets : Time (s): cpu = 00:03:53 ; elapsed = 00:03:54 . Memory (MB): peak = 3195.832 ; gain = 2258.469 ; free physical = 3402 ; free virtual = 51861

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |AND2B1L            |     1|
|2     |BITSLICE_CONTROL   |     8|
|3     |BITSLICE_CONTROL_1 |     8|
|4     |BITSLICE_CONTROL_2 |     4|
|5     |BUFG               |     9|
|6     |CARRY8             |    40|
|7     |DSP48E1            |     3|
|8     |HPIO_VREF          |     8|
|9     |LUT1               |   409|
|10    |LUT2               |  1343|
|11    |LUT3               |  5391|
|12    |LUT4               |  3936|
|13    |LUT5               |  2978|
|14    |LUT6               |  5348|
|15    |LUT6_2             |    63|
|16    |MMCME4_ADV         |     1|
|17    |MULT_AND           |     1|
|18    |MUXCY_L            |   154|
|19    |MUXF7              |   396|
|20    |PLLE3_ADV          |     3|
|21    |RAM32M             |   204|
|22    |RAMB18E2_1         |     1|
|23    |RAMB36E2           |     1|
|24    |RAMB36E2_1         |    16|
|25    |RAMB36E2_2         |     8|
|26    |RIU_OR             |    10|
|27    |RXTX_BITSLICE      |    72|
|28    |RXTX_BITSLICE_1    |    22|
|29    |RXTX_BITSLICE_2    |    11|
|30    |SRL16              |     1|
|31    |SRL16E             |    83|
|32    |SRLC32E            |   604|
|33    |TX_BITSLICE_TRI    |    20|
|34    |XORCY              |   126|
|35    |FDE                |    32|
|36    |FDPE               |     2|
|37    |FDR                |    97|
|38    |FDRE               | 20100|
|39    |FDS                |     3|
|40    |FDSE               |  1127|
|41    |IOBUFDS            |     8|
|42    |IOBUFE3            |    72|
|43    |OBUF               |    25|
|44    |OBUFDS             |     1|
+------+-------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:53 ; elapsed = 00:03:54 . Memory (MB): peak = 3195.832 ; gain = 2258.469 ; free physical = 3402 ; free virtual = 51861
synth_design: Time (s): cpu = 00:04:03 ; elapsed = 00:04:04 . Memory (MB): peak = 3243.855 ; gain = 1992.215 ; free physical = 9803 ; free virtual = 58240
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3267.867 ; gain = 24.012 ; free physical = 9794 ; free virtual = 58241
