	component dxc_ss_top_ddc_model_DUT_0 is
		port (
			clk                   : in  std_logic                     := 'X';             -- clk
			areset                : in  std_logic                     := 'X';             -- reset
			bus_clk               : in  std_logic                     := 'X';             -- clk
			bus_areset            : in  std_logic                     := 'X';             -- reset
			busIn_address         : in  std_logic_vector(13 downto 0) := (others => 'X'); -- address
			busIn_read            : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- read
			busIn_write           : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- write
			busIn_writedata       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			busOut_readdata       : out std_logic_vector(31 downto 0);                    -- readdata
			busOut_readdatavalid  : out std_logic_vector(0 downto 0);                     -- readdatavalid
			busOut_waitrequest    : out std_logic_vector(0 downto 0);                     -- waitrequest
			DDC_Valid_In_s        : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- valid_DDC_Valid_In_s
			DDC_Chan_In_s         : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- channel_DDC_Chan_In_s
			DDC_Ant_Data_In_0im   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Ant_Data_In_0im
			DDC_Ant_Data_In_0re   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Ant_Data_In_0re
			DDC_Ant_Data_In_1im   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Ant_Data_In_1im
			DDC_Ant_Data_In_1re   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Ant_Data_In_1re
			DDC_Ant_Data_In_2im   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Ant_Data_In_2im
			DDC_Ant_Data_In_2re   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Ant_Data_In_2re
			DDC_Ant_Data_In_3im   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Ant_Data_In_3im
			DDC_Ant_Data_In_3re   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Ant_Data_In_3re
			DDC_NCO_sync_0        : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- data_DDC_NCO_sync_0
			DDC_NCO_sync_1        : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- data_DDC_NCO_sync_1
			DDC_NCO_sync_2        : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- data_DDC_NCO_sync_2
			DDC_NCO_sync_3        : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- data_DDC_NCO_sync_3
			BW_Config_CC1_s       : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- data_BW_Config_CC1_s
			DDC_Const_Data_In_0im : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Const_Data_In_0im
			DDC_Const_Data_In_0re : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Const_Data_In_0re
			DDC_Const_Data_In_1im : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Const_Data_In_1im
			DDC_Const_Data_In_1re : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Const_Data_In_1re
			DDC_Const_Data_In_2im : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Const_Data_In_2im
			DDC_Const_Data_In_2re : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Const_Data_In_2re
			DDC_Const_Data_In_3im : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Const_Data_In_3im
			DDC_Const_Data_In_3re : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data_DDC_Const_Data_In_3re
			DDC_Const_Data_sel_s  : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- data_DDC_Const_Data_sel_s
			ddc_l1_dout_im        : out std_logic_vector(15 downto 0);                    -- data_ddc_l1_dout_im
			ddc_l1_dout_re        : out std_logic_vector(15 downto 0);                    -- data_ddc_l1_dout_re
			ddc_l1_vout_s         : out std_logic_vector(0 downto 0);                     -- valid_ddc_l1_vout_s
			ddc_l1_cout_s         : out std_logic_vector(7 downto 0);                     -- channel_ddc_l1_cout_s
			mixer_l1_dout_0im     : out std_logic_vector(15 downto 0);                    -- data_mixer_l1_dout_0im
			mixer_l1_dout_0re     : out std_logic_vector(15 downto 0);                    -- data_mixer_l1_dout_0re
			mixer_l1_dout_1im     : out std_logic_vector(15 downto 0);                    -- data_mixer_l1_dout_1im
			mixer_l1_dout_1re     : out std_logic_vector(15 downto 0);                    -- data_mixer_l1_dout_1re
			mixer_l1_dout_2im     : out std_logic_vector(15 downto 0);                    -- data_mixer_l1_dout_2im
			mixer_l1_dout_2re     : out std_logic_vector(15 downto 0);                    -- data_mixer_l1_dout_2re
			mixer_l1_dout_3im     : out std_logic_vector(15 downto 0);                    -- data_mixer_l1_dout_3im
			mixer_l1_dout_3re     : out std_logic_vector(15 downto 0);                    -- data_mixer_l1_dout_3re
			mixer_l1_vout_s       : out std_logic_vector(0 downto 0);                     -- valid_mixer_l1_vout_s
			mixer_l1_cout_s       : out std_logic_vector(7 downto 0)                      -- channel_mixer_l1_cout_s
		);
	end component dxc_ss_top_ddc_model_DUT_0;

