{"vcs1":{"timestamp_begin":1739348952.300710183, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739348952.652786924, "rt":0.24, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739348952.956724036, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739348952.072100316}
{"VCS_COMP_START_TIME": 1739348952.072100316}
{"VCS_COMP_END_TIME": 1739348953.176186043}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265448}}
{"vcselab": {"peak_mem": 150348}}
