/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [14:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  reg [47:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_1z & in_data[154]);
  assign celloutsig_0_34z = !(celloutsig_0_5z ? celloutsig_0_30z : celloutsig_0_26z);
  assign celloutsig_0_20z = !(celloutsig_0_8z[1] ? celloutsig_0_5z : celloutsig_0_13z[7]);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[2] | celloutsig_0_7z[2]);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[0] | celloutsig_1_3z[3]) & celloutsig_1_4z);
  assign celloutsig_1_19z = ~((celloutsig_1_1z | celloutsig_1_2z) & celloutsig_1_8z[6]);
  assign celloutsig_0_2z = ~((in_data[18] | celloutsig_0_0z[7]) & celloutsig_0_1z[1]);
  assign celloutsig_0_21z = celloutsig_0_1z[2] | celloutsig_0_4z[4];
  assign celloutsig_0_29z = in_data[11] | celloutsig_0_9z[44];
  assign celloutsig_0_35z = celloutsig_0_31z ^ celloutsig_0_34z;
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_3z[11];
  assign celloutsig_0_16z = celloutsig_0_12z ^ celloutsig_0_7z[1];
  assign celloutsig_0_17z = ~(celloutsig_0_14z[9] ^ celloutsig_0_2z);
  assign celloutsig_0_6z = in_data[26:15] & { celloutsig_0_3z[11:8], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_14z[2:1], celloutsig_0_10z } / { 1'h1, celloutsig_0_13z[2:1] };
  assign celloutsig_1_0z = in_data[147:136] == in_data[185:174];
  assign celloutsig_1_13z = { celloutsig_1_12z[5:3], celloutsig_1_2z, celloutsig_1_10z } == { celloutsig_1_12z[2:0], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_2z = in_data[149:145] === { in_data[128:125], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } >= in_data[144:132];
  assign celloutsig_1_6z = { celloutsig_1_3z[4:0], celloutsig_1_1z } >= { in_data[161:160], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[185:177] || in_data[134:126];
  assign celloutsig_0_19z = { celloutsig_0_9z[17:2], celloutsig_0_2z, celloutsig_0_17z } || { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_14z = celloutsig_1_8z[0] & ~(celloutsig_1_12z[11]);
  assign celloutsig_0_11z = celloutsig_0_1z[3] & ~(celloutsig_0_1z[3]);
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[0], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[9:3] };
  assign celloutsig_0_15z = { celloutsig_0_9z[11:6], celloutsig_0_5z } % { 1'h1, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[66:56] * in_data[47:37];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } * in_data[14:0];
  assign celloutsig_0_36z = celloutsig_0_0z[4:2] * celloutsig_0_14z[2:0];
  assign celloutsig_0_4z = celloutsig_0_3z[11:6] * in_data[63:58];
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z } * { celloutsig_1_8z[4], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z[3:2], celloutsig_1_0z } !== celloutsig_1_3z[4:2];
  assign celloutsig_0_31z = { in_data[93:90], celloutsig_0_23z, celloutsig_0_16z } !== { celloutsig_0_15z[1], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_29z };
  assign celloutsig_0_14z = ~ { celloutsig_0_3z[10:1], celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_2z } | { in_data[108], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[5:0], celloutsig_0_2z } | celloutsig_0_3z[7:1];
  assign celloutsig_0_30z = & { celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_22z = | { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_4z[4:0] };
  assign celloutsig_0_26z = | celloutsig_0_15z[4:0];
  assign celloutsig_1_8z = celloutsig_1_3z[6:0] >> { in_data[147:142], celloutsig_1_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:3] - in_data[66:63];
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_0z[2]);
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_3z = { in_data[167:162], celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_8z = celloutsig_0_3z[11:9];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_9z = 48'h000000000000;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_6z[11:4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign { out_data[137:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
