library ieee;
use ieee.std_logic_1164.all;

entity and_2 is
	port(
		a, b : std_logic;
		
		and_out_2 	: 	out 	std_logic
		
		);
		
	end and_2;
	
architecture logic of and_2 is

	begin
	
		and_out_2 <= a and b;
		
	end logic;