// Seed: 1381600884
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    output tri id_3,
    input uwire id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input uwire id_3,
    inout wor id_4,
    input tri0 id_5,
    input wor id_6
);
  integer id_8;
  module_0(
      id_8, id_2, id_5, id_2, id_6
  );
  assign id_8 = id_0;
  id_9(
      .id_0(id_3), .id_1(1'b0), .id_2(1), .id_3(id_4)
  );
  wire id_10;
  wire id_11;
  assign id_8 = id_6 * id_8;
endmodule
