// Seed: 1345779147
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1._id_5 = 0;
  output wire id_1;
  wor id_3 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd10,
    parameter id_5 = 32'd93
) (
    input wor id_0,
    input wor id_1,
    input tri1 _id_2,
    input wand id_3,
    output tri id_4,
    output supply0 _id_5,
    input tri0 id_6
);
  logic [id_2 : id_5] id_8, id_9;
  module_0 modCall_1 (
      id_9,
      id_8
  );
endmodule
module module_2 #(
    parameter id_12 = 32'd97,
    parameter id_3  = 32'd55,
    parameter id_4  = 32'd72
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  inout wire _id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  inout wire _id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_6[(id_12)] = 1;
  module_0 modCall_1 (
      id_2,
      id_10
  );
  wire [id_4 : id_3] id_13;
  final $signed(51);
  ;
  wire id_14;
endmodule
