# Basic_ALU
the project implemented an Arithmetic Logic Unit (ALU) using Verilog, supporting various arithmetic and logical operations. The design is tested using Verilog test bench, ensuring functionality and correctness through simulation. 
