Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 28 17:15:55 2023
| Host         : HU-DOPX-DIL06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_race_game_control_sets_placed.rpt
| Design       : top_race_game
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           32 |
| No           | No                    | Yes                    |              16 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |           11 |
| Yes          | No                    | Yes                    |              34 |           16 |
| Yes          | Yes                   | No                     |              31 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | race_graph/FSM_onehot_state[3]_i_1_n_0       |                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | inkey/ps2/n_next                             | reset_IBUF             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | inkey/ps2/rx_done_tick                       |                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | vga/v_count_reg0                             | reset_IBUF             |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | race_graph/mytext/mytime/raceTime[9]_i_1_n_0 | game_states/game_reset |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | inkey/ps2/b_next                             | reset_IBUF             |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | inkey/E[0]                                   | game_states/game_reset |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | vga/h_count_reg[9]_i_1_n_0                   | reset_IBUF             |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | race_graph/race_road/counter0                | game_states/game_reset |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | game_states/E[0]                             |                        |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | race_graph/refresh_tick_reg_0                |                        |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG |                                              | reset_IBUF             |                8 |             16 |         2.00 |
|  vga/E[0]      |                                              |                        |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG |                                              |                        |               23 |             56 |         2.43 |
+----------------+----------------------------------------------+------------------------+------------------+----------------+--------------+


