("sim_adv_circuit:/\tsim_adv_circuit lab3_khup schematic" (("open" (nil hierarchy "/{lab3_khup sim_adv_circuit schematic }:a"))) (((-1.68125 -2.24375) (4.80625 1.64375)) "a" "Schematics" 2))("adv_logic:/\tadv_logic lab3_khup extracted" (("open" (nil hierarchy "/{lab3_khup adv_logic extracted }:a"))) (((-2.108 -9.583) (21.08 16.333)) "a" "VLS-GXL" 26))("adv_logic:/\tadv_logic lab3_khup schematic" (("open" (nil hierarchy "/{lab3_khup adv_logic schematic }:a"))) (((-1.725 -4.6375) (4.3875 4.0125)) "a" "Schematics XL" 23))("adv_logic:/\tadv_logic lab3_khup layout" (("open" (nil hierarchy "/{lab3_khup adv_logic layout }:a"))) (((-16.921 -10.967) (33.721 16.367)) "a" "VLS-GXL" 11))("adv_logic:/\tadv_logic lab3_khup symbol" (("open" (nil hierarchy "/{lab3_khup adv_logic symbol }:a"))) (((-0.1375 -2.25) (4.70625 0.6625)) "a" "Symbol" 10))