// Seed: 4031583356
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output wand id_3,
    input wand id_4
);
endmodule
module module_1 (
    input tri id_0,
    input uwire void id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.type_7 = 0;
endmodule
module module_2 (
    input  wor   id_0,
    output tri1  id_1,
    output logic id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  uwire id_5
    , id_13,
    inout  wire  id_6,
    input  wand  id_7,
    output uwire id_8,
    input  uwire id_9,
    output tri   id_10,
    input  wand  id_11
);
  always id_2 <= id_13;
  xnor primCall (id_2, id_9, id_7, id_13, id_0, id_5, id_3, id_4, id_6);
  module_0 modCall_1 (
      id_8,
      id_5,
      id_6,
      id_1,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
