Reading timing models for corner nom_ff_n40C_5v50…
Reading timing library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading timing models for corner nom_tt_025C_5v00…
Reading timing library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading timing models for corner nom_ss_125C_4v50…
Reading timing library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/33-openroad-detailedplacement/tiny_tonegen.odb'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_16.
[INFO CTS-0051] Sink buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    gf180mcu_fd_sc_mcu7t5v0__clkbuf_2
                    gf180mcu_fd_sc_mcu7t5v0__clkbuf_4
                    gf180mcu_fd_sc_mcu7t5v0__clkbuf_8
[INFO CTS-0049] Characterization buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 9 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 9.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 39200  dbu (19 um).
[INFO CTS-0023]  Original sink region: [(166490, 137200), (254970, 176400)].
[INFO CTS-0024]  Normalized sink region: [(4.24719, 3.5), (6.50434, 4.5)].
[INFO CTS-0025]     Width:  2.2571.
[INFO CTS-0026]     Height: 1.0000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 5
    Sub-region size: 1.1286 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 9.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 10
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 63.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 1
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 11391um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              46     201.96
  Tap cell                                 87     381.96
  Tie cell                                  3      26.34
  Clock buffer                              4     346.84
  Timing Repair Buffer                     22     381.96
  Inverter                                 16     144.88
  Sequential cell                          51    3611.10
  Multi-Input combinational cell           92    2089.83
  Total                                   321    7184.89
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        235.9 u
average displacement        0.7 u
max displacement           31.4 u
original HPWL            4560.4 u
legalized HPWL           4935.7 u
delta HPWL                    8 %

[INFO DPL-0020] Mirrored 58 instances
[INFO DPL-0021] HPWL before            4935.7 u
[INFO DPL-0022] HPWL after             4797.2 u
[INFO DPL-0023] HPWL delta               -2.8 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              46     201.96
  Tap cell                                 87     381.96
  Tie cell                                  3      26.34
  Clock buffer                              4     346.84
  Timing Repair Buffer                     22     381.96
  Inverter                                 16     144.88
  Sequential cell                          51    3611.10
  Multi-Input combinational cell           92    2089.83
  Total                                   321    7184.89
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/34-openroad-cts/tiny_tonegen.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 3.
[INFO CTS-0005] Total number of Clock Subnets: 3.
[INFO CTS-0006] Total number of Sinks: 9.
%OL_END_REPORT
