// Seed: 1566968359
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = -1;
  wire id_3;
  assign id_1 = id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  uwire id_3;
  wire  id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire id_5;
  assign id_3 = 1;
  genvar id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = 1;
  assign id_1 = 1 * -1;
endmodule
