head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.20
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.18
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.16
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.14
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.12
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.8
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.6
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.4
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.2
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.6
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-2_17-branch:1.1.0.4
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.2
	binutils-csl-2_17-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2008.03.26.16.48.32;	author bernds;	state Exp;
branches;
next	1.1;

1.1
date	2005.09.30.15.10.16;	author clm;	state Exp;
branches;
next	;


desc
@@


1.2
log
@gas/testsuite/:
	From Robin Getz  <rgetz@@blackfin.uclinux.org>
	* gas/bfin/arithmetic.d: Update to reflect spaces/capitalization in
	recent changes in opcodes/bfin-dis.c.
	gas/bfin/arithmetic.s: Likewise.
	gas/bfin/bit.d: Likewise.
	gas/bfin/bit2.d: Likewise.
	gas/bfin/control_code.d: Likewise.
	gas/bfin/control_code2.d: Likewise.
	gas/bfin/event.d: Likewise.
	gas/bfin/event2.d: Likewise.
	gas/bfin/flow.d: Likewise.
	gas/bfin/flow2.d: Likewise.
	gas/bfin/load.d: Likewise.
	gas/bfin/logical.d: Likewise.
	gas/bfin/logical2.d: Likewise.
	gas/bfin/move.d: Likewise.
	gas/bfin/move2.d: Likewise.
	gas/bfin/parallel.d: Likewise.
	gas/bfin/parallel2.d: Likewise.
	gas/bfin/parallel3.d: Likewise.
	gas/bfin/parallel4.d: Likewise.
	gas/bfin/shift.d: Likewise.
	gas/bfin/shift2.d: Likewise.
	gas/bfin/stack.d: Likewise.
	gas/bfin/stack2.d: Likewise.
	gas/bfin/store.d: Likewise.
	gas/bfin/vector.d: Likewise.
	gas/bfin/vector2.d: Likewise.
	gas/bfin/video.d: Likewise.
	gas/bfin/video2.d: Likewise.

opcodes/:
	* bfin-dis.c: (c_uimm4s4d, c_imm5d, c_imm7d, c_imm16d, c_uimm16s4d,
	c_imm32, c_huimm32e): Define.
	(constant_formats): Add flags for printing decimal, leading spaces, and
	exact symbols.
	(comment, parallel): Add global flags in all disassembly.
	(fmtconst): Take advantage of new flags, and print default in hex.
	(fmtconst_val): Likewise.
	(decode_macfunc): Be consistant with spaces, tabs, comments,
	capitalization in disassembly, fix minor coding style issues.
	(reg_names, amod0, amod1, amod0amod2, aligndir, get_allreg): Likewise.
	(decode_ProgCtrl_0, decode_PushPopMultiple_0, decode_CCflag_0,
	decode_CC2dreg_0, decode_CC2stat_0, decode_BRCC_0, decode_UJUMP_0,
	decode_REGMV_0, decode_ALU2op_0, decode_PTR2op_0, decode_LOGI2op_0,
	decode_COMP3op_0, decode_COMPI2opD_0, decode_COMPI2opP_0,
	decode_LDSTpmod_0, decode_dagMODim_0, decode_dagMODik_0,
	decode_dspLDST_0, decode_LDST_0, decode_LDSTiiFP_0, decode_LDSTii_0,
	decode_LoopSetup_0, decode_LDIMMhalf_0, decode_CALLa_0,
	decode_LDSTidxI_0, decode_linkage_0, decode_dsp32alu_0,
	decode_dsp32shift_0, decode_dsp32shiftimm_0, decode_pseudodbg_assert_0,
	_print_insn_bfin, print_insn_bfin): Likewise.
@
text
@#objdump: -dr
#name: store
.*: +file format .*
Disassembly of section .text:

00000000 <store_pointer_register>:
   0:	78 93       	\[FP\] = P0;
   2:	71 92       	\[SP\+\+\] = P1;
   4:	fd 92       	\[FP--\] = P5;
   6:	d6 bf       	\[P2 \+ 0x3c\] = SP;
   8:	28 e7 ff 7f 	\[P5 \+ 0x1fffc\] = P0;
   c:	3a bc       	\[FP \+ 0x0\] = P2;
   e:	f9 bb       	\[FP -0x4\] = P1;
  10:	08 ba       	\[FP -0x80\] = P0;

00000012 <store_data_register>:
  12:	10 93       	\[P2\] = R0;
  14:	2a 92       	\[P5\+\+\] = R2;
  16:	bf 92       	\[FP--\] = R7;
  18:	b5 b3       	\[SP \+ 0x38\] = R5;
  1a:	33 e6 fc 3b 	\[SP \+ 0xeff0\] = R3;
  1e:	38 e6 01 c0 	\[FP \+ -0xfffc\] = R0;
  22:	4f 88       	\[FP \+\+ P1\] = R1;
  24:	86 ba       	\[FP -0x60\] = R6;
  26:	01 9f       	\[I0\] = R1;
  28:	12 9e       	\[I2\+\+\] = R2;
  2a:	9c 9e       	\[I3--\] = R4;
  2c:	8f 9f       	\[I1 \+\+ M0\] = R7;

0000002e <store_data_register_half>:
  2e:	5c 9f       	W\[I3\] = R4.H;
  30:	40 9e       	W\[I0\+\+\] = R0.H;
  32:	d7 9e       	W\[I2--\] = R7.H;
  34:	b6 8d       	W\[SP\] = R6.H;
  36:	07 8d       	W\[FP \+\+ P0\] = R4.H;

00000038 <store_low_data_register_half>:
  38:	20 9f       	W\[I0\] = R0.L;
  3a:	2f 9e       	W\[I1\+\+\] = R7.L;
  3c:	b1 9e       	W\[I2--\] = R1.L;
  3e:	b6 8a       	W\[SP\] = R2.L;
  40:	13 97       	W\[P2\] = R3;
  42:	1d 96       	W\[P3\+\+\] = R5;
  44:	bc 96       	W\[FP--\] = R4;
  46:	cf b7       	W\[P1 \+ 0x1e\] = R7;
  48:	56 e6 ff 7f 	W\[P2 \+ 0xfffe\] = R6;
  4c:	79 e6 98 a1 	W\[FP \+ -0xbcd0\] = R1;
  50:	56 8b       	W\[SP \+\+ P2\] = R5.L;

00000052 <store_byte>:
  52:	39 9b       	B\[FP\] = R1;
  54:	00 9a       	B\[P0\+\+\] = R0;
  56:	ba 9a       	B\[FP--\] = R2;
  58:	97 e6 19 00 	B\[P2 \+ 0x19\] = R7;
  5c:	be e6 01 80 	B\[FP \+ -0x7fff\] = R6;
@


1.1
log
@	* gas/bfin: New testsuite for bfin.
	* gas/all/gas.exp (bfin-*-*): Expected failure for alternate
	macro syntax.
@
text
@d7 8
a14 8
   0:	78 93       	\[FP\]=P0;
   2:	71 92       	\[SP\+\+\]=P1;
   4:	fd 92       	\[FP--\]=P5;
   6:	d6 bf       	\[P2\+0x3c\]=SP;
   8:	28 e7 ff 7f 	\[P5\+0x1fffc\]=P0;
   c:	3a bc       	\[FP\+0x0\]=P2;
   e:	f9 bb       	\[FP-4\]=P1;
  10:	08 ba       	\[FP-128\]=P0;
d17 12
a28 12
  12:	10 93       	\[P2\]=R0;
  14:	2a 92       	\[P5\+\+\]=R2;
  16:	bf 92       	\[FP--\]=R7;
  18:	b5 b3       	\[SP\+0x38\]=R5;
  1a:	33 e6 fc 3b 	\[SP\+0xeff0\]=R3;
  1e:	38 e6 01 c0 	\[FP\+-65532\]=R0;
  22:	4f 88       	\[FP\+\+P1\]=R1;
  24:	86 ba       	\[FP-96\]=R6;
  26:	01 9f       	\[I0\]=R1;
  28:	12 9e       	\[I2\+\+\]=R2;
  2a:	9c 9e       	\[I3--\]=R4;
  2c:	8f 9f       	\[I1\+\+M0\]=R7;
d31 5
a35 5
  2e:	5c 9f       	W\[I3\]=R4.H;
  30:	40 9e       	W\[I0\+\+\]=R0.H;
  32:	d7 9e       	W\[I2--\]=R7.H;
  34:	b6 8d       	W\[SP\]=R6.H;
  36:	07 8d       	W\[FP\+\+P0\]=R4.H;
d38 11
a48 11
  38:	20 9f       	W\[I0\]=R0.L;
  3a:	2f 9e       	W\[I1\+\+\]=R7.L;
  3c:	b1 9e       	W\[I2--\]=R1.L;
  3e:	b6 8a       	W\[SP\]=R2.L;
  40:	13 97       	W\[P2\]=R3;
  42:	1d 96       	W\[P3\+\+\]=R5;
  44:	bc 96       	W\[FP--\]=R4;
  46:	cf b7       	W\[P1\+0x1e\]=R7;
  48:	56 e6 ff 7f 	W\[P2\+0xfffe\]=R6;
  4c:	79 e6 98 a1 	W\[FP\+-48336\]=R1;
  50:	56 8b       	W\[SP\+\+P2\]=R5.L;
d51 5
a55 5
  52:	39 9b       	B\[FP\]=R1;
  54:	00 9a       	B\[P0\+\+\]=R0;
  56:	ba 9a       	B\[FP--\]=R2;
  58:	97 e6 19 00 	B\[P2\+0x19\]=R7;
  5c:	be e6 01 80 	B\[FP\+-32767\]=R6;
@

