--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_preroute.twx Top_map.ncd -o Top_preroute.twr Top.pcf
-ucf otmb2019.ucf

Design file:              Top_map.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-2 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_q4_clk1_refclk_i = PERIOD TIMEGRP "q1_clk1_refclk_i" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_q4_clk1_refclk_i = PERIOD TIMEGRP "q1_clk1_refclk_i" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y4.MGTREFCLKRX0
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y4.MGTREFCLKTX0
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx11_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: gtx11_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y11.MGTREFCLKRX0
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.915ns.
--------------------------------------------------------------------------------

Paths for end point gtx11_Fiber_i/gtxe1_i (GTXE1_X0Y11.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx11_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      4.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx11_Fiber_i/gtxe1_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X128Y32.AQ         Tcko                  0.322   ttc_bxreset_sync
                                                           ttc_bxreset_sync
    SLICE_X129Y50.D2         net (fanout=1)     e  1.144   ttc_bxreset_sync
    SLICE_X129Y50.DMUX       Tilo                  0.170   PRBS_counter_reset
                                                           PRBS_reset1
    GTXE1_X0Y11.PRBSCNTRESET net (fanout=12)    e  2.984   PRBS_reset
    GTXE1_X0Y11.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx11_Fiber_i/gtxe1_i
                                                           gtx11_Fiber_i/gtxe1_i
    -----------------------------------------------------  ---------------------------
    Total                                          4.880ns (0.752ns logic, 4.128ns route)
                                                           (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point gtx0_Fiber_i/gtxe1_i (GTXE1_X0Y0.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx0_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      4.728ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx0_Fiber_i/gtxe1_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X128Y32.AQ        Tcko                  0.322   ttc_bxreset_sync
                                                          ttc_bxreset_sync
    SLICE_X129Y50.D2        net (fanout=1)     e  1.144   ttc_bxreset_sync
    SLICE_X129Y50.DMUX      Tilo                  0.170   PRBS_counter_reset
                                                          PRBS_reset1
    GTXE1_X0Y0.PRBSCNTRESET net (fanout=12)    e  2.832   PRBS_reset
    GTXE1_X0Y0.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx0_Fiber_i/gtxe1_i
                                                          gtx0_Fiber_i/gtxe1_i
    ----------------------------------------------------  ---------------------------
    Total                                         4.728ns (0.752ns logic, 3.976ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point gtx10_Fiber_i/gtxe1_i (GTXE1_X0Y10.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx10_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      4.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx10_Fiber_i/gtxe1_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X128Y32.AQ         Tcko                  0.322   ttc_bxreset_sync
                                                           ttc_bxreset_sync
    SLICE_X129Y50.D2         net (fanout=1)     e  1.144   ttc_bxreset_sync
    SLICE_X129Y50.DMUX       Tilo                  0.170   PRBS_counter_reset
                                                           PRBS_reset1
    GTXE1_X0Y10.PRBSCNTRESET net (fanout=12)    e  2.794   PRBS_reset
    GTXE1_X0Y10.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx10_Fiber_i/gtxe1_i
                                                           gtx10_Fiber_i/gtxe1_i
    -----------------------------------------------------  ---------------------------
    Total                                          4.690ns (0.752ns logic, 3.938ns route)
                                                           (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_noover_3/out_1 (SLICE_X101Y87.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_noover_3/out_0 (FF)
  Destination:          counter_noover_3/out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_noover_3/out_0 to counter_noover_3/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y87.DQ     Tcko                  0.098   counter_noover_3/out<0>
                                                       counter_noover_3/out_0
    SLICE_X101Y87.D4     net (fanout=2)     e  0.248   counter_noover_3/out<0>
    SLICE_X101Y87.CLK    Tah         (-Th)     0.083   counter_noover_3/out<0>
                                                       counter_noover_3/Mmux_out[1]_PWR_5_o_mux_2_OUT21
                                                       counter_noover_3/out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.015ns logic, 0.248ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_noover_2/out_1 (SLICE_X103Y87.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_noover_2/out_0 (FF)
  Destination:          counter_noover_2/out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_noover_2/out_0 to counter_noover_2/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y87.DQ     Tcko                  0.098   counter_noover_2/out<0>
                                                       counter_noover_2/out_0
    SLICE_X103Y87.D4     net (fanout=2)     e  0.248   counter_noover_2/out<0>
    SLICE_X103Y87.CLK    Tah         (-Th)     0.083   counter_noover_2/out<0>
                                                       counter_noover_2/Mmux_out[1]_PWR_5_o_mux_2_OUT21
                                                       counter_noover_2/out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.015ns logic, 0.248ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_noover_0/out_1 (SLICE_X109Y85.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_noover_0/out_0 (FF)
  Destination:          counter_noover_0/out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_noover_0/out_0 to counter_noover_0/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y85.DQ     Tcko                  0.098   counter_noover_0/out<0>
                                                       counter_noover_0/out_0
    SLICE_X109Y85.D4     net (fanout=2)     e  0.248   counter_noover_0/out<0>
    SLICE_X109Y85.CLK    Tah         (-Th)     0.083   counter_noover_0/out<0>
                                                       counter_noover_0/Mmux_out[1]_PWR_5_o_mux_2_OUT21
                                                       counter_noover_0/out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.015ns logic, 0.248ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx4_Fiber_i/gtxe1_i/RXUSRCLK2
  Logical resource: gtx4_Fiber_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y4.RXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx4_Fiber_i/gtxe1_i/TXUSRCLK2
  Logical resource: gtx4_Fiber_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y4.TXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx11_Fiber_i/gtxe1_i/RXUSRCLK2
  Logical resource: gtx11_Fiber_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y11.RXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1066 paths analyzed, 126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.713ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X99Y79.A5), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          state_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y79.BQ      Tcko                  0.283   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X149Y79.A3     net (fanout=11)    e  1.792   state_FSM_FFd1
    SLICE_X149Y79.A      Tilo                  0.061   state_FSM_FFd4-In4
                                                       state_FSM_FFd4-In5
    SLICE_X99Y79.A5      net (fanout=1)     e  1.482   state_FSM_FFd4-In5
    SLICE_X99Y79.CLK     Tas                   0.060   state_FSM_FFd4
                                                       state_FSM_FFd4-In6
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (0.404ns logic, 3.274ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y79.CQ      Tcko                  0.283   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X149Y79.A2     net (fanout=15)    e  1.683   state_FSM_FFd3
    SLICE_X149Y79.A      Tilo                  0.061   state_FSM_FFd4-In4
                                                       state_FSM_FFd4-In5
    SLICE_X99Y79.A5      net (fanout=1)     e  1.482   state_FSM_FFd4-In5
    SLICE_X99Y79.CLK     Tas                   0.060   state_FSM_FFd4
                                                       state_FSM_FFd4-In6
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (0.404ns logic, 3.165ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point clk40_display/counter_0 (SLICE_X84Y114.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_0 (FF)
  Destination:          clk40_display/counter_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_0 to clk40_display/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y114.AQ     Tcko                  0.322   clk40_display/counter<3>
                                                       clk40_display/counter_0
    SLICE_X85Y117.A1     net (fanout=2)     e  0.710   clk40_display/counter<0>
    SLICE_X85Y117.COUT   Topcya                0.356   clk40_display/Mcompar_n0001_cy<3>
                                                       clk40_display/Mcompar_n0001_lut<0>
                                                       clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.CIN    net (fanout=1)     e  0.000   clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.BMUX   Tcinb                 0.186   clk40_display/Mcompar_n0001_cy<5>
                                                       clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.SR     net (fanout=6)     e  0.484   clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.CLK    Tsrck                 0.382   clk40_display/counter<3>
                                                       clk40_display/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.246ns logic, 1.194ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_6 (FF)
  Destination:          clk40_display/counter_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.381ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_6 to clk40_display/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y115.CQ     Tcko                  0.322   clk40_display/counter<7>
                                                       clk40_display/counter_6
    SLICE_X85Y117.B2     net (fanout=2)     e  0.655   clk40_display/counter<6>
    SLICE_X85Y117.COUT   Topcyb                0.352   clk40_display/Mcompar_n0001_cy<3>
                                                       clk40_display/Mcompar_n0001_lut<1>
                                                       clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.CIN    net (fanout=1)     e  0.000   clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.BMUX   Tcinb                 0.186   clk40_display/Mcompar_n0001_cy<5>
                                                       clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.SR     net (fanout=6)     e  0.484   clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.CLK    Tsrck                 0.382   clk40_display/counter<3>
                                                       clk40_display/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (1.242ns logic, 1.139ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_1 (FF)
  Destination:          clk40_display/counter_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_1 to clk40_display/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y114.BQ     Tcko                  0.322   clk40_display/counter<3>
                                                       clk40_display/counter_1
    SLICE_X85Y117.A2     net (fanout=2)     e  0.630   clk40_display/counter<1>
    SLICE_X85Y117.COUT   Topcya                0.356   clk40_display/Mcompar_n0001_cy<3>
                                                       clk40_display/Mcompar_n0001_lut<0>
                                                       clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.CIN    net (fanout=1)     e  0.000   clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.BMUX   Tcinb                 0.186   clk40_display/Mcompar_n0001_cy<5>
                                                       clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.SR     net (fanout=6)     e  0.484   clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.CLK    Tsrck                 0.382   clk40_display/counter<3>
                                                       clk40_display/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.246ns logic, 1.114ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point clk40_display/counter_1 (SLICE_X84Y114.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_0 (FF)
  Destination:          clk40_display/counter_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_0 to clk40_display/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y114.AQ     Tcko                  0.322   clk40_display/counter<3>
                                                       clk40_display/counter_0
    SLICE_X85Y117.A1     net (fanout=2)     e  0.710   clk40_display/counter<0>
    SLICE_X85Y117.COUT   Topcya                0.356   clk40_display/Mcompar_n0001_cy<3>
                                                       clk40_display/Mcompar_n0001_lut<0>
                                                       clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.CIN    net (fanout=1)     e  0.000   clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.BMUX   Tcinb                 0.186   clk40_display/Mcompar_n0001_cy<5>
                                                       clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.SR     net (fanout=6)     e  0.484   clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.CLK    Tsrck                 0.382   clk40_display/counter<3>
                                                       clk40_display/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.246ns logic, 1.194ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_6 (FF)
  Destination:          clk40_display/counter_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.381ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_6 to clk40_display/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y115.CQ     Tcko                  0.322   clk40_display/counter<7>
                                                       clk40_display/counter_6
    SLICE_X85Y117.B2     net (fanout=2)     e  0.655   clk40_display/counter<6>
    SLICE_X85Y117.COUT   Topcyb                0.352   clk40_display/Mcompar_n0001_cy<3>
                                                       clk40_display/Mcompar_n0001_lut<1>
                                                       clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.CIN    net (fanout=1)     e  0.000   clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.BMUX   Tcinb                 0.186   clk40_display/Mcompar_n0001_cy<5>
                                                       clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.SR     net (fanout=6)     e  0.484   clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.CLK    Tsrck                 0.382   clk40_display/counter<3>
                                                       clk40_display/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (1.242ns logic, 1.139ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_1 (FF)
  Destination:          clk40_display/counter_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_1 to clk40_display/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y114.BQ     Tcko                  0.322   clk40_display/counter<3>
                                                       clk40_display/counter_1
    SLICE_X85Y117.A2     net (fanout=2)     e  0.630   clk40_display/counter<1>
    SLICE_X85Y117.COUT   Topcya                0.356   clk40_display/Mcompar_n0001_cy<3>
                                                       clk40_display/Mcompar_n0001_lut<0>
                                                       clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.CIN    net (fanout=1)     e  0.000   clk40_display/Mcompar_n0001_cy<3>
    SLICE_X85Y118.BMUX   Tcinb                 0.186   clk40_display/Mcompar_n0001_cy<5>
                                                       clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.SR     net (fanout=6)     e  0.484   clk40_display/Mcompar_n0001_cy<5>
    SLICE_X84Y114.CLK    Tsrck                 0.382   clk40_display/counter<3>
                                                       clk40_display/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.246ns logic, 1.114ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X98Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y79.CQ      Tcko                  0.098   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X98Y79.CX      net (fanout=15)    e  0.114   state_FSM_FFd3
    SLICE_X98Y79.CLK     Tckdi       (-Th)     0.048   state_FSM_FFd3
                                                       state_FSM_FFd3-In3
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.050ns logic, 0.114ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2 (SLICE_X95Y79.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd2 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd2 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y79.DQ      Tcko                  0.098   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X95Y79.D4      net (fanout=15)    e  0.248   state_FSM_FFd2
    SLICE_X95Y79.CLK     Tah         (-Th)     0.057   state_FSM_FFd2
                                                       state_FSM_FFd2-In1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.041ns logic, 0.248ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X95Y79.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd1 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd1 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y79.BQ      Tcko                  0.098   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X95Y79.B4      net (fanout=11)    e  0.250   state_FSM_FFd1
    SLICE_X95Y79.CLK     Tah         (-Th)     0.057   state_FSM_FFd2
                                                       state_FSM_FFd1-In1
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.041ns logic, 0.250ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.667ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.333ns (750.188MHz) (Tbcper_I)
  Physical resource: clk40_BUFG/I0
  Logical resource: clk40_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 23.686ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.314ns (761.035MHz) (Tickper)
  Physical resource: ccb_rx_iobff_a<10>/CLK
  Logical resource: ccb_rx_iobff_a_10/CK
  Location pin: ILOGIC_X0Y37.CLK
  Clock network: clk40_BUFG
--------------------------------------------------------------------------------
Slack: 23.686ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.314ns (761.035MHz) (Tickper)
  Physical resource: ccb_rx_iobff_a<2>/CLK
  Logical resource: ccb_rx_iobff_a_2/CK
  Location pin: ILOGIC_X0Y5.CLK
  Clock network: clk40_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk40n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40n         |    3.713|         |         |         |
clk40p         |    3.713|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk40p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40n         |    3.713|         |         |         |
clk40p         |    3.713|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1120 paths, 0 nets, and 184 connections

Design statistics:
   Minimum period:   4.915ns{1}   (Maximum frequency: 203.459MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 25 02:40:32 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4999 MB



