// Seed: 2271120588
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input tri id_2,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    input logic id_6,
    output wor id_7,
    output wand id_8,
    input wire id_9,
    output tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    output tri id_13,
    input tri0 id_14,
    input tri id_15,
    output uwire id_16,
    input tri id_17,
    input uwire id_18,
    input tri0 id_19,
    output wor id_20,
    input tri1 id_21,
    output supply1 id_22,
    output uwire id_23,
    input wor id_24,
    input wor id_25
);
  always
    if (0)
      if (1) id_13 = id_21;
      else id_1 <= id_6;
    else begin
      id_23 = 1 * 1'b0;
    end
  module_0();
endmodule
