Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/tb_ram_isim_beh.exe -prj E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/tb_ram_beh.prj work.tb_ram 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/PIC_pkg.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/RAM.vhd" into library work
Parsing VHDL file "E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/tb_ram.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package pic_pkg
Compiling architecture behavior of entity ram [ram_default]
Compiling architecture behavior of entity tb_ram
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable E:/David/Teleco/Curso_2016-2017/DSED/Practica 3/PIC/tb_ram_isim_beh.exe
Fuse Memory Usage: 34016 KB
Fuse CPU Usage: 874 ms
