# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do hammingenc_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Vignesh1/SIXTH\ SEMESTER/Digital\ System\ Design/Project/hammingenc {E:/Vignesh1/SIXTH SEMESTER/Digital System Design/Project/hammingenc/hammingenc.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module hammingenc
# 
# Top level modules:
# 	hammingenc
# 
#  
vsim work.hammingenc
# vsim work.hammingenc 
# Loading work.hammingenc
add wave  \
sim:/hammingenc/d \
sim:/hammingenc/clk \
sim:/hammingenc/C
force -freeze sim:/hammingenc/clk 1 0, 0 {37 ps} -r 75
force -freeze sim:/hammingenc/d 0110 0
run
force -freeze sim:/hammingenc/d 1111 0
run
run
force -freeze sim:/hammingenc/d 1 0, 0 {37 ps} -r 75
