

================================================================
== Synthesis Summary Report of 'ripple_carry_adder'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 06:47:11 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        ripple-carry_adder
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+
    |        Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |           |     |
    |        & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT    | URAM|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+
    |+ ripple_carry_adder  |     -|  5.49|        5|  50.000|         -|        6|     -|        no|     -|   -|  9 (~0%)|  114 (~0%)|    -|
    | o VITIS_LOOP_7_1     |     -|  7.30|        3|  30.000|         1|        1|     3|       yes|     -|   -|        -|          -|    -|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| a         | ap_none | in        | 3        |
| b         | ap_none | in        | 3        |
| carry_in  | ap_none | in        | 1        |
| carry_out | ap_vld  | out       | 1        |
| sum_i     | ap_ovld | in        | 3        |
| sum_o     | ap_ovld | out       | 3        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-----------------+
| Argument  | Direction | Datatype        |
+-----------+-----------+-----------------+
| a         | in        | array<bool, 3>& |
| b         | in        | array<bool, 3>& |
| carry_in  | in        | bool            |
| sum       | inout     | array<bool, 3>& |
| carry_out | out       | bool&           |
+-----------+-----------+-----------------+

* SW-to-HW Mapping
+-----------+------------------+---------+
| Argument  | HW Interface     | HW Type |
+-----------+------------------+---------+
| a         | a                | port    |
| b         | b                | port    |
| carry_in  | carry_in         | port    |
| sum       | sum_i            | port    |
| sum       | sum_o            | port    |
| sum       | sum_o_ap_vld     | port    |
| carry_out | carry_out        | port    |
| carry_out | carry_out_ap_vld | port    |
+-----------+------------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + ripple_carry_adder | 0   |        |          |     |        |         |
|   add_ln7_fu_132_p2  |     |        | add_ln7  | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

