{
  "module_name": "bcma_driver_gmac_cmn.h",
  "hash_id": "0e670a9283a372a64adf2cf6955443ac7f4165f657af7dbb39f69952635091dd",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/bcma/bcma_driver_gmac_cmn.h",
  "human_readable_source": " \n#ifndef LINUX_BCMA_DRIVER_GMAC_CMN_H_\n#define LINUX_BCMA_DRIVER_GMAC_CMN_H_\n\n#include <linux/types.h>\n\n#define BCMA_GMAC_CMN_STAG0\t\t0x000\n#define BCMA_GMAC_CMN_STAG1\t\t0x004\n#define BCMA_GMAC_CMN_STAG2\t\t0x008\n#define BCMA_GMAC_CMN_STAG3\t\t0x00C\n#define BCMA_GMAC_CMN_PARSER_CTL\t0x020\n#define BCMA_GMAC_CMN_MIB_MAX_LEN\t0x024\n#define BCMA_GMAC_CMN_PHY_ACCESS\t0x100\n#define  BCMA_GMAC_CMN_PA_DATA_MASK\t0x0000ffff\n#define  BCMA_GMAC_CMN_PA_ADDR_MASK\t0x001f0000\n#define  BCMA_GMAC_CMN_PA_ADDR_SHIFT\t16\n#define  BCMA_GMAC_CMN_PA_REG_MASK\t0x1f000000\n#define  BCMA_GMAC_CMN_PA_REG_SHIFT\t24\n#define  BCMA_GMAC_CMN_PA_WRITE\t\t0x20000000\n#define  BCMA_GMAC_CMN_PA_START\t\t0x40000000\n#define BCMA_GMAC_CMN_PHY_CTL\t\t0x104\n#define  BCMA_GMAC_CMN_PC_EPA_MASK\t0x0000001f\n#define  BCMA_GMAC_CMN_PC_MCT_MASK\t0x007f0000\n#define  BCMA_GMAC_CMN_PC_MCT_SHIFT\t16\n#define  BCMA_GMAC_CMN_PC_MTE\t\t0x00800000\n#define BCMA_GMAC_CMN_GMAC0_RGMII_CTL\t0x110\n#define BCMA_GMAC_CMN_CFP_ACCESS\t0x200\n#define BCMA_GMAC_CMN_CFP_TCAM_DATA0\t0x210\n#define BCMA_GMAC_CMN_CFP_TCAM_DATA1\t0x214\n#define BCMA_GMAC_CMN_CFP_TCAM_DATA2\t0x218\n#define BCMA_GMAC_CMN_CFP_TCAM_DATA3\t0x21C\n#define BCMA_GMAC_CMN_CFP_TCAM_DATA4\t0x220\n#define BCMA_GMAC_CMN_CFP_TCAM_DATA5\t0x224\n#define BCMA_GMAC_CMN_CFP_TCAM_DATA6\t0x228\n#define BCMA_GMAC_CMN_CFP_TCAM_DATA7\t0x22C\n#define BCMA_GMAC_CMN_CFP_TCAM_MASK0\t0x230\n#define BCMA_GMAC_CMN_CFP_TCAM_MASK1\t0x234\n#define BCMA_GMAC_CMN_CFP_TCAM_MASK2\t0x238\n#define BCMA_GMAC_CMN_CFP_TCAM_MASK3\t0x23C\n#define BCMA_GMAC_CMN_CFP_TCAM_MASK4\t0x240\n#define BCMA_GMAC_CMN_CFP_TCAM_MASK5\t0x244\n#define BCMA_GMAC_CMN_CFP_TCAM_MASK6\t0x248\n#define BCMA_GMAC_CMN_CFP_TCAM_MASK7\t0x24C\n#define BCMA_GMAC_CMN_CFP_ACTION_DATA\t0x250\n#define BCMA_GMAC_CMN_TCAM_BIST_CTL\t0x2A0\n#define BCMA_GMAC_CMN_TCAM_BIST_STATUS\t0x2A4\n#define BCMA_GMAC_CMN_TCAM_CMP_STATUS\t0x2A8\n#define BCMA_GMAC_CMN_TCAM_DISABLE\t0x2AC\n#define BCMA_GMAC_CMN_TCAM_TEST_CTL\t0x2F0\n#define BCMA_GMAC_CMN_UDF_0_A3_A0\t0x300\n#define BCMA_GMAC_CMN_UDF_0_A7_A4\t0x304\n#define BCMA_GMAC_CMN_UDF_0_A8\t\t0x308\n#define BCMA_GMAC_CMN_UDF_1_A3_A0\t0x310\n#define BCMA_GMAC_CMN_UDF_1_A7_A4\t0x314\n#define BCMA_GMAC_CMN_UDF_1_A8\t\t0x318\n#define BCMA_GMAC_CMN_UDF_2_A3_A0\t0x320\n#define BCMA_GMAC_CMN_UDF_2_A7_A4\t0x324\n#define BCMA_GMAC_CMN_UDF_2_A8\t\t0x328\n#define BCMA_GMAC_CMN_UDF_0_B3_B0\t0x330\n#define BCMA_GMAC_CMN_UDF_0_B7_B4\t0x334\n#define BCMA_GMAC_CMN_UDF_0_B8\t\t0x338\n#define BCMA_GMAC_CMN_UDF_1_B3_B0\t0x340\n#define BCMA_GMAC_CMN_UDF_1_B7_B4\t0x344\n#define BCMA_GMAC_CMN_UDF_1_B8\t\t0x348\n#define BCMA_GMAC_CMN_UDF_2_B3_B0\t0x350\n#define BCMA_GMAC_CMN_UDF_2_B7_B4\t0x354\n#define BCMA_GMAC_CMN_UDF_2_B8\t\t0x358\n#define BCMA_GMAC_CMN_UDF_0_C3_C0\t0x360\n#define BCMA_GMAC_CMN_UDF_0_C7_C4\t0x364\n#define BCMA_GMAC_CMN_UDF_0_C8\t\t0x368\n#define BCMA_GMAC_CMN_UDF_1_C3_C0\t0x370\n#define BCMA_GMAC_CMN_UDF_1_C7_C4\t0x374\n#define BCMA_GMAC_CMN_UDF_1_C8\t\t0x378\n#define BCMA_GMAC_CMN_UDF_2_C3_C0\t0x380\n#define BCMA_GMAC_CMN_UDF_2_C7_C4\t0x384\n#define BCMA_GMAC_CMN_UDF_2_C8\t\t0x388\n#define BCMA_GMAC_CMN_UDF_0_D3_D0\t0x390\n#define BCMA_GMAC_CMN_UDF_0_D7_D4\t0x394\n#define BCMA_GMAC_CMN_UDF_0_D11_D8\t0x394\n\nstruct bcma_drv_gmac_cmn {\n\tstruct bcma_device *core;\n\n\t \n\tstruct mutex phy_mutex;\n};\n\n \n#define gmac_cmn_read16(gc, offset)\t\tbcma_read16((gc)->core, offset)\n#define gmac_cmn_read32(gc, offset)\t\tbcma_read32((gc)->core, offset)\n#define gmac_cmn_write16(gc, offset, val)\tbcma_write16((gc)->core, offset, val)\n#define gmac_cmn_write32(gc, offset, val)\tbcma_write32((gc)->core, offset, val)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}