Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul  6 20:41:18 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.110    -1435.500                    669                68359        0.019        0.000                      0                68171        2.117        0.000                       0                 17224  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           -20.110    -1435.500                    669                56964        0.026        0.000                      0                56964        3.750        0.000                       0                 12800  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0          0.527        0.000                      0                11207        0.019        0.000                      0                11207        2.117        0.000                       0                  4420  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         4.977        0.000                      0                   90                                                                        
clk_fpga_0                   clk_out1_system_clk_wiz_0_0        8.459        0.000                      0                   98                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          669  Failing Endpoints,  Worst Slack      -20.110ns,  Total Violation    -1435.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.110ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.870ns  (logic 17.944ns (60.073%)  route 11.926ns (39.927%))
  Logic Levels:           59  (CARRY4=43 LUT2=7 LUT3=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.777     3.071    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X97Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.456     3.527 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.838     4.365    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X95Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.489 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.653    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I1_O)        0.124     4.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.856     5.633    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.757 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19/O
                         net (fo=1, routed)           0.000     5.757    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.714 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.883     7.597    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X91Y66         LUT3 (Prop_lut3_I0_O)        0.373     7.970 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.970    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.698 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.537     9.235    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X90Y66         LUT3 (Prop_lut3_I0_O)        0.329     9.564 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.564    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.097    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.393 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.941    11.334    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.332    11.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8/O
                         net (fo=1, routed)           0.000    11.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.394 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.596    12.990    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.329    13.319 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.319    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.869 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.869    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.161 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.779    14.940    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X91Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.725 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.725    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.839 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.839    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.017 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.548    16.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.329    16.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.644    18.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.332    18.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.232 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.349 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.349    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.528 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.956    20.484    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X89Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.366    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.480 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.480    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.656    22.314    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.643 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.643    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.640    24.125    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X85Y67         LUT2 (Prop_lut2_I1_O)        0.329    24.454 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.454    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.004 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.004    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.118 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.118    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.296 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.776    26.071    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X86Y67         LUT2 (Prop_lut2_I1_O)        0.329    26.400 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.400    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.933    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.050 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.050    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.657    27.886    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.332    28.218 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.218    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.751 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.751    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.868 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.774    29.821    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.332    30.153 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    30.153    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.703 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.703    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.817 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.817    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.995 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.682    31.677    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X84Y71         LUT3 (Prop_lut3_I0_O)        0.329    32.006 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_12/O
                         net (fo=1, routed)           0.000    32.006    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[0]_i_12_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.556 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.556    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_4_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.670 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.670    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_2_n_0
    SLICE_X84Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.941 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    32.941    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]_i_1_n_3
    SLICE_X84Y73         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.531    12.710    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X84Y73         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/C
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X84Y73         FDRE (Setup_fdre_C_D)        0.046    12.831    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -32.941    
  -------------------------------------------------------------------
                         slack                                -20.110    

Slack (VIOLATED) :        -18.192ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.924ns  (logic 16.680ns (59.734%)  route 11.244ns (40.266%))
  Logic Levels:           55  (CARRY4=40 LUT2=7 LUT3=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.777     3.071    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X97Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.456     3.527 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.838     4.365    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X95Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.489 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.653    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I1_O)        0.124     4.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.856     5.633    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.757 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19/O
                         net (fo=1, routed)           0.000     5.757    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.714 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.883     7.597    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X91Y66         LUT3 (Prop_lut3_I0_O)        0.373     7.970 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.970    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.698 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.537     9.235    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X90Y66         LUT3 (Prop_lut3_I0_O)        0.329     9.564 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.564    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.097    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.393 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.941    11.334    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.332    11.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8/O
                         net (fo=1, routed)           0.000    11.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.394 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.596    12.990    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.329    13.319 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.319    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.869 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.869    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.161 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.779    14.940    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X91Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.725 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.725    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.839 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.839    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.017 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.548    16.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.329    16.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.644    18.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.332    18.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.232 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.349 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.349    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.528 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.956    20.484    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X89Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.366    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.480 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.480    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.656    22.314    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.643 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.643    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.640    24.125    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X85Y67         LUT2 (Prop_lut2_I1_O)        0.329    24.454 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.454    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.004 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.004    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.118 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.118    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.296 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.776    26.071    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X86Y67         LUT2 (Prop_lut2_I1_O)        0.329    26.400 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.400    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.933    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.050 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.050    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.657    27.886    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.332    28.218 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.218    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.751 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.751    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.868 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.774    29.821    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.332    30.153 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    30.153    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.703 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.703    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.817 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.817    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.995 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.000    30.995    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X85Y72         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.532    12.711    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X85Y72         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X85Y72         FDRE (Setup_fdre_C_D)        0.017    12.803    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -30.995    
  -------------------------------------------------------------------
                         slack                                -18.192    

Slack (VIOLATED) :        -16.195ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.976ns  (logic 15.506ns (59.693%)  route 10.470ns (40.307%))
  Logic Levels:           51  (CARRY4=37 LUT2=6 LUT3=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.777     3.071    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X97Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.456     3.527 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.838     4.365    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X95Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.489 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.653    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I1_O)        0.124     4.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.856     5.633    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.757 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19/O
                         net (fo=1, routed)           0.000     5.757    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.714 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.883     7.597    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X91Y66         LUT3 (Prop_lut3_I0_O)        0.373     7.970 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.970    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.698 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.537     9.235    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X90Y66         LUT3 (Prop_lut3_I0_O)        0.329     9.564 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.564    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.097    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.393 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.941    11.334    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.332    11.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8/O
                         net (fo=1, routed)           0.000    11.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.394 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.596    12.990    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.329    13.319 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.319    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.869 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.869    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.161 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.779    14.940    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X91Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.725 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.725    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.839 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.839    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.017 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.548    16.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.329    16.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.644    18.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.332    18.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.232 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.349 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.349    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.528 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.956    20.484    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X89Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.366    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.480 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.480    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.656    22.314    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.643 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.643    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.640    24.125    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X85Y67         LUT2 (Prop_lut2_I1_O)        0.329    24.454 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.454    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.004 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.004    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.118 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.118    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.296 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.776    26.071    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X86Y67         LUT2 (Prop_lut2_I1_O)        0.329    26.400 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.400    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.933    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.050 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.050    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.657    27.886    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X86Y70         LUT2 (Prop_lut2_I1_O)        0.332    28.218 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    28.218    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.751 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.751    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.868 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.868    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.047 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.000    29.047    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X86Y72         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.532    12.711    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X86Y72         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.066    12.852    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -29.047    
  -------------------------------------------------------------------
                         slack                                -16.195    

Slack (VIOLATED) :        -14.374ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.158ns  (logic 14.345ns (59.379%)  route 9.813ns (40.621%))
  Logic Levels:           47  (CARRY4=34 LUT2=5 LUT3=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.777     3.071    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X97Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.456     3.527 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.838     4.365    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X95Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.489 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.653    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I1_O)        0.124     4.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.856     5.633    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.757 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19/O
                         net (fo=1, routed)           0.000     5.757    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.714 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.883     7.597    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X91Y66         LUT3 (Prop_lut3_I0_O)        0.373     7.970 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.970    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.698 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.537     9.235    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X90Y66         LUT3 (Prop_lut3_I0_O)        0.329     9.564 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.564    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.097    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.393 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.941    11.334    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.332    11.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8/O
                         net (fo=1, routed)           0.000    11.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.394 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.596    12.990    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.329    13.319 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.319    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.869 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.869    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.161 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.779    14.940    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X91Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.725 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.725    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.839 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.839    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.017 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.548    16.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.329    16.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.644    18.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.332    18.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.232 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.349 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.349    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.528 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.956    20.484    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X89Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.366    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.480 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.480    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.656    22.314    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.643 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.643    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.640    24.125    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X85Y67         LUT2 (Prop_lut2_I1_O)        0.329    24.454 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.454    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.004 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.004    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.118 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.118    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.296 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.776    26.071    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X86Y67         LUT2 (Prop_lut2_I1_O)        0.329    26.400 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    26.400    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.933 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.933    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.050 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.050    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.229 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.000    27.229    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X86Y69         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.535    12.714    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X86Y69         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X86Y69         FDRE (Setup_fdre_C_D)        0.066    12.855    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -27.229    
  -------------------------------------------------------------------
                         slack                                -14.374    

Slack (VIOLATED) :        -12.490ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.225ns  (logic 13.187ns (59.335%)  route 9.038ns (40.665%))
  Logic Levels:           43  (CARRY4=31 LUT2=4 LUT3=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.777     3.071    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X97Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.456     3.527 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.838     4.365    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X95Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.489 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.653    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I1_O)        0.124     4.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.856     5.633    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.757 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19/O
                         net (fo=1, routed)           0.000     5.757    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.714 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.883     7.597    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X91Y66         LUT3 (Prop_lut3_I0_O)        0.373     7.970 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.970    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.698 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.537     9.235    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X90Y66         LUT3 (Prop_lut3_I0_O)        0.329     9.564 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.564    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.097    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.393 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.941    11.334    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.332    11.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8/O
                         net (fo=1, routed)           0.000    11.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.394 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.596    12.990    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.329    13.319 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.319    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.869 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.869    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.161 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.779    14.940    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X91Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.725 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.725    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.839 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.839    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.017 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.548    16.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.329    16.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.644    18.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.332    18.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.232 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.349 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.349    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.528 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.956    20.484    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X89Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.366    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.480 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.480    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.656    22.314    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.643 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.643    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.640    24.125    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X85Y67         LUT2 (Prop_lut2_I1_O)        0.329    24.454 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.454    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.004 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.004    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.118 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.118    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.296 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.000    25.296    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X85Y69         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.535    12.714    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X85Y69         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X85Y69         FDRE (Setup_fdre_C_D)        0.017    12.806    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -25.296    
  -------------------------------------------------------------------
                         slack                                -12.490    

Slack (VIOLATED) :        -10.679ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.414ns  (logic 12.016ns (58.862%)  route 8.398ns (41.138%))
  Logic Levels:           39  (CARRY4=28 LUT2=3 LUT3=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.777     3.071    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X97Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.456     3.527 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.838     4.365    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X95Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.489 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.653    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I1_O)        0.124     4.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.856     5.633    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.757 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19/O
                         net (fo=1, routed)           0.000     5.757    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.714 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.883     7.597    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X91Y66         LUT3 (Prop_lut3_I0_O)        0.373     7.970 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.970    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.698 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.537     9.235    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X90Y66         LUT3 (Prop_lut3_I0_O)        0.329     9.564 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.564    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.097    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.393 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.941    11.334    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.332    11.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8/O
                         net (fo=1, routed)           0.000    11.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.394 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.596    12.990    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.329    13.319 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.319    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.869 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.869    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.161 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.779    14.940    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X91Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.725 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.725    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.839 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.839    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.017 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.548    16.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.329    16.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.644    18.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.332    18.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.232 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.349 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.349    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.528 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.956    20.484    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X89Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.366    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.480 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.480    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.656    22.314    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.329    22.643 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.643    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.193 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.193    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.485 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.000    23.485    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X87Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.535    12.714    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X87Y70         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X87Y70         FDRE (Setup_fdre_C_D)        0.017    12.806    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -23.485    
  -------------------------------------------------------------------
                         slack                                -10.679    

Slack (VIOLATED) :        -8.853ns  (required time - arrival time)
  Source:                 system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 10.845ns (58.347%)  route 7.742ns (41.653%))
  Logic Levels:           35  (CARRY4=25 LUT2=2 LUT3=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.777     3.071    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X97Y65         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.456     3.527 f  system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/Q
                         net (fo=19, routed)          0.838     4.365    system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6[3]
    SLICE_X95Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.489 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.164     4.653    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X95Y65         LUT4 (Prop_lut4_I1_O)        0.124     4.777 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          0.856     5.633    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X93Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.757 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19/O
                         net (fo=1, routed)           0.000     5.757    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[14]_i_19_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.307    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_5_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.421    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.714 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.883     7.597    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X91Y66         LUT3 (Prop_lut3_I0_O)        0.373     7.970 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8/O
                         net (fo=1, routed)           0.000     7.970    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[13]_i_8_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.520 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.520    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.698 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.537     9.235    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X90Y66         LUT3 (Prop_lut3_I0_O)        0.329     9.564 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.564    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.097    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.214    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.393 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.941    11.334    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X89Y67         LUT3 (Prop_lut3_I0_O)        0.332    11.666 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8/O
                         net (fo=1, routed)           0.000    11.666    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[11]_i_8_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.216    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.394 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          0.596    12.990    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.329    13.319 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12/O
                         net (fo=1, routed)           0.000    13.319    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[10]_i_12_n_0
    SLICE_X88Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.869 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.869    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_5_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.983    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_2_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.161 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.779    14.940    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X91Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.725 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.725    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_5_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.839 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.839    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.017 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.548    16.565    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X92Y69         LUT3 (Prop_lut3_I0_O)        0.329    16.894 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12/O
                         net (fo=1, routed)           0.000    16.894    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[8]_i_12_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.427    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.544 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.544    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.723 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.644    18.367    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.332    18.699 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.699    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.232 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.349 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.349    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    19.528 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.956    20.484    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X89Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.816 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.816    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.366 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.366    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.480 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.480    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.658 r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.000    21.658    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X89Y71         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.534    12.713    system_i/SketchIP_1080p_0/inst/conv1/axi_clk
    SLICE_X89Y71         FDRE                                         r  system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/C
                         clock pessimism              0.229    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.017    12.805    system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -21.658    
  -------------------------------------------------------------------
                         slack                                 -8.853    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.090ns  (logic 0.456ns (2.834%)  route 15.634ns (97.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.747     3.041    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y17          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.497 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=720, routed)        15.634    19.131    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/D
    SLICE_X58Y53         RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.537    12.716    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/WCLK
    SLICE_X58Y53         RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/DP/CLK
                         clock pessimism              0.115    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X58Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    12.239    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/DP
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -19.131    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.753ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.950ns  (logic 0.456ns (2.859%)  route 15.494ns (97.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.747     3.041    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y17          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.497 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=720, routed)        15.494    18.991    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_6_6/D
    SLICE_X58Y54         RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.537    12.716    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_6_6/WCLK
    SLICE_X58Y54         RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_6_6/DP/CLK
                         clock pessimism              0.115    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X58Y54         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    12.239    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_6_6/DP
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -18.991    
  -------------------------------------------------------------------
                         slack                                 -6.753    

Slack (VIOLATED) :        -6.639ns  (required time - arrival time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.090ns  (logic 0.456ns (2.834%)  route 15.634ns (97.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.747     3.041    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y17          FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     3.497 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=720, routed)        15.634    19.131    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/D
    SLICE_X58Y53         RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.537    12.716    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/WCLK
    SLICE_X58Y53         RAMD64E                                      r  system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/SP/CLK
                         clock pessimism              0.115    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X58Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184    12.493    system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_512_575_6_6/SP
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -19.131    
  -------------------------------------------------------------------
                         slack                                 -6.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.179%)  route 0.219ns (60.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.556     0.892    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y97         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[31]/Q
                         net (fo=2, routed)           0.219     1.251    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[31]
    SLICE_X51Y95         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.820     1.186    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y95         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.075     1.226    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.120%)  route 0.201ns (51.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.563     0.899    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X37Y49         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1070]/Q
                         net (fo=1, routed)           0.201     1.240    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1070]
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.285 r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/m_vector_i[1070]_i_1/O
                         net (fo=1, routed)           0.000     1.285    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[6]
    SLICE_X37Y50         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.825     1.191    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X37Y50         FDRE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1070]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1070]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.729%)  route 0.223ns (61.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.556     0.892    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y97         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/Q
                         net (fo=2, routed)           0.223     1.256    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[30]
    SLICE_X51Y95         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.820     1.186    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y95         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.072     1.223    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.547     0.883    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X53Y83         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1080]/Q
                         net (fo=2, routed)           0.230     1.253    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[19]
    SLICE_X47Y83         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.817     1.183    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X47Y83         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.071     1.219    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.624     0.960    system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y42          FDRE                                         r  system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056     1.156    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X4Y42          RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.893     1.259    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X4Y42          RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.286     0.973    
    SLICE_X4Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.120    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.575     0.911    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X63Y64         FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][3]/Q
                         net (fo=1, routed)           0.056     1.107    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X62Y64         RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.843     1.209    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X62Y64         RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X62Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.071    system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.714%)  route 0.233ns (62.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.548     0.884    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X52Y84         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1073]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1073]/Q
                         net (fo=2, routed)           0.233     1.257    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[12]
    SLICE_X45Y84         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.818     1.184    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X45Y84         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1073]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.066     1.215    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1073]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.551%)  route 0.204ns (55.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.557     0.893    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X46Y98         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[28]/Q
                         net (fo=2, routed)           0.204     1.261    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[28]
    SLICE_X51Y95         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.820     1.186    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y95         FDRE                                         r  system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[60]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.066     1.217    system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.577     0.913    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X60Y88         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.119     1.173    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X58Y87         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.843     1.209    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y87         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X58Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.128    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.754%)  route 0.243ns (63.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.547     0.883    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X53Y83         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/Q
                         net (fo=2, routed)           0.243     1.266    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[23]
    SLICE_X45Y83         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.817     1.183    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X45Y83         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.070     1.218    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y34  system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y34  system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y15  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y15  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y32  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y32  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y16  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1024_1087_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y16  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1024_1087_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y16  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1024_1087_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y16  system_i/SketchIP_1080p_0/inst/IC/lB1/line_reg_r3_1024_1087_7_7/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y38  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y38  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y53  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y53  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y53  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y25  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_512_575_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y6   system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_256_319_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y6   system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_256_319_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y53  system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r1_320_383_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y25   system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r3_576_639_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 1.148ns (20.650%)  route 4.411ns (79.350%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 8.345 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          1.804     3.961    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I3_O)        0.124     4.085 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.619     4.704    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.118     4.822 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.436     5.259    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.585 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.849     6.434    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.702     7.260    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X0Y12         RAMB18E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.608     8.345    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y12         RAMB18E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.345    
                         clock uncertainty           -0.114     8.230    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.787    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.148ns (20.790%)  route 4.374ns (79.210%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 8.340 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          1.804     3.961    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I3_O)        0.124     4.085 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.619     4.704    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.118     4.822 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.436     5.259    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.585 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.849     6.434    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.665     7.223    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.603     8.340    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.340    
                         clock uncertainty           -0.114     8.225    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.782    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.952ns (16.801%)  route 4.714ns (83.199%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          2.042     4.199    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/mm2s_halt
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4/O
                         net (fo=1, routed)           0.544     4.867    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/halt_i_reg
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.991 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2/O
                         net (fo=1, routed)           0.982     5.972    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/sts_idle
    SLICE_X49Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1/O
                         net (fo=6, routed)           0.768     6.864    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_41_out
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2/O
                         net (fo=4, routed)           0.379     7.367    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0
    SLICE_X60Y86         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.538     8.275    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X60Y86         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.114     8.174    
    SLICE_X60Y86         FDRE (Setup_fdre_C_CE)      -0.205     7.969    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.952ns (16.801%)  route 4.714ns (83.199%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          2.042     4.199    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/mm2s_halt
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4/O
                         net (fo=1, routed)           0.544     4.867    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/halt_i_reg
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.991 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2/O
                         net (fo=1, routed)           0.982     5.972    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/sts_idle
    SLICE_X49Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1/O
                         net (fo=6, routed)           0.768     6.864    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_41_out
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2/O
                         net (fo=4, routed)           0.379     7.367    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0
    SLICE_X60Y86         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.538     8.275    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X60Y86         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.114     8.174    
    SLICE_X60Y86         FDRE (Setup_fdre_C_CE)      -0.205     7.969    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.952ns (16.801%)  route 4.714ns (83.199%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          2.042     4.199    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/mm2s_halt
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4/O
                         net (fo=1, routed)           0.544     4.867    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/halt_i_reg
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.991 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2/O
                         net (fo=1, routed)           0.982     5.972    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/sts_idle
    SLICE_X49Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1/O
                         net (fo=6, routed)           0.768     6.864    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_41_out
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2/O
                         net (fo=4, routed)           0.379     7.367    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0
    SLICE_X60Y86         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.538     8.275    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X60Y86         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.114     8.174    
    SLICE_X60Y86         FDRE (Setup_fdre_C_CE)      -0.205     7.969    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.952ns (16.801%)  route 4.714ns (83.199%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          2.042     4.199    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/mm2s_halt
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.323 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4/O
                         net (fo=1, routed)           0.544     4.867    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/halt_i_reg
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.991 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2/O
                         net (fo=1, routed)           0.982     5.972    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/sts_idle
    SLICE_X49Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.096 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1/O
                         net (fo=6, routed)           0.768     6.864    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_41_out
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2/O
                         net (fo=4, routed)           0.379     7.367    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0
    SLICE_X60Y86         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.538     8.275    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X60Y86         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]/C
                         clock pessimism              0.014     8.289    
                         clock uncertainty           -0.114     8.174    
    SLICE_X60Y86         FDRE (Setup_fdre_C_CE)      -0.205     7.969    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.148ns (20.297%)  route 4.508ns (79.703%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          1.804     3.961    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I3_O)        0.124     4.085 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.619     4.704    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.118     4.822 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.436     5.259    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.585 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.849     6.434    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.799     7.357    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_fwft.curr_fwft_state_reg[0]
    SLICE_X9Y28          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.565     8.302    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X9Y28          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.000     8.302    
                         clock uncertainty           -0.114     8.188    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205     7.983    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.148ns (20.297%)  route 4.508ns (79.703%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          1.804     3.961    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I3_O)        0.124     4.085 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.619     4.704    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.118     4.822 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.436     5.259    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.585 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.849     6.434    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.799     7.357    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_fwft.curr_fwft_state_reg[0]
    SLICE_X9Y28          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.565     8.302    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X9Y28          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.000     8.302    
                         clock uncertainty           -0.114     8.188    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205     7.983    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.148ns (20.297%)  route 4.508ns (79.703%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.698     1.701    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X27Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     2.157 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=27, routed)          1.804     3.961    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I3_O)        0.124     4.085 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=7, routed)           0.619     4.704    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.118     4.822 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=1, routed)           0.436     5.259    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.585 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.849     6.434    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X6Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.558 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.799     7.357    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/gen_fwft.curr_fwft_state_reg[0]
    SLICE_X9Y28          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.565     8.302    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X9Y28          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.000     8.302    
                         clock uncertainty           -0.114     8.188    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205     7.983    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.120ns (21.224%)  route 4.157ns (78.776%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 8.300 - 6.734 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.753     1.756    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X20Y49         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.518     2.274 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/Q
                         net (fo=32, routed)          1.028     3.302    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out
    SLICE_X27Y54         LUT2 (Prop_lut2_I1_O)        0.117     3.419 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=55, routed)          1.915     5.334    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/halt_i_reg
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.332     5.666 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4/O
                         net (fo=1, routed)           0.571     6.237    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_dre_tvalid_i_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.153     6.390 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1/O
                         net (fo=10, routed)          0.643     7.033    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]
    SLICE_X9Y27          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        1.563     8.300    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X9Y27          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]/C
                         clock pessimism              0.115     8.415    
                         clock uncertainty           -0.114     8.301    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.632     7.669    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  0.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.731%)  route 0.223ns (61.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.588     0.590    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X9Y32          FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1082]/Q
                         net (fo=1, routed)           0.223     0.954    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.890     0.892    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296     0.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.367%)  route 0.217ns (60.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.552     0.554    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X53Y61         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[104]/Q
                         net (fo=1, routed)           0.217     0.912    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[7]
    SLICE_X47Y60         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.824     0.826    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X47Y60         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[7]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.070     0.891    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.640%)  route 0.222ns (54.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.553     0.555    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/m_axi_mm2s_aclk
    SLICE_X49Y85         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i_reg/Q
                         net (fo=1, routed)           0.222     0.917    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/p_31_out
    SLICE_X50Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.962 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_i_1/O
                         net (fo=1, routed)           0.000     0.962    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_clr_reg
    SLICE_X50Y90         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.821     0.823    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X50Y90         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.120     0.938    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.064%)  route 0.217ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.587     0.589    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X8Y31          FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1066]/Q
                         net (fo=1, routed)           0.217     0.969    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.890     0.892    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.296     0.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.457%)  route 0.213ns (56.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.636     0.638    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y103        FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]/Q
                         net (fo=1, routed)           0.213     1.015    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[17]
    SLICE_X47Y100        FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.913     0.915    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X47Y100        FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.070     0.976    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.398%)  route 0.246ns (63.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.589     0.591    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X9Y33          FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1065]/Q
                         net (fo=1, routed)           0.246     0.978    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.890     0.892    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.296     0.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.200%)  route 0.216ns (56.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.636     0.638    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y103        FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/Q
                         net (fo=1, routed)           0.216     1.018    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[20]
    SLICE_X47Y102        FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.913     0.915    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X47Y102        FDRE                                         r  system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.066     0.972    system_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.040%)  route 0.120ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.580     0.582    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axi_mm2s_aclk
    SLICE_X23Y24         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg/Q
                         net (fo=2, routed)           0.120     0.843    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIBDI[5]
    RAMB36_X1Y4          RAMB36E1                                     r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.891     0.893    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_mm2s_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.641    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.155     0.796    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.879%)  route 0.213ns (60.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.638     0.640    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X49Y108        FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28]/Q
                         net (fo=2, routed)           0.213     0.994    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31][28]
    SLICE_X51Y109        FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.907     0.909    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X51Y109        FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.046     0.946    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1099]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.712%)  route 0.254ns (64.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.588     0.590    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X9Y32          FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1099]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1099]/Q
                         net (fo=1, routed)           0.254     0.984    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[40]
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12802, routed)       0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4419, routed)        0.890     0.892    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.253     0.639    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     0.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y0      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X1Y4      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB36_X1Y4      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y12     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y12     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y0      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y67     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y67     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y67     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y67     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y67     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y67     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y67     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y67     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_140/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y68     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y68     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y68     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y68     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y68     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y68     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y69     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y69     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y69     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y69     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y69     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X54Y69     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.977ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.699ns  (logic 0.518ns (30.482%)  route 1.181ns (69.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.181     1.699    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X26Y76         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X26Y76         FDRE (Setup_fdre_C_D)       -0.058     6.676    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.478ns  (logic 0.518ns (35.039%)  route 0.960ns (64.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33                                       0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.960     1.478    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X3Y33          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.491ns  (logic 0.518ns (34.741%)  route 0.973ns (65.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.973     1.491    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X26Y75         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X26Y75         FDRE (Setup_fdre_C_D)       -0.054     6.680    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.247ns  (logic 0.419ns (33.600%)  route 0.828ns (66.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.828     1.247    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X55Y70         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)       -0.280     6.454    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.454    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.164ns  (logic 0.419ns (35.990%)  route 0.745ns (64.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.745     1.164    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X27Y76         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X27Y76         FDRE (Setup_fdre_C_D)       -0.278     6.456    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.456    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.146ns  (logic 0.419ns (36.573%)  route 0.727ns (63.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.727     1.146    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X67Y56         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X67Y56         FDRE (Setup_fdre_C_D)       -0.278     6.456    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.456    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.308ns  (logic 0.518ns (39.597%)  route 0.790ns (60.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33                                       0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.790     1.308    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X5Y33          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.040%)  route 0.845ns (64.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.845     1.301    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X56Y69         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.129ns  (logic 0.419ns (37.111%)  route 0.710ns (62.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.710     1.129    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X28Y42         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)       -0.268     6.466    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.477%)  route 0.794ns (60.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34                                       0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.794     1.312    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X4Y34          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)       -0.054     6.680    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  5.368    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.436ns  (logic 0.456ns (31.764%)  route 0.980ns (68.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.980     1.436    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X28Y45         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.482ns  (logic 0.518ns (34.946%)  route 0.964ns (65.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44                                       0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.964     1.482    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X0Y46          FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.441ns  (logic 0.456ns (31.635%)  route 0.985ns (68.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33                                       0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.985     1.441    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X4Y33          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.441ns  (logic 0.518ns (35.948%)  route 0.923ns (64.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.923     1.441    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X30Y77         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y77         FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.368ns  (logic 0.456ns (33.329%)  route 0.912ns (66.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.912     1.368    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X6Y34          FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.282ns  (logic 0.518ns (40.406%)  route 0.764ns (59.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.764     1.282    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X31Y78         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y78         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.007%)  route 0.810ns (63.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.810     1.266    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X29Y43         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.636ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.269ns  (logic 0.456ns (35.946%)  route 0.813ns (64.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.813     1.269    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X53Y62         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y62         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                  8.636    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.359%)  route 0.798ns (63.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.798     1.254    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X29Y39         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.241ns  (logic 0.456ns (36.739%)  route 0.785ns (63.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.785     1.241    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X56Y68         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  8.664    





