-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Tue Mar  4 13:19:19 2025
-- Host        : DESKTOP-V5UHSH2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_hw0_0_0_sim_netlist.vhdl
-- Design      : design_1_hw0_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ramClk : in STD_LOGIC;
    ramAddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ramInData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ramOutData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ramWe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ramEn : in STD_LOGIC;
    ramRstp : in STD_LOGIC;
    sysClk200m : in STD_LOGIC;
    clk160m : in STD_LOGIC;
    resetN : in STD_LOGIC;
    gpsPps : in STD_LOGIC;
    ledV3 : out STD_LOGIC;
    ledV4 : out STD_LOGIC;
    rfInA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rfOutA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fibTxA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fibRxA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hdfiA : in STD_LOGIC_VECTOR ( 13 downto 0 );
    hdfoA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    laCh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dfInP : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dfInN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dfOutP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dfOutN : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_hw0_0_0,hw0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "hw0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hw0 is
  port (
    ramClk : in STD_LOGIC;
    ramAddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ramInData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ramOutData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ramWe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ramEn : in STD_LOGIC;
    ramRstp : in STD_LOGIC;
    sysClk200m : in STD_LOGIC;
    clk160m : in STD_LOGIC;
    resetN : in STD_LOGIC;
    gpsPps : in STD_LOGIC;
    ledV3 : out STD_LOGIC;
    ledV4 : out STD_LOGIC;
    rfInA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rfOutA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fibTxA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fibRxA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hdfiA : in STD_LOGIC_VECTOR ( 13 downto 0 );
    hdfoA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    laCh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dfInP : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dfInN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dfOutP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dfOutN : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hw0;
  attribute RamAddrWidth : integer;
  attribute RamAddrWidth of inst : label is 13;
  attribute RamDataWidth : integer;
  attribute RamDataWidth of inst : label is 32;
  attribute RamDepth : integer;
  attribute RamDepth of inst : label is 2048;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of resetN : signal is "xilinx.com:signal:reset:1.0 resetN RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of resetN : signal is "XIL_INTERFACENAME resetN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hw0
     port map (
      clk160m => clk160m,
      dfInN(15 downto 0) => dfInN(15 downto 0),
      dfInP(15 downto 0) => dfInP(15 downto 0),
      dfOutN(7 downto 0) => dfOutN(7 downto 0),
      dfOutP(7 downto 0) => dfOutP(7 downto 0),
      fibRxA(3 downto 0) => fibRxA(3 downto 0),
      fibTxA(3 downto 0) => fibTxA(3 downto 0),
      gpsPps => gpsPps,
      hdfiA(13 downto 0) => hdfiA(13 downto 0),
      hdfoA(7 downto 0) => hdfoA(7 downto 0),
      laCh(7 downto 0) => laCh(7 downto 0),
      ledV3 => ledV3,
      ledV4 => ledV4,
      ramAddr(12 downto 0) => ramAddr(12 downto 0),
      ramClk => ramClk,
      ramEn => ramEn,
      ramInData(31 downto 0) => ramInData(31 downto 0),
      ramOutData(31 downto 0) => ramOutData(31 downto 0),
      ramRstp => ramRstp,
      ramWe(3 downto 0) => ramWe(3 downto 0),
      resetN => resetN,
      rfInA(11 downto 0) => rfInA(11 downto 0),
      rfOutA(3 downto 0) => rfOutA(3 downto 0),
      sysClk200m => sysClk200m
    );
end STRUCTURE;
