---
title: RISC-V Projects Comparison
author: [samh]
---
Let's do some stats over github repos of Risc-V cores!

| Repo                                                                                                                                             | Stars                                                                                                                    | Descriptions                                                                                                                                                                                                                                   |
| ------------------------------------------------------------------------------------------------------------------------------------------------ | ------------------------------------------------------------------------------------------------------------------------ | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| [rocket-chip](https://github.com/chipsalliance/rocket-chip)                                                                                      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/chipsalliance/rocket-chip?style=social">                | open-source SoC generator developed at UC Berkeley, written  in  Chisel, contains: Rocket(RV32G, RV64G), BOOM(RV64G, out-of-order), Z-scale(RV32IM, 3-stage), TileLink, RoCC, etc.                                                             |
| [SweRV RISC-V Core<sup>TM</sup> 1.1 from Western Digital](https://github.com/westerndigitalcorporation/swerv_eh1)                                | <img alt="GitHub stars" src="https://img.shields.io/github/stars/westerndigitalcorporation/swerv_eh1?style=social">      |                                                                                                                                                                                                                                                |
| [SpinalHDL/VexRiscv](https://github.com/SpinalHDL/VexRiscv)                                                                                      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/SpinalHDL/VexRiscv?style=social">                       | RV32I[M][C][A] (Atomic only inside a single core), 2 to 5+ stages, 1.44 DMIPS/Mhz,                                                                                                                                                             |
| [pulp-platform/ariane](https://github.com/pulp-platform/ariane)                                                                                  | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/ariane?style=social">                     | 6-stage, single issue, in-order, 64-bit                                                                                                                                                                                                        |
| [pulp-platform/pulpino](https://github.com/pulp-platform/pulpino)                                                                                | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/pulpino?style=social">                    | single-core micro-controller system, configurable to either RISCY or zero-riscy                                                                                                                                                                |
| [pulp-platform/RI5CY](https://github.com/pulp-platform/riscv)                                                                                    | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/riscv?style=social">                      | 4-stage, RV32IMFC, fork of OR10N based on the OpenRISC                                                                                                                                                                                         |
| [f32c/f32c](https://github.com/f32c/f32c)                                                                                                        | <img alt="GitHub stars" src="https://img.shields.io/github/stars/f32c/f32c?style=social">                                | 32-bit, RISC-V or MIPS, 3.06 CoreMark/MHz and 1.63 DMIPS/MHz, performance-tuned f32c SoC (timer, UART) only 1048 6-input LUTs, consumes just 697 (649 logic plus 48 memory) LUTs                                                               |
| [sergeykhbr/riscv_vhdl](https://github.com/sergeykhbr/riscv_vhdl)                                                                                | <img alt="GitHub stars" src="https://img.shields.io/github/stars/sergeykhbr/riscv_vhdl?style=social">                    | Custom 64-bits single-core CPU "River"(RISC-V), and a pre-generated Rocket                                                                                                                                                                     |
| [syntacore/scr1](https://github.com/syntacore/scr1)                                                                                              | <img alt="GitHub stars" src="https://img.shields.io/github/stars/syntacore/scr1?style=social">                           | RV32IE[MC], in Verilog, maintained by Syntacore                                                                                                                                                                                                |
| [lowRISC/ibex](https://github.com/lowRISC/ibex)                                                                                                  | <img alt="GitHub stars" src="https://img.shields.io/github/stars/lowRISC/ibex?style=social">                             | 32-bit, in-order, 2-stage pipeline, RV32IMC, initially part of the PULP platform as "Zero-riscy", maintained by lowRISC                                                                                                                        |
| [SweRV RISC-V Core<sup>TM</sup> 1.4 from Western Digital](https://github.com/chipsalliance/Cores-SweRV)                                          | <img alt="GitHub stars" src="https://img.shields.io/github/stars/chipsalliance/Cores-SweRV?style=social">                | The SweRV 1 series: 32-bit, machine-mode only, including options I (base integer), M (multiply/divide) and C (compressed instructions from I and M)                                                                                            |
| [pulp-platform/pulpissimo](https://github.com/pulp-platform/pulpissimo)                                                                          | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/pulpissimo?style=social">                 | PULPissimo is used as the main SoC controller for all recent multi-core PULP chips, taking care of autonomous I/O, advanced data pre-processing, external interrupts, etc.                                                                     |
| [pulp-platform/pulp](https://github.com/pulp-platform/pulp)                                                                                      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/pulp-platform/pulp?style=social">                       | PULP(Parallel Ultra-Low-Power) multi-core IoT Processors                                                                                                                                                                                       |
| [ultraembedded/riscv](https://github.com/ultraembedded/riscv)                                                                                    | <img alt="GitHub stars" src="https://img.shields.io/github/stars/ultraembedded/riscv?style=social">                      | RV32IM, in Verilog                                                                                                                                                                                                                             |
| [PulseRain Reindeer](https://github.com/PulseRain/Reindeer)                                                                                      | <img alt="GitHub stars" src="https://img.shields.io/github/stars/PulseRain/Reindeer?style=social">                       | RV32I[M] instruction set, features a 2 x 2 pipeline                                                                                                                                                                                            |
| [SpinalHDL/VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)                                                | <img alt="GitHub stars" src="https://img.shields.io/github/stars/SpinalHDL/VexRiscvSoftcoreContest2018?style=social">    | RISC-V SoftCPU Contest entry, implement 3 SoC: <br> Igloo2Perf : Performant Microsemi IGLOO®2 implementation <br> Up5kPerf : Performance Lattice iCE40 UltraPlus™ implementation <br> Up5kArea : Small Lattice iCE40 UltraPlus™ implementation |
| [risclite/SuperScalar-RISCV-CPU](https://github.com/risclite/SuperScalar-RISCV-CPU)                                                              | <img alt="GitHub stars" src="https://img.shields.io/github/stars/risclite/SuperScalar-RISCV-CPU?style=social">           | super-scalar out-of-order RV32IMC cpu core,4 DMIPS/MHz(best), 2 DMIPS/MHz(legal)                                                                                                                                                               |
| [FPGA Reference Design for the SweRV RISC-V Core<sup>TM</sup> from Western Digital](https://github.com/westerndigitalcorporation/swerv_eh1_fpga) | <img alt="GitHub stars" src="https://img.shields.io/github/stars/westerndigitalcorporation/swerv_eh1_fpga?style=social"> |                                                                                                                                                                                                                                                |

