==39920== NVPROF is profiling process 39920, command: ./class2
==39920== Some kernel(s) will be replayed on device 0 in order to collect all events/metrics.
==39920== Profiling application: ./class2
==39920== Profiling result:
==39920== Metric result:
"Device","Kernel","Invocations","Metric Name","Metric Description","Min","Max","Avg"
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_per_warp","Instructions per warp",313.570312,313.570312,313.570312
"TITAN V (0)","classify(float*, float*, int2)",1,"branch_efficiency","Branch Efficiency",99.722222%,99.722222%,99.722222%
"TITAN V (0)","classify(float*, float*, int2)",1,"warp_execution_efficiency","Warp Execution Efficiency",70.091188%,70.091188%,70.091188%
"TITAN V (0)","classify(float*, float*, int2)",1,"warp_nonpred_execution_efficiency","Warp Non-Predicated Execution Efficiency",68.293439%,68.293439%,68.293439%
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_replay_overhead","Instruction Replay Overhead",0.002765,0.002765,0.002765
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_load_transactions_per_request","Shared Memory Load Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_store_transactions_per_request","Shared Memory Store Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"local_load_transactions_per_request","Local Memory Load Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"local_store_transactions_per_request","Local Memory Store Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_transactions_per_request","Global Load Transactions Per Request",8.499207,8.499207,8.499207
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_transactions_per_request","Global Store Transactions Per Request",2.000000,2.000000,2.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_store_transactions","Shared Store Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_load_transactions","Shared Load Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"local_load_transactions","Local Load Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"local_store_transactions","Local Store Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_transactions","Global Load Transactions",4456576,4456576,4456576
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_transactions","Global Store Transactions",524288,524288,524288
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_read_transactions","System Memory Read Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_write_transactions","System Memory Write Transactions",5,5,5
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_read_transactions","L2 Read Transactions",558336,558336,558336
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_write_transactions","L2 Write Transactions",524304,524304,524304
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_read_transactions","Device Memory Read Transactions",511415,511415,511415
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_write_transactions","Device Memory Write Transactions",71412,71412,71412
"TITAN V (0)","classify(float*, float*, int2)",1,"global_hit_rate","Global Hit Rate in unified l1/tex",88.813507%,88.813507%,88.813507%
"TITAN V (0)","classify(float*, float*, int2)",1,"local_hit_rate","Local Hit Rate",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_requested_throughput","Requested Global Load Throughput",46.631219GB/s,46.631219GB/s,46.631219GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_requested_throughput","Requested Global Store Throughput",43.878124GB/s,43.878124GB/s,43.878124GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_throughput","Global Load Throughput",372.974767GB/s,372.974767GB/s,372.974767GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_throughput","Global Store Throughput",43.878124GB/s,43.878124GB/s,43.878124GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"local_memory_overhead","Local Memory Overhead",48.479110%,48.479110%,48.479110%
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_cache_hit_rate","Unified Cache Hit Rate",78.287462%,78.287462%,78.287462%
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_read_hit_rate","L2 Hit Rate (Texture Reads)",53.175791%,53.175791%,53.175791%
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_write_hit_rate","L2 Hit Rate (Texture Writes)",100.000000%,100.000000%,100.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_read_throughput","Device Memory Read Throughput",42.800771GB/s,42.800771GB/s,42.800771GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_write_throughput","Device Memory Write Throughput",5.976533GB/s,5.976533GB/s,5.976533GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_cache_throughput","Unified cache to Multiprocessor throughput",444.287432GB/s,444.287432GB/s,444.287432GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_read_throughput","L2 Throughput (Texture Reads)",46.631219GB/s,46.631219GB/s,46.631219GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_write_throughput","L2 Throughput (Texture Writes)",43.878124GB/s,43.878124GB/s,43.878124GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_read_throughput","L2 Throughput (Reads)",46.727631GB/s,46.727631GB/s,46.727631GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_write_throughput","L2 Throughput (Writes)",43.879463GB/s,43.879463GB/s,43.879463GB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_read_throughput","System Memory Read Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_write_throughput","System Memory Write Throughput",438.780273KB/s,438.780273KB/s,438.778320KB/s
"TITAN V (0)","classify(float*, float*, int2)",1,"local_load_throughput","Local Memory Load Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"local_store_throughput","Local Memory Store Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_load_throughput","Shared Memory Load Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_store_throughput","Shared Memory Store Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"gld_efficiency","Global Memory Load Efficiency",12.502513%,12.502513%,12.502513%
"TITAN V (0)","classify(float*, float*, int2)",1,"gst_efficiency","Global Memory Store Efficiency",100.000000%,100.000000%,100.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_cache_transactions","Unified cache to Multiprocessor transactions",1327168,1327168,1327168
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp","Floating Point Operations(Single Precision)",8388608,8388608,8388608
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",4194304,4194304,4194304
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed","Instructions Executed",1350912,1350912,1350912
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_issued","Instructions Issued",1357843,1357843,1357843
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_utilization","Device Memory Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_utilization","System Memory Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_inst_fetch","Issue Stall Reasons (Instructions Fetch)",3.009311%,3.009311%,3.009311%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_exec_dependency","Issue Stall Reasons (Execution Dependency)",15.568274%,15.568274%,15.568274%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_memory_dependency","Issue Stall Reasons (Data Request)",74.300544%,74.300544%,74.300544%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_texture","Issue Stall Reasons (Texture)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_sync","Issue Stall Reasons (Synchronization)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_other","Issue Stall Reasons (Other)",0.008640%,0.008640%,0.008640%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_constant_memory_dependency","Issue Stall Reasons (Immediate constant)",6.144058%,6.144058%,6.144058%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_pipe_busy","Issue Stall Reasons (Pipe Busy)",0.143283%,0.143283%,0.143283%
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_efficiency","Shared Memory Efficiency",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_fp_32","FP Instructions(Single)",4194304,4194304,4194304
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_integer","Integer Instructions",4463616,4463616,4463616
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_bit_convert","Bit-Convert Instructions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_control","Control-Flow Instructions",1152000,1152000,1152000
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_compute_ld_st","Load/Store Instructions",12583936,12583936,12583936
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_misc","Misc Instructions",1577984,1577984,1577984
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_inter_thread_communication","Inter-Thread Instructions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"issue_slots","Issue Slots",1357843,1357843,1357843
"TITAN V (0)","classify(float*, float*, int2)",1,"cf_issued","Issued Control-Flow Instructions",55744,55744,55744
"TITAN V (0)","classify(float*, float*, int2)",1,"cf_executed","Executed Control-Flow Instructions",55744,55744,55744
"TITAN V (0)","classify(float*, float*, int2)",1,"ldst_issued","Issued Load/Store Instructions",811072,811072,811072
"TITAN V (0)","classify(float*, float*, int2)",1,"ldst_executed","Executed Load/Store Instructions",811072,811072,811072
"TITAN V (0)","classify(float*, float*, int2)",1,"atomic_transactions","Atomic Transactions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"atomic_transactions_per_request","Atomic Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_atomic_throughput","L2 Throughput (Atomic requests)",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_atomic_transactions","L2 Transactions (Atomic requests)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_read_transactions","L2 Transactions (Texture Reads)",557184,557184,557184
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_memory_throttle","Issue Stall Reasons (Memory Throttle)",0.109411%,0.109411%,0.109411%
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_not_selected","Issue Stall Reasons (Not Selected)",0.716479%,0.716479%,0.716479%
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_write_transactions","L2 Transactions (Texture Writes)",524288,524288,524288
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"ipc","Executed IPC",0.079154,0.079154,0.079154
"TITAN V (0)","classify(float*, float*, int2)",1,"issued_ipc","Issued IPC",0.050754,0.050754,0.050754
"TITAN V (0)","classify(float*, float*, int2)",1,"issue_slot_utilization","Issue Slot Utilization",1.268859%,1.268859%,1.268859%
"TITAN V (0)","classify(float*, float*, int2)",1,"sm_efficiency","Multiprocessor Activity",79.058419%,79.058419%,79.058419%
"TITAN V (0)","classify(float*, float*, int2)",1,"achieved_occupancy","Achieved Occupancy",0.074020,0.074020,0.074020
"TITAN V (0)","classify(float*, float*, int2)",1,"eligible_warps_per_cycle","Eligible Warps Per Active Cycle",0.058647,0.058647,0.058647
"TITAN V (0)","classify(float*, float*, int2)",1,"shared_utilization","Shared Memory Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_utilization","L2 Cache Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_utilization","Unified Cache Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"ldst_fu_utilization","Load/Store Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"cf_fu_utilization","Control-Flow Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"tex_fu_utilization","Texture Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"special_fu_utilization","Special Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"half_precision_fu_utilization","Half-Precision Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"single_precision_fu_utilization","Single-Precision Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"double_precision_fu_utilization","Double-Precision Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",0.189661%,0.189661%,0.189661%
"TITAN V (0)","classify(float*, float*, int2)",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_read_utilization","System Memory Read Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_write_utilization","System Memory Write Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","classify(float*, float*, int2)",1,"stall_sleeping","Issue Stall Reasons (Sleeping)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","classify(float*, float*, int2)",1,"pcie_total_data_transmitted","PCIe Total Data Transmitted",3584,3584,3584
"TITAN V (0)","classify(float*, float*, int2)",1,"pcie_total_data_received","PCIe Total Data Received",7168,7168,7168
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_global_loads","Warp level instructions for global loads",524352,524352,524352
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_local_loads","Warp level instructions for local loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_shared_loads","Warp level instructions for shared loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_surface_loads","Warp level instructions for surface loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_global_stores","Warp level instructions for global stores",262144,262144,262144
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_local_stores","Warp level instructions for local stores",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_shared_stores","Warp level instructions for shared stores",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_surface_stores","Warp level instructions for surface stores",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_global_atomics","Warp level instructions for global atom and atom cas",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_global_reductions","Warp level instructions for global reductions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_surface_atomics","Warp level instructions for surface atom and atom cas",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_surface_reductions","Warp level instructions for surface reductions",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_shared_atomics","Warp level shared instructions for atom and atom CAS",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"inst_executed_tex_ops","Warp level instructions for texture",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_read_bytes","Total bytes read from DRAM to L2 cache",16365280,16365280,16365280
"TITAN V (0)","classify(float*, float*, int2)",1,"dram_write_bytes","Total bytes written from L2 cache to DRAM",2285184,2285184,2285184
"TITAN V (0)","classify(float*, float*, int2)",1,"global_load_requests","Total number of global load requests from Multiprocessor",524352,524352,524352
"TITAN V (0)","classify(float*, float*, int2)",1,"local_load_requests","Total number of local load requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"surface_load_requests","Total number of surface load requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"global_store_requests","Total number of global store requests from Multiprocessor",262144,262144,262144
"TITAN V (0)","classify(float*, float*, int2)",1,"local_store_requests","Total number of local store requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"surface_store_requests","Total number of surface store requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"global_atomic_requests","Total number of global atomic requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"global_reduction_requests","Total number of global reduction requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"surface_atomic_requests","Total number of surface atomic requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"surface_reduction_requests","Total number of surface reduction requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_global_load_bytes","Bytes read from L2 for misses in L1 for global loads",17829888,17829888,17829888
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_local_load_bytes","Bytes read from L2 for misses in L1 for local loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_surface_load_bytes","Bytes read from L2 for misses in L1 for surface loads",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_global_atomic_store_bytes","Bytes written to L2 from L1 for global atomics",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_local_global_store_bytes","Bytes written to L2 from L1 for local and global stores.",16777216,16777216,16777216
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_surface_store_bytes","Bytes read from L2 for misses in L1 for surface stores",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_read_bytes","System Memory Read Bytes",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"sysmem_write_bytes","System Memory Write Bytes",160,160,160
"TITAN V (0)","classify(float*, float*, int2)",1,"l2_tex_hit_rate","L2 Cache Hit Rate",75.875751%,75.875751%,75.875751%
"TITAN V (0)","classify(float*, float*, int2)",1,"texture_load_requests","Total number of texture Load requests from Multiprocessor",0,0,0
"TITAN V (0)","classify(float*, float*, int2)",1,"tensor_precision_fu_utilization","Tensor-Precision Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
