

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'
================================================================
* Date:           Tue Oct 28 17:21:39 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.601 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     202|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      81|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      49|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      49|     364|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-----------------+---------+----+---+----+-----+
    |        Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-----------------+---------+----+---+----+-----+
    |mux_17_5_32_1_1_U2161  |mux_17_5_32_1_1  |        0|   0|  0|  81|    0|
    +-----------------------+-----------------+---------+----+---+----+-----+
    |Total                  |                 |        0|   0|  0|  81|    0|
    +-----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln84_1_fu_380_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln84_fu_398_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln85_1_fu_527_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln85_fu_462_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln86_fu_521_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln87_1_fu_494_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln87_fu_438_p2         |         +|   0|  0|  18|          10|          10|
    |and_ln84_fu_456_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln84_fu_374_p2        |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln85_fu_404_p2        |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln86_fu_450_p2        |      icmp|   0|  0|  12|           5|           5|
    |or_ln85_fu_468_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln84_1_fu_418_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln84_fu_410_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln85_1_fu_482_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln85_2_fu_533_p3    |    select|   0|  0|  10|           1|           1|
    |select_ln85_fu_474_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln84_fu_444_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 202|          99|          74|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |conv2_to_conv3_blk_n      |   9|          2|    1|          2|
    |feat_fu_110               |   9|          2|    6|         12|
    |i_3_fu_102                |   9|          2|    5|         10|
    |indvar_flatten182_fu_106  |   9|          2|   10|         20|
    |indvar_flatten195_fu_114  |   9|          2|   14|         28|
    |j_fu_98                   |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  81|         18|   44|         88|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |feat_fu_110               |   6|   0|    6|          0|
    |i_3_fu_102                |   5|   0|    5|          0|
    |indvar_flatten182_fu_106  |  10|   0|   10|          0|
    |indvar_flatten195_fu_114  |  14|   0|   14|          0|
    |j_fu_98                   |   5|   0|    5|          0|
    |select_ln85_reg_648       |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  49|   0|   49|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8|  return value|
|conv2_to_conv3_din              |  out|   32|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|conv2_to_conv3_full_n           |   in|    1|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|conv2_to_conv3_write            |  out|    1|     ap_fifo|                                                   conv2_to_conv3|       pointer|
|layer2_output_tile_address0     |  out|   10|   ap_memory|                                               layer2_output_tile|         array|
|layer2_output_tile_ce0          |  out|    1|   ap_memory|                                               layer2_output_tile|         array|
|layer2_output_tile_q0           |   in|   32|   ap_memory|                                               layer2_output_tile|         array|
|layer2_output_tile_1_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_1|         array|
|layer2_output_tile_1_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_1|         array|
|layer2_output_tile_1_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_1|         array|
|layer2_output_tile_2_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_2|         array|
|layer2_output_tile_2_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_2|         array|
|layer2_output_tile_2_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_2|         array|
|layer2_output_tile_3_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_3|         array|
|layer2_output_tile_3_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_3|         array|
|layer2_output_tile_3_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_3|         array|
|layer2_output_tile_4_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_4|         array|
|layer2_output_tile_4_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_4|         array|
|layer2_output_tile_4_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_4|         array|
|layer2_output_tile_5_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_5|         array|
|layer2_output_tile_5_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_5|         array|
|layer2_output_tile_5_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_5|         array|
|layer2_output_tile_6_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_6|         array|
|layer2_output_tile_6_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_6|         array|
|layer2_output_tile_6_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_6|         array|
|layer2_output_tile_7_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_7|         array|
|layer2_output_tile_7_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_7|         array|
|layer2_output_tile_7_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_7|         array|
|layer2_output_tile_8_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_8|         array|
|layer2_output_tile_8_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_8|         array|
|layer2_output_tile_8_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_8|         array|
|layer2_output_tile_9_address0   |  out|   10|   ap_memory|                                             layer2_output_tile_9|         array|
|layer2_output_tile_9_ce0        |  out|    1|   ap_memory|                                             layer2_output_tile_9|         array|
|layer2_output_tile_9_q0         |   in|   32|   ap_memory|                                             layer2_output_tile_9|         array|
|layer2_output_tile_10_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_10|         array|
|layer2_output_tile_10_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_10|         array|
|layer2_output_tile_10_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_10|         array|
|layer2_output_tile_11_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_11|         array|
|layer2_output_tile_11_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_11|         array|
|layer2_output_tile_11_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_11|         array|
|layer2_output_tile_12_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_12|         array|
|layer2_output_tile_12_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_12|         array|
|layer2_output_tile_12_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_12|         array|
|layer2_output_tile_13_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_13|         array|
|layer2_output_tile_13_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_13|         array|
|layer2_output_tile_13_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_13|         array|
|layer2_output_tile_14_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_14|         array|
|layer2_output_tile_14_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_14|         array|
|layer2_output_tile_14_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_14|         array|
|layer2_output_tile_15_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_15|         array|
|layer2_output_tile_15_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_15|         array|
|layer2_output_tile_15_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_15|         array|
|layer2_output_tile_16_address0  |  out|   10|   ap_memory|                                            layer2_output_tile_16|         array|
|layer2_output_tile_16_ce0       |  out|    1|   ap_memory|                                            layer2_output_tile_16|         array|
|layer2_output_tile_16_q0        |   in|   32|   ap_memory|                                            layer2_output_tile_16|         array|
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

