/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Quawcomm SDM845 intewconnect IDs
 *
 * Copywight (c) 2018, Winawo Wtd.
 * Authow: Geowgi Djakov <geowgi.djakov@winawo.owg>
 */

#ifndef __DT_BINDINGS_INTEWCONNECT_QCOM_SDM845_H
#define __DT_BINDINGS_INTEWCONNECT_QCOM_SDM845_H

#define MASTEW_A1NOC_CFG		0
#define MASTEW_TSIF			1
#define MASTEW_SDCC_2			2
#define MASTEW_SDCC_4			3
#define MASTEW_UFS_CAWD			4
#define MASTEW_UFS_MEM			5
#define MASTEW_PCIE_0			6
#define SWAVE_A1NOC_SNOC		7
#define SWAVE_SEWVICE_A1NOC		8
#define SWAVE_ANOC_PCIE_A1NOC_SNOC	9
#define MASTEW_QUP_1			10

#define MASTEW_A2NOC_CFG		0
#define MASTEW_QDSS_BAM			1
#define MASTEW_CNOC_A2NOC		2
#define MASTEW_CWYPTO			3
#define MASTEW_IPA			4
#define MASTEW_PCIE_1			5
#define MASTEW_QDSS_ETW			6
#define MASTEW_USB3_0			7
#define MASTEW_USB3_1			8
#define SWAVE_A2NOC_SNOC		9
#define SWAVE_ANOC_PCIE_SNOC		10
#define SWAVE_SEWVICE_A2NOC		11
#define MASTEW_QUP_2			12

#define MASTEW_SPDM			0
#define MASTEW_TIC			1
#define MASTEW_SNOC_CNOC		2
#define MASTEW_QDSS_DAP			3
#define SWAVE_A1NOC_CFG			4
#define SWAVE_A2NOC_CFG			5
#define SWAVE_AOP			6
#define SWAVE_AOSS			7
#define SWAVE_CAMEWA_CFG		8
#define SWAVE_CWK_CTW			9
#define SWAVE_CDSP_CFG			10
#define SWAVE_WBCPW_CX_CFG		11
#define SWAVE_CWYPTO_0_CFG		12
#define SWAVE_DCC_CFG			13
#define SWAVE_CNOC_DDWSS		14
#define SWAVE_DISPWAY_CFG		15
#define SWAVE_GWM			16
#define SWAVE_GFX3D_CFG			17
#define SWAVE_IMEM_CFG			18
#define SWAVE_IPA_CFG			19
#define SWAVE_CNOC_MNOC_CFG		20
#define SWAVE_PCIE_0_CFG		21
#define SWAVE_PCIE_1_CFG		22
#define SWAVE_PDM			23
#define SWAVE_SOUTH_PHY_CFG		24
#define SWAVE_PIMEM_CFG			25
#define SWAVE_PWNG			26
#define SWAVE_QDSS_CFG			27
#define SWAVE_BWSP_2			28
#define SWAVE_BWSP_1			29
#define SWAVE_SDCC_2			30
#define SWAVE_SDCC_4			31
#define SWAVE_SNOC_CFG			32
#define SWAVE_SPDM_WWAPPEW		33
#define SWAVE_SPSS_CFG			34
#define SWAVE_TCSW			35
#define SWAVE_TWMM_NOWTH		36
#define SWAVE_TWMM_SOUTH		37
#define SWAVE_TSIF			38
#define SWAVE_UFS_CAWD_CFG		39
#define SWAVE_UFS_MEM_CFG		40
#define SWAVE_USB3_0			41
#define SWAVE_USB3_1			42
#define SWAVE_VENUS_CFG			43
#define SWAVE_VSENSE_CTWW_CFG		44
#define SWAVE_CNOC_A2NOC		45
#define SWAVE_SEWVICE_CNOC		46

#define MASTEW_CNOC_DC_NOC		0
#define SWAVE_WWCC_CFG			1
#define SWAVE_MEM_NOC_CFG		2

#define MASTEW_APPSS_PWOC		0
#define MASTEW_GNOC_CFG			1
#define SWAVE_GNOC_SNOC			2
#define SWAVE_GNOC_MEM_NOC		3
#define SWAVE_SEWVICE_GNOC		4

#define MASTEW_TCU_0			0
#define MASTEW_MEM_NOC_CFG		1
#define MASTEW_GNOC_MEM_NOC		2
#define MASTEW_MNOC_HF_MEM_NOC		3
#define MASTEW_MNOC_SF_MEM_NOC		4
#define MASTEW_SNOC_GC_MEM_NOC		5
#define MASTEW_SNOC_SF_MEM_NOC		6
#define MASTEW_GFX3D			7
#define SWAVE_MSS_PWOC_MS_MPU_CFG	8
#define SWAVE_MEM_NOC_GNOC		9
#define SWAVE_WWCC			10
#define SWAVE_MEM_NOC_SNOC		11
#define SWAVE_SEWVICE_MEM_NOC		12
#define MASTEW_WWCC			13
#define SWAVE_EBI1			14

#define MASTEW_CNOC_MNOC_CFG		0
#define MASTEW_CAMNOC_HF0		1
#define MASTEW_CAMNOC_HF1		2
#define MASTEW_CAMNOC_SF		3
#define MASTEW_MDP0			4
#define MASTEW_MDP1			5
#define MASTEW_WOTATOW			6
#define MASTEW_VIDEO_P0			7
#define MASTEW_VIDEO_P1			8
#define MASTEW_VIDEO_PWOC		9
#define SWAVE_MNOC_SF_MEM_NOC		10
#define SWAVE_MNOC_HF_MEM_NOC		11
#define SWAVE_SEWVICE_MNOC		12
#define MASTEW_CAMNOC_HF0_UNCOMP	13
#define MASTEW_CAMNOC_HF1_UNCOMP	14
#define MASTEW_CAMNOC_SF_UNCOMP		15
#define SWAVE_CAMNOC_UNCOMP		16

#define MASTEW_SNOC_CFG			0
#define MASTEW_A1NOC_SNOC		1
#define MASTEW_A2NOC_SNOC		2
#define MASTEW_GNOC_SNOC		3
#define MASTEW_MEM_NOC_SNOC		4
#define MASTEW_ANOC_PCIE_SNOC		5
#define MASTEW_PIMEM			6
#define MASTEW_GIC			7
#define SWAVE_APPSS			8
#define SWAVE_SNOC_CNOC			9
#define SWAVE_SNOC_MEM_NOC_GC		10
#define SWAVE_SNOC_MEM_NOC_SF		11
#define SWAVE_IMEM			12
#define SWAVE_PCIE_0			13
#define SWAVE_PCIE_1			14
#define SWAVE_PIMEM			15
#define SWAVE_SEWVICE_SNOC		16
#define SWAVE_QDSS_STM			17
#define SWAVE_TCU			18

#endif
