<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Exp4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Stack.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Stack.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Stack.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Stack.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Stack.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Stack.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Stack.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Stack.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Stack.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Stack.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Stack.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Stack.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Stack.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Stack.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Stack.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Stack.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Stack.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Stack.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Stack.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="StackTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="StackTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="StackTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="StackTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Stack_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Stack_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Stack_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Stack_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Stack_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Stack_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Stack_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Stack_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Stack_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Stack_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Stack_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Stack_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Stack_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Stack_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Stack_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1618987288" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1618987288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618992076" xil_pn:in_ck="6995014217520983668" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1618992075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Stack.v"/>
      <outfile xil_pn:name="StackTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1618987291" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3262031306013454867" xil_pn:start_ts="1618987291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618987291" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6184964820865927742" xil_pn:start_ts="1618987291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618987291" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1132716373454636504" xil_pn:start_ts="1618987291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618992079" xil_pn:in_ck="6995014217520983668" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1618992079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Stack.v"/>
      <outfile xil_pn:name="StackTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1618992082" xil_pn:in_ck="6995014217520983668" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="462526628114480702" xil_pn:start_ts="1618992079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="StackTest_beh.prj"/>
      <outfile xil_pn:name="StackTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1618992082" xil_pn:in_ck="-8156516719825341659" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2750100493278155745" xil_pn:start_ts="1618992082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="StackTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1618985558" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1618985558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618985558" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4441473522365552258" xil_pn:start_ts="1618985558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618985558" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1132716373454636504" xil_pn:start_ts="1618985558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618985558" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1618985558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618985558" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="285832083008943405" xil_pn:start_ts="1618985558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618985558" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7351297724961568593" xil_pn:start_ts="1618985558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618985558" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4078324784482103966" xil_pn:start_ts="1618985558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618991956" xil_pn:in_ck="111850257274" xil_pn:name="TRANEXT_xstsynthesize_spartan3adsp" xil_pn:prop_ck="4502121616046688672" xil_pn:start_ts="1618991948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Stack.lso"/>
      <outfile xil_pn:name="Stack.ngc"/>
      <outfile xil_pn:name="Stack.ngr"/>
      <outfile xil_pn:name="Stack.prj"/>
      <outfile xil_pn:name="Stack.stx"/>
      <outfile xil_pn:name="Stack.syr"/>
      <outfile xil_pn:name="Stack.xst"/>
      <outfile xil_pn:name="StackTest_beh.prj"/>
      <outfile xil_pn:name="StackTest_stx_beh.prj"/>
      <outfile xil_pn:name="Stack_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1618985563" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905355452504" xil_pn:start_ts="1618985563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618991962" xil_pn:in_ck="121804930166172" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5433017155372005227" xil_pn:start_ts="1618991956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Stack.bld"/>
      <outfile xil_pn:name="Stack.ngd"/>
      <outfile xil_pn:name="Stack_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1618991970" xil_pn:in_ck="121804930166173" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5663174539769514389" xil_pn:start_ts="1618991962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Stack.pcf"/>
      <outfile xil_pn:name="Stack_map.map"/>
      <outfile xil_pn:name="Stack_map.mrp"/>
      <outfile xil_pn:name="Stack_map.ncd"/>
      <outfile xil_pn:name="Stack_map.ngm"/>
      <outfile xil_pn:name="Stack_map.xrpt"/>
      <outfile xil_pn:name="Stack_summary.xml"/>
      <outfile xil_pn:name="Stack_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1618992019" xil_pn:in_ck="-3122925915284929738" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4534759625332273352" xil_pn:start_ts="1618991970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Stack.ncd"/>
      <outfile xil_pn:name="Stack.pad"/>
      <outfile xil_pn:name="Stack.par"/>
      <outfile xil_pn:name="Stack.ptwx"/>
      <outfile xil_pn:name="Stack.unroutes"/>
      <outfile xil_pn:name="Stack.xpi"/>
      <outfile xil_pn:name="Stack_pad.csv"/>
      <outfile xil_pn:name="Stack_pad.txt"/>
      <outfile xil_pn:name="Stack_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1618992019" xil_pn:in_ck="121804930166041" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1618992013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Stack.twr"/>
      <outfile xil_pn:name="Stack.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
