/root/mpw_precheck/checks/be_checks/run_oeb_check: line 59: /root/mpw_precheck/checks/be_checks//set_lvs_env.py: No such file or directory
DESIGN NAME: user_project_wrapper
WORK_ROOT   : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp
LOG_ROOT    : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs
SIGNOFF_ROOT: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports
 
Running extract...
TOP LAYOUT: user_project_wrapper
LAYOUT FILE: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds
EXTRACT_FLATGLOB: 16x16_sram
 1byteupdatedmanager
 1bytewithand
 2x2_sram
 32x1024_truncation_memory_post
 32x32_sram
 4x4_sram
 6tsram_base_final
 8x8_sram
 andopt
 buffer
 inverter_4t
 myinverter
 myinverter1
 nand2_BA
 opttruncation
 oropt
 precharge
 read_write_circuit
 ringsA
 senseamp
 sram_4t_layout
 sram_6t
 sram_6t_4t
 updateddesign
 updatedpowergate
 write
 muxopt
 write_read_bank
EXTRACT_ABSTRACT: *__fill_*
 *__fakediode_*
 *__tapvpwrvgnd_*
WORK_ROOT   : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp
LOG_ROOT    : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs
SIGNOFF_ROOT: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports
LOG FILE: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/ext.log
Tech files do not match:
/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/dependencies/pdks/sky130B/libs.tech/magic/sky130B.tech: version 1.0.424-0-g78b7bc3
/root/mpw_precheck/checks/be_checks//tech/sky130B/sky130B.tech: version 1.0.446-0-gdd7771c
Results may be incorrect. Contact efabless to update the soft connection rules.
WORK_ROOT   : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp
LOG_ROOT    : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs
SIGNOFF_ROOT: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports
 
Running hierarchical comparison between verilog and layout...
No verilog files...
[INFO] Changing from /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds
	to /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/layout.txt
Hierarchy check for  passed.
Extracting to /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/ext
 
CIFIN_STYLE: 
EXTRACT_STYLE: 

Magic 8.3 revision 452 - Compiled on Tue Apr 16 18:21:30 UTC 2024.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design magicrc.well for technology sky130B ...
2 Magic internal units = 1 Lambda
Input style sky130(): scaleFactor=2, multiplier=2
The following types are not handled by extraction and will be treated as non-electrical types:
    ubm 
Scaled tech values by 2 / 1 to match internal grid scaling
Loading "/root/mpw_precheck/checks/be_checks//scripts/gds.digital.spice.tcl" from command line.
Extracting with top ports unique (digital)
CIF input style is now "sky130()"
Flattening 16x16_sram 1byteupdatedmanager 1bytewithand 2x2_sram 32x1024_truncation_memory_post 32x32_sram 4x4_sram 6tsram_base_final 8x8_sram andopt buffer inverter_4t myinverter myinverter1 nand2_BA opttruncation oropt precharge read_write_circuit ringsA senseamp sram_4t_layout sram_6t sram_6t_4t updateddesign updatedpowergate write muxopt write_read_bank
Extracting /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_project_wrapper
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_ef_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__diode_2".
Reading "sky130_fd_sc_hd__dfxtp_4".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__o211a_1".
Reading "sky130_fd_sc_hd__nor2_2".
Reading "sky130_fd_sc_hd__nor2_1".
Reading "sky130_fd_sc_hd__a21boi_4".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__a21oi_1".
Reading "sky130_fd_sc_hd__a21boi_2".
Reading "sky130_fd_sc_hd__o31a_1".
Reading "sky130_fd_sc_hd__o31a_2".
Reading "sky130_fd_sc_hd__or3_2".
Reading "sky130_fd_sc_hd__or3_1".
Reading "sky130_fd_sc_hd__mux4_2".
Reading "sky130_fd_sc_hd__or3b_4".
Reading "sky130_fd_sc_hd__dfxtp_2".
Reading "sky130_fd_sc_hd__dfxtp_1".
Reading "myinverter".
CIF file read warning: CIF style sky130(): units rescaled by factor of 5 / 1
Saving contents of cell myinverter
Reading "nand2_BA".
Saving contents of cell nand2_BA
Reading "andopt".
Saving contents of cell andopt
Reading "oropt".
Saving contents of cell oropt
Reading "muxopt".
Saving contents of cell muxopt
Reading "myinverter1".
Saving contents of cell myinverter1
Reading "opttruncation".
Saving contents of cell opttruncation
Reading "updatedpowergate".
Saving contents of cell updatedpowergate
Reading "updateddesign".
Saving contents of cell updateddesign
Reading "1byteupdatedmanager".
Saving contents of cell 1byteupdatedmanager
Reading "1bytewithand".
Saving contents of cell 1bytewithand
Reading "6tsram_base_final".
Saving contents of cell 6tsram_base_final
Reading "2x2_sram".
Saving contents of cell 2x2_sram
Reading "4x4_sram".
Saving contents of cell 4x4_sram
Reading "8x8_sram".
Saving contents of cell 8x8_sram
Reading "16x16_sram".
Saving contents of cell 16x16_sram
Reading "32x32_sram".
Saving contents of cell 32x32_sram
Reading "buffer".
Saving contents of cell buffer
Reading "precharge_bank".
Reading "write_read_bank".
Saving contents of cell write_read_bank
Reading "32x1024_truncation_memory_post".
Saving contents of cell 32x1024_truncation_memory_post
Reading "truncation_SRAM".
Reading "sky130_fd_sc_hd__nor2_4".
Reading "sky130_fd_sc_hd__nor2_8".
Reading "sky130_fd_sc_hd__buf_12".
Reading "sky130_fd_sc_hd__buf_4".
Reading "sky130_fd_sc_hd__buf_8".
Reading "sky130_fd_sc_hd__buf_6".
Reading "sky130_fd_sc_hd__nand2_8".
Reading "sky130_fd_sc_hd__or2_4".
Reading "sky130_fd_sc_hd__clkbuf_8".
Reading "sky130_fd_sc_hd__nand2b_4".
Reading "sky130_fd_sc_hd__buf_2".
Reading "sky130_fd_sc_hd__and4_4".
Reading "sky130_fd_sc_hd__nand2b_2".
Reading "sky130_fd_sc_hd__or4bb_4".
Reading "sky130_fd_sc_hd__and4bb_4".
Reading "sky130_fd_sc_hd__or4_4".
Reading "sky130_fd_sc_hd__and4b_4".
Reading "sky130_fd_sc_hd__or4b_4".
Reading "sky130_fd_sc_hd__nand4b_4".
Reading "sky130_fd_sc_hd__nor4_4".
Reading "sky130_fd_sc_hd__nand4_4".
Reading "sky130_fd_sc_hd__nor4_1".
Reading "sky130_fd_sc_hd__nand3b_4".
Reading "sky130_fd_sc_hd__nand3_4".
Reading "sky130_fd_sc_hd__a21o_2".
Reading "sky130_fd_sc_hd__a21o_1".
Reading "sky130_fd_sc_hd__o211a_2".
Reading "sky130_fd_sc_hd__nand2_1".
Reading "sky130_fd_sc_hd__o21a_4".
Reading "sky130_fd_sc_hd__o21ai_4".
Reading "sky130_fd_sc_hd__nor3b_2".
Reading "sky130_fd_sc_hd__a21boi_1".
Reading "sky130_fd_sc_hd__nor3b_4".
Reading "sky130_fd_sc_hd__or4_1".
Reading "sky130_fd_sc_hd__or4_2".
Reading "sky130_fd_sc_hd__nand2_4".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__nor3_1".
Reading "sky130_fd_sc_hd__nor3b_1".
Reading "sky130_fd_sc_hd__and3b_1".
Reading "sky130_fd_sc_hd__and3_1".
Reading "sky130_fd_sc_hd__and2_1".
Reading "sky130_fd_sc_hd__mux2_1".
Reading "sky130_fd_sc_hd__or2b_4".
Reading "sky130_fd_sc_hd__and2b_4".
Reading "sky130_fd_sc_hd__and2_4".
Reading "sky130_fd_sc_hd__a21bo_4".
Reading "sky130_fd_sc_hd__and2b_2".
Reading "sky130_fd_sc_hd__or3b_2".
Reading "sky130_fd_sc_hd__o211a_4".
Reading "sky130_fd_sc_hd__o311a_4".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__a311o_4".
Reading "sky130_fd_sc_hd__o221a_4".
Reading "sky130_fd_sc_hd__o221a_2".
Reading "sky130_fd_sc_hd__o21bai_4".
Reading "ringsA".
Saving contents of cell ringsA
Reading "inverter_4t".
Saving contents of cell inverter_4t
Reading "precharge".
Saving contents of cell precharge
Reading "senseamp".
Saving contents of cell senseamp
Reading "write".
Saving contents of cell write
Reading "read_write_circuit".
Saving contents of cell read_write_circuit
Reading "sram_4t_layout".
Saving contents of cell sram_4t_layout
Reading "sram_4t_layout_32x1".
Reading "sram_4t_layout_32x10".
Reading "sram_6t".
Saving contents of cell sram_6t
Reading "sram_6t_32x1".
Reading "sram_6t_32x10".
Reading "sram_6t_4t".
Saving contents of cell sram_6t_4t
Reading "privacy_SRAM".
Reading "sky130_fd_sc_hd__and3_4".
Reading "sky130_fd_sc_hd__and3b_4".
Reading "sky130_fd_sc_hd__or4bb_2".
Reading "sky130_fd_sc_hd__inv_8".
Reading "core_flat_v4".
Reading "user_proj_IMPACT_HEAD".
    5000 uses
    10000 uses
    15000 uses
    20000 uses
    25000 uses
    30000 uses
    35000 uses
    40000 uses
    45000 uses
    50000 uses
    55000 uses
    60000 uses
    65000 uses
    70000 uses
    75000 uses
    80000 uses
    85000 uses
    90000 uses
    95000 uses
    100000 uses
    105000 uses
    110000 uses
    115000 uses
    120000 uses
    125000 uses
    130000 uses
    135000 uses
    140000 uses
    145000 uses
    150000 uses
    155000 uses
    160000 uses
    165000 uses
    170000 uses
    175000 uses
    180000 uses
    185000 uses
    190000 uses
    195000 uses
    200000 uses
    205000 uses
    210000 uses
    215000 uses
    220000 uses
    225000 uses
    230000 uses
    235000 uses
    240000 uses
    245000 uses
    250000 uses
    255000 uses
    260000 uses
    265000 uses
    270000 uses
    275000 uses
    280000 uses
    285000 uses
    290000 uses
    295000 uses
    300000 uses
    305000 uses
    310000 uses
    315000 uses
    320000 uses
    325000 uses
    330000 uses
    335000 uses
    340000 uses
    345000 uses
    350000 uses
    355000 uses
    360000 uses
    365000 uses
    370000 uses
    375000 uses
    380000 uses
    385000 uses
    390000 uses
    395000 uses
    400000 uses
    405000 uses
    410000 uses
    415000 uses
    420000 uses
    425000 uses
    430000 uses
    435000 uses
    440000 uses
    445000 uses
    450000 uses
    455000 uses
    460000 uses
    465000 uses
    470000 uses
    475000 uses
    480000 uses
    485000 uses
    490000 uses
    495000 uses
    500000 uses
    505000 uses
    510000 uses
    515000 uses
    520000 uses
    525000 uses
    530000 uses
    535000 uses
    540000 uses
    545000 uses
    550000 uses
    555000 uses
    560000 uses
    565000 uses
    570000 uses
    575000 uses
    580000 uses
    585000 uses
    590000 uses
    595000 uses
    600000 uses
    605000 uses
    610000 uses
    615000 uses
    620000 uses
    625000 uses
    630000 uses
    635000 uses
Reading "user_project_wrapper".
The following types are not handled by extraction and will be treated as non-electrical types:
    ubm 
Extraction style is now "ngspice()"
Processing sky130_fd_sc_hd__decap_3
Processing sky130_ef_sc_hd__decap_12
Processing sky130_fd_sc_hd__decap_6
Processing sky130_fd_sc_hd__decap_8
Processing sky130_fd_sc_hd__decap_4
Processing sky130_fd_sc_hd__conb_1
Processing sky130_fd_sc_hd__diode_2
Processing sky130_fd_sc_hd__dfxtp_4
Processing sky130_fd_sc_hd__clkbuf_2
Processing sky130_fd_sc_hd__clkbuf_16
Processing sky130_fd_sc_hd__o211a_1
Processing sky130_fd_sc_hd__nor2_2
Processing sky130_fd_sc_hd__nor2_1
Processing sky130_fd_sc_hd__a21boi_4
Processing sky130_fd_sc_hd__a21oi_2
Processing sky130_fd_sc_hd__a21oi_1
Processing sky130_fd_sc_hd__a21boi_2
Processing sky130_fd_sc_hd__o31a_1
Processing sky130_fd_sc_hd__o31a_2
Processing sky130_fd_sc_hd__or3_2
Processing sky130_fd_sc_hd__or3_1
Processing sky130_fd_sc_hd__mux4_2
Processing sky130_fd_sc_hd__or3b_4
Processing sky130_fd_sc_hd__dfxtp_2
Processing sky130_fd_sc_hd__dfxtp_1
Processing precharge_bank
Processing 32x1024_truncation_memory_post
Processing truncation_SRAM
Processing sky130_fd_sc_hd__nor2_4
Processing sky130_fd_sc_hd__nor2_8
Processing sky130_fd_sc_hd__buf_12
Processing sky130_fd_sc_hd__buf_4
Processing sky130_fd_sc_hd__buf_8
Processing sky130_fd_sc_hd__buf_6
Processing sky130_fd_sc_hd__nand2_8
Processing sky130_fd_sc_hd__or2_4
Processing sky130_fd_sc_hd__clkbuf_8
Processing sky130_fd_sc_hd__nand2b_4
Processing sky130_fd_sc_hd__buf_2
Processing sky130_fd_sc_hd__and4_4
Processing sky130_fd_sc_hd__nand2b_2
Processing sky130_fd_sc_hd__or4bb_4
Processing sky130_fd_sc_hd__and4bb_4
Processing sky130_fd_sc_hd__or4_4
Processing sky130_fd_sc_hd__and4b_4
Processing sky130_fd_sc_hd__or4b_4
Processing sky130_fd_sc_hd__nand4b_4
Processing sky130_fd_sc_hd__nor4_4
Processing sky130_fd_sc_hd__nand4_4
Processing sky130_fd_sc_hd__nor4_1
Processing sky130_fd_sc_hd__nand3b_4
Processing sky130_fd_sc_hd__nand3_4
Processing sky130_fd_sc_hd__a21o_2
Processing sky130_fd_sc_hd__a21o_1
Processing sky130_fd_sc_hd__o211a_2
Processing sky130_fd_sc_hd__nand2_1
Processing sky130_fd_sc_hd__o21a_4
Processing sky130_fd_sc_hd__o21ai_4
Processing sky130_fd_sc_hd__nor3b_2
Processing sky130_fd_sc_hd__a21boi_1
Processing sky130_fd_sc_hd__nor3b_4
Processing sky130_fd_sc_hd__or4_1
Processing sky130_fd_sc_hd__or4_2
Processing sky130_fd_sc_hd__nand2_4
Processing sky130_fd_sc_hd__inv_2
Processing sky130_fd_sc_hd__nor3_1
Processing sky130_fd_sc_hd__nor3b_1
Processing sky130_fd_sc_hd__and3b_1
Processing sky130_fd_sc_hd__and3_1
Processing sky130_fd_sc_hd__and2_1
Processing sky130_fd_sc_hd__mux2_1
Processing sky130_fd_sc_hd__or2b_4
Processing sky130_fd_sc_hd__and2b_4
Processing sky130_fd_sc_hd__and2_4
Processing sky130_fd_sc_hd__a21bo_4
Processing sky130_fd_sc_hd__and2b_2
Processing sky130_fd_sc_hd__or3b_2
Processing sky130_fd_sc_hd__o211a_4
Processing sky130_fd_sc_hd__o311a_4
Processing sky130_fd_sc_hd__or2_2
Processing sky130_fd_sc_hd__a311o_4
Processing sky130_fd_sc_hd__o221a_4
Processing sky130_fd_sc_hd__o221a_2
Processing sky130_fd_sc_hd__o21bai_4
Processing sram_4t_layout_32x1
Processing sram_4t_layout_32x10
Processing sram_6t_32x1
Processing sram_6t_32x10
Processing sram_6t_4t
Processing privacy_SRAM
Processing sky130_fd_sc_hd__and3_4
Processing sky130_fd_sc_hd__and3b_4
Processing sky130_fd_sc_hd__or4bb_2
Processing sky130_fd_sc_hd__inv_8
Processing core_flat_v4
Processing user_proj_IMPACT_HEAD
Processing user_project_wrapper
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
sky130_fd_sc_hd__decap_3: 2 warnings
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_ef_sc_hd__decap_12 into sky130_ef_sc_hd__decap_12.ext:
sky130_ef_sc_hd__decap_12: 2 warnings
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
sky130_fd_sc_hd__decap_6: 2 warnings
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
sky130_fd_sc_hd__decap_8: 2 warnings
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
sky130_fd_sc_hd__decap_4: 2 warnings
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext:
Extracting sky130_fd_sc_hd__dfxtp_4 into sky130_fd_sc_hd__dfxtp_4.ext:
Created database crash recovery file /tmp//MAG5706.I7as3g
Extracting sky130_fd_sc_hd__clkbuf_2 into sky130_fd_sc_hd__clkbuf_2.ext:
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:
Extracting sky130_fd_sc_hd__o211a_1 into sky130_fd_sc_hd__o211a_1.ext:
Extracting sky130_fd_sc_hd__nor2_2 into sky130_fd_sc_hd__nor2_2.ext:
Extracting sky130_fd_sc_hd__nor2_1 into sky130_fd_sc_hd__nor2_1.ext:
Extracting sky130_fd_sc_hd__a21boi_4 into sky130_fd_sc_hd__a21boi_4.ext:
Extracting sky130_fd_sc_hd__a21oi_2 into sky130_fd_sc_hd__a21oi_2.ext:
Extracting sky130_fd_sc_hd__a21oi_1 into sky130_fd_sc_hd__a21oi_1.ext:
Extracting sky130_fd_sc_hd__a21boi_2 into sky130_fd_sc_hd__a21boi_2.ext:
Extracting sky130_fd_sc_hd__o31a_1 into sky130_fd_sc_hd__o31a_1.ext:
Extracting sky130_fd_sc_hd__o31a_2 into sky130_fd_sc_hd__o31a_2.ext:
Extracting sky130_fd_sc_hd__or3_2 into sky130_fd_sc_hd__or3_2.ext:
Extracting sky130_fd_sc_hd__or3_1 into sky130_fd_sc_hd__or3_1.ext:
Extracting sky130_fd_sc_hd__mux4_2 into sky130_fd_sc_hd__mux4_2.ext:
Extracting sky130_fd_sc_hd__or3b_4 into sky130_fd_sc_hd__or3b_4.ext:
Extracting sky130_fd_sc_hd__dfxtp_2 into sky130_fd_sc_hd__dfxtp_2.ext:
Extracting sky130_fd_sc_hd__dfxtp_1 into sky130_fd_sc_hd__dfxtp_1.ext:
Extracting precharge_bank into precharge_bank.ext:
Extracting 32x1024_truncation_memory_post into 32x1024_truncation_memory_post.ext:
Extracting truncation_SRAM into truncation_SRAM.ext:
Extracting sky130_fd_sc_hd__nor2_4 into sky130_fd_sc_hd__nor2_4.ext:
Extracting sky130_fd_sc_hd__nor2_8 into sky130_fd_sc_hd__nor2_8.ext:
Extracting sky130_fd_sc_hd__buf_12 into sky130_fd_sc_hd__buf_12.ext:
Extracting sky130_fd_sc_hd__buf_4 into sky130_fd_sc_hd__buf_4.ext:
Extracting sky130_fd_sc_hd__buf_8 into sky130_fd_sc_hd__buf_8.ext:
Extracting sky130_fd_sc_hd__buf_6 into sky130_fd_sc_hd__buf_6.ext:
Extracting sky130_fd_sc_hd__nand2_8 into sky130_fd_sc_hd__nand2_8.ext:
Extracting sky130_fd_sc_hd__or2_4 into sky130_fd_sc_hd__or2_4.ext:
Extracting sky130_fd_sc_hd__clkbuf_8 into sky130_fd_sc_hd__clkbuf_8.ext:
Extracting sky130_fd_sc_hd__nand2b_4 into sky130_fd_sc_hd__nand2b_4.ext:
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:
Extracting sky130_fd_sc_hd__and4_4 into sky130_fd_sc_hd__and4_4.ext:
Extracting sky130_fd_sc_hd__nand2b_2 into sky130_fd_sc_hd__nand2b_2.ext:
Extracting sky130_fd_sc_hd__or4bb_4 into sky130_fd_sc_hd__or4bb_4.ext:
Extracting sky130_fd_sc_hd__and4bb_4 into sky130_fd_sc_hd__and4bb_4.ext:
Extracting sky130_fd_sc_hd__or4_4 into sky130_fd_sc_hd__or4_4.ext:
Extracting sky130_fd_sc_hd__and4b_4 into sky130_fd_sc_hd__and4b_4.ext:
Extracting sky130_fd_sc_hd__or4b_4 into sky130_fd_sc_hd__or4b_4.ext:
Extracting sky130_fd_sc_hd__nand4b_4 into sky130_fd_sc_hd__nand4b_4.ext:
Extracting sky130_fd_sc_hd__nor4_4 into sky130_fd_sc_hd__nor4_4.ext:
Extracting sky130_fd_sc_hd__nand4_4 into sky130_fd_sc_hd__nand4_4.ext:
Extracting sky130_fd_sc_hd__nor4_1 into sky130_fd_sc_hd__nor4_1.ext:
Extracting sky130_fd_sc_hd__nand3b_4 into sky130_fd_sc_hd__nand3b_4.ext:
Extracting sky130_fd_sc_hd__nand3_4 into sky130_fd_sc_hd__nand3_4.ext:
Extracting sky130_fd_sc_hd__a21o_2 into sky130_fd_sc_hd__a21o_2.ext:
Extracting sky130_fd_sc_hd__a21o_1 into sky130_fd_sc_hd__a21o_1.ext:
Extracting sky130_fd_sc_hd__o211a_2 into sky130_fd_sc_hd__o211a_2.ext:
Extracting sky130_fd_sc_hd__nand2_1 into sky130_fd_sc_hd__nand2_1.ext:
Extracting sky130_fd_sc_hd__o21a_4 into sky130_fd_sc_hd__o21a_4.ext:
Extracting sky130_fd_sc_hd__o21ai_4 into sky130_fd_sc_hd__o21ai_4.ext:
Extracting sky130_fd_sc_hd__nor3b_2 into sky130_fd_sc_hd__nor3b_2.ext:
Extracting sky130_fd_sc_hd__a21boi_1 into sky130_fd_sc_hd__a21boi_1.ext:
Extracting sky130_fd_sc_hd__nor3b_4 into sky130_fd_sc_hd__nor3b_4.ext:
Extracting sky130_fd_sc_hd__or4_1 into sky130_fd_sc_hd__or4_1.ext:
Extracting sky130_fd_sc_hd__or4_2 into sky130_fd_sc_hd__or4_2.ext:
Extracting sky130_fd_sc_hd__nand2_4 into sky130_fd_sc_hd__nand2_4.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__nor3_1 into sky130_fd_sc_hd__nor3_1.ext:
Extracting sky130_fd_sc_hd__nor3b_1 into sky130_fd_sc_hd__nor3b_1.ext:
Extracting sky130_fd_sc_hd__and3b_1 into sky130_fd_sc_hd__and3b_1.ext:
Extracting sky130_fd_sc_hd__and3_1 into sky130_fd_sc_hd__and3_1.ext:
Extracting sky130_fd_sc_hd__and2_1 into sky130_fd_sc_hd__and2_1.ext:
Extracting sky130_fd_sc_hd__mux2_1 into sky130_fd_sc_hd__mux2_1.ext:
Extracting sky130_fd_sc_hd__or2b_4 into sky130_fd_sc_hd__or2b_4.ext:
Extracting sky130_fd_sc_hd__and2b_4 into sky130_fd_sc_hd__and2b_4.ext:
Extracting sky130_fd_sc_hd__and2_4 into sky130_fd_sc_hd__and2_4.ext:
Extracting sky130_fd_sc_hd__a21bo_4 into sky130_fd_sc_hd__a21bo_4.ext:
Extracting sky130_fd_sc_hd__and2b_2 into sky130_fd_sc_hd__and2b_2.ext:
Extracting sky130_fd_sc_hd__or3b_2 into sky130_fd_sc_hd__or3b_2.ext:
Extracting sky130_fd_sc_hd__o211a_4 into sky130_fd_sc_hd__o211a_4.ext:
Extracting sky130_fd_sc_hd__o311a_4 into sky130_fd_sc_hd__o311a_4.ext:
Extracting sky130_fd_sc_hd__or2_2 into sky130_fd_sc_hd__or2_2.ext:
Extracting sky130_fd_sc_hd__a311o_4 into sky130_fd_sc_hd__a311o_4.ext:
Extracting sky130_fd_sc_hd__o221a_4 into sky130_fd_sc_hd__o221a_4.ext:
Extracting sky130_fd_sc_hd__o221a_2 into sky130_fd_sc_hd__o221a_2.ext:
Extracting sky130_fd_sc_hd__o21bai_4 into sky130_fd_sc_hd__o21bai_4.ext:
Extracting sram_4t_layout_32x1 into sram_4t_layout_32x1.ext:
Extracting sram_4t_layout_32x10 into sram_4t_layout_32x10.ext:
Extracting sram_6t_32x1 into sram_6t_32x1.ext:
Extracting sram_6t_32x10 into sram_6t_32x10.ext:
Extracting sram_6t_4t into sram_6t_4t.ext:
Extracting privacy_SRAM into privacy_SRAM.ext:
Extracting sky130_fd_sc_hd__and3_4 into sky130_fd_sc_hd__and3_4.ext:
Extracting sky130_fd_sc_hd__and3b_4 into sky130_fd_sc_hd__and3b_4.ext:
Extracting sky130_fd_sc_hd__or4bb_2 into sky130_fd_sc_hd__or4bb_2.ext:
Extracting sky130_fd_sc_hd__inv_8 into sky130_fd_sc_hd__inv_8.ext:
Extracting core_flat_v4 into core_flat_v4.ext:
Extracting user_proj_IMPACT_HEAD into user_proj_IMPACT_HEAD.ext:
Extracting user_project_wrapper into user_project_wrapper.ext:
Total of 10 warnings.
Devs merged: 0
Devs merged: 0
Devs merged: 0
Devs merged: 0
Devs merged: 28
Devs merged: 28
Devs merged: 40
Devs merged: 40
Devs merged: 68
Devs merged: 72
Devs merged: 78
Devs merged: 78
Devs merged: 84
Devs merged: 86
Devs merged: 86
Devs merged: 114
Devs merged: 126
Devs merged: 126
Devs merged: 126
Devs merged: 126
Devs merged: 132
Devs merged: 132
Devs merged: 142
Devs merged: 148
Devs merged: 150
Devs merged: 166
Devs merged: 166
Devs merged: 202
Devs merged: 214
Devs merged: 238
Devs merged: 244
Devs merged: 246
Devs merged: 252
Devs merged: 270
Devs merged: 288
Devs merged: 294
Devs merged: 294
Devs merged: 298
Devs merged: 314
Devs merged: 316
Devs merged: 334
Devs merged: 350
Devs merged: 352
Devs merged: 352
Devs merged: 368
Devs merged: 368
Devs merged: 368
Devs merged: 816
Devs merged: 818
Devs merged: 818
Devs merged: 818
Devs merged: 818
Devs merged: 818
Devs merged: 818
Devs merged: 818
Devs merged: 818
Devs merged: 820
Devs merged: 838
Devs merged: 844
Devs merged: 862
Devs merged: 868
Devs merged: 874
Devs merged: 874
Devs merged: 876
Devs merged: 894
Devs merged: 894
Devs merged: 894
Devs merged: 900
Devs merged: 902
Devs merged: 902
Devs merged: 902
Devs merged: 902
Devs merged: 904
Devs merged: 910
Devs merged: 934
Devs merged: 940
Devs merged: 946
Devs merged: 948
Devs merged: 948
Devs merged: 952
Devs merged: 970
Devs merged: 970
Devs merged: 994
Devs merged: 996
Devs merged: 998
Devs merged: 1004
Devs merged: 1006
Devs merged: 1016
Devs merged: 1016
Devs merged: 1020
Devs merged: 1022
Devs merged: 1036
Devs merged: 1048
Devs merged: 1054
Devs merged: 1064
Devs merged: 1064
Devs merged: 1064
exttospice finished.
Using technology "sky130B", version 1.0.446-0-gdd7771c
Creating layout hierarchy in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/ext/user_project_wrapper.hier...
 
Running CVC for oeb check...
Creating /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/ext/user_project_wrapper.cdl
Default cvcrc in default.cvcrc
CVC: Circuit Validation Check  Version 1.1.5
CVC: Log output to /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/cvc.oeb.log
CVC: Error output to /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/cvc.oeb.error.gz
CVC: Debug output to /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/cvc.oeb.debug.gz
CVC: Start: Tue Apr 23 23:04:51 2024

Using the following parameters for CVC (Circuit Validation Check) from /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/cvcrc.oeb
CVC_TOP = 'user_project_wrapper'
CVC_NETLIST = '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/ext/user_project_wrapper.cdl.gz'
CVC_MODE = 'user_project_wrapper'
CVC_MODEL_FILE = '/root/mpw_precheck/checks/be_checks//tech/sky130B/cvc.models'
CVC_POWER_FILE = '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/cvc.power.user_project_wrapper'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/cvc.oeb.log'
CVC_REPORT_TITLE = 'CVC user_project_wrapper'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
CVC_MODEL_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/ext/user_project_wrapper.cdl.gz

Read 49 circuits, 2 instances, 203003 devicesRead 97 circuits, 636612 instances, 204347 devicesCdl fixed data size 14029925
Usage CDL: Time: 4  Memory: 421820  I/O: 4336  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 4  Memory: 483260  I/O: 4336  Swap: 0
CVC: 636614(636614) instances, 76908(76908) nets, 1126099(1126099) devices.
Setting power for mode...
Setting models...
CVC: Setting models ...
Setting model tolerances...
[?1034h** Stage 1/7: Enter command ?> c 6

> c 6
continuing for 6 step(s)
CVC: Shorting switches...
 model short...
	Shorted 0 short
 model sky130_fd_pr__res_generic_l1...
	Shorted 0 sky130_fd_pr__res_generic_l1
 model sky130_fd_pr__res_generic_m1...
	Shorted 0 sky130_fd_pr__res_generic_m1
 model sky130_fd_pr__res_generic_m2...
	Shorted 0 sky130_fd_pr__res_generic_m2
 model sky130_fd_pr__res_generic_m3...
	Shorted 0 sky130_fd_pr__res_generic_m3
 model sky130_fd_pr__res_generic_m4...
	Shorted 0 sky130_fd_pr__res_generic_m4
 model sky130_fd_pr__res_generic_m5...
	Shorted 0 sky130_fd_pr__res_generic_m5
Setting instance power...
CVC: Linking devices...
	Average device/instance: 1000000/636475=1
Usage EQUIV: Time: 6  Memory: 547196  I/O: 4448  Swap: 0
Power nets 382
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 6  Memory: 547196  I/O: 4448  Swap: 0
Power nets 382
CVC: Calculating min/max voltages...
Processing trivial nets found 4226 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 6  Memory: 547388  I/O: 4448  Swap: 0
Power nets 2859
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 7  Memory: 547388  I/O: 4448  Swap: 0
Saving min/max voltages...
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 7  Memory: 552572  I/O: 4448  Swap: 0
Power nets 2859
Saving simulation voltages...
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 7  Memory: 553148  I/O: 4448  Swap: 0
Power nets 2859
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 4226 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 7  Memory: 553340  I/O: 4448  Swap: 0
Power nets 5315
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           2
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Model errors:          0
CVC: Unexpected voltage :   0
CVC: Total:                 2
Usage Total: Time: 8  Memory: 553916  I/O: 4496  Swap: 0
Virtual net update/access 970543/68574971
CVC: Log output to /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/tmp/cvc.oeb.log
CVC: End: Tue Apr 23 23:05:00 2024

** Stage 7/7: Enter command ?> gn io_in[0]

> gn io_in[0]
Net io_in[0]: 29
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[1]

> gn io_in[1]
Net io_in[1]: 40
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[2]

> gn io_in[2]
Net io_in[2]: 51
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[3]

> gn io_in[3]
Net io_in[3]: 60
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[4]

> gn io_in[4]
Net io_in[4]: 61
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[5]

> gn io_in[5]
Net io_in[5]: 62
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[6]

> gn io_in[6]
Net io_in[6]: 63
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[7]

> gn io_in[7]
Net io_in[7]: 64
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[8]

> gn io_in[8]
Net io_in[8]: 65
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[9]

> gn io_in[9]
Net io_in[9]: 66
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[10]

> gn io_in[10]
Net io_in[10]: 30
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[11]

> gn io_in[11]
Net io_in[11]: 31
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[12]

> gn io_in[12]
Net io_in[12]: 32
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[13]

> gn io_in[13]
Net io_in[13]: 33
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[14]

> gn io_in[14]
Net io_in[14]: 34
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[15]

> gn io_in[15]
Net io_in[15]: 35
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[16]

> gn io_in[16]
Net io_in[16]: 36
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[17]

> gn io_in[17]
Net io_in[17]: 37
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[18]

> gn io_in[18]
Net io_in[18]: 38
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[19]

> gn io_in[19]
Net io_in[19]: 39
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[20]

> gn io_in[20]
Net io_in[20]: 41
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[21]

> gn io_in[21]
Net io_in[21]: 42
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[22]

> gn io_in[22]
Net io_in[22]: 43
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[23]

> gn io_in[23]
Net io_in[23]: 44
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[24]

> gn io_in[24]
Net io_in[24]: 45
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[25]

> gn io_in[25]
Net io_in[25]: 46
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[26]

> gn io_in[26]
Net io_in[26]: 47
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[27]

> gn io_in[27]
Net io_in[27]: 48
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[28]

> gn io_in[28]
Net io_in[28]: 49
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[29]

> gn io_in[29]
Net io_in[29]: 50
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[30]

> gn io_in[30]
Net io_in[30]: 52
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[31]

> gn io_in[31]
Net io_in[31]: 53
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[32]

> gn io_in[32]
Net io_in[32]: 54
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[33]

> gn io_in[33]
Net io_in[33]: 55
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[34]

> gn io_in[34]
Net io_in[34]: 56
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[35]

> gn io_in[35]
Net io_in[35]: 57
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[36]

> gn io_in[36]
Net io_in[36]: 58
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[37]

> gn io_in[37]
Net io_in[37]: 59
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_out[0]

> gn io_out[0]
Net io_out[0]: 105
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[1]

> gn io_out[1]
Net io_out[1]: 116
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[2]

> gn io_out[2]
Net io_out[2]: 127
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[3]

> gn io_out[3]
Net io_out[3]: 136
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[4]

> gn io_out[4]
Net io_out[4]: 137
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[5]

> gn io_out[5]
Net io_out[5]: 138
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[6]

> gn io_out[6]
Net io_out[6]: 139
 connections: gate 0 source 1 drain 1 bulk 0

Initial min path
io_out[6]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_out[6]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_out[6]
->vssd1 r=1615
vssd* power 0.0 -> 0.0 power

Max path
io_out[6]
->vccd1 r=1050
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_out[7]

> gn io_out[7]
Net io_out[7]: 140
 connections: gate 0 source 1 drain 1 bulk 0

Initial min path
io_out[7]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_out[7]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_out[7]
->vssd1 r=1615
vssd* power 0.0 -> 0.0 power

Max path
io_out[7]
->vccd1 r=1050
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_out[8]

> gn io_out[8]
Net io_out[8]: 141
 connections: gate 0 source 1 drain 1 bulk 0

Initial min path
io_out[8]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_out[8]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_out[8]
->vssd1 r=1615
vssd* power 0.0 -> 0.0 power

Max path
io_out[8]
->vccd1 r=1050
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_out[9]

> gn io_out[9]
Net io_out[9]: 142
 connections: gate 0 source 1 drain 1 bulk 0

Initial min path
io_out[9]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_out[9]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_out[9]
->vssd1 r=1615
vssd* power 0.0 -> 0.0 power

Max path
io_out[9]
->vccd1 r=1050
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_out[10]

> gn io_out[10]
Net io_out[10]: 106
 connections: gate 0 source 1 drain 1 bulk 0

Initial min path
io_out[10]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_out[10]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_out[10]
->vssd1 r=1615
vssd* power 0.0 -> 0.0 power

Max path
io_out[10]
->vccd1 r=1050
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_out[11]

> gn io_out[11]
Net io_out[11]: 107
 connections: gate 0 source 1 drain 1 bulk 0

Initial min path
io_out[11]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_out[11]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_out[11]
->vssd1 r=1615
vssd* power 0.0 -> 0.0 power

Max path
io_out[11]
->vccd1 r=1050
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_out[12]

> gn io_out[12]
Net io_out[12]: 108
 connections: gate 0 source 1 drain 1 bulk 0

Initial min path
io_out[12]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_out[12]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_out[12]
->vssd1 r=1615
vssd* power 0.0 -> 0.0 power

Max path
io_out[12]
->vccd1 r=1050
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_out[13]

> gn io_out[13]
Net io_out[13]: 109
 connections: gate 0 source 1 drain 1 bulk 0

Initial min path
io_out[13]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_out[13]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_out[13]
->vssd1 r=1615
vssd* power 0.0 -> 0.0 power

Max path
io_out[13]
->vccd1 r=1050
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_out[14]

> gn io_out[14]
Net io_out[14]: 110
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[15]

> gn io_out[15]
Net io_out[15]: 111
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[16]

> gn io_out[16]
Net io_out[16]: 112
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[17]

> gn io_out[17]
Net io_out[17]: 113
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[18]

> gn io_out[18]
Net io_out[18]: 114
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[19]

> gn io_out[19]
Net io_out[19]: 115
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[20]

> gn io_out[20]
Net io_out[20]: 117
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[21]

> gn io_out[21]
Net io_out[21]: 118
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[22]

> gn io_out[22]
Net io_out[22]: 119
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[23]

> gn io_out[23]
Net io_out[23]: 120
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[24]

> gn io_out[24]
Net io_out[24]: 121
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[25]

> gn io_out[25]
Net io_out[25]: 122
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[26]

> gn io_out[26]
Net io_out[26]: 123
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[27]

> gn io_out[27]
Net io_out[27]: 124
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[28]

> gn io_out[28]
Net io_out[28]: 125
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[29]

> gn io_out[29]
Net io_out[29]: 126
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[30]

> gn io_out[30]
Net io_out[30]: 128
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[31]

> gn io_out[31]
Net io_out[31]: 129
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[32]

> gn io_out[32]
Net io_out[32]: 130
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[33]

> gn io_out[33]
Net io_out[33]: 131
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[34]

> gn io_out[34]
Net io_out[34]: 132
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[35]

> gn io_out[35]
Net io_out[35]: 133
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[36]

> gn io_out[36]
Net io_out[36]: 134
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_out[37]

> gn io_out[37]
Net io_out[37]: 135
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_oeb[0]

> gn io_oeb[0]
Net io_oeb[0]: 67
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_oeb[1]

> gn io_oeb[1]
Net io_oeb[1]: 78
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_oeb[2]

> gn io_oeb[2]
Net io_oeb[2]: 89
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_oeb[3]

> gn io_oeb[3]
Net io_oeb[3]: 98
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_oeb[4]

> gn io_oeb[4]
Net io_oeb[4]: 99
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn io_oeb[5]

> gn io_oeb[5]
Net io_oeb[5]: 100
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[5]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[5]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[5]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[5]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[5]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[5]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[6]

> gn io_oeb[6]
Net io_oeb[6]: 101
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[6]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[6]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[6]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[6]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[6]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[6]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[7]

> gn io_oeb[7]
Net io_oeb[7]: 102
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[7]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[7]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[7]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[7]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[7]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[7]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[8]

> gn io_oeb[8]
Net io_oeb[8]: 103
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[8]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[8]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[8]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[8]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[8]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[8]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[9]

> gn io_oeb[9]
Net io_oeb[9]: 104
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[9]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[9]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[9]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[9]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[9]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[9]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[10]

> gn io_oeb[10]
Net io_oeb[10]: 68
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[10]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[10]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[10]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[10]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[10]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[10]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[11]

> gn io_oeb[11]
Net io_oeb[11]: 69
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[11]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[11]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[11]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[11]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[11]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[11]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[12]

> gn io_oeb[12]
Net io_oeb[12]: 70
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[12]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[12]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[12]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[12]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[12]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[12]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[13]

> gn io_oeb[13]
Net io_oeb[13]: 71
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[13]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[13]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[13]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[13]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[13]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[13]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[14]

> gn io_oeb[14]
Net io_oeb[14]: 72
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[14]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[14]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[14]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[14]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[14]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[14]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[15]

> gn io_oeb[15]
Net io_oeb[15]: 73
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[15]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[15]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[15]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[15]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[15]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[15]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[16]

> gn io_oeb[16]
Net io_oeb[16]: 74
 connections: gate 0 source 1 drain 0 bulk 0

Initial min path
io_oeb[16]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial max path
io_oeb[16]
->vssd1
vssd* power 0.0 -> 0.0 power

Initial sim path
io_oeb[16]
->vssd1
vssd* power 0.0 -> 0.0 power

Min path
io_oeb[16]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Max path
io_oeb[16]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

Sim path
io_oeb[16]
->vssd1 r=5
vssd* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn io_oeb[17]

> gn io_oeb[17]
Net io_oeb[17]: 75
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[17]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[17]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[17]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[17]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[17]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[17]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[18]

> gn io_oeb[18]
Net io_oeb[18]: 76
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[18]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[18]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[18]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[18]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[18]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[18]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[19]

> gn io_oeb[19]
Net io_oeb[19]: 77
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[19]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[19]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[19]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[19]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[19]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[19]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[20]

> gn io_oeb[20]
Net io_oeb[20]: 79
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[20]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[20]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[20]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[20]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[20]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[20]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[21]

> gn io_oeb[21]
Net io_oeb[21]: 80
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[21]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[21]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[21]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[21]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[21]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[21]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[22]

> gn io_oeb[22]
Net io_oeb[22]: 81
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[22]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[22]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[22]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[22]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[22]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[22]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[23]

> gn io_oeb[23]
Net io_oeb[23]: 82
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[23]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[23]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[23]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[23]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[23]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[23]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[24]

> gn io_oeb[24]
Net io_oeb[24]: 83
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[24]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[24]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[24]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[24]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[24]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[24]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[25]

> gn io_oeb[25]
Net io_oeb[25]: 84
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[25]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[25]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[25]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[25]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[25]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[25]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[26]

> gn io_oeb[26]
Net io_oeb[26]: 85
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[26]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[26]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[26]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[26]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[26]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[26]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[27]

> gn io_oeb[27]
Net io_oeb[27]: 86
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[27]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[27]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[27]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[27]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[27]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[27]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[28]

> gn io_oeb[28]
Net io_oeb[28]: 87
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[28]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[28]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[28]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[28]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[28]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[28]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[29]

> gn io_oeb[29]
Net io_oeb[29]: 88
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[29]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[29]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[29]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[29]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[29]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[29]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[30]

> gn io_oeb[30]
Net io_oeb[30]: 90
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[30]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[30]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[30]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[30]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[30]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[30]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[31]

> gn io_oeb[31]
Net io_oeb[31]: 91
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[31]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[31]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[31]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[31]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[31]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[31]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[32]

> gn io_oeb[32]
Net io_oeb[32]: 92
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[32]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[32]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[32]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[32]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[32]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[32]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[33]

> gn io_oeb[33]
Net io_oeb[33]: 93
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[33]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[33]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[33]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[33]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[33]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[33]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[34]

> gn io_oeb[34]
Net io_oeb[34]: 94
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[34]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[34]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[34]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[34]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[34]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[34]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[35]

> gn io_oeb[35]
Net io_oeb[35]: 95
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[35]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[35]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[35]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[35]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[35]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[35]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[36]

> gn io_oeb[36]
Net io_oeb[36]: 96
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[36]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[36]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[36]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[36]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[36]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[36]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_oeb[37]

> gn io_oeb[37]
Net io_oeb[37]: 97
 connections: gate 0 source 0 drain 1 bulk 0

Initial min path
io_oeb[37]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial max path
io_oeb[37]
->vccd1
vccd* power 1.8 -> 1.8 power

Initial sim path
io_oeb[37]
->vccd1
vccd* power 1.8 -> 1.8 power

Min path
io_oeb[37]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Max path
io_oeb[37]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

Sim path
io_oeb[37]
->vccd1 r=5
vccd* power 1.8 -> 1.8 power

** Stage 7/7: Enter command ?> gn io_in[0]

> gn io_in[0]
Net io_in[0]: 29
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[1]

> gn io_in[1]
Net io_in[1]: 40
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[2]

> gn io_in[2]
Net io_in[2]: 51
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[3]

> gn io_in[3]
Net io_in[3]: 60
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[4]

> gn io_in[4]
Net io_in[4]: 61
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[5]

> gn io_in[5]
Net io_in[5]: 62
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[6]

> gn io_in[6]
Net io_in[6]: 63
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[7]

> gn io_in[7]
Net io_in[7]: 64
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[8]

> gn io_in[8]
Net io_in[8]: 65
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[9]

> gn io_in[9]
Net io_in[9]: 66
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[10]

> gn io_in[10]
Net io_in[10]: 30
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[11]

> gn io_in[11]
Net io_in[11]: 31
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[12]

> gn io_in[12]
Net io_in[12]: 32
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[13]

> gn io_in[13]
Net io_in[13]: 33
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[14]

> gn io_in[14]
Net io_in[14]: 34
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[15]

> gn io_in[15]
Net io_in[15]: 35
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[16]

> gn io_in[16]
Net io_in[16]: 36
 connections: gate 0 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[17]

> gn io_in[17]
Net io_in[17]: 37
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[18]

> gn io_in[18]
Net io_in[18]: 38
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[19]

> gn io_in[19]
Net io_in[19]: 39
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[20]

> gn io_in[20]
Net io_in[20]: 41
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[21]

> gn io_in[21]
Net io_in[21]: 42
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[22]

> gn io_in[22]
Net io_in[22]: 43
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[23]

> gn io_in[23]
Net io_in[23]: 44
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[24]

> gn io_in[24]
Net io_in[24]: 45
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[25]

> gn io_in[25]
Net io_in[25]: 46
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[26]

> gn io_in[26]
Net io_in[26]: 47
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[27]

> gn io_in[27]
Net io_in[27]: 48
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[28]

> gn io_in[28]
Net io_in[28]: 49
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[29]

> gn io_in[29]
Net io_in[29]: 50
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[30]

> gn io_in[30]
Net io_in[30]: 52
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[31]

> gn io_in[31]
Net io_in[31]: 53
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[32]

> gn io_in[32]
Net io_in[32]: 54
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[33]

> gn io_in[33]
Net io_in[33]: 55
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[34]

> gn io_in[34]
Net io_in[34]: 56
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[35]

> gn io_in[35]
Net io_in[35]: 57
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[36]

> gn io_in[36]
Net io_in[36]: 58
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn io_in[37]

> gn io_in[37]
Net io_in[37]: 59
 connections: gate 2 source 0 drain 0 bulk 0
 base definition io_in[*]
  default min unknown
  default sim unknown
  default max unknown
 defined as  input min@0.0 max@1.8 =>  min@0.0 max@1.8 input

** Stage 7/7: Enter command ?> gn analog_io[0]

> gn analog_io[0]
Net analog_io[0]: 0
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[1]

> gn analog_io[1]
Net analog_io[1]: 11
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[2]

> gn analog_io[2]
Net analog_io[2]: 21
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[3]

> gn analog_io[3]
Net analog_io[3]: 22
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[4]

> gn analog_io[4]
Net analog_io[4]: 23
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[5]

> gn analog_io[5]
Net analog_io[5]: 24
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[6]

> gn analog_io[6]
Net analog_io[6]: 25
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[7]

> gn analog_io[7]
Net analog_io[7]: 26
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[8]

> gn analog_io[8]
Net analog_io[8]: 27
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[9]

> gn analog_io[9]
Net analog_io[9]: 28
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[10]

> gn analog_io[10]
Net analog_io[10]: 1
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[11]

> gn analog_io[11]
Net analog_io[11]: 2
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[12]

> gn analog_io[12]
Net analog_io[12]: 3
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[13]

> gn analog_io[13]
Net analog_io[13]: 4
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[14]

> gn analog_io[14]
Net analog_io[14]: 5
 connections: gate 0 source 2 drain 2 bulk 0

Initial min path
analog_io[14]
->/Xmprj/Xcore_flat_v4/a_n32420_1591#
->/Xmprj/Xcore_flat_v4/a_n24086_764#
->vssa1
vssa* power 0.0 -> 0.0 power

Initial max path
analog_io[14]
->/Xmprj/Xcore_flat_v4/a_n32420_1591#
->/Xmprj/Xcore_flat_v4/a_n24086_764#
->vssa1
vssa* power 0.0 -> 0.0 power

Min path
analog_io[14]
->/Xmprj/Xcore_flat_v4/a_n32678_n11721# r=175
->/Xmprj/Xcore_flat_v4/a_n24594_n12174# r=175
->vssa1 r=329
vssa* power 0.0 -> 0.0 power

Max path
analog_io[14]
->/Xmprj/Xcore_flat_v4/a_n32678_n11721# r=175
->/Xmprj/Xcore_flat_v4/a_n24594_n12174# r=175
->vssa1 r=329
vssa* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn analog_io[15]

> gn analog_io[15]
Net analog_io[15]: 6
 connections: gate 0 source 2 drain 2 bulk 0

Initial min path
analog_io[15]
->/Xmprj/Xcore_flat_v4/a_n262_16556#
->/Xmprj/Xcore_flat_v4/a_456_6638#
->vssa1
vssa* power 0.0 -> 0.0 power

Initial max path
analog_io[15]
->/Xmprj/Xcore_flat_v4/a_n262_16556#
->/Xmprj/Xcore_flat_v4/a_456_6638#
->vssa1
vssa* power 0.0 -> 0.0 power

Min path
analog_io[15]
->/Xmprj/Xcore_flat_v4/a_13050_16814# r=175
->/Xmprj/Xcore_flat_v4/a_1472_204# r=10
->/Xmprj/Xcore_flat_v4/a_340_200# r=7778
->analog_io[16] r=175
->/Xmprj/Xcore_flat_v4/a_222_n21792# r=175
->/Xmprj/Xcore_flat_v4/a_668_888# r=7778
->/Xmprj/Xcore_flat_v4/a_n262_16556# r=10
->/Xmprj/Xcore_flat_v4/a_456_6638# r=175
->vssa1 r=329
vssa* power 0.0 -> 0.0 power

Max path
analog_io[15]
->/Xmprj/Xcore_flat_v4/a_13050_16814# r=175
->/Xmprj/Xcore_flat_v4/a_13420_7236# r=175
->vssa1 r=329
vssa* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn analog_io[16]

> gn analog_io[16]
Net analog_io[16]: 7
 connections: gate 0 source 2 drain 2 bulk 0

Initial min path
analog_io[16]
->/Xmprj/Xcore_flat_v4/a_222_n21792#
->/Xmprj/Xcore_flat_v4/a_940_n11874#
->vssa1
vssa* power 0.0 -> 0.0 power

Initial max path
analog_io[16]
->/Xmprj/Xcore_flat_v4/a_222_n21792#
->/Xmprj/Xcore_flat_v4/a_940_n11874#
->vssa1
vssa* power 0.0 -> 0.0 power

Min path
analog_io[16]
->/Xmprj/Xcore_flat_v4/a_222_n21792# r=175
->/Xmprj/Xcore_flat_v4/a_668_888# r=7778
->/Xmprj/Xcore_flat_v4/a_n262_16556# r=10
->/Xmprj/Xcore_flat_v4/a_456_6638# r=175
->vssa1 r=329
vssa* power 0.0 -> 0.0 power

Max path
analog_io[16]
->/Xmprj/Xcore_flat_v4/a_222_n21792# r=175
->/Xmprj/Xcore_flat_v4/a_940_n11874# r=175
->vssa1 r=329
vssa* power 0.0 -> 0.0 power

** Stage 7/7: Enter command ?> gn analog_io[17]

> gn analog_io[17]
Net analog_io[17]: 8
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[18]

> gn analog_io[18]
Net analog_io[18]: 9
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[19]

> gn analog_io[19]
Net analog_io[19]: 10
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[20]

> gn analog_io[20]
Net analog_io[20]: 12
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[21]

> gn analog_io[21]
Net analog_io[21]: 13
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[22]

> gn analog_io[22]
Net analog_io[22]: 14
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[23]

> gn analog_io[23]
Net analog_io[23]: 15
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[24]

> gn analog_io[24]
Net analog_io[24]: 16
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[25]

> gn analog_io[25]
Net analog_io[25]: 17
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[26]

> gn analog_io[26]
Net analog_io[26]: 18
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[27]

> gn analog_io[27]
Net analog_io[27]: 19
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> gn analog_io[28]

> gn analog_io[28]
Net analog_io[28]: 20
 connections: gate 0 source 0 drain 0 bulk 0

** Stage 7/7: Enter command ?> q

> q
 gpio |   in   |   out  | analog |  oeb min/sim/max  | Message
  35  |      4 |        |        | vccd*/vccd*/vccd* | 
  26  |      4 |        |        | vccd*/vccd*/vccd* | 
  17  |      4 |        |        | vccd*/vccd*/vccd* | 
   4  |        |        |        |      /     /      | 
  36  |      4 |        |        | vccd*/vccd*/vccd* | 
  27  |      4 |        |        | vccd*/vccd*/vccd* | 
  18  |      4 |        |        | vccd*/vccd*/vccd* | 
   5  |      4 |        |        | vccd*/vccd*/vccd* | 
  37  |      4 |        |        | vccd*/vccd*/vccd* | 
  28  |      4 |        |        | vccd*/vccd*/vccd* | 
  19  |      4 |        |        | vccd*/vccd*/vccd* | 
   6  |        |      2 |        | vssd*/vssd*/vssd* | 
  29  |      4 |        |        | vccd*/vccd*/vccd* | 
   7  |        |      2 |        | vssd*/vssd*/vssd* | 
   8  |        |      2 |        | vssd*/vssd*/vssd* | 
   9  |        |      2 |        | vssd*/vssd*/vssd* | 
  10  |        |      2 |        | vssd*/vssd*/vssd* | 
  20  |      4 |        |        | vccd*/vccd*/vccd* | 
  11  |        |      2 |        | vssd*/vssd*/vssd* | 
  30  |      4 |        |        | vccd*/vccd*/vccd* | 
  21  |      4 |        |      4 | vccd*/vccd*/vccd* | Warning: both analog and digital connections
  12  |        |      2 |        | vssd*/vssd*/vssd* | 
  31  |      4 |        |        | vccd*/vccd*/vccd* | 
  22  |      4 |        |      4 | vccd*/vccd*/vccd* | Warning: both analog and digital connections
  13  |        |      2 |        | vssd*/vssd*/vssd* | 
   0  |        |        |        |      /     /      | 
  32  |      4 |        |        | vccd*/vccd*/vccd* | 
  23  |      4 |        |      4 | vccd*/vccd*/vccd* | Warning: both analog and digital connections
  14  |        |        |        | vssd*/vssd*/vssd* | 
   1  |        |        |        |      /     /      | 
  33  |      4 |        |        | vccd*/vccd*/vccd* | 
  24  |      4 |        |        | vccd*/vccd*/vccd* | 
  15  |        |        |        | vssd*/vssd*/vssd* | 
   2  |        |        |        |      /     /      | 
  34  |      4 |        |        | vccd*/vccd*/vccd* | 
  25  |      4 |        |        | vccd*/vccd*/vccd* | 
  16  |        |        |        | vssd*/vssd*/vssd* | 
   3  |        |        |        |      /     /      | 
