coretest_test_core
==================

The coretest module combined with the test_core as a test module. The
uart core is used as external interface.

This repo basically contains the top level wrapper that builds a
coretest system ready to be integrated into a real FPGA.

