V 51
K 234318506700 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 409
N 401
J 1205 875 3
J 1265 875 3
J 1265 975 2
J 1205 885 2
S 1 4
S 1 2
S 2 3
I 402 ML555_Production_REV01:PCI_VCC 1 1255 975 0 1 '
|R 17:27_8-11-04
C 401 3 2 0
I 398 ML555_Production_REV01:VCC3V3 1 1085 975 0 1 '
|R 1:54_12-11-01
C 399 2 2 0
N 268
J 530 830 2
J 470 830 3
J 730 830 2
J 700 830 3
J 700 700 5
J 280 780 2
J 280 700 3
J 880 680 2
J 880 780 2
J 880 700 5
J 760 710 2
J 760 700 5
J 470 700 5
J 390 700 5
J 390 760 2
S 2 1
S 13 2
S 4 3
S 5 4
S 13 5
S 7 6
S 7 14
S 8 10
S 10 9
S 12 10
S 12 11
S 5 12
S 14 13
S 14 15
N 223
J 1650 1350 3
J 1630 1350 2
J 1650 1190 5
J 1420 1350 3
J 1430 1350 2
J 1420 1190 5
J 1340 1250 2
J 1340 1190 5
J 1760 1200 2
J 1760 1190 5
J 1860 1170 2
J 1860 1270 2
J 1860 1190 5
J 1240 1270 2
J 1240 1190 3
S 2 1
S 3 1
S 6 3
S 4 5
S 8 6
S 8 7
S 15 8
S 10 9
S 3 10
S 11 13
S 13 12
S 15 14
S 10 13
S 6 4
N 235
J 690 1360 3
J 680 1360 2
J 690 1200 5
J 390 1260 2
J 390 1200 5
J 470 1360 3
J 480 1360 2
J 470 1200 5
J 880 1180 2
J 880 1280 2
J 880 1200 5
J 280 1280 2
J 280 1200 3
J 760 1200 5
J 760 1210 2
S 2 1
S 3 1
S 8 3
S 5 4
S 13 5
S 8 6
S 6 7
S 5 8
S 9 11
S 11 10
S 14 11
S 13 12
S 3 14
S 14 15
N 388
J 2075 970 2
J 2075 880 3
J 2020 880 2
S 2 1
S 3 2
I 358 ML555_Production_REV01:VCCAUX2V5 1 870 1440 0 1 '
|R 19:14_10-27-05
C 237 2 2 0
N 338
J 1770 775 2
J 1770 730 5
J 1770 710 2
J 1710 750 2
J 1710 730 5
J 1470 880 2
J 1455 880 3
J 1455 730 5
J 1415 775 2
J 1425 775 3
J 1425 730 5
J 1310 730 3
J 1310 765 2
S 2 1
S 3 2
S 5 2
S 5 4
S 8 5
S 7 6
S 8 7
S 11 8
S 9 10
S 11 10
S 12 11
S 12 13
I 353 sk_lvds_lib:GND 1 1760 690 0 1 '
|R 20:19_12-11-03
C 338 3 1 0
N 222
J 1760 1370 2
J 1760 1390 5
J 1860 1305 2
J 1860 1420 2
J 1860 1390 5
J 1630 1390 2
S 1 2
S 6 2
S 3 5
S 5 4
S 2 5
L 1780 1390 10 0 3 0 1 0 PCI_VCC
N 275
J 530 870 2
J 360 870 3
J 360 900 3
J 280 930 2
J 280 900 5
J 280 815 2
S 2 1
S 2 3
S 5 3
S 5 4
S 6 5
N 276
J 730 870 2
J 740 870 3
J 740 900 3
J 880 940 2
J 760 880 2
J 760 900 5
J 880 900 5
J 880 815 2
S 1 2
S 2 3
S 3 6
S 7 4
S 5 6
S 6 7
S 8 7
I 271 ML555_Production_REV01:VCC2V5 1 870 940 0 1 '
C 276 4 2 0
I 272 ML555_Production_REV01:GND 1 870 660 0 1 '
|R 20:19_12-11-03
C 268 8 1 0
I 273 ML555_Production_REV01:VCC5 1 270 930 0 1 '
|R 18:53_8-1-04
C 275 4 2 0
I 274 ML555_Production_REV01:CAPT_A_3216 1 270 780 0 1 '
|R 17:56_11-10-03
A 295 795 10 0 3 3 VALUE=10UF
A 295 805 10 0 3 3 REFDES=C20
C 275 6 4 0
A 265 805 10 0 3 3 #=1
C 268 6 3 0
A 265 780 10 0 3 3 #=2
I 239 ML555_Production_REV01:GND 1 870 1160 0 1 '
|R 20:19_12-11-03
C 235 9 1 0
I 240 ML555_Production_REV01:VCC5 1 270 1430 0 1 '
|R 18:53_8-1-04
C 234 3 2 0
I 241 ML555_Production_REV01:CAPT_A_3216 1 270 1280 0 1 '
|R 17:56_11-10-03
A 295 1295 10 0 3 3 VALUE=10UF
A 295 1305 10 0 3 3 REFDES=C407
C 234 1 4 0
A 265 1305 10 0 3 3 #=1
C 235 12 3 0
A 265 1280 10 0 3 3 #=2
N 221
J 1240 1305 2
J 1430 1390 2
J 1240 1390 5
J 1240 1420 2
S 1 3
S 3 2
S 3 4
I 226 ML555_Production_REV01:GND 1 1850 1150 0 1 '
|R 20:19_12-11-03
C 223 11 1 0
I 227 ML555_Production_REV01:VCC5 1 1230 1420 0 1 '
|R 18:53_8-1-04
C 221 4 2 0
I 228 ML555_Production_REV01:CAPT_A_3216 1 1230 1270 0 1 '
|R 17:56_11-10-03
A 1255 1285 10 0 3 3 VALUE=10UF
A 1255 1295 10 0 3 3 REFDES=C28
C 221 1 4 0
A 1225 1295 10 0 3 3 #=1
C 223 14 3 0
A 1225 1270 10 0 3 3 #=2
I 1 ML555_Production_REV01:CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=30
A 1872 52 15 0 3 3 @DATETIME=9-6-2006_12:04
A 1702 52 10 0 3 3 @SHEETTOTAL=37
N 234
J 280 1315 2
J 280 1400 5
J 280 1430 2
J 480 1400 2
S 2 4
S 1 2
S 2 3
N 237
J 880 1315 2
J 880 1440 2
J 880 1400 5
J 760 1400 5
J 760 1380 2
J 680 1400 2
S 6 4
S 1 3
S 3 2
S 4 3
S 5 4
I 262 ML555_Production_REV01:R0402 1 780 1310 1 1 '
|R 17:16_9-9-04
A 770 1320 10 1 2 3 VALUE=31.6K
A 750 1340 10 1 5 3 REFDES=R378
C 237 5 2 0
A 759 1370 10 1 3 3 #=2
C 264 6 1 0
A 759 1324 10 1 9 3 #=1
I 263 ML555_Production_REV01:R0402 1 780 1210 1 1 '
|R 17:16_9-9-04
A 770 1230 10 1 2 3 VALUE=30.1K
A 750 1240 10 1 5 3 REFDES=R379
C 264 5 2 0
A 759 1270 10 1 3 3 #=2
C 235 15 1 0
A 759 1224 10 1 9 3 #=1
I 258 ML555_Production_REV01:R0402 1 410 1260 1 1 '
|R 17:16_9-9-04
A 400 1270 10 1 2 3 VALUE=100R
A 380 1290 10 1 5 3 REFDES=R44
C 259 3 2 0
A 389 1320 10 1 3 3 #=2
C 235 4 1 0
A 389 1274 10 1 9 3 #=1
I 281 ML555_Production_REV01:CAPT_B_3528 1 870 780 0 1 '
|R 17:56_11-10-03
A 895 795 10 0 3 3 VALUE=47UF
A 895 805 10 0 3 3 REFDES=C409
C 276 8 4 0
A 865 805 10 0 3 3 #=1
C 268 9 3 0
A 865 780 10 0 3 3 #=2
I 277 ML555_Production_REV01:R0402 1 780 810 1 1 '
|R 17:16_9-9-04
A 770 820 10 1 2 3 VALUE=31.6K
A 750 840 10 1 5 3 REFDES=R46
C 276 5 2 0
A 759 870 10 1 3 3 #=2
C 267 4 1 0
A 759 824 10 1 9 3 #=1
I 278 ML555_Production_REV01:R0402 1 780 710 1 1 '
|R 17:16_9-9-04
A 770 730 10 1 2 3 VALUE=30.1K
A 750 740 10 1 5 3 REFDES=R47
C 267 3 2 0
A 759 770 10 1 3 3 #=2
C 268 11 1 0
A 759 724 10 1 9 3 #=1
I 280 ML555_Production_REV01:R0402 1 410 760 1 1 '
|R 17:16_9-9-04
A 400 770 10 1 2 3 VALUE=100R
A 380 790 10 1 5 3 REFDES=R45
C 269 3 2 0
A 389 820 10 1 3 3 #=2
C 268 15 1 0
A 389 774 10 1 9 3 #=1
I 291 ML555_Production_REV01:R0402 1 1360 1250 1 1 '
|R 17:16_9-9-04
A 1350 1270 10 1 2 3 VALUE=100R
A 1330 1280 10 1 5 3 REFDES=R48
C 290 2 2 0
A 1339 1310 10 1 3 3 #=2
C 223 7 1 0
A 1339 1264 10 1 9 3 #=1
I 295 ML555_Production_REV01:CAPT_B_3528 1 1850 1270 0 1 '
|R 17:56_11-10-03
A 1875 1285 10 0 3 3 VALUE=47UF
A 1875 1295 10 0 3 3 REFDES=C27
C 222 3 4 0
A 1845 1295 10 0 3 3 #=1
C 223 12 3 0
A 1845 1270 10 0 3 3 #=2
I 286 ML555_Production_REV01:R0402 1 1780 1300 1 1 '
|R 17:16_9-9-04
A 1770 1310 10 1 2 3 VALUE=44.2K
A 1750 1330 10 1 5 3 REFDES=R229
C 222 1 2 0
A 1759 1360 10 1 3 3 #=2
C 283 6 1 0
A 1759 1314 10 1 9 3 #=1
I 287 ML555_Production_REV01:R0402 1 1780 1200 1 1 '
|R 17:16_9-9-04
A 1770 1220 10 1 2 3 VALUE=30.1K
A 1750 1230 10 1 5 3 REFDES=R230
C 283 5 2 0
A 1759 1260 10 1 3 3 #=2
C 223 9 1 0
A 1759 1214 10 1 9 3 #=1
I 225 ML555_Production_REV01:PCI_VCC 1 1850 1420 0 1 '
|R 17:27_8-11-04
C 222 4 2 0
I 343 ML555_Production_REV01:HDR_1X2 1 1375 765 0 1 '
|R 19:24_9-1-04
A 1380 805 10 0 2 3 REFDES=P37
C 338 9 151 0
A 1405 775 10 0 3 3 #=2
C 341 1 39 0
A 1405 785 10 0 3 3 #=1
I 379 ML555_Production_REV01:TPS75501KTT 1 480 1320 0 1 '
|R 13:47_12-20-05
A 580 1430 16 0 5 3 REFDES=U12
C 235 2 28 0
A 670 1360 10 0 3 3 #=6
C 264 3 26 0
A 670 1380 10 0 3 3 #=5
C 237 6 25 0
A 670 1400 10 0 3 3 #=4
C 235 7 27 0
A 490 1360 10 0 9 3 #=3
C 234 4 21 0
A 490 1400 10 0 9 3 #=2
C 259 2 22 0
A 490 1380 10 0 9 3 #=1
I 381 ML555_Production_REV01:TPS75501KTT 1 1430 1310 0 1 '
|R 13:47_12-20-05
A 1530 1420 16 0 5 3 REFDES=U14
C 223 2 28 0
A 1620 1350 10 0 3 3 #=6
C 283 1 26 0
A 1620 1370 10 0 3 3 #=5
C 222 6 25 0
A 1620 1390 10 0 3 3 #=4
C 223 5 27 0
A 1440 1350 10 0 9 3 #=3
C 221 2 21 0
A 1440 1390 10 0 9 3 #=2
C 290 1 22 0
A 1440 1370 10 0 9 3 #=1
N 336
J 1840 880 2
J 1770 810 2
J 1770 880 5
J 1680 880 2
S 3 1
S 2 3
S 4 3
L 1690 880 10 0 3 0 1 0 VR4_1V0
N 283
J 1630 1370 2
J 1690 1280 3
J 1690 1370 3
J 1760 1280 5
J 1760 1270 2
J 1760 1300 2
S 2 4
S 5 4
S 4 6
S 2 3
S 1 3
L 1650 1370 10 0 3 0 1 0 U14_FB
N 339
J 1710 820 2
J 1710 830 3
J 1680 830 2
S 1 2
S 3 2
L 1690 830 10 0 3 0 1 0 VR4_ADJ
N 259
J 390 1380 3
J 480 1380 2
J 390 1330 2
S 1 2
L 390 1380 10 0 3 0 1 0 U12_EN_B
S 3 1
N 290
J 1430 1370 2
J 1340 1320 2
J 1340 1370 3
S 3 1
L 1340 1370 10 0 3 0 1 0 U14_EN_B
S 2 3
N 341
J 1415 785 2
J 1425 785 3
J 1425 830 3
J 1470 830 2
S 1 2
S 3 4
L 1320 830 10 0 3 0 1 0 VR4_INHIBIT_B
S 2 3
N 269
J 530 850 2
J 390 850 3
J 390 830 2
S 2 1
L 440 850 10 0 3 0 1 0 U13_EN_B
S 3 2
N 264
J 720 1300 3
J 720 1380 3
J 680 1380 2
J 760 1300 5
J 760 1280 2
J 760 1310 2
S 1 4
S 5 4
S 4 6
S 3 2
L 690 1380 10 0 3 0 1 0 U12_FB
S 1 2
N 267
J 730 850 2
J 720 850 3
J 760 780 2
J 760 810 2
J 760 800 5
J 720 800 3
S 2 1
L 740 850 10 0 3 0 1 0 U13_FB
S 6 2
S 6 5
S 5 4
S 3 5
I 380 ML555_Production_REV01:TPS75501KTT 1 530 790 0 1 '
|R 13:47_12-20-05
A 630 900 16 0 5 3 REFDES=U13
C 268 3 28 0
A 720 830 10 0 3 3 #=6
C 267 1 26 0
A 720 850 10 0 3 3 #=5
C 276 1 25 0
A 720 870 10 0 3 3 #=4
C 268 1 27 0
A 540 830 10 0 9 3 #=3
C 275 1 21 0
A 540 870 10 0 9 3 #=2
C 269 1 22 0
A 540 850 10 0 9 3 #=1
I 347 ML555_Production_REV01:R0805 1 1730 750 1 1 '
|R 23:52_11-18-03
A 1720 770 10 1 2 3 VALUE=84.5K
A 1700 770 10 1 2 3 REFDES=R376
C 339 1 2 0
A 1709 810 10 1 3 3 #=2
C 338 4 1 0
A 1709 764 10 1 9 3 #=1
I 255 ML555_Production_REV01:CAPT_B_3528 1 870 1280 0 1 '
|R 17:56_11-10-03
A 895 1295 10 0 3 3 VALUE=47UF
A 895 1305 10 0 3 3 REFDES=C408
C 237 1 4 0
A 865 1305 10 0 3 3 #=1
C 235 10 3 0
A 865 1280 10 0 3 3 #=2
I 392 ML555_Production_REV01:CAPT_D_7343_6V 1 1300 765 0 1 '
|R 16:10_5-26-06
A 1325 780 10 0 3 3 VALUE=330UF
A 1325 790 10 0 3 3 REFDES=C403
C 340 3 4 0
A 1295 790 10 0 3 3 #=1
C 338 13 3 0
A 1295 765 10 0 3 3 #=2
I 393 ML555_Production_REV01:CAPT_D_7343_6V 1 1760 775 0 1 '
|R 16:10_5-26-06
A 1785 790 10 0 3 3 VALUE=330UF
A 1785 800 10 0 3 3 REFDES=C404
C 336 2 4 0
A 1755 800 10 0 3 3 #=1
C 338 1 3 0
A 1755 775 10 0 3 3 #=2
N 340
J 1175 850 3
J 1175 885 2
J 1310 800 2
J 1310 850 5
J 1470 850 2
S 1 4
S 3 4
S 4 5
S 1 2
N 399
J 1145 885 2
J 1095 975 2
J 1095 850 3
J 1145 850 3
S 4 1
S 3 2
S 3 4
I 404 sk_lvds_lib:SW_SLIDE_DPST 1 1125 885 0 1 '
|R 20:06_6-5-06
A 1165 965 10 0 3 3 REFDES=SW8
C 399 1 3 0
A 1145 905 10 3 1 3 #=3
C 340 2 2 0
A 1175 905 10 3 1 3 #=2
C 401 4 1 0
A 1205 905 10 3 1 3 #=1
I 408 ML555_Production_REV01:HDR_1X2H 1 1975 960 4 1 '
|R 17:53_11-14-05
A 1955 985 10 4 2 3 REFDES=P44
C 406 1 151 0
A 1960 980 10 6 3 3 #=2
C 405 1 39 0
A 1925 970 10 4 3 3 #=1
I 356 ML555_Production_REV01:VCCINT1V0 1 2065 970 0 1 '
|R 19:14_10-27-05
C 388 1 2 0
I 407 ML555_Production_REV01:RES_CUR_SENSE_SMT 1 1840 825 0 1 '
|R 20:09_6-7-06
A 1985 825 10 0 3 3 VALUE=R010
A 1865 915 10 0 9 3 REFDES=R273
C 406 2 4 0
A 1950 845 10 2 9 3 #=3
C 405 2 10 0
A 1900 915 10 2 1 3 #=2
C 388 3 2 0
A 2000 880 10 0 3 3 #=4
C 336 1 1 0
A 1860 880 10 0 9 3 #=1
N 405
J 1915 970 2
J 1900 935 2
J 1900 970 3
S 3 1
S 2 3
L 1770 955 10 0 3 0 1 0 VCCINT_1V0_S+
N 406
J 1975 970 2
J 1960 825 2
J 1960 810 3
J 2040 810 3
J 2040 970 3
S 1 5
S 3 2
S 4 5
S 3 4
L 1930 800 10 0 3 0 1 0 VCCINT_1V0_S-
T 1855 995 20 0 3 Current Meas. Header
Q 5 5 0
T 1215 880 20 0 3 PCIe
Q 5 3 0
T 710 630 20 0 3 6.0V Kemet T520B476M006ATE070
Q 5 5 0
T 715 1130 20 0 3 6.0V Kemet T520B476M006ATE070
Q 5 5 0
T 1775 1120 20 0 3 6.0V Kemet T520B476M006ATE070
Q 5 5 0
T 1790 1330 10 0 3 R1
T 1790 1230 10 0 3 R2
T 640 1020 36 0 3 @5A
T 790 840 10 0 3 R1
T 790 740 10 0 3 R2
T 370 1020 36 0 3 2.5089V
T 640 1520 36 0 3 @5A
T 1650 1510 36 0 3 @5A
T 790 1340 10 0 3 R1
T 790 1240 10 0 3 R2
T 370 1520 36 0 3 2.5089V
T 1380 1510 36 0 3 3.0214V
T 1640 295 36 0 3 4W/3V=1.33A
T 1640 345 36 0 3 1Vx4A=4W
T 1500 645 20 0 3 VCCNIT_1V0 via VR4 from
Q 5 3 0
T 1500 605 20 0 3 U14 PCI_VCC 3.0V Regulator
Q 5 3 0
T 1500 575 20 0 3 PCI Bus 3.3V
Q 5 3 0
T 300 1480 36 0 3 U12 2.5V Vccaux
T 360 980 36 0 3 U13 2.5V Vcco
T 1280 1460 36 0 3 U14 3.0V PCI_VCC
T 1190 645 20 0 3 Bus Mode
Q 5 3 0
T 115 245 36 0 3 U12 TPS75501 5Vin-to-2.5Vout (Vccaux)
Q 5 5 0
T 115 205 36 0 3 U13 TPS75501 5Vin-to-2.5Vout (Vcco)
Q 5 5 0
T 115 165 36 0 3 U14 TPS75501 5Vin-to-3.0Vout (PCI_VCC)
Q 5 5 0
T 1385 700 20 0 3 6V Kemet T520V337M006ATE025
Q 5 5 0
T 115 295 36 0 3 VR4 PTH03000 3.3Vin-to-1.0Vout (Vccint)
Q 5 5 0
T 110 100 36 0 3 Power Regulators - Sheet 2
T 1335 645 20 0 3 SW8 Position
Q 5 3 0
T 1390 605 20 0 3 2
Q 5 3 0
T 1390 575 20 0 3 1
Q 5 3 0
T 1200 605 20 0 3 PCIe
Q 5 3 0
T 1200 575 20 0 3 PCI/PCI-X
Q 5 3 0
T 1100 880 20 0 3 PCI
Q 5 3 0
T 1390 1040 36 0 3 3.0V input
T 1310 995 36 0 3 to FPGA Vccint
T 1410 955 36 0 3 1.0V @ 6A
T 1860 760 24 0 3 10mOhm 0.1% 3W
Q 5 5 0
I 409 ML555_Production_REV01:TI_PTH03000WAD 1 1470 790 0 1 '
|R 17:52_9-6-06
A 1560 895 16 0 3 3 REFDES=VR4
C 340 5 2 0
A 1490 850 10 0 9 3 #=2
C 336 4 3 0
A 1660 880 10 0 3 3 #=5
C 339 3 12 0
A 1660 830 10 0 3 3 #=4
C 341 4 1 0
A 1490 830 10 0 9 3 #=3
C 338 6 15 0
A 1490 880 10 0 9 3 #=1
E
