
AQS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ef0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800a090  0800a090  0000b090  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a58c  0800a58c  0000c1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a58c  0800a58c  0000b58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a594  0800a594  0000c1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a594  0800a594  0000b594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a598  0800a598  0000b598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800a59c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  200001ec  0800a788  0000c1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  0800a788  0000c5b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014ab7  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ea3  00000000  00000000  00020cd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  00023b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f73  00000000  00000000  00024f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e69  00000000  00000000  00025e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b42  00000000  00000000  0003fcfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ff9f  00000000  00000000  0005783e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f77dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bf0  00000000  00000000  000f7820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000fe410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a078 	.word	0x0800a078

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800a078 	.word	0x0800a078

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af02      	add	r7, sp, #8
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	f023 030f 	bic.w	r3, r3, #15
 8000ef4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	011b      	lsls	r3, r3, #4
 8000efa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	f043 030c 	orr.w	r3, r3, #12
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
 8000f08:	f043 0308 	orr.w	r3, r3, #8
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000f10:	7bbb      	ldrb	r3, [r7, #14]
 8000f12:	f043 030c 	orr.w	r3, r3, #12
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000f1a:	7bbb      	ldrb	r3, [r7, #14]
 8000f1c:	f043 0308 	orr.w	r3, r3, #8
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f24:	f107 0208 	add.w	r2, r7, #8
 8000f28:	2364      	movs	r3, #100	@ 0x64
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2304      	movs	r3, #4
 8000f2e:	214e      	movs	r1, #78	@ 0x4e
 8000f30:	4803      	ldr	r0, [pc, #12]	@ (8000f40 <lcd_send_cmd+0x5c>)
 8000f32:	f002 f885 	bl	8003040 <HAL_I2C_Master_Transmit>
}
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000254 	.word	0x20000254

08000f44 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af02      	add	r7, sp, #8
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	f023 030f 	bic.w	r3, r3, #15
 8000f54:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	f043 030d 	orr.w	r3, r3, #13
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	f043 0309 	orr.w	r3, r3, #9
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000f70:	7bbb      	ldrb	r3, [r7, #14]
 8000f72:	f043 030d 	orr.w	r3, r3, #13
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8000f7a:	7bbb      	ldrb	r3, [r7, #14]
 8000f7c:	f043 0309 	orr.w	r3, r3, #9
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f84:	f107 0208 	add.w	r2, r7, #8
 8000f88:	2364      	movs	r3, #100	@ 0x64
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2304      	movs	r3, #4
 8000f8e:	214e      	movs	r1, #78	@ 0x4e
 8000f90:	4803      	ldr	r0, [pc, #12]	@ (8000fa0 <lcd_send_data+0x5c>)
 8000f92:	f002 f855 	bl	8003040 <HAL_I2C_Master_Transmit>
}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000254 	.word	0x20000254

08000fa4 <lcd_clear>:

void lcd_clear (void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 8000faa:	2000      	movs	r0, #0
 8000fac:	f7ff ff9a 	bl	8000ee4 <lcd_send_cmd>
	for (int i=0; i<100; i++)
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	e005      	b.n	8000fc2 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8000fb6:	2020      	movs	r0, #32
 8000fb8:	f7ff ffc4 	bl	8000f44 <lcd_send_data>
	for (int i=0; i<100; i++)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b63      	cmp	r3, #99	@ 0x63
 8000fc6:	ddf6      	ble.n	8000fb6 <lcd_clear+0x12>
	}
}
 8000fc8:	bf00      	nop
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <lcd_init>:

void lcd_init (void)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000fd6:	2032      	movs	r0, #50	@ 0x32
 8000fd8:	f000 ff64 	bl	8001ea4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fdc:	2030      	movs	r0, #48	@ 0x30
 8000fde:	f7ff ff81 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000fe2:	2005      	movs	r0, #5
 8000fe4:	f000 ff5e 	bl	8001ea4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fe8:	2030      	movs	r0, #48	@ 0x30
 8000fea:	f7ff ff7b 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f000 ff58 	bl	8001ea4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000ff4:	2030      	movs	r0, #48	@ 0x30
 8000ff6:	f7ff ff75 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(10);
 8000ffa:	200a      	movs	r0, #10
 8000ffc:	f000 ff52 	bl	8001ea4 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001000:	2020      	movs	r0, #32
 8001002:	f7ff ff6f 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(10);
 8001006:	200a      	movs	r0, #10
 8001008:	f000 ff4c 	bl	8001ea4 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800100c:	2028      	movs	r0, #40	@ 0x28
 800100e:	f7ff ff69 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);
 8001012:	2001      	movs	r0, #1
 8001014:	f000 ff46 	bl	8001ea4 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001018:	2008      	movs	r0, #8
 800101a:	f7ff ff63 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);
 800101e:	2001      	movs	r0, #1
 8001020:	f000 ff40 	bl	8001ea4 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001024:	2001      	movs	r0, #1
 8001026:	f7ff ff5d 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);
 800102a:	2001      	movs	r0, #1
 800102c:	f000 ff3a 	bl	8001ea4 <HAL_Delay>
	HAL_Delay(1);
 8001030:	2001      	movs	r0, #1
 8001032:	f000 ff37 	bl	8001ea4 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001036:	2006      	movs	r0, #6
 8001038:	f7ff ff54 	bl	8000ee4 <lcd_send_cmd>
	HAL_Delay(1);
 800103c:	2001      	movs	r0, #1
 800103e:	f000 ff31 	bl	8001ea4 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001042:	200c      	movs	r0, #12
 8001044:	f7ff ff4e 	bl	8000ee4 <lcd_send_cmd>
}
 8001048:	bf00      	nop
 800104a:	bd80      	pop	{r7, pc}

0800104c <lcd_send_string>:

void lcd_send_string (char *str)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001054:	e006      	b.n	8001064 <lcd_send_string+0x18>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	1c5a      	adds	r2, r3, #1
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff ff70 	bl	8000f44 <lcd_send_data>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1f4      	bne.n	8001056 <lcd_send_string+0xa>
}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <Read_MQ135>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint32_t Read_MQ135() {		// czytanie wartości ADC z czujnika MQ
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
    uint32_t adc_value = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
    HAL_ADC_Start(&hadc1);
 8001082:	480b      	ldr	r0, [pc, #44]	@ (80010b0 <Read_MQ135+0x38>)
 8001084:	f000 ff76 	bl	8001f74 <HAL_ADC_Start>

    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8001088:	210a      	movs	r1, #10
 800108a:	4809      	ldr	r0, [pc, #36]	@ (80010b0 <Read_MQ135+0x38>)
 800108c:	f001 f859 	bl	8002142 <HAL_ADC_PollForConversion>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d103      	bne.n	800109e <Read_MQ135+0x26>
        adc_value = HAL_ADC_GetValue(&hadc1);
 8001096:	4806      	ldr	r0, [pc, #24]	@ (80010b0 <Read_MQ135+0x38>)
 8001098:	f001 f8de 	bl	8002258 <HAL_ADC_GetValue>
 800109c:	6078      	str	r0, [r7, #4]
    }
    HAL_ADC_Stop(&hadc1);
 800109e:	4804      	ldr	r0, [pc, #16]	@ (80010b0 <Read_MQ135+0x38>)
 80010a0:	f001 f81c 	bl	80020dc <HAL_ADC_Stop>
    return adc_value;
 80010a4:	687b      	ldr	r3, [r7, #4]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	2000020c 	.word	0x2000020c

080010b4 <update_measurement>:

void update_measurement(MQ135_Data *data) {		// przetworzenie wyniku odczytanego z ADC
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
    data->voltage = (Read_MQ135() * 2.97f) / 4095.0f;	// obliczenie napięcia 2.97 V VrefADC - voltomierz
 80010bc:	f7ff ffdc 	bl	8001078 <Read_MQ135>
 80010c0:	ee07 0a90 	vmov	s15, r0
 80010c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010c8:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80011ac <update_measurement+0xf8>
 80010cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010d0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80011b0 <update_measurement+0xfc>
 80010d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	edc3 7a00 	vstr	s15, [r3]
    data->Rs = ((5.0f - data->voltage) / data->voltage) * 10.0f;  // R_load = 10 kΩ - zmierzone omomierzem, 5V - Vcc
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	edd3 7a00 	vldr	s15, [r3]
 80010e4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80010e8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	ed93 7a00 	vldr	s14, [r3]
 80010f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010f6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80010fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	edc3 7a01 	vstr	s15, [r3, #4]
    data->ppm = 116.602f * powf((data->Rs / R0), -2.769f);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	edd3 7a01 	vldr	s15, [r3, #4]
 800110a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80011b4 <update_measurement+0x100>
 800110e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001112:	eddf 0a29 	vldr	s1, [pc, #164]	@ 80011b8 <update_measurement+0x104>
 8001116:	eeb0 0a47 	vmov.f32	s0, s14
 800111a:	f005 fcad 	bl	8006a78 <powf>
 800111e:	eef0 7a40 	vmov.f32	s15, s0
 8001122:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80011bc <update_measurement+0x108>
 8001126:	ee67 7a87 	vmul.f32	s15, s15, s14
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	edc3 7a02 	vstr	s15, [r3, #8]

    // ograniczenie GCI do 20000
    if (data->ppm > 20000) data->ppm = 20000;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	edd3 7a02 	vldr	s15, [r3, #8]
 8001136:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80011c0 <update_measurement+0x10c>
 800113a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800113e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001142:	dd02      	ble.n	800114a <update_measurement+0x96>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a1f      	ldr	r2, [pc, #124]	@ (80011c4 <update_measurement+0x110>)
 8001148:	609a      	str	r2, [r3, #8]

    // klasyfikacja jakosci powietrza
    if (data->ppm < 700) data->air_quality_level = 0;       // :D Great
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001150:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80011c8 <update_measurement+0x114>
 8001154:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800115c:	d503      	bpl.n	8001166 <update_measurement+0xb2>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	731a      	strb	r2, [r3, #12]
    else if (data->ppm < 2000) data->air_quality_level = 1;  // :) Good
    else if (data->ppm < 5000) data->air_quality_level = 2; // :|	Poor
    else data->air_quality_level = 3;                       // :(	Bad
}
 8001164:	e01e      	b.n	80011a4 <update_measurement+0xf0>
    else if (data->ppm < 2000) data->air_quality_level = 1;  // :) Good
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	edd3 7a02 	vldr	s15, [r3, #8]
 800116c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80011cc <update_measurement+0x118>
 8001170:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	d503      	bpl.n	8001182 <update_measurement+0xce>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2201      	movs	r2, #1
 800117e:	731a      	strb	r2, [r3, #12]
}
 8001180:	e010      	b.n	80011a4 <update_measurement+0xf0>
    else if (data->ppm < 5000) data->air_quality_level = 2; // :|	Poor
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	edd3 7a02 	vldr	s15, [r3, #8]
 8001188:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80011d0 <update_measurement+0x11c>
 800118c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d503      	bpl.n	800119e <update_measurement+0xea>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2202      	movs	r2, #2
 800119a:	731a      	strb	r2, [r3, #12]
}
 800119c:	e002      	b.n	80011a4 <update_measurement+0xf0>
    else data->air_quality_level = 3;                       // :(	Bad
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2203      	movs	r2, #3
 80011a2:	731a      	strb	r2, [r3, #12]
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	403e147b 	.word	0x403e147b
 80011b0:	457ff000 	.word	0x457ff000
 80011b4:	4285051f 	.word	0x4285051f
 80011b8:	c031374c 	.word	0xc031374c
 80011bc:	42e93439 	.word	0x42e93439
 80011c0:	469c4000 	.word	0x469c4000
 80011c4:	469c4000 	.word	0x469c4000
 80011c8:	442f0000 	.word	0x442f0000
 80011cc:	44fa0000 	.word	0x44fa0000
 80011d0:	459c4000 	.word	0x459c4000

080011d4 <lcd_printf>:
            printf("Found device at 0x%02X\r\n", addr << 1);
        }
    }
}

void lcd_printf(const char *fmt, ...) {		//printowanie po LCD
 80011d4:	b40f      	push	{r0, r1, r2, r3}
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b092      	sub	sp, #72	@ 0x48
 80011da:	af00      	add	r7, sp, #0
    char buffer[64]; // zwiększ jeśli masz długie ciągi znakow
    va_list args;
    va_start(args, fmt);
 80011dc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011e0:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 80011e2:	f107 0008 	add.w	r0, r7, #8
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80011ea:	2140      	movs	r1, #64	@ 0x40
 80011ec:	f006 fe5c 	bl	8007ea8 <vsniprintf>
    va_end(args);
    lcd_send_string(buffer);
 80011f0:	f107 0308 	add.w	r3, r7, #8
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ff29 	bl	800104c <lcd_send_string>
}
 80011fa:	bf00      	nop
 80011fc:	3748      	adds	r7, #72	@ 0x48
 80011fe:	46bd      	mov	sp, r7
 8001200:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001204:	b004      	add	sp, #16
 8001206:	4770      	bx	lr

08001208 <run_heating_sequence>:
        } \
    } while (0)

// sekwencja przygotowująca czujnik do pomiarów - nagrzewanie
void run_heating_sequence(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b094      	sub	sp, #80	@ 0x50
 800120c:	af02      	add	r7, sp, #8
    uint32_t total_seconds = 300; // 5 minut = 300 sekund
 800120e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001212:	637b      	str	r3, [r7, #52]	@ 0x34

    lcd_clear();
 8001214:	f7ff fec6 	bl	8000fa4 <lcd_clear>
    lcd_send_cmd(0x80);
 8001218:	2080      	movs	r0, #128	@ 0x80
 800121a:	f7ff fe63 	bl	8000ee4 <lcd_send_cmd>
    lcd_send_string("Nagrzewanie...");
 800121e:	485c      	ldr	r0, [pc, #368]	@ (8001390 <run_heating_sequence+0x188>)
 8001220:	f7ff ff14 	bl	800104c <lcd_send_string>
    lcd_send_cmd(0xC0);
 8001224:	20c0      	movs	r0, #192	@ 0xc0
 8001226:	f7ff fe5d 	bl	8000ee4 <lcd_send_cmd>

    for (uint32_t remaining = total_seconds; remaining > 0; --remaining)
 800122a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800122c:	647b      	str	r3, [r7, #68]	@ 0x44
 800122e:	e07b      	b.n	8001328 <run_heating_sequence+0x120>
    {
        if (heating_skipped) {
 8001230:	4b58      	ldr	r3, [pc, #352]	@ (8001394 <run_heating_sequence+0x18c>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b00      	cmp	r3, #0
 8001238:	d02c      	beq.n	8001294 <run_heating_sequence+0x8c>
            lcd_clear();
 800123a:	f7ff feb3 	bl	8000fa4 <lcd_clear>
            lcd_send_string("Pominieto...");
 800123e:	4856      	ldr	r0, [pc, #344]	@ (8001398 <run_heating_sequence+0x190>)
 8001240:	f7ff ff04 	bl	800104c <lcd_send_string>
            DELAY_MS(1000);
 8001244:	2300      	movs	r3, #0
 8001246:	643b      	str	r3, [r7, #64]	@ 0x40
 8001248:	e01f      	b.n	800128a <run_heating_sequence+0x82>
 800124a:	4b54      	ldr	r3, [pc, #336]	@ (800139c <run_heating_sequence+0x194>)
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	623b      	str	r3, [r7, #32]
 8001250:	4b53      	ldr	r3, [pc, #332]	@ (80013a0 <run_heating_sequence+0x198>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a53      	ldr	r2, [pc, #332]	@ (80013a4 <run_heating_sequence+0x19c>)
 8001256:	fba2 2303 	umull	r2, r3, r2, r3
 800125a:	0c9b      	lsrs	r3, r3, #18
 800125c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001260:	fb03 f202 	mul.w	r2, r3, r2
 8001264:	4b4e      	ldr	r3, [pc, #312]	@ (80013a0 <run_heating_sequence+0x198>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	494e      	ldr	r1, [pc, #312]	@ (80013a4 <run_heating_sequence+0x19c>)
 800126a:	fba1 1303 	umull	r1, r3, r1, r3
 800126e:	0c9b      	lsrs	r3, r3, #18
 8001270:	085b      	lsrs	r3, r3, #1
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	61fb      	str	r3, [r7, #28]
 8001276:	4b49      	ldr	r3, [pc, #292]	@ (800139c <run_heating_sequence+0x194>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	6a3a      	ldr	r2, [r7, #32]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	69fa      	ldr	r2, [r7, #28]
 8001280:	429a      	cmp	r2, r3
 8001282:	d8f8      	bhi.n	8001276 <run_heating_sequence+0x6e>
 8001284:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001286:	3301      	adds	r3, #1
 8001288:	643b      	str	r3, [r7, #64]	@ 0x40
 800128a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800128c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001290:	d3db      	bcc.n	800124a <run_heating_sequence+0x42>
            break;
 8001292:	e04c      	b.n	800132e <run_heating_sequence+0x126>
        }

        uint32_t min = remaining / 60;
 8001294:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001296:	4a44      	ldr	r2, [pc, #272]	@ (80013a8 <run_heating_sequence+0x1a0>)
 8001298:	fba2 2303 	umull	r2, r3, r2, r3
 800129c:	095b      	lsrs	r3, r3, #5
 800129e:	633b      	str	r3, [r7, #48]	@ 0x30
        uint32_t sec = remaining % 60;
 80012a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80012a2:	4b41      	ldr	r3, [pc, #260]	@ (80013a8 <run_heating_sequence+0x1a0>)
 80012a4:	fba3 1302 	umull	r1, r3, r3, r2
 80012a8:	0959      	lsrs	r1, r3, #5
 80012aa:	460b      	mov	r3, r1
 80012ac:	011b      	lsls	r3, r3, #4
 80012ae:	1a5b      	subs	r3, r3, r1
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        char line2[16];
        snprintf(line2, sizeof(line2), "Czas: %02lu:%02lu", min, sec);
 80012b6:	1d38      	adds	r0, r7, #4
 80012b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012be:	4a3b      	ldr	r2, [pc, #236]	@ (80013ac <run_heating_sequence+0x1a4>)
 80012c0:	2110      	movs	r1, #16
 80012c2:	f006 fd27 	bl	8007d14 <sniprintf>
        lcd_send_cmd(0xC0);
 80012c6:	20c0      	movs	r0, #192	@ 0xc0
 80012c8:	f7ff fe0c 	bl	8000ee4 <lcd_send_cmd>
        lcd_send_string(line2);
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff febc 	bl	800104c <lcd_send_string>

        DELAY_MS(1000);
 80012d4:	2300      	movs	r3, #0
 80012d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80012d8:	e01f      	b.n	800131a <run_heating_sequence+0x112>
 80012da:	4b30      	ldr	r3, [pc, #192]	@ (800139c <run_heating_sequence+0x194>)
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80012e0:	4b2f      	ldr	r3, [pc, #188]	@ (80013a0 <run_heating_sequence+0x198>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a2f      	ldr	r2, [pc, #188]	@ (80013a4 <run_heating_sequence+0x19c>)
 80012e6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ea:	0c9b      	lsrs	r3, r3, #18
 80012ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012f0:	fb03 f202 	mul.w	r2, r3, r2
 80012f4:	4b2a      	ldr	r3, [pc, #168]	@ (80013a0 <run_heating_sequence+0x198>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	492a      	ldr	r1, [pc, #168]	@ (80013a4 <run_heating_sequence+0x19c>)
 80012fa:	fba1 1303 	umull	r1, r3, r1, r3
 80012fe:	0c9b      	lsrs	r3, r3, #18
 8001300:	085b      	lsrs	r3, r3, #1
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <run_heating_sequence+0x194>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001310:	429a      	cmp	r2, r3
 8001312:	d8f8      	bhi.n	8001306 <run_heating_sequence+0xfe>
 8001314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001316:	3301      	adds	r3, #1
 8001318:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800131a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800131c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001320:	d3db      	bcc.n	80012da <run_heating_sequence+0xd2>
    for (uint32_t remaining = total_seconds; remaining > 0; --remaining)
 8001322:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001324:	3b01      	subs	r3, #1
 8001326:	647b      	str	r3, [r7, #68]	@ 0x44
 8001328:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800132a:	2b00      	cmp	r3, #0
 800132c:	d180      	bne.n	8001230 <run_heating_sequence+0x28>
    }

    lcd_clear();
 800132e:	f7ff fe39 	bl	8000fa4 <lcd_clear>
    lcd_send_string("Gotowe!");
 8001332:	481f      	ldr	r0, [pc, #124]	@ (80013b0 <run_heating_sequence+0x1a8>)
 8001334:	f7ff fe8a 	bl	800104c <lcd_send_string>
    DELAY_MS(1000);
 8001338:	2300      	movs	r3, #0
 800133a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800133c:	e01f      	b.n	800137e <run_heating_sequence+0x176>
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <run_heating_sequence+0x194>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	61bb      	str	r3, [r7, #24]
 8001344:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <run_heating_sequence+0x198>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a16      	ldr	r2, [pc, #88]	@ (80013a4 <run_heating_sequence+0x19c>)
 800134a:	fba2 2303 	umull	r2, r3, r2, r3
 800134e:	0c9b      	lsrs	r3, r3, #18
 8001350:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001354:	fb03 f202 	mul.w	r2, r3, r2
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <run_heating_sequence+0x198>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4911      	ldr	r1, [pc, #68]	@ (80013a4 <run_heating_sequence+0x19c>)
 800135e:	fba1 1303 	umull	r1, r3, r1, r3
 8001362:	0c9b      	lsrs	r3, r3, #18
 8001364:	085b      	lsrs	r3, r3, #1
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <run_heating_sequence+0x194>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	697a      	ldr	r2, [r7, #20]
 8001374:	429a      	cmp	r2, r3
 8001376:	d8f8      	bhi.n	800136a <run_heating_sequence+0x162>
 8001378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800137a:	3301      	adds	r3, #1
 800137c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800137e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001380:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001384:	d3db      	bcc.n	800133e <run_heating_sequence+0x136>
}
 8001386:	bf00      	nop
 8001388:	bf00      	nop
 800138a:	3748      	adds	r7, #72	@ 0x48
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	0800a0c4 	.word	0x0800a0c4
 8001394:	20000208 	.word	0x20000208
 8001398:	0800a0d4 	.word	0x0800a0d4
 800139c:	e000e010 	.word	0xe000e010
 80013a0:	20000000 	.word	0x20000000
 80013a4:	431bde83 	.word	0x431bde83
 80013a8:	88888889 	.word	0x88888889
 80013ac:	0800a0e4 	.word	0x0800a0e4
 80013b0:	0800a0f8 	.word	0x0800a0f8

080013b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ba:	f000 fd01 	bl	8001dc0 <HAL_Init>
  /* USER CODE BEGIN Init */
 // initialise_monitor_handles();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013be:	f000 f865 	bl	800148c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c2:	f000 f9d1 	bl	8001768 <MX_GPIO_Init>
  MX_ADC1_Init();
 80013c6:	f000 f8cb 	bl	8001560 <MX_ADC1_Init>
  MX_I2C1_Init();
 80013ca:	f000 f91b 	bl	8001604 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80013ce:	f000 f9a1 	bl	8001714 <MX_USART1_UART_Init>
  MX_TIM10_Init();
 80013d2:	f000 f97b 	bl	80016cc <MX_TIM10_Init>
  MX_SPI1_Init();
 80013d6:	f000 f943 	bl	8001660 <MX_SPI1_Init>
  MX_FATFS_Init();
 80013da:	f004 fc33 	bl	8005c44 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

 // init timera do przerwań i przesyłu przez BT
  HAL_TIM_Base_Start_IT(&htim10);
 80013de:	4824      	ldr	r0, [pc, #144]	@ (8001470 <main+0xbc>)
 80013e0:	f003 fac2 	bl	8004968 <HAL_TIM_Base_Start_IT>
  // inicjalizacja ekranu
  lcd_init();
 80013e4:	f7ff fdf5 	bl	8000fd2 <lcd_init>

  // printf("SD card demo debugging \r\n\r\n");

  run_heating_sequence();
 80013e8:	f7ff ff0e 	bl	8001208 <run_heating_sequence>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  update_measurement(&data);
 80013ec:	4821      	ldr	r0, [pc, #132]	@ (8001474 <main+0xc0>)
 80013ee:	f7ff fe61 	bl	80010b4 <update_measurement>
	  lcd_send_cmd (0x80|0x00); // linia 1, kol 1
 80013f2:	2080      	movs	r0, #128	@ 0x80
 80013f4:	f7ff fd76 	bl	8000ee4 <lcd_send_cmd>
	  lcd_printf("PPM: %.2f ", data.ppm);
 80013f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001474 <main+0xc0>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff f8ab 	bl	8000558 <__aeabi_f2d>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	481c      	ldr	r0, [pc, #112]	@ (8001478 <main+0xc4>)
 8001408:	f7ff fee4 	bl	80011d4 <lcd_printf>

	  lcd_send_cmd(0x80 | 0x40);  // linia 2, kol 1
 800140c:	20c0      	movs	r0, #192	@ 0xc0
 800140e:	f7ff fd69 	bl	8000ee4 <lcd_send_cmd>
	  lcd_printf("Air Quality: %d ", data.air_quality_level);
 8001412:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <main+0xc0>)
 8001414:	7b1b      	ldrb	r3, [r3, #12]
 8001416:	4619      	mov	r1, r3
 8001418:	4818      	ldr	r0, [pc, #96]	@ (800147c <main+0xc8>)
 800141a:	f7ff fedb 	bl	80011d4 <lcd_printf>

	  DELAY_MS(1000);
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	e01f      	b.n	8001464 <main+0xb0>
 8001424:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <main+0xcc>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <main+0xd0>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a16      	ldr	r2, [pc, #88]	@ (8001488 <main+0xd4>)
 8001430:	fba2 2303 	umull	r2, r3, r2, r3
 8001434:	0c9b      	lsrs	r3, r3, #18
 8001436:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800143a:	fb03 f202 	mul.w	r2, r3, r2
 800143e:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <main+0xd0>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4911      	ldr	r1, [pc, #68]	@ (8001488 <main+0xd4>)
 8001444:	fba1 1303 	umull	r1, r3, r1, r3
 8001448:	0c9b      	lsrs	r3, r3, #18
 800144a:	085b      	lsrs	r3, r3, #1
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	4b0b      	ldr	r3, [pc, #44]	@ (8001480 <main+0xcc>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	68ba      	ldr	r2, [r7, #8]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	429a      	cmp	r2, r3
 800145c:	d8f8      	bhi.n	8001450 <main+0x9c>
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	3301      	adds	r3, #1
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800146a:	d3db      	bcc.n	8001424 <main+0x70>
	  update_measurement(&data);
 800146c:	e7be      	b.n	80013ec <main+0x38>
 800146e:	bf00      	nop
 8001470:	20000300 	.word	0x20000300
 8001474:	20000390 	.word	0x20000390
 8001478:	0800a100 	.word	0x0800a100
 800147c:	0800a10c 	.word	0x0800a10c
 8001480:	e000e010 	.word	0xe000e010
 8001484:	20000000 	.word	0x20000000
 8001488:	431bde83 	.word	0x431bde83

0800148c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b094      	sub	sp, #80	@ 0x50
 8001490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001492:	f107 0320 	add.w	r3, r7, #32
 8001496:	2230      	movs	r2, #48	@ 0x30
 8001498:	2100      	movs	r1, #0
 800149a:	4618      	mov	r0, r3
 800149c:	f006 fda6 	bl	8007fec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a0:	f107 030c 	add.w	r3, r7, #12
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b0:	2300      	movs	r3, #0
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	4b28      	ldr	r3, [pc, #160]	@ (8001558 <SystemClock_Config+0xcc>)
 80014b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b8:	4a27      	ldr	r2, [pc, #156]	@ (8001558 <SystemClock_Config+0xcc>)
 80014ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014be:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c0:	4b25      	ldr	r3, [pc, #148]	@ (8001558 <SystemClock_Config+0xcc>)
 80014c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014cc:	2300      	movs	r3, #0
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	4b22      	ldr	r3, [pc, #136]	@ (800155c <SystemClock_Config+0xd0>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a21      	ldr	r2, [pc, #132]	@ (800155c <SystemClock_Config+0xd0>)
 80014d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014da:	6013      	str	r3, [r2, #0]
 80014dc:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <SystemClock_Config+0xd0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014e8:	2302      	movs	r3, #2
 80014ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ec:	2301      	movs	r3, #1
 80014ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014f0:	2310      	movs	r3, #16
 80014f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014f4:	2302      	movs	r3, #2
 80014f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014f8:	2300      	movs	r3, #0
 80014fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014fc:	2308      	movs	r3, #8
 80014fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001500:	2360      	movs	r3, #96	@ 0x60
 8001502:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001504:	2302      	movs	r3, #2
 8001506:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001508:	2308      	movs	r3, #8
 800150a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150c:	f107 0320 	add.w	r3, r7, #32
 8001510:	4618      	mov	r0, r3
 8001512:	f002 f8ef 	bl	80036f4 <HAL_RCC_OscConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800151c:	f000 f9e0 	bl	80018e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001520:	230f      	movs	r3, #15
 8001522:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001524:	2302      	movs	r3, #2
 8001526:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800152c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001530:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001532:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001536:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001538:	f107 030c 	add.w	r3, r7, #12
 800153c:	2103      	movs	r1, #3
 800153e:	4618      	mov	r0, r3
 8001540:	f002 fb50 	bl	8003be4 <HAL_RCC_ClockConfig>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800154a:	f000 f9c9 	bl	80018e0 <Error_Handler>
  }
}
 800154e:	bf00      	nop
 8001550:	3750      	adds	r7, #80	@ 0x50
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40023800 	.word	0x40023800
 800155c:	40007000 	.word	0x40007000

08001560 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001566:	463b      	mov	r3, r7
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001572:	4b21      	ldr	r3, [pc, #132]	@ (80015f8 <MX_ADC1_Init+0x98>)
 8001574:	4a21      	ldr	r2, [pc, #132]	@ (80015fc <MX_ADC1_Init+0x9c>)
 8001576:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001578:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <MX_ADC1_Init+0x98>)
 800157a:	2200      	movs	r2, #0
 800157c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800157e:	4b1e      	ldr	r3, [pc, #120]	@ (80015f8 <MX_ADC1_Init+0x98>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001584:	4b1c      	ldr	r3, [pc, #112]	@ (80015f8 <MX_ADC1_Init+0x98>)
 8001586:	2200      	movs	r2, #0
 8001588:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800158a:	4b1b      	ldr	r3, [pc, #108]	@ (80015f8 <MX_ADC1_Init+0x98>)
 800158c:	2200      	movs	r2, #0
 800158e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001590:	4b19      	ldr	r3, [pc, #100]	@ (80015f8 <MX_ADC1_Init+0x98>)
 8001592:	2200      	movs	r2, #0
 8001594:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001598:	4b17      	ldr	r3, [pc, #92]	@ (80015f8 <MX_ADC1_Init+0x98>)
 800159a:	2200      	movs	r2, #0
 800159c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800159e:	4b16      	ldr	r3, [pc, #88]	@ (80015f8 <MX_ADC1_Init+0x98>)
 80015a0:	4a17      	ldr	r2, [pc, #92]	@ (8001600 <MX_ADC1_Init+0xa0>)
 80015a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015a4:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <MX_ADC1_Init+0x98>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015aa:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <MX_ADC1_Init+0x98>)
 80015ac:	2201      	movs	r2, #1
 80015ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015b0:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <MX_ADC1_Init+0x98>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015b8:	4b0f      	ldr	r3, [pc, #60]	@ (80015f8 <MX_ADC1_Init+0x98>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015be:	480e      	ldr	r0, [pc, #56]	@ (80015f8 <MX_ADC1_Init+0x98>)
 80015c0:	f000 fc94 	bl	8001eec <HAL_ADC_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80015ca:	f000 f989 	bl	80018e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015ce:	2301      	movs	r3, #1
 80015d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015d2:	2301      	movs	r3, #1
 80015d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015d6:	2300      	movs	r3, #0
 80015d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015da:	463b      	mov	r3, r7
 80015dc:	4619      	mov	r1, r3
 80015de:	4806      	ldr	r0, [pc, #24]	@ (80015f8 <MX_ADC1_Init+0x98>)
 80015e0:	f000 fe48 	bl	8002274 <HAL_ADC_ConfigChannel>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80015ea:	f000 f979 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	2000020c 	.word	0x2000020c
 80015fc:	40012000 	.word	0x40012000
 8001600:	0f000001 	.word	0x0f000001

08001604 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001608:	4b12      	ldr	r3, [pc, #72]	@ (8001654 <MX_I2C1_Init+0x50>)
 800160a:	4a13      	ldr	r2, [pc, #76]	@ (8001658 <MX_I2C1_Init+0x54>)
 800160c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800160e:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001610:	4a12      	ldr	r2, [pc, #72]	@ (800165c <MX_I2C1_Init+0x58>)
 8001612:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001614:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800161a:	4b0e      	ldr	r3, [pc, #56]	@ (8001654 <MX_I2C1_Init+0x50>)
 800161c:	2200      	movs	r2, #0
 800161e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001622:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001626:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001628:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <MX_I2C1_Init+0x50>)
 800162a:	2200      	movs	r2, #0
 800162c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800162e:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001630:	2200      	movs	r2, #0
 8001632:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001634:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001636:	2200      	movs	r2, #0
 8001638:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <MX_I2C1_Init+0x50>)
 800163c:	2200      	movs	r2, #0
 800163e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001640:	4804      	ldr	r0, [pc, #16]	@ (8001654 <MX_I2C1_Init+0x50>)
 8001642:	f001 fbb9 	bl	8002db8 <HAL_I2C_Init>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800164c:	f000 f948 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000254 	.word	0x20000254
 8001658:	40005400 	.word	0x40005400
 800165c:	000186a0 	.word	0x000186a0

08001660 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001664:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <MX_SPI1_Init+0x64>)
 8001666:	4a18      	ldr	r2, [pc, #96]	@ (80016c8 <MX_SPI1_Init+0x68>)
 8001668:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800166a:	4b16      	ldr	r3, [pc, #88]	@ (80016c4 <MX_SPI1_Init+0x64>)
 800166c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001670:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001672:	4b14      	ldr	r3, [pc, #80]	@ (80016c4 <MX_SPI1_Init+0x64>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <MX_SPI1_Init+0x64>)
 800167a:	2200      	movs	r2, #0
 800167c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800167e:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <MX_SPI1_Init+0x64>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001684:	4b0f      	ldr	r3, [pc, #60]	@ (80016c4 <MX_SPI1_Init+0x64>)
 8001686:	2200      	movs	r2, #0
 8001688:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800168a:	4b0e      	ldr	r3, [pc, #56]	@ (80016c4 <MX_SPI1_Init+0x64>)
 800168c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001690:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001692:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <MX_SPI1_Init+0x64>)
 8001694:	2238      	movs	r2, #56	@ 0x38
 8001696:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001698:	4b0a      	ldr	r3, [pc, #40]	@ (80016c4 <MX_SPI1_Init+0x64>)
 800169a:	2200      	movs	r2, #0
 800169c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800169e:	4b09      	ldr	r3, [pc, #36]	@ (80016c4 <MX_SPI1_Init+0x64>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a4:	4b07      	ldr	r3, [pc, #28]	@ (80016c4 <MX_SPI1_Init+0x64>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016aa:	4b06      	ldr	r3, [pc, #24]	@ (80016c4 <MX_SPI1_Init+0x64>)
 80016ac:	220a      	movs	r2, #10
 80016ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016b0:	4804      	ldr	r0, [pc, #16]	@ (80016c4 <MX_SPI1_Init+0x64>)
 80016b2:	f002 fcb7 	bl	8004024 <HAL_SPI_Init>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016bc:	f000 f910 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200002a8 	.word	0x200002a8
 80016c8:	40013000 	.word	0x40013000

080016cc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80016d0:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <MX_TIM10_Init+0x40>)
 80016d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001710 <MX_TIM10_Init+0x44>)
 80016d4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9999;
 80016d6:	4b0d      	ldr	r3, [pc, #52]	@ (800170c <MX_TIM10_Init+0x40>)
 80016d8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80016dc:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016de:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <MX_TIM10_Init+0x40>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 80016e4:	4b09      	ldr	r3, [pc, #36]	@ (800170c <MX_TIM10_Init+0x40>)
 80016e6:	f241 3287 	movw	r2, #4999	@ 0x1387
 80016ea:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ec:	4b07      	ldr	r3, [pc, #28]	@ (800170c <MX_TIM10_Init+0x40>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <MX_TIM10_Init+0x40>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80016f8:	4804      	ldr	r0, [pc, #16]	@ (800170c <MX_TIM10_Init+0x40>)
 80016fa:	f003 f8e5 	bl	80048c8 <HAL_TIM_Base_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8001704:	f000 f8ec 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20000300 	.word	0x20000300
 8001710:	40014400 	.word	0x40014400

08001714 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 800171a:	4a12      	ldr	r2, [pc, #72]	@ (8001764 <MX_USART1_UART_Init+0x50>)
 800171c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800171e:	4b10      	ldr	r3, [pc, #64]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001720:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001724:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001726:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001732:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001738:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 800173a:	220c      	movs	r2, #12
 800173c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173e:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001744:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800174a:	4805      	ldr	r0, [pc, #20]	@ (8001760 <MX_USART1_UART_Init+0x4c>)
 800174c:	f003 fb26 	bl	8004d9c <HAL_UART_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001756:	f000 f8c3 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000348 	.word	0x20000348
 8001764:	40011000 	.word	0x40011000

08001768 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176e:	f107 030c 	add.w	r3, r7, #12
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
 800177c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	4b34      	ldr	r3, [pc, #208]	@ (8001854 <MX_GPIO_Init+0xec>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	4a33      	ldr	r2, [pc, #204]	@ (8001854 <MX_GPIO_Init+0xec>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	6313      	str	r3, [r2, #48]	@ 0x30
 800178e:	4b31      	ldr	r3, [pc, #196]	@ (8001854 <MX_GPIO_Init+0xec>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	4b2d      	ldr	r3, [pc, #180]	@ (8001854 <MX_GPIO_Init+0xec>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001854 <MX_GPIO_Init+0xec>)
 80017a4:	f043 0308 	orr.w	r3, r3, #8
 80017a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001854 <MX_GPIO_Init+0xec>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	603b      	str	r3, [r7, #0]
 80017ba:	4b26      	ldr	r3, [pc, #152]	@ (8001854 <MX_GPIO_Init+0xec>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	4a25      	ldr	r2, [pc, #148]	@ (8001854 <MX_GPIO_Init+0xec>)
 80017c0:	f043 0302 	orr.w	r3, r3, #2
 80017c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c6:	4b23      	ldr	r3, [pc, #140]	@ (8001854 <MX_GPIO_Init+0xec>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	603b      	str	r3, [r7, #0]
 80017d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 80017d2:	2200      	movs	r2, #0
 80017d4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80017d8:	481f      	ldr	r0, [pc, #124]	@ (8001858 <MX_GPIO_Init+0xf0>)
 80017da:	f001 faa1 	bl	8002d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80017de:	2201      	movs	r2, #1
 80017e0:	2120      	movs	r1, #32
 80017e2:	481e      	ldr	r0, [pc, #120]	@ (800185c <MX_GPIO_Init+0xf4>)
 80017e4:	f001 fa9c 	bl	8002d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B_BUTTON_Pin */
  GPIO_InitStruct.Pin = B_BUTTON_Pin;
 80017e8:	2301      	movs	r3, #1
 80017ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017ec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80017f2:	2302      	movs	r3, #2
 80017f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80017f6:	f107 030c 	add.w	r3, r7, #12
 80017fa:	4619      	mov	r1, r3
 80017fc:	4818      	ldr	r0, [pc, #96]	@ (8001860 <MX_GPIO_Init+0xf8>)
 80017fe:	f001 f90b 	bl	8002a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8001802:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001806:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	2301      	movs	r3, #1
 800180a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001814:	f107 030c 	add.w	r3, r7, #12
 8001818:	4619      	mov	r1, r3
 800181a:	480f      	ldr	r0, [pc, #60]	@ (8001858 <MX_GPIO_Init+0xf0>)
 800181c:	f001 f8fc 	bl	8002a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001820:	2320      	movs	r3, #32
 8001822:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001824:	2301      	movs	r3, #1
 8001826:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001828:	2301      	movs	r3, #1
 800182a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182c:	2300      	movs	r3, #0
 800182e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001830:	f107 030c 	add.w	r3, r7, #12
 8001834:	4619      	mov	r1, r3
 8001836:	4809      	ldr	r0, [pc, #36]	@ (800185c <MX_GPIO_Init+0xf4>)
 8001838:	f001 f8ee 	bl	8002a18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800183c:	2200      	movs	r2, #0
 800183e:	2100      	movs	r1, #0
 8001840:	2006      	movs	r0, #6
 8001842:	f001 f820 	bl	8002886 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001846:	2006      	movs	r0, #6
 8001848:	f001 f839 	bl	80028be <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800184c:	bf00      	nop
 800184e:	3720      	adds	r7, #32
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40023800 	.word	0x40023800
 8001858:	40020c00 	.word	0x40020c00
 800185c:	40020400 	.word	0x40020400
 8001860:	40020000 	.word	0x40020000

08001864 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == B_BUTTON_Pin) // PA0 przerwanie sekwencji nagrzewania
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d102      	bne.n	800187a <HAL_GPIO_EXTI_Callback+0x16>
    {
        heating_skipped = true;
 8001874:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <HAL_GPIO_EXTI_Callback+0x24>)
 8001876:	2201      	movs	r2, #1
 8001878:	701a      	strb	r2, [r3, #0]
    }
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	20000208 	.word	0x20000208

0800188c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b090      	sub	sp, #64	@ 0x40
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
	 uint8_t msg_data[50];
	 uint16_t size = 0; //rozmiar wiadomości
 8001894:	2300      	movs	r3, #0
 8001896:	87fb      	strh	r3, [r7, #62]	@ 0x3e

	 size = sprintf(msg_data,"Air Quality: %d.nr ", data.air_quality_level); // Stworzenie wiadomosci
 8001898:	4b0d      	ldr	r3, [pc, #52]	@ (80018d0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800189a:	7b1b      	ldrb	r3, [r3, #12]
 800189c:	461a      	mov	r2, r3
 800189e:	f107 030c 	add.w	r3, r7, #12
 80018a2:	490c      	ldr	r1, [pc, #48]	@ (80018d4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80018a4:	4618      	mov	r0, r3
 80018a6:	f006 fa6b 	bl	8007d80 <siprintf>
 80018aa:	4603      	mov	r3, r0
 80018ac:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	 HAL_UART_Transmit_IT(&huart1, msg_data, size); // Rozpoczecie nadawania danych z wykorzystaniem przerwan
 80018ae:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	4619      	mov	r1, r3
 80018b6:	4808      	ldr	r0, [pc, #32]	@ (80018d8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80018b8:	f003 fac0 	bl	8004e3c <HAL_UART_Transmit_IT>
	 HAL_GPIO_TogglePin(LD6_GPIO_Port, LD6_Pin); // Zmiana stanu pinu na diodzie LED przy każdym przerwaniu
 80018bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018c0:	4806      	ldr	r0, [pc, #24]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x50>)
 80018c2:	f001 fa46 	bl	8002d52 <HAL_GPIO_TogglePin>
}
 80018c6:	bf00      	nop
 80018c8:	3740      	adds	r7, #64	@ 0x40
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20000390 	.word	0x20000390
 80018d4:	0800a120 	.word	0x0800a120
 80018d8:	20000348 	.word	0x20000348
 80018dc:	40020c00 	.word	0x40020c00

080018e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e4:	b672      	cpsid	i
}
 80018e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <Error_Handler+0x8>

080018ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	607b      	str	r3, [r7, #4]
 80018f6:	4b10      	ldr	r3, [pc, #64]	@ (8001938 <HAL_MspInit+0x4c>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001938 <HAL_MspInit+0x4c>)
 80018fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001900:	6453      	str	r3, [r2, #68]	@ 0x44
 8001902:	4b0d      	ldr	r3, [pc, #52]	@ (8001938 <HAL_MspInit+0x4c>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001906:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800190a:	607b      	str	r3, [r7, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	603b      	str	r3, [r7, #0]
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_MspInit+0x4c>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001916:	4a08      	ldr	r2, [pc, #32]	@ (8001938 <HAL_MspInit+0x4c>)
 8001918:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800191c:	6413      	str	r3, [r2, #64]	@ 0x40
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_MspInit+0x4c>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001926:	603b      	str	r3, [r7, #0]
 8001928:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800192a:	2007      	movs	r0, #7
 800192c:	f000 ffa0 	bl	8002870 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40023800 	.word	0x40023800

0800193c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	@ 0x28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a17      	ldr	r2, [pc, #92]	@ (80019b8 <HAL_ADC_MspInit+0x7c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d127      	bne.n	80019ae <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
 8001962:	4b16      	ldr	r3, [pc, #88]	@ (80019bc <HAL_ADC_MspInit+0x80>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001966:	4a15      	ldr	r2, [pc, #84]	@ (80019bc <HAL_ADC_MspInit+0x80>)
 8001968:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800196c:	6453      	str	r3, [r2, #68]	@ 0x44
 800196e:	4b13      	ldr	r3, [pc, #76]	@ (80019bc <HAL_ADC_MspInit+0x80>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	4b0f      	ldr	r3, [pc, #60]	@ (80019bc <HAL_ADC_MspInit+0x80>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a0e      	ldr	r2, [pc, #56]	@ (80019bc <HAL_ADC_MspInit+0x80>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <HAL_ADC_MspInit+0x80>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MQ_135_ADC_IN_Pin;
 8001996:	2302      	movs	r3, #2
 8001998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199a:	2303      	movs	r3, #3
 800199c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MQ_135_ADC_IN_GPIO_Port, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	4805      	ldr	r0, [pc, #20]	@ (80019c0 <HAL_ADC_MspInit+0x84>)
 80019aa:	f001 f835 	bl	8002a18 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80019ae:	bf00      	nop
 80019b0:	3728      	adds	r7, #40	@ 0x28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40012000 	.word	0x40012000
 80019bc:	40023800 	.word	0x40023800
 80019c0:	40020000 	.word	0x40020000

080019c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	@ 0x28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a19      	ldr	r2, [pc, #100]	@ (8001a48 <HAL_I2C_MspInit+0x84>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d12b      	bne.n	8001a3e <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	4b18      	ldr	r3, [pc, #96]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	4a17      	ldr	r2, [pc, #92]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 80019f0:	f043 0302 	orr.w	r3, r3, #2
 80019f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f6:	4b15      	ldr	r3, [pc, #84]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a02:	23c0      	movs	r3, #192	@ 0xc0
 8001a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a06:	2312      	movs	r3, #18
 8001a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a12:	2304      	movs	r3, #4
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	480c      	ldr	r0, [pc, #48]	@ (8001a50 <HAL_I2C_MspInit+0x8c>)
 8001a1e:	f000 fffb 	bl	8002a18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2a:	4a08      	ldr	r2, [pc, #32]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 8001a2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 8001a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a3e:	bf00      	nop
 8001a40:	3728      	adds	r7, #40	@ 0x28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40005400 	.word	0x40005400
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40020400 	.word	0x40020400

08001a54 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	@ 0x28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a19      	ldr	r2, [pc, #100]	@ (8001ad8 <HAL_SPI_MspInit+0x84>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d12b      	bne.n	8001ace <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	4b18      	ldr	r3, [pc, #96]	@ (8001adc <HAL_SPI_MspInit+0x88>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7e:	4a17      	ldr	r2, [pc, #92]	@ (8001adc <HAL_SPI_MspInit+0x88>)
 8001a80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a86:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <HAL_SPI_MspInit+0x88>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	4b11      	ldr	r3, [pc, #68]	@ (8001adc <HAL_SPI_MspInit+0x88>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	4a10      	ldr	r2, [pc, #64]	@ (8001adc <HAL_SPI_MspInit+0x88>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001adc <HAL_SPI_MspInit+0x88>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001aae:	23e0      	movs	r3, #224	@ 0xe0
 8001ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001abe:	2305      	movs	r3, #5
 8001ac0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4805      	ldr	r0, [pc, #20]	@ (8001ae0 <HAL_SPI_MspInit+0x8c>)
 8001aca:	f000 ffa5 	bl	8002a18 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001ace:	bf00      	nop
 8001ad0:	3728      	adds	r7, #40	@ 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40013000 	.word	0x40013000
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020000 	.word	0x40020000

08001ae4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a0e      	ldr	r2, [pc, #56]	@ (8001b2c <HAL_TIM_Base_MspInit+0x48>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d115      	bne.n	8001b22 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	4b0d      	ldr	r3, [pc, #52]	@ (8001b30 <HAL_TIM_Base_MspInit+0x4c>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afe:	4a0c      	ldr	r2, [pc, #48]	@ (8001b30 <HAL_TIM_Base_MspInit+0x4c>)
 8001b00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b06:	4b0a      	ldr	r3, [pc, #40]	@ (8001b30 <HAL_TIM_Base_MspInit+0x4c>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2100      	movs	r1, #0
 8001b16:	2019      	movs	r0, #25
 8001b18:	f000 feb5 	bl	8002886 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001b1c:	2019      	movs	r0, #25
 8001b1e:	f000 fece 	bl	80028be <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM10_MspInit 1 */

  }

}
 8001b22:	bf00      	nop
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40014400 	.word	0x40014400
 8001b30:	40023800 	.word	0x40023800

08001b34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08a      	sub	sp, #40	@ 0x28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a1d      	ldr	r2, [pc, #116]	@ (8001bc8 <HAL_UART_MspInit+0x94>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d134      	bne.n	8001bc0 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bcc <HAL_UART_MspInit+0x98>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	4a1b      	ldr	r2, [pc, #108]	@ (8001bcc <HAL_UART_MspInit+0x98>)
 8001b60:	f043 0310 	orr.w	r3, r3, #16
 8001b64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b66:	4b19      	ldr	r3, [pc, #100]	@ (8001bcc <HAL_UART_MspInit+0x98>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6a:	f003 0310 	and.w	r3, r3, #16
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <HAL_UART_MspInit+0x98>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	4a14      	ldr	r2, [pc, #80]	@ (8001bcc <HAL_UART_MspInit+0x98>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b82:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <HAL_UART_MspInit+0x98>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b8e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b94:	2302      	movs	r3, #2
 8001b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ba0:	2307      	movs	r3, #7
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4809      	ldr	r0, [pc, #36]	@ (8001bd0 <HAL_UART_MspInit+0x9c>)
 8001bac:	f000 ff34 	bl	8002a18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2025      	movs	r0, #37	@ 0x25
 8001bb6:	f000 fe66 	bl	8002886 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bba:	2025      	movs	r0, #37	@ 0x25
 8001bbc:	f000 fe7f 	bl	80028be <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001bc0:	bf00      	nop
 8001bc2:	3728      	adds	r7, #40	@ 0x28
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40011000 	.word	0x40011000
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	40020000 	.word	0x40020000

08001bd4 <SDTimer_Handler>:
/* USER CODE BEGIN EV */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8001bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <SDTimer_Handler+0x40>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d006      	beq.n	8001bf0 <SDTimer_Handler+0x1c>
    Timer1--;
 8001be2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <SDTimer_Handler+0x40>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	3b01      	subs	r3, #1
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <SDTimer_Handler+0x40>)
 8001bee:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8001bf0:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <SDTimer_Handler+0x44>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d006      	beq.n	8001c08 <SDTimer_Handler+0x34>
    Timer2--;
 8001bfa:	4b07      	ldr	r3, [pc, #28]	@ (8001c18 <SDTimer_Handler+0x44>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	3b01      	subs	r3, #1
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	4b04      	ldr	r3, [pc, #16]	@ (8001c18 <SDTimer_Handler+0x44>)
 8001c06:	701a      	strb	r2, [r3, #0]
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	200003a1 	.word	0x200003a1
 8001c18:	200003a2 	.word	0x200003a2

08001c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c20:	bf00      	nop
 8001c22:	e7fd      	b.n	8001c20 <NMI_Handler+0x4>

08001c24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <HardFault_Handler+0x4>

08001c2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <MemManage_Handler+0x4>

08001c34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <BusFault_Handler+0x4>

08001c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <UsageFault_Handler+0x4>

08001c44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  FatFsCnt++;
 8001c74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <SysTick_Handler+0x30>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ca0 <SysTick_Handler+0x30>)
 8001c80:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10) {
 8001c82:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <SysTick_Handler+0x30>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b09      	cmp	r3, #9
 8001c8a:	d904      	bls.n	8001c96 <SysTick_Handler+0x26>
	    FatFsCnt = 0;
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <SysTick_Handler+0x30>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 8001c92:	f7ff ff9f 	bl	8001bd4 <SDTimer_Handler>
	  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c96:	f000 f8e5 	bl	8001e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	200003a0 	.word	0x200003a0

08001ca4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B_BUTTON_Pin);
 8001ca8:	2001      	movs	r0, #1
 8001caa:	f001 f86d 	bl	8002d88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001cb8:	4802      	ldr	r0, [pc, #8]	@ (8001cc4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001cba:	f002 feb7 	bl	8004a2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000300 	.word	0x20000300

08001cc8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	@ (8001cd8 <USART1_IRQHandler+0x10>)
 8001cce:	f003 f8eb 	bl	8004ea8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000348 	.word	0x20000348

08001cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce4:	4a14      	ldr	r2, [pc, #80]	@ (8001d38 <_sbrk+0x5c>)
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <_sbrk+0x60>)
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cf0:	4b13      	ldr	r3, [pc, #76]	@ (8001d40 <_sbrk+0x64>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d102      	bne.n	8001cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf8:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <_sbrk+0x64>)
 8001cfa:	4a12      	ldr	r2, [pc, #72]	@ (8001d44 <_sbrk+0x68>)
 8001cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cfe:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <_sbrk+0x64>)
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4413      	add	r3, r2
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d207      	bcs.n	8001d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d0c:	f006 f9c0 	bl	8008090 <__errno>
 8001d10:	4603      	mov	r3, r0
 8001d12:	220c      	movs	r2, #12
 8001d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d1a:	e009      	b.n	8001d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d1c:	4b08      	ldr	r3, [pc, #32]	@ (8001d40 <_sbrk+0x64>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d22:	4b07      	ldr	r3, [pc, #28]	@ (8001d40 <_sbrk+0x64>)
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	4a05      	ldr	r2, [pc, #20]	@ (8001d40 <_sbrk+0x64>)
 8001d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3718      	adds	r7, #24
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20020000 	.word	0x20020000
 8001d3c:	00000400 	.word	0x00000400
 8001d40:	200003a4 	.word	0x200003a4
 8001d44:	200005b8 	.word	0x200005b8

08001d48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d4c:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <SystemInit+0x20>)
 8001d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d52:	4a05      	ldr	r2, [pc, #20]	@ (8001d68 <SystemInit+0x20>)
 8001d54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001da4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d70:	f7ff ffea 	bl	8001d48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d74:	480c      	ldr	r0, [pc, #48]	@ (8001da8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d76:	490d      	ldr	r1, [pc, #52]	@ (8001dac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d78:	4a0d      	ldr	r2, [pc, #52]	@ (8001db0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d7c:	e002      	b.n	8001d84 <LoopCopyDataInit>

08001d7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d82:	3304      	adds	r3, #4

08001d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d88:	d3f9      	bcc.n	8001d7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d8c:	4c0a      	ldr	r4, [pc, #40]	@ (8001db8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d90:	e001      	b.n	8001d96 <LoopFillZerobss>

08001d92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d94:	3204      	adds	r2, #4

08001d96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d98:	d3fb      	bcc.n	8001d92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d9a:	f006 f97f 	bl	800809c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d9e:	f7ff fb09 	bl	80013b4 <main>
  bx  lr    
 8001da2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001da4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001da8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dac:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001db0:	0800a59c 	.word	0x0800a59c
  ldr r2, =_sbss
 8001db4:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001db8:	200005b8 	.word	0x200005b8

08001dbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dbc:	e7fe      	b.n	8001dbc <ADC_IRQHandler>
	...

08001dc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <HAL_Init+0x40>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e00 <HAL_Init+0x40>)
 8001dca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e00 <HAL_Init+0x40>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e00 <HAL_Init+0x40>)
 8001dd6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <HAL_Init+0x40>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a07      	ldr	r2, [pc, #28]	@ (8001e00 <HAL_Init+0x40>)
 8001de2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de8:	2003      	movs	r0, #3
 8001dea:	f000 fd41 	bl	8002870 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dee:	2000      	movs	r0, #0
 8001df0:	f000 f808 	bl	8001e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df4:	f7ff fd7a 	bl	80018ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40023c00 	.word	0x40023c00

08001e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e0c:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <HAL_InitTick+0x54>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	4b12      	ldr	r3, [pc, #72]	@ (8001e5c <HAL_InitTick+0x58>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	4619      	mov	r1, r3
 8001e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 fd59 	bl	80028da <HAL_SYSTICK_Config>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e00e      	b.n	8001e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b0f      	cmp	r3, #15
 8001e36:	d80a      	bhi.n	8001e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e40:	f000 fd21 	bl	8002886 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e44:	4a06      	ldr	r2, [pc, #24]	@ (8001e60 <HAL_InitTick+0x5c>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e000      	b.n	8001e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000000 	.word	0x20000000
 8001e5c:	20000008 	.word	0x20000008
 8001e60:	20000004 	.word	0x20000004

08001e64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <HAL_IncTick+0x20>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_IncTick+0x24>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	4a04      	ldr	r2, [pc, #16]	@ (8001e88 <HAL_IncTick+0x24>)
 8001e76:	6013      	str	r3, [r2, #0]
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000008 	.word	0x20000008
 8001e88:	200003a8 	.word	0x200003a8

08001e8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e90:	4b03      	ldr	r3, [pc, #12]	@ (8001ea0 <HAL_GetTick+0x14>)
 8001e92:	681b      	ldr	r3, [r3, #0]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	200003a8 	.word	0x200003a8

08001ea4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eac:	f7ff ffee 	bl	8001e8c <HAL_GetTick>
 8001eb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ebc:	d005      	beq.n	8001eca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <HAL_Delay+0x44>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eca:	bf00      	nop
 8001ecc:	f7ff ffde 	bl	8001e8c <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d8f7      	bhi.n	8001ecc <HAL_Delay+0x28>
  {
  }
}
 8001edc:	bf00      	nop
 8001ede:	bf00      	nop
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000008 	.word	0x20000008

08001eec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d101      	bne.n	8001f02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e033      	b.n	8001f6a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d109      	bne.n	8001f1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff fd16 	bl	800193c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	f003 0310 	and.w	r3, r3, #16
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d118      	bne.n	8001f5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f32:	f023 0302 	bic.w	r3, r3, #2
 8001f36:	f043 0202 	orr.w	r2, r3, #2
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 faca 	bl	80024d8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	f023 0303 	bic.w	r3, r3, #3
 8001f52:	f043 0201 	orr.w	r2, r3, #1
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f5a:	e001      	b.n	8001f60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d101      	bne.n	8001f8e <HAL_ADC_Start+0x1a>
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	e097      	b.n	80020be <HAL_ADC_Start+0x14a>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2201      	movs	r2, #1
 8001f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d018      	beq.n	8001fd6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689a      	ldr	r2, [r3, #8]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f042 0201 	orr.w	r2, r2, #1
 8001fb2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fb4:	4b45      	ldr	r3, [pc, #276]	@ (80020cc <HAL_ADC_Start+0x158>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a45      	ldr	r2, [pc, #276]	@ (80020d0 <HAL_ADC_Start+0x15c>)
 8001fba:	fba2 2303 	umull	r2, r3, r2, r3
 8001fbe:	0c9a      	lsrs	r2, r3, #18
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001fc8:	e002      	b.n	8001fd0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	3b01      	subs	r3, #1
 8001fce:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1f9      	bne.n	8001fca <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d15f      	bne.n	80020a4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001fec:	f023 0301 	bic.w	r3, r3, #1
 8001ff0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002002:	2b00      	cmp	r3, #0
 8002004:	d007      	beq.n	8002016 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800200e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800201e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002022:	d106      	bne.n	8002032 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002028:	f023 0206 	bic.w	r2, r3, #6
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002030:	e002      	b.n	8002038 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002040:	4b24      	ldr	r3, [pc, #144]	@ (80020d4 <HAL_ADC_Start+0x160>)
 8002042:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800204c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 031f 	and.w	r3, r3, #31
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10f      	bne.n	800207a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d129      	bne.n	80020bc <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	e020      	b.n	80020bc <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a16      	ldr	r2, [pc, #88]	@ (80020d8 <HAL_ADC_Start+0x164>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d11b      	bne.n	80020bc <HAL_ADC_Start+0x148>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d114      	bne.n	80020bc <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	e00b      	b.n	80020bc <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	f043 0210 	orr.w	r2, r3, #16
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b4:	f043 0201 	orr.w	r2, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	20000000 	.word	0x20000000
 80020d0:	431bde83 	.word	0x431bde83
 80020d4:	40012300 	.word	0x40012300
 80020d8:	40012000 	.word	0x40012000

080020dc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d101      	bne.n	80020f2 <HAL_ADC_Stop+0x16>
 80020ee:	2302      	movs	r3, #2
 80020f0:	e021      	b.n	8002136 <HAL_ADC_Stop+0x5a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0201 	bic.w	r2, r2, #1
 8002108:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	2b00      	cmp	r3, #0
 8002116:	d109      	bne.n	800212c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002120:	f023 0301 	bic.w	r3, r3, #1
 8002124:	f043 0201 	orr.w	r2, r3, #1
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
 800214a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800214c:	2300      	movs	r3, #0
 800214e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800215a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800215e:	d113      	bne.n	8002188 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800216a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800216e:	d10b      	bne.n	8002188 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	f043 0220 	orr.w	r2, r3, #32
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e063      	b.n	8002250 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002188:	f7ff fe80 	bl	8001e8c <HAL_GetTick>
 800218c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800218e:	e021      	b.n	80021d4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002196:	d01d      	beq.n	80021d4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d007      	beq.n	80021ae <HAL_ADC_PollForConversion+0x6c>
 800219e:	f7ff fe75 	bl	8001e8c <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d212      	bcs.n	80021d4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d00b      	beq.n	80021d4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c0:	f043 0204 	orr.w	r2, r3, #4
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e03d      	b.n	8002250 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d1d6      	bne.n	8002190 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f06f 0212 	mvn.w	r2, #18
 80021ea:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d123      	bne.n	800224e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800220a:	2b00      	cmp	r3, #0
 800220c:	d11f      	bne.n	800224e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002214:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002218:	2b00      	cmp	r3, #0
 800221a:	d006      	beq.n	800222a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002226:	2b00      	cmp	r3, #0
 8002228:	d111      	bne.n	800224e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d105      	bne.n	800224e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	f043 0201 	orr.w	r2, r3, #1
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002266:	4618      	mov	r0, r3
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
	...

08002274 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_ADC_ConfigChannel+0x1c>
 800228c:	2302      	movs	r3, #2
 800228e:	e113      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x244>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b09      	cmp	r3, #9
 800229e:	d925      	bls.n	80022ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68d9      	ldr	r1, [r3, #12]
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	461a      	mov	r2, r3
 80022ae:	4613      	mov	r3, r2
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	4413      	add	r3, r2
 80022b4:	3b1e      	subs	r3, #30
 80022b6:	2207      	movs	r2, #7
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43da      	mvns	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	400a      	ands	r2, r1
 80022c4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68d9      	ldr	r1, [r3, #12]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	4603      	mov	r3, r0
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	4403      	add	r3, r0
 80022de:	3b1e      	subs	r3, #30
 80022e0:	409a      	lsls	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	e022      	b.n	8002332 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6919      	ldr	r1, [r3, #16]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	461a      	mov	r2, r3
 80022fa:	4613      	mov	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4413      	add	r3, r2
 8002300:	2207      	movs	r2, #7
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43da      	mvns	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	400a      	ands	r2, r1
 800230e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6919      	ldr	r1, [r3, #16]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	b29b      	uxth	r3, r3
 8002320:	4618      	mov	r0, r3
 8002322:	4603      	mov	r3, r0
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	4403      	add	r3, r0
 8002328:	409a      	lsls	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	430a      	orrs	r2, r1
 8002330:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b06      	cmp	r3, #6
 8002338:	d824      	bhi.n	8002384 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	3b05      	subs	r3, #5
 800234c:	221f      	movs	r2, #31
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43da      	mvns	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	400a      	ands	r2, r1
 800235a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	b29b      	uxth	r3, r3
 8002368:	4618      	mov	r0, r3
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	3b05      	subs	r3, #5
 8002376:	fa00 f203 	lsl.w	r2, r0, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	635a      	str	r2, [r3, #52]	@ 0x34
 8002382:	e04c      	b.n	800241e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b0c      	cmp	r3, #12
 800238a:	d824      	bhi.n	80023d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4413      	add	r3, r2
 800239c:	3b23      	subs	r3, #35	@ 0x23
 800239e:	221f      	movs	r2, #31
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	43da      	mvns	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	400a      	ands	r2, r1
 80023ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	4618      	mov	r0, r3
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	3b23      	subs	r3, #35	@ 0x23
 80023c8:	fa00 f203 	lsl.w	r2, r0, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80023d4:	e023      	b.n	800241e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	4613      	mov	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	3b41      	subs	r3, #65	@ 0x41
 80023e8:	221f      	movs	r2, #31
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43da      	mvns	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	400a      	ands	r2, r1
 80023f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	b29b      	uxth	r3, r3
 8002404:	4618      	mov	r0, r3
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	3b41      	subs	r3, #65	@ 0x41
 8002412:	fa00 f203 	lsl.w	r2, r0, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800241e:	4b29      	ldr	r3, [pc, #164]	@ (80024c4 <HAL_ADC_ConfigChannel+0x250>)
 8002420:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a28      	ldr	r2, [pc, #160]	@ (80024c8 <HAL_ADC_ConfigChannel+0x254>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d10f      	bne.n	800244c <HAL_ADC_ConfigChannel+0x1d8>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b12      	cmp	r3, #18
 8002432:	d10b      	bne.n	800244c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a1d      	ldr	r2, [pc, #116]	@ (80024c8 <HAL_ADC_ConfigChannel+0x254>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d12b      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x23a>
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a1c      	ldr	r2, [pc, #112]	@ (80024cc <HAL_ADC_ConfigChannel+0x258>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d003      	beq.n	8002468 <HAL_ADC_ConfigChannel+0x1f4>
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b11      	cmp	r3, #17
 8002466:	d122      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a11      	ldr	r2, [pc, #68]	@ (80024cc <HAL_ADC_ConfigChannel+0x258>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d111      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800248a:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <HAL_ADC_ConfigChannel+0x25c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a11      	ldr	r2, [pc, #68]	@ (80024d4 <HAL_ADC_ConfigChannel+0x260>)
 8002490:	fba2 2303 	umull	r2, r3, r2, r3
 8002494:	0c9a      	lsrs	r2, r3, #18
 8002496:	4613      	mov	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	4413      	add	r3, r2
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024a0:	e002      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	3b01      	subs	r3, #1
 80024a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f9      	bne.n	80024a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	40012300 	.word	0x40012300
 80024c8:	40012000 	.word	0x40012000
 80024cc:	10000012 	.word	0x10000012
 80024d0:	20000000 	.word	0x20000000
 80024d4:	431bde83 	.word	0x431bde83

080024d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024e0:	4b79      	ldr	r3, [pc, #484]	@ (80026c8 <ADC_Init+0x1f0>)
 80024e2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	431a      	orrs	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800250c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6859      	ldr	r1, [r3, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	021a      	lsls	r2, r3, #8
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002530:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	6859      	ldr	r1, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002552:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6899      	ldr	r1, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256a:	4a58      	ldr	r2, [pc, #352]	@ (80026cc <ADC_Init+0x1f4>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d022      	beq.n	80025b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800257e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6899      	ldr	r1, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689a      	ldr	r2, [r3, #8]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6899      	ldr	r1, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	e00f      	b.n	80025d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025d4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 0202 	bic.w	r2, r2, #2
 80025e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6899      	ldr	r1, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7e1b      	ldrb	r3, [r3, #24]
 80025f0:	005a      	lsls	r2, r3, #1
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d01b      	beq.n	800263c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002612:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002622:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6859      	ldr	r1, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	3b01      	subs	r3, #1
 8002630:	035a      	lsls	r2, r3, #13
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	430a      	orrs	r2, r1
 8002638:	605a      	str	r2, [r3, #4]
 800263a:	e007      	b.n	800264c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800264a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800265a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	3b01      	subs	r3, #1
 8002668:	051a      	lsls	r2, r3, #20
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002680:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6899      	ldr	r1, [r3, #8]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800268e:	025a      	lsls	r2, r3, #9
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6899      	ldr	r1, [r3, #8]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	029a      	lsls	r2, r3, #10
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	609a      	str	r2, [r3, #8]
}
 80026bc:	bf00      	nop
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	40012300 	.word	0x40012300
 80026cc:	0f000001 	.word	0x0f000001

080026d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <__NVIC_SetPriorityGrouping+0x44>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026ec:	4013      	ands	r3, r2
 80026ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002702:	4a04      	ldr	r2, [pc, #16]	@ (8002714 <__NVIC_SetPriorityGrouping+0x44>)
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	60d3      	str	r3, [r2, #12]
}
 8002708:	bf00      	nop
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800271c:	4b04      	ldr	r3, [pc, #16]	@ (8002730 <__NVIC_GetPriorityGrouping+0x18>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	0a1b      	lsrs	r3, r3, #8
 8002722:	f003 0307 	and.w	r3, r3, #7
}
 8002726:	4618      	mov	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	e000ed00 	.word	0xe000ed00

08002734 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800273e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002742:	2b00      	cmp	r3, #0
 8002744:	db0b      	blt.n	800275e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	f003 021f 	and.w	r2, r3, #31
 800274c:	4907      	ldr	r1, [pc, #28]	@ (800276c <__NVIC_EnableIRQ+0x38>)
 800274e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	2001      	movs	r0, #1
 8002756:	fa00 f202 	lsl.w	r2, r0, r2
 800275a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	e000e100 	.word	0xe000e100

08002770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	6039      	str	r1, [r7, #0]
 800277a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800277c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002780:	2b00      	cmp	r3, #0
 8002782:	db0a      	blt.n	800279a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	b2da      	uxtb	r2, r3
 8002788:	490c      	ldr	r1, [pc, #48]	@ (80027bc <__NVIC_SetPriority+0x4c>)
 800278a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278e:	0112      	lsls	r2, r2, #4
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	440b      	add	r3, r1
 8002794:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002798:	e00a      	b.n	80027b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	b2da      	uxtb	r2, r3
 800279e:	4908      	ldr	r1, [pc, #32]	@ (80027c0 <__NVIC_SetPriority+0x50>)
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	3b04      	subs	r3, #4
 80027a8:	0112      	lsls	r2, r2, #4
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	440b      	add	r3, r1
 80027ae:	761a      	strb	r2, [r3, #24]
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	e000e100 	.word	0xe000e100
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b089      	sub	sp, #36	@ 0x24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	f1c3 0307 	rsb	r3, r3, #7
 80027de:	2b04      	cmp	r3, #4
 80027e0:	bf28      	it	cs
 80027e2:	2304      	movcs	r3, #4
 80027e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	3304      	adds	r3, #4
 80027ea:	2b06      	cmp	r3, #6
 80027ec:	d902      	bls.n	80027f4 <NVIC_EncodePriority+0x30>
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	3b03      	subs	r3, #3
 80027f2:	e000      	b.n	80027f6 <NVIC_EncodePriority+0x32>
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43da      	mvns	r2, r3
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	401a      	ands	r2, r3
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800280c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	fa01 f303 	lsl.w	r3, r1, r3
 8002816:	43d9      	mvns	r1, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800281c:	4313      	orrs	r3, r2
         );
}
 800281e:	4618      	mov	r0, r3
 8002820:	3724      	adds	r7, #36	@ 0x24
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800283c:	d301      	bcc.n	8002842 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800283e:	2301      	movs	r3, #1
 8002840:	e00f      	b.n	8002862 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002842:	4a0a      	ldr	r2, [pc, #40]	@ (800286c <SysTick_Config+0x40>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3b01      	subs	r3, #1
 8002848:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800284a:	210f      	movs	r1, #15
 800284c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002850:	f7ff ff8e 	bl	8002770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002854:	4b05      	ldr	r3, [pc, #20]	@ (800286c <SysTick_Config+0x40>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800285a:	4b04      	ldr	r3, [pc, #16]	@ (800286c <SysTick_Config+0x40>)
 800285c:	2207      	movs	r2, #7
 800285e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	e000e010 	.word	0xe000e010

08002870 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7ff ff29 	bl	80026d0 <__NVIC_SetPriorityGrouping>
}
 800287e:	bf00      	nop
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002886:	b580      	push	{r7, lr}
 8002888:	b086      	sub	sp, #24
 800288a:	af00      	add	r7, sp, #0
 800288c:	4603      	mov	r3, r0
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002898:	f7ff ff3e 	bl	8002718 <__NVIC_GetPriorityGrouping>
 800289c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	68b9      	ldr	r1, [r7, #8]
 80028a2:	6978      	ldr	r0, [r7, #20]
 80028a4:	f7ff ff8e 	bl	80027c4 <NVIC_EncodePriority>
 80028a8:	4602      	mov	r2, r0
 80028aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ae:	4611      	mov	r1, r2
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff ff5d 	bl	8002770 <__NVIC_SetPriority>
}
 80028b6:	bf00      	nop
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	4603      	mov	r3, r0
 80028c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff ff31 	bl	8002734 <__NVIC_EnableIRQ>
}
 80028d2:	bf00      	nop
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b082      	sub	sp, #8
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7ff ffa2 	bl	800282c <SysTick_Config>
 80028e8:	4603      	mov	r3, r0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b084      	sub	sp, #16
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028fe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002900:	f7ff fac4 	bl	8001e8c <HAL_GetTick>
 8002904:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d008      	beq.n	8002924 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2280      	movs	r2, #128	@ 0x80
 8002916:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e052      	b.n	80029ca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0216 	bic.w	r2, r2, #22
 8002932:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695a      	ldr	r2, [r3, #20]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002942:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002948:	2b00      	cmp	r3, #0
 800294a:	d103      	bne.n	8002954 <HAL_DMA_Abort+0x62>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002950:	2b00      	cmp	r3, #0
 8002952:	d007      	beq.n	8002964 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f022 0208 	bic.w	r2, r2, #8
 8002962:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 0201 	bic.w	r2, r2, #1
 8002972:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002974:	e013      	b.n	800299e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002976:	f7ff fa89 	bl	8001e8c <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b05      	cmp	r3, #5
 8002982:	d90c      	bls.n	800299e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2220      	movs	r2, #32
 8002988:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2203      	movs	r2, #3
 800298e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e015      	b.n	80029ca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d1e4      	bne.n	8002976 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b0:	223f      	movs	r2, #63	@ 0x3f
 80029b2:	409a      	lsls	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d004      	beq.n	80029f0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2280      	movs	r2, #128	@ 0x80
 80029ea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e00c      	b.n	8002a0a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2205      	movs	r2, #5
 80029f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 0201 	bic.w	r2, r2, #1
 8002a06:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	370c      	adds	r7, #12
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
	...

08002a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b089      	sub	sp, #36	@ 0x24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a26:	2300      	movs	r3, #0
 8002a28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
 8002a32:	e159      	b.n	8002ce8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a34:	2201      	movs	r2, #1
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	4013      	ands	r3, r2
 8002a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	f040 8148 	bne.w	8002ce2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f003 0303 	and.w	r3, r3, #3
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d005      	beq.n	8002a6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d130      	bne.n	8002acc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	2203      	movs	r2, #3
 8002a76:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7a:	43db      	mvns	r3, r3
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	4013      	ands	r3, r2
 8002a80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	68da      	ldr	r2, [r3, #12]
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	43db      	mvns	r3, r3
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4013      	ands	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	091b      	lsrs	r3, r3, #4
 8002ab6:	f003 0201 	and.w	r2, r3, #1
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f003 0303 	and.w	r3, r3, #3
 8002ad4:	2b03      	cmp	r3, #3
 8002ad6:	d017      	beq.n	8002b08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	2203      	movs	r2, #3
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4013      	ands	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f003 0303 	and.w	r3, r3, #3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d123      	bne.n	8002b5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	08da      	lsrs	r2, r3, #3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3208      	adds	r2, #8
 8002b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	220f      	movs	r2, #15
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	43db      	mvns	r3, r3
 8002b32:	69ba      	ldr	r2, [r7, #24]
 8002b34:	4013      	ands	r3, r2
 8002b36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	691a      	ldr	r2, [r3, #16]
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	08da      	lsrs	r2, r3, #3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	3208      	adds	r2, #8
 8002b56:	69b9      	ldr	r1, [r7, #24]
 8002b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	2203      	movs	r2, #3
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f003 0203 	and.w	r2, r3, #3
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 80a2 	beq.w	8002ce2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	4b57      	ldr	r3, [pc, #348]	@ (8002d00 <HAL_GPIO_Init+0x2e8>)
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba6:	4a56      	ldr	r2, [pc, #344]	@ (8002d00 <HAL_GPIO_Init+0x2e8>)
 8002ba8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bac:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bae:	4b54      	ldr	r3, [pc, #336]	@ (8002d00 <HAL_GPIO_Init+0x2e8>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bba:	4a52      	ldr	r2, [pc, #328]	@ (8002d04 <HAL_GPIO_Init+0x2ec>)
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	089b      	lsrs	r3, r3, #2
 8002bc0:	3302      	adds	r3, #2
 8002bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	f003 0303 	and.w	r3, r3, #3
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	220f      	movs	r2, #15
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a49      	ldr	r2, [pc, #292]	@ (8002d08 <HAL_GPIO_Init+0x2f0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d019      	beq.n	8002c1a <HAL_GPIO_Init+0x202>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a48      	ldr	r2, [pc, #288]	@ (8002d0c <HAL_GPIO_Init+0x2f4>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d013      	beq.n	8002c16 <HAL_GPIO_Init+0x1fe>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a47      	ldr	r2, [pc, #284]	@ (8002d10 <HAL_GPIO_Init+0x2f8>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d00d      	beq.n	8002c12 <HAL_GPIO_Init+0x1fa>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a46      	ldr	r2, [pc, #280]	@ (8002d14 <HAL_GPIO_Init+0x2fc>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d007      	beq.n	8002c0e <HAL_GPIO_Init+0x1f6>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a45      	ldr	r2, [pc, #276]	@ (8002d18 <HAL_GPIO_Init+0x300>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d101      	bne.n	8002c0a <HAL_GPIO_Init+0x1f2>
 8002c06:	2304      	movs	r3, #4
 8002c08:	e008      	b.n	8002c1c <HAL_GPIO_Init+0x204>
 8002c0a:	2307      	movs	r3, #7
 8002c0c:	e006      	b.n	8002c1c <HAL_GPIO_Init+0x204>
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e004      	b.n	8002c1c <HAL_GPIO_Init+0x204>
 8002c12:	2302      	movs	r3, #2
 8002c14:	e002      	b.n	8002c1c <HAL_GPIO_Init+0x204>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <HAL_GPIO_Init+0x204>
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	69fa      	ldr	r2, [r7, #28]
 8002c1e:	f002 0203 	and.w	r2, r2, #3
 8002c22:	0092      	lsls	r2, r2, #2
 8002c24:	4093      	lsls	r3, r2
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c2c:	4935      	ldr	r1, [pc, #212]	@ (8002d04 <HAL_GPIO_Init+0x2ec>)
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	089b      	lsrs	r3, r3, #2
 8002c32:	3302      	adds	r3, #2
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c3a:	4b38      	ldr	r3, [pc, #224]	@ (8002d1c <HAL_GPIO_Init+0x304>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	43db      	mvns	r3, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4013      	ands	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c5e:	4a2f      	ldr	r2, [pc, #188]	@ (8002d1c <HAL_GPIO_Init+0x304>)
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c64:	4b2d      	ldr	r3, [pc, #180]	@ (8002d1c <HAL_GPIO_Init+0x304>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4013      	ands	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d003      	beq.n	8002c88 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c88:	4a24      	ldr	r2, [pc, #144]	@ (8002d1c <HAL_GPIO_Init+0x304>)
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c8e:	4b23      	ldr	r3, [pc, #140]	@ (8002d1c <HAL_GPIO_Init+0x304>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	43db      	mvns	r3, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d1c <HAL_GPIO_Init+0x304>)
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cb8:	4b18      	ldr	r3, [pc, #96]	@ (8002d1c <HAL_GPIO_Init+0x304>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cdc:	4a0f      	ldr	r2, [pc, #60]	@ (8002d1c <HAL_GPIO_Init+0x304>)
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	61fb      	str	r3, [r7, #28]
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	2b0f      	cmp	r3, #15
 8002cec:	f67f aea2 	bls.w	8002a34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
 8002cf4:	3724      	adds	r7, #36	@ 0x24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40023800 	.word	0x40023800
 8002d04:	40013800 	.word	0x40013800
 8002d08:	40020000 	.word	0x40020000
 8002d0c:	40020400 	.word	0x40020400
 8002d10:	40020800 	.word	0x40020800
 8002d14:	40020c00 	.word	0x40020c00
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	40013c00 	.word	0x40013c00

08002d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	460b      	mov	r3, r1
 8002d2a:	807b      	strh	r3, [r7, #2]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d30:	787b      	ldrb	r3, [r7, #1]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d36:	887a      	ldrh	r2, [r7, #2]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d3c:	e003      	b.n	8002d46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d3e:	887b      	ldrh	r3, [r7, #2]
 8002d40:	041a      	lsls	r2, r3, #16
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	619a      	str	r2, [r3, #24]
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b085      	sub	sp, #20
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d64:	887a      	ldrh	r2, [r7, #2]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	041a      	lsls	r2, r3, #16
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	43d9      	mvns	r1, r3
 8002d70:	887b      	ldrh	r3, [r7, #2]
 8002d72:	400b      	ands	r3, r1
 8002d74:	431a      	orrs	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	619a      	str	r2, [r3, #24]
}
 8002d7a:	bf00      	nop
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
	...

08002d88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d92:	4b08      	ldr	r3, [pc, #32]	@ (8002db4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d94:	695a      	ldr	r2, [r3, #20]
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d006      	beq.n	8002dac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d9e:	4a05      	ldr	r2, [pc, #20]	@ (8002db4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002da0:	88fb      	ldrh	r3, [r7, #6]
 8002da2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002da4:	88fb      	ldrh	r3, [r7, #6]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fe fd5c 	bl	8001864 <HAL_GPIO_EXTI_Callback>
  }
}
 8002dac:	bf00      	nop
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40013c00 	.word	0x40013c00

08002db8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e12b      	b.n	8003022 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d106      	bne.n	8002de4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7fe fdf0 	bl	80019c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2224      	movs	r2, #36	@ 0x24
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0201 	bic.w	r2, r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e1c:	f001 f8da 	bl	8003fd4 <HAL_RCC_GetPCLK1Freq>
 8002e20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	4a81      	ldr	r2, [pc, #516]	@ (800302c <HAL_I2C_Init+0x274>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d807      	bhi.n	8002e3c <HAL_I2C_Init+0x84>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a80      	ldr	r2, [pc, #512]	@ (8003030 <HAL_I2C_Init+0x278>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	bf94      	ite	ls
 8002e34:	2301      	movls	r3, #1
 8002e36:	2300      	movhi	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	e006      	b.n	8002e4a <HAL_I2C_Init+0x92>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	4a7d      	ldr	r2, [pc, #500]	@ (8003034 <HAL_I2C_Init+0x27c>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	bf94      	ite	ls
 8002e44:	2301      	movls	r3, #1
 8002e46:	2300      	movhi	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e0e7      	b.n	8003022 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4a78      	ldr	r2, [pc, #480]	@ (8003038 <HAL_I2C_Init+0x280>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	0c9b      	lsrs	r3, r3, #18
 8002e5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	4a6a      	ldr	r2, [pc, #424]	@ (800302c <HAL_I2C_Init+0x274>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d802      	bhi.n	8002e8c <HAL_I2C_Init+0xd4>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	e009      	b.n	8002ea0 <HAL_I2C_Init+0xe8>
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e92:	fb02 f303 	mul.w	r3, r2, r3
 8002e96:	4a69      	ldr	r2, [pc, #420]	@ (800303c <HAL_I2C_Init+0x284>)
 8002e98:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9c:	099b      	lsrs	r3, r3, #6
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002eb2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	495c      	ldr	r1, [pc, #368]	@ (800302c <HAL_I2C_Init+0x274>)
 8002ebc:	428b      	cmp	r3, r1
 8002ebe:	d819      	bhi.n	8002ef4 <HAL_I2C_Init+0x13c>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1e59      	subs	r1, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ece:	1c59      	adds	r1, r3, #1
 8002ed0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ed4:	400b      	ands	r3, r1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00a      	beq.n	8002ef0 <HAL_I2C_Init+0x138>
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	1e59      	subs	r1, r3, #1
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ee8:	3301      	adds	r3, #1
 8002eea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eee:	e051      	b.n	8002f94 <HAL_I2C_Init+0x1dc>
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	e04f      	b.n	8002f94 <HAL_I2C_Init+0x1dc>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d111      	bne.n	8002f20 <HAL_I2C_Init+0x168>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	1e58      	subs	r0, r3, #1
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6859      	ldr	r1, [r3, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	440b      	add	r3, r1
 8002f0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f0e:	3301      	adds	r3, #1
 8002f10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	bf0c      	ite	eq
 8002f18:	2301      	moveq	r3, #1
 8002f1a:	2300      	movne	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	e012      	b.n	8002f46 <HAL_I2C_Init+0x18e>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1e58      	subs	r0, r3, #1
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6859      	ldr	r1, [r3, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	0099      	lsls	r1, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f36:	3301      	adds	r3, #1
 8002f38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	bf0c      	ite	eq
 8002f40:	2301      	moveq	r3, #1
 8002f42:	2300      	movne	r3, #0
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_I2C_Init+0x196>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e022      	b.n	8002f94 <HAL_I2C_Init+0x1dc>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10e      	bne.n	8002f74 <HAL_I2C_Init+0x1bc>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1e58      	subs	r0, r3, #1
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6859      	ldr	r1, [r3, #4]
 8002f5e:	460b      	mov	r3, r1
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	440b      	add	r3, r1
 8002f64:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f68:	3301      	adds	r3, #1
 8002f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f72:	e00f      	b.n	8002f94 <HAL_I2C_Init+0x1dc>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	1e58      	subs	r0, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6859      	ldr	r1, [r3, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	440b      	add	r3, r1
 8002f82:	0099      	lsls	r1, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	6809      	ldr	r1, [r1, #0]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	69da      	ldr	r2, [r3, #28]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fc2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6911      	ldr	r1, [r2, #16]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	68d2      	ldr	r2, [r2, #12]
 8002fce:	4311      	orrs	r1, r2
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	695a      	ldr	r2, [r3, #20]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	431a      	orrs	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0201 	orr.w	r2, r2, #1
 8003002:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2220      	movs	r2, #32
 800300e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	000186a0 	.word	0x000186a0
 8003030:	001e847f 	.word	0x001e847f
 8003034:	003d08ff 	.word	0x003d08ff
 8003038:	431bde83 	.word	0x431bde83
 800303c:	10624dd3 	.word	0x10624dd3

08003040 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b088      	sub	sp, #32
 8003044:	af02      	add	r7, sp, #8
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	607a      	str	r2, [r7, #4]
 800304a:	461a      	mov	r2, r3
 800304c:	460b      	mov	r3, r1
 800304e:	817b      	strh	r3, [r7, #10]
 8003050:	4613      	mov	r3, r2
 8003052:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003054:	f7fe ff1a 	bl	8001e8c <HAL_GetTick>
 8003058:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b20      	cmp	r3, #32
 8003064:	f040 80e0 	bne.w	8003228 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2319      	movs	r3, #25
 800306e:	2201      	movs	r2, #1
 8003070:	4970      	ldr	r1, [pc, #448]	@ (8003234 <HAL_I2C_Master_Transmit+0x1f4>)
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 f964 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800307e:	2302      	movs	r3, #2
 8003080:	e0d3      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003088:	2b01      	cmp	r3, #1
 800308a:	d101      	bne.n	8003090 <HAL_I2C_Master_Transmit+0x50>
 800308c:	2302      	movs	r3, #2
 800308e:	e0cc      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d007      	beq.n	80030b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f042 0201 	orr.w	r2, r2, #1
 80030b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2221      	movs	r2, #33	@ 0x21
 80030ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2210      	movs	r2, #16
 80030d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	893a      	ldrh	r2, [r7, #8]
 80030e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	4a50      	ldr	r2, [pc, #320]	@ (8003238 <HAL_I2C_Master_Transmit+0x1f8>)
 80030f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030f8:	8979      	ldrh	r1, [r7, #10]
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	6a3a      	ldr	r2, [r7, #32]
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f000 f89c 	bl	800323c <I2C_MasterRequestWrite>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e08d      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800310e:	2300      	movs	r3, #0
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003124:	e066      	b.n	80031f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	6a39      	ldr	r1, [r7, #32]
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f000 fa22 	bl	8003574 <I2C_WaitOnTXEFlagUntilTimeout>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00d      	beq.n	8003152 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313a:	2b04      	cmp	r3, #4
 800313c:	d107      	bne.n	800314e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800314c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e06b      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003156:	781a      	ldrb	r2, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003162:	1c5a      	adds	r2, r3, #1
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800316c:	b29b      	uxth	r3, r3
 800316e:	3b01      	subs	r3, #1
 8003170:	b29a      	uxth	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b04      	cmp	r3, #4
 800318e:	d11b      	bne.n	80031c8 <HAL_I2C_Master_Transmit+0x188>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003194:	2b00      	cmp	r3, #0
 8003196:	d017      	beq.n	80031c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	781a      	ldrb	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	6a39      	ldr	r1, [r7, #32]
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	f000 fa19 	bl	8003604 <I2C_WaitOnBTFFlagUntilTimeout>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00d      	beq.n	80031f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d107      	bne.n	80031f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e01a      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d194      	bne.n	8003126 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800320a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003224:	2300      	movs	r3, #0
 8003226:	e000      	b.n	800322a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003228:	2302      	movs	r3, #2
  }
}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	00100002 	.word	0x00100002
 8003238:	ffff0000 	.word	0xffff0000

0800323c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b088      	sub	sp, #32
 8003240:	af02      	add	r7, sp, #8
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	607a      	str	r2, [r7, #4]
 8003246:	603b      	str	r3, [r7, #0]
 8003248:	460b      	mov	r3, r1
 800324a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003250:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	2b08      	cmp	r3, #8
 8003256:	d006      	beq.n	8003266 <I2C_MasterRequestWrite+0x2a>
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d003      	beq.n	8003266 <I2C_MasterRequestWrite+0x2a>
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003264:	d108      	bne.n	8003278 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	e00b      	b.n	8003290 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327c:	2b12      	cmp	r3, #18
 800327e:	d107      	bne.n	8003290 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800328e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 f84f 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00d      	beq.n	80032c4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b6:	d103      	bne.n	80032c0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e035      	b.n	8003330 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032cc:	d108      	bne.n	80032e0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032ce:	897b      	ldrh	r3, [r7, #10]
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	461a      	mov	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032dc:	611a      	str	r2, [r3, #16]
 80032de:	e01b      	b.n	8003318 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032e0:	897b      	ldrh	r3, [r7, #10]
 80032e2:	11db      	asrs	r3, r3, #7
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	f003 0306 	and.w	r3, r3, #6
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	f063 030f 	orn	r3, r3, #15
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	490e      	ldr	r1, [pc, #56]	@ (8003338 <I2C_MasterRequestWrite+0xfc>)
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f000 f898 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e010      	b.n	8003330 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800330e:	897b      	ldrh	r3, [r7, #10]
 8003310:	b2da      	uxtb	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	4907      	ldr	r1, [pc, #28]	@ (800333c <I2C_MasterRequestWrite+0x100>)
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 f888 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	00010008 	.word	0x00010008
 800333c:	00010002 	.word	0x00010002

08003340 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	603b      	str	r3, [r7, #0]
 800334c:	4613      	mov	r3, r2
 800334e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003350:	e048      	b.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003358:	d044      	beq.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800335a:	f7fe fd97 	bl	8001e8c <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d302      	bcc.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x30>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d139      	bne.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d10d      	bne.n	8003396 <I2C_WaitOnFlagUntilTimeout+0x56>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	43da      	mvns	r2, r3
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	bf0c      	ite	eq
 800338c:	2301      	moveq	r3, #1
 800338e:	2300      	movne	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	e00c      	b.n	80033b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	43da      	mvns	r2, r3
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	4013      	ands	r3, r2
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	461a      	mov	r2, r3
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d116      	bne.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	f043 0220 	orr.w	r2, r3, #32
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e023      	b.n	800342c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	0c1b      	lsrs	r3, r3, #16
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d10d      	bne.n	800340a <I2C_WaitOnFlagUntilTimeout+0xca>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	43da      	mvns	r2, r3
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	4013      	ands	r3, r2
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	bf0c      	ite	eq
 8003400:	2301      	moveq	r3, #1
 8003402:	2300      	movne	r3, #0
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
 8003408:	e00c      	b.n	8003424 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	43da      	mvns	r2, r3
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	4013      	ands	r3, r2
 8003416:	b29b      	uxth	r3, r3
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf0c      	ite	eq
 800341c:	2301      	moveq	r3, #1
 800341e:	2300      	movne	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	461a      	mov	r2, r3
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	429a      	cmp	r2, r3
 8003428:	d093      	beq.n	8003352 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003442:	e071      	b.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800344e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003452:	d123      	bne.n	800349c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003462:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800346c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	f043 0204 	orr.w	r2, r3, #4
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e067      	b.n	800356c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034a2:	d041      	beq.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a4:	f7fe fcf2 	bl	8001e8c <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d302      	bcc.n	80034ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d136      	bne.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	0c1b      	lsrs	r3, r3, #16
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d10c      	bne.n	80034de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	43da      	mvns	r2, r3
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	4013      	ands	r3, r2
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	bf14      	ite	ne
 80034d6:	2301      	movne	r3, #1
 80034d8:	2300      	moveq	r3, #0
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	e00b      	b.n	80034f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	43da      	mvns	r2, r3
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	4013      	ands	r3, r2
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	bf14      	ite	ne
 80034f0:	2301      	movne	r3, #1
 80034f2:	2300      	moveq	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d016      	beq.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003514:	f043 0220 	orr.w	r2, r3, #32
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e021      	b.n	800356c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	0c1b      	lsrs	r3, r3, #16
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b01      	cmp	r3, #1
 8003530:	d10c      	bne.n	800354c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	43da      	mvns	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	4013      	ands	r3, r2
 800353e:	b29b      	uxth	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf14      	ite	ne
 8003544:	2301      	movne	r3, #1
 8003546:	2300      	moveq	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	e00b      	b.n	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	4013      	ands	r3, r2
 8003558:	b29b      	uxth	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	bf14      	ite	ne
 800355e:	2301      	movne	r3, #1
 8003560:	2300      	moveq	r3, #0
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	f47f af6d 	bne.w	8003444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003580:	e034      	b.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f886 	bl	8003694 <I2C_IsAcknowledgeFailed>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e034      	b.n	80035fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003598:	d028      	beq.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359a:	f7fe fc77 	bl	8001e8c <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d302      	bcc.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d11d      	bne.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ba:	2b80      	cmp	r3, #128	@ 0x80
 80035bc:	d016      	beq.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d8:	f043 0220 	orr.w	r2, r3, #32
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e007      	b.n	80035fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035f6:	2b80      	cmp	r3, #128	@ 0x80
 80035f8:	d1c3      	bne.n	8003582 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003610:	e034      	b.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 f83e 	bl	8003694 <I2C_IsAcknowledgeFailed>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e034      	b.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003628:	d028      	beq.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800362a:	f7fe fc2f 	bl	8001e8c <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	429a      	cmp	r2, r3
 8003638:	d302      	bcc.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d11d      	bne.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b04      	cmp	r3, #4
 800364c:	d016      	beq.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2220      	movs	r2, #32
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	f043 0220 	orr.w	r2, r3, #32
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e007      	b.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	f003 0304 	and.w	r3, r3, #4
 8003686:	2b04      	cmp	r3, #4
 8003688:	d1c3      	bne.n	8003612 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036aa:	d11b      	bne.n	80036e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d0:	f043 0204 	orr.w	r2, r3, #4
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e000      	b.n	80036e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	370c      	adds	r7, #12
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
	...

080036f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e267      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b00      	cmp	r3, #0
 8003710:	d075      	beq.n	80037fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003712:	4b88      	ldr	r3, [pc, #544]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 030c 	and.w	r3, r3, #12
 800371a:	2b04      	cmp	r3, #4
 800371c:	d00c      	beq.n	8003738 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800371e:	4b85      	ldr	r3, [pc, #532]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003726:	2b08      	cmp	r3, #8
 8003728:	d112      	bne.n	8003750 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800372a:	4b82      	ldr	r3, [pc, #520]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003732:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003736:	d10b      	bne.n	8003750 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003738:	4b7e      	ldr	r3, [pc, #504]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d05b      	beq.n	80037fc <HAL_RCC_OscConfig+0x108>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d157      	bne.n	80037fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e242      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003758:	d106      	bne.n	8003768 <HAL_RCC_OscConfig+0x74>
 800375a:	4b76      	ldr	r3, [pc, #472]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a75      	ldr	r2, [pc, #468]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003764:	6013      	str	r3, [r2, #0]
 8003766:	e01d      	b.n	80037a4 <HAL_RCC_OscConfig+0xb0>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003770:	d10c      	bne.n	800378c <HAL_RCC_OscConfig+0x98>
 8003772:	4b70      	ldr	r3, [pc, #448]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a6f      	ldr	r2, [pc, #444]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003778:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	4b6d      	ldr	r3, [pc, #436]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a6c      	ldr	r2, [pc, #432]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003788:	6013      	str	r3, [r2, #0]
 800378a:	e00b      	b.n	80037a4 <HAL_RCC_OscConfig+0xb0>
 800378c:	4b69      	ldr	r3, [pc, #420]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a68      	ldr	r2, [pc, #416]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003796:	6013      	str	r3, [r2, #0]
 8003798:	4b66      	ldr	r3, [pc, #408]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a65      	ldr	r2, [pc, #404]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 800379e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d013      	beq.n	80037d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ac:	f7fe fb6e 	bl	8001e8c <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b4:	f7fe fb6a 	bl	8001e8c <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b64      	cmp	r3, #100	@ 0x64
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e207      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c6:	4b5b      	ldr	r3, [pc, #364]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0xc0>
 80037d2:	e014      	b.n	80037fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d4:	f7fe fb5a 	bl	8001e8c <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037dc:	f7fe fb56 	bl	8001e8c <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b64      	cmp	r3, #100	@ 0x64
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e1f3      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ee:	4b51      	ldr	r3, [pc, #324]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0xe8>
 80037fa:	e000      	b.n	80037fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d063      	beq.n	80038d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800380a:	4b4a      	ldr	r3, [pc, #296]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 030c 	and.w	r3, r3, #12
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00b      	beq.n	800382e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003816:	4b47      	ldr	r3, [pc, #284]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800381e:	2b08      	cmp	r3, #8
 8003820:	d11c      	bne.n	800385c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003822:	4b44      	ldr	r3, [pc, #272]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d116      	bne.n	800385c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	4b41      	ldr	r3, [pc, #260]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <HAL_RCC_OscConfig+0x152>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d001      	beq.n	8003846 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e1c7      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003846:	4b3b      	ldr	r3, [pc, #236]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	4937      	ldr	r1, [pc, #220]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003856:	4313      	orrs	r3, r2
 8003858:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385a:	e03a      	b.n	80038d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d020      	beq.n	80038a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003864:	4b34      	ldr	r3, [pc, #208]	@ (8003938 <HAL_RCC_OscConfig+0x244>)
 8003866:	2201      	movs	r2, #1
 8003868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386a:	f7fe fb0f 	bl	8001e8c <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003872:	f7fe fb0b 	bl	8001e8c <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e1a8      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003884:	4b2b      	ldr	r3, [pc, #172]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0f0      	beq.n	8003872 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003890:	4b28      	ldr	r3, [pc, #160]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	00db      	lsls	r3, r3, #3
 800389e:	4925      	ldr	r1, [pc, #148]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	600b      	str	r3, [r1, #0]
 80038a4:	e015      	b.n	80038d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038a6:	4b24      	ldr	r3, [pc, #144]	@ (8003938 <HAL_RCC_OscConfig+0x244>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ac:	f7fe faee 	bl	8001e8c <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b4:	f7fe faea 	bl	8001e8c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e187      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f0      	bne.n	80038b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0308 	and.w	r3, r3, #8
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d036      	beq.n	800394c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d016      	beq.n	8003914 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038e6:	4b15      	ldr	r3, [pc, #84]	@ (800393c <HAL_RCC_OscConfig+0x248>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ec:	f7fe face 	bl	8001e8c <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f4:	f7fe faca 	bl	8001e8c <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e167      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003906:	4b0b      	ldr	r3, [pc, #44]	@ (8003934 <HAL_RCC_OscConfig+0x240>)
 8003908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0f0      	beq.n	80038f4 <HAL_RCC_OscConfig+0x200>
 8003912:	e01b      	b.n	800394c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003914:	4b09      	ldr	r3, [pc, #36]	@ (800393c <HAL_RCC_OscConfig+0x248>)
 8003916:	2200      	movs	r2, #0
 8003918:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800391a:	f7fe fab7 	bl	8001e8c <HAL_GetTick>
 800391e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003920:	e00e      	b.n	8003940 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003922:	f7fe fab3 	bl	8001e8c <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d907      	bls.n	8003940 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e150      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
 8003934:	40023800 	.word	0x40023800
 8003938:	42470000 	.word	0x42470000
 800393c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003940:	4b88      	ldr	r3, [pc, #544]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003942:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1ea      	bne.n	8003922 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0304 	and.w	r3, r3, #4
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8097 	beq.w	8003a88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800395a:	2300      	movs	r3, #0
 800395c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800395e:	4b81      	ldr	r3, [pc, #516]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10f      	bne.n	800398a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800396a:	2300      	movs	r3, #0
 800396c:	60bb      	str	r3, [r7, #8]
 800396e:	4b7d      	ldr	r3, [pc, #500]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003972:	4a7c      	ldr	r2, [pc, #496]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003978:	6413      	str	r3, [r2, #64]	@ 0x40
 800397a:	4b7a      	ldr	r3, [pc, #488]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003982:	60bb      	str	r3, [r7, #8]
 8003984:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003986:	2301      	movs	r3, #1
 8003988:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398a:	4b77      	ldr	r3, [pc, #476]	@ (8003b68 <HAL_RCC_OscConfig+0x474>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003992:	2b00      	cmp	r3, #0
 8003994:	d118      	bne.n	80039c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003996:	4b74      	ldr	r3, [pc, #464]	@ (8003b68 <HAL_RCC_OscConfig+0x474>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a73      	ldr	r2, [pc, #460]	@ (8003b68 <HAL_RCC_OscConfig+0x474>)
 800399c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a2:	f7fe fa73 	bl	8001e8c <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039aa:	f7fe fa6f 	bl	8001e8c <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e10c      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039bc:	4b6a      	ldr	r3, [pc, #424]	@ (8003b68 <HAL_RCC_OscConfig+0x474>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d106      	bne.n	80039de <HAL_RCC_OscConfig+0x2ea>
 80039d0:	4b64      	ldr	r3, [pc, #400]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 80039d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d4:	4a63      	ldr	r2, [pc, #396]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 80039d6:	f043 0301 	orr.w	r3, r3, #1
 80039da:	6713      	str	r3, [r2, #112]	@ 0x70
 80039dc:	e01c      	b.n	8003a18 <HAL_RCC_OscConfig+0x324>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	2b05      	cmp	r3, #5
 80039e4:	d10c      	bne.n	8003a00 <HAL_RCC_OscConfig+0x30c>
 80039e6:	4b5f      	ldr	r3, [pc, #380]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 80039e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ea:	4a5e      	ldr	r2, [pc, #376]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 80039ec:	f043 0304 	orr.w	r3, r3, #4
 80039f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f2:	4b5c      	ldr	r3, [pc, #368]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 80039f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f6:	4a5b      	ldr	r2, [pc, #364]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 80039f8:	f043 0301 	orr.w	r3, r3, #1
 80039fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fe:	e00b      	b.n	8003a18 <HAL_RCC_OscConfig+0x324>
 8003a00:	4b58      	ldr	r3, [pc, #352]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a04:	4a57      	ldr	r2, [pc, #348]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a06:	f023 0301 	bic.w	r3, r3, #1
 8003a0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0c:	4b55      	ldr	r3, [pc, #340]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a10:	4a54      	ldr	r2, [pc, #336]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a12:	f023 0304 	bic.w	r3, r3, #4
 8003a16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d015      	beq.n	8003a4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a20:	f7fe fa34 	bl	8001e8c <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a28:	f7fe fa30 	bl	8001e8c <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e0cb      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a3e:	4b49      	ldr	r3, [pc, #292]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0ee      	beq.n	8003a28 <HAL_RCC_OscConfig+0x334>
 8003a4a:	e014      	b.n	8003a76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a4c:	f7fe fa1e 	bl	8001e8c <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a52:	e00a      	b.n	8003a6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a54:	f7fe fa1a 	bl	8001e8c <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e0b5      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a6a:	4b3e      	ldr	r3, [pc, #248]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1ee      	bne.n	8003a54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a76:	7dfb      	ldrb	r3, [r7, #23]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d105      	bne.n	8003a88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a7c:	4b39      	ldr	r3, [pc, #228]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a80:	4a38      	ldr	r2, [pc, #224]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 80a1 	beq.w	8003bd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a92:	4b34      	ldr	r3, [pc, #208]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 030c 	and.w	r3, r3, #12
 8003a9a:	2b08      	cmp	r3, #8
 8003a9c:	d05c      	beq.n	8003b58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d141      	bne.n	8003b2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa6:	4b31      	ldr	r3, [pc, #196]	@ (8003b6c <HAL_RCC_OscConfig+0x478>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aac:	f7fe f9ee 	bl	8001e8c <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab4:	f7fe f9ea 	bl	8001e8c <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e087      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ac6:	4b27      	ldr	r3, [pc, #156]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f0      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	69da      	ldr	r2, [r3, #28]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae0:	019b      	lsls	r3, r3, #6
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae8:	085b      	lsrs	r3, r3, #1
 8003aea:	3b01      	subs	r3, #1
 8003aec:	041b      	lsls	r3, r3, #16
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	061b      	lsls	r3, r3, #24
 8003af6:	491b      	ldr	r1, [pc, #108]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003afc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b6c <HAL_RCC_OscConfig+0x478>)
 8003afe:	2201      	movs	r2, #1
 8003b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b02:	f7fe f9c3 	bl	8001e8c <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b0a:	f7fe f9bf 	bl	8001e8c <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e05c      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b1c:	4b11      	ldr	r3, [pc, #68]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCC_OscConfig+0x416>
 8003b28:	e054      	b.n	8003bd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b2a:	4b10      	ldr	r3, [pc, #64]	@ (8003b6c <HAL_RCC_OscConfig+0x478>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b30:	f7fe f9ac 	bl	8001e8c <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b38:	f7fe f9a8 	bl	8001e8c <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e045      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b4a:	4b06      	ldr	r3, [pc, #24]	@ (8003b64 <HAL_RCC_OscConfig+0x470>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1f0      	bne.n	8003b38 <HAL_RCC_OscConfig+0x444>
 8003b56:	e03d      	b.n	8003bd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d107      	bne.n	8003b70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e038      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
 8003b64:	40023800 	.word	0x40023800
 8003b68:	40007000 	.word	0x40007000
 8003b6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b70:	4b1b      	ldr	r3, [pc, #108]	@ (8003be0 <HAL_RCC_OscConfig+0x4ec>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d028      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d121      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d11a      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ba6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d111      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb6:	085b      	lsrs	r3, r3, #1
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d107      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d001      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e000      	b.n	8003bd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3718      	adds	r7, #24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	40023800 	.word	0x40023800

08003be4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e0cc      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bf8:	4b68      	ldr	r3, [pc, #416]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d90c      	bls.n	8003c20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c06:	4b65      	ldr	r3, [pc, #404]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c0e:	4b63      	ldr	r3, [pc, #396]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0307 	and.w	r3, r3, #7
 8003c16:	683a      	ldr	r2, [r7, #0]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d001      	beq.n	8003c20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e0b8      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d020      	beq.n	8003c6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d005      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c38:	4b59      	ldr	r3, [pc, #356]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	4a58      	ldr	r2, [pc, #352]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d005      	beq.n	8003c5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c50:	4b53      	ldr	r3, [pc, #332]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	4a52      	ldr	r2, [pc, #328]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c5c:	4b50      	ldr	r3, [pc, #320]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	494d      	ldr	r1, [pc, #308]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d044      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d107      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	4b47      	ldr	r3, [pc, #284]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d119      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e07f      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d003      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c9e:	2b03      	cmp	r3, #3
 8003ca0:	d107      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ca2:	4b3f      	ldr	r3, [pc, #252]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d109      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e06f      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cb2:	4b3b      	ldr	r3, [pc, #236]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e067      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cc2:	4b37      	ldr	r3, [pc, #220]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f023 0203 	bic.w	r2, r3, #3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	4934      	ldr	r1, [pc, #208]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cd4:	f7fe f8da 	bl	8001e8c <HAL_GetTick>
 8003cd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cda:	e00a      	b.n	8003cf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cdc:	f7fe f8d6 	bl	8001e8c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e04f      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cf2:	4b2b      	ldr	r3, [pc, #172]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 020c 	and.w	r2, r3, #12
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d1eb      	bne.n	8003cdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d04:	4b25      	ldr	r3, [pc, #148]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0307 	and.w	r3, r3, #7
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d20c      	bcs.n	8003d2c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d12:	4b22      	ldr	r3, [pc, #136]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d1a:	4b20      	ldr	r3, [pc, #128]	@ (8003d9c <HAL_RCC_ClockConfig+0x1b8>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0307 	and.w	r3, r3, #7
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d001      	beq.n	8003d2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e032      	b.n	8003d92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0304 	and.w	r3, r3, #4
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d008      	beq.n	8003d4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d38:	4b19      	ldr	r3, [pc, #100]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	4916      	ldr	r1, [pc, #88]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0308 	and.w	r3, r3, #8
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d009      	beq.n	8003d6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d56:	4b12      	ldr	r3, [pc, #72]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	00db      	lsls	r3, r3, #3
 8003d64:	490e      	ldr	r1, [pc, #56]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d6a:	f000 f821 	bl	8003db0 <HAL_RCC_GetSysClockFreq>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	091b      	lsrs	r3, r3, #4
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	490a      	ldr	r1, [pc, #40]	@ (8003da4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d7c:	5ccb      	ldrb	r3, [r1, r3]
 8003d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d82:	4a09      	ldr	r2, [pc, #36]	@ (8003da8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d86:	4b09      	ldr	r3, [pc, #36]	@ (8003dac <HAL_RCC_ClockConfig+0x1c8>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fe f83a 	bl	8001e04 <HAL_InitTick>

  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	40023c00 	.word	0x40023c00
 8003da0:	40023800 	.word	0x40023800
 8003da4:	0800a1e4 	.word	0x0800a1e4
 8003da8:	20000000 	.word	0x20000000
 8003dac:	20000004 	.word	0x20000004

08003db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003db4:	b094      	sub	sp, #80	@ 0x50
 8003db6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dc8:	4b79      	ldr	r3, [pc, #484]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 030c 	and.w	r3, r3, #12
 8003dd0:	2b08      	cmp	r3, #8
 8003dd2:	d00d      	beq.n	8003df0 <HAL_RCC_GetSysClockFreq+0x40>
 8003dd4:	2b08      	cmp	r3, #8
 8003dd6:	f200 80e1 	bhi.w	8003f9c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d002      	beq.n	8003de4 <HAL_RCC_GetSysClockFreq+0x34>
 8003dde:	2b04      	cmp	r3, #4
 8003de0:	d003      	beq.n	8003dea <HAL_RCC_GetSysClockFreq+0x3a>
 8003de2:	e0db      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003de4:	4b73      	ldr	r3, [pc, #460]	@ (8003fb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003de6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003de8:	e0db      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dea:	4b73      	ldr	r3, [pc, #460]	@ (8003fb8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003dec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003dee:	e0d8      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003df0:	4b6f      	ldr	r3, [pc, #444]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003df8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dfa:	4b6d      	ldr	r3, [pc, #436]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d063      	beq.n	8003ece <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e06:	4b6a      	ldr	r3, [pc, #424]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	099b      	lsrs	r3, r3, #6
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e10:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e18:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e1e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e22:	4622      	mov	r2, r4
 8003e24:	462b      	mov	r3, r5
 8003e26:	f04f 0000 	mov.w	r0, #0
 8003e2a:	f04f 0100 	mov.w	r1, #0
 8003e2e:	0159      	lsls	r1, r3, #5
 8003e30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e34:	0150      	lsls	r0, r2, #5
 8003e36:	4602      	mov	r2, r0
 8003e38:	460b      	mov	r3, r1
 8003e3a:	4621      	mov	r1, r4
 8003e3c:	1a51      	subs	r1, r2, r1
 8003e3e:	6139      	str	r1, [r7, #16]
 8003e40:	4629      	mov	r1, r5
 8003e42:	eb63 0301 	sbc.w	r3, r3, r1
 8003e46:	617b      	str	r3, [r7, #20]
 8003e48:	f04f 0200 	mov.w	r2, #0
 8003e4c:	f04f 0300 	mov.w	r3, #0
 8003e50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e54:	4659      	mov	r1, fp
 8003e56:	018b      	lsls	r3, r1, #6
 8003e58:	4651      	mov	r1, sl
 8003e5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e5e:	4651      	mov	r1, sl
 8003e60:	018a      	lsls	r2, r1, #6
 8003e62:	4651      	mov	r1, sl
 8003e64:	ebb2 0801 	subs.w	r8, r2, r1
 8003e68:	4659      	mov	r1, fp
 8003e6a:	eb63 0901 	sbc.w	r9, r3, r1
 8003e6e:	f04f 0200 	mov.w	r2, #0
 8003e72:	f04f 0300 	mov.w	r3, #0
 8003e76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e82:	4690      	mov	r8, r2
 8003e84:	4699      	mov	r9, r3
 8003e86:	4623      	mov	r3, r4
 8003e88:	eb18 0303 	adds.w	r3, r8, r3
 8003e8c:	60bb      	str	r3, [r7, #8]
 8003e8e:	462b      	mov	r3, r5
 8003e90:	eb49 0303 	adc.w	r3, r9, r3
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	f04f 0200 	mov.w	r2, #0
 8003e9a:	f04f 0300 	mov.w	r3, #0
 8003e9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ea2:	4629      	mov	r1, r5
 8003ea4:	024b      	lsls	r3, r1, #9
 8003ea6:	4621      	mov	r1, r4
 8003ea8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003eac:	4621      	mov	r1, r4
 8003eae:	024a      	lsls	r2, r1, #9
 8003eb0:	4610      	mov	r0, r2
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ebc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ec0:	f7fc fe7a 	bl	8000bb8 <__aeabi_uldivmod>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	4613      	mov	r3, r2
 8003eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ecc:	e058      	b.n	8003f80 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ece:	4b38      	ldr	r3, [pc, #224]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	099b      	lsrs	r3, r3, #6
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	4611      	mov	r1, r2
 8003eda:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ede:	623b      	str	r3, [r7, #32]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ee4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ee8:	4642      	mov	r2, r8
 8003eea:	464b      	mov	r3, r9
 8003eec:	f04f 0000 	mov.w	r0, #0
 8003ef0:	f04f 0100 	mov.w	r1, #0
 8003ef4:	0159      	lsls	r1, r3, #5
 8003ef6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003efa:	0150      	lsls	r0, r2, #5
 8003efc:	4602      	mov	r2, r0
 8003efe:	460b      	mov	r3, r1
 8003f00:	4641      	mov	r1, r8
 8003f02:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f06:	4649      	mov	r1, r9
 8003f08:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f0c:	f04f 0200 	mov.w	r2, #0
 8003f10:	f04f 0300 	mov.w	r3, #0
 8003f14:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f18:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f1c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f20:	ebb2 040a 	subs.w	r4, r2, sl
 8003f24:	eb63 050b 	sbc.w	r5, r3, fp
 8003f28:	f04f 0200 	mov.w	r2, #0
 8003f2c:	f04f 0300 	mov.w	r3, #0
 8003f30:	00eb      	lsls	r3, r5, #3
 8003f32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f36:	00e2      	lsls	r2, r4, #3
 8003f38:	4614      	mov	r4, r2
 8003f3a:	461d      	mov	r5, r3
 8003f3c:	4643      	mov	r3, r8
 8003f3e:	18e3      	adds	r3, r4, r3
 8003f40:	603b      	str	r3, [r7, #0]
 8003f42:	464b      	mov	r3, r9
 8003f44:	eb45 0303 	adc.w	r3, r5, r3
 8003f48:	607b      	str	r3, [r7, #4]
 8003f4a:	f04f 0200 	mov.w	r2, #0
 8003f4e:	f04f 0300 	mov.w	r3, #0
 8003f52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f56:	4629      	mov	r1, r5
 8003f58:	028b      	lsls	r3, r1, #10
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f60:	4621      	mov	r1, r4
 8003f62:	028a      	lsls	r2, r1, #10
 8003f64:	4610      	mov	r0, r2
 8003f66:	4619      	mov	r1, r3
 8003f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	61bb      	str	r3, [r7, #24]
 8003f6e:	61fa      	str	r2, [r7, #28]
 8003f70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f74:	f7fc fe20 	bl	8000bb8 <__aeabi_uldivmod>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003f80:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	0c1b      	lsrs	r3, r3, #16
 8003f86:	f003 0303 	and.w	r3, r3, #3
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003f90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f98:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f9a:	e002      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f9c:	4b05      	ldr	r3, [pc, #20]	@ (8003fb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3750      	adds	r7, #80	@ 0x50
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fae:	bf00      	nop
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	00f42400 	.word	0x00f42400
 8003fb8:	007a1200 	.word	0x007a1200

08003fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fc0:	4b03      	ldr	r3, [pc, #12]	@ (8003fd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	20000000 	.word	0x20000000

08003fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fd8:	f7ff fff0 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	4b05      	ldr	r3, [pc, #20]	@ (8003ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	0a9b      	lsrs	r3, r3, #10
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	4903      	ldr	r1, [pc, #12]	@ (8003ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fea:	5ccb      	ldrb	r3, [r1, r3]
 8003fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	0800a1f4 	.word	0x0800a1f4

08003ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004000:	f7ff ffdc 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 8004004:	4602      	mov	r2, r0
 8004006:	4b05      	ldr	r3, [pc, #20]	@ (800401c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	0b5b      	lsrs	r3, r3, #13
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	4903      	ldr	r1, [pc, #12]	@ (8004020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004012:	5ccb      	ldrb	r3, [r1, r3]
 8004014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004018:	4618      	mov	r0, r3
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40023800 	.word	0x40023800
 8004020:	0800a1f4 	.word	0x0800a1f4

08004024 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e07b      	b.n	800412e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	2b00      	cmp	r3, #0
 800403c:	d108      	bne.n	8004050 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004046:	d009      	beq.n	800405c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	61da      	str	r2, [r3, #28]
 800404e:	e005      	b.n	800405c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d106      	bne.n	800407c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7fd fcec 	bl	8001a54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004092:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80040a4:	431a      	orrs	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040d6:	431a      	orrs	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a1b      	ldr	r3, [r3, #32]
 80040dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e0:	ea42 0103 	orr.w	r1, r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	0c1b      	lsrs	r3, r3, #16
 80040fa:	f003 0104 	and.w	r1, r3, #4
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004102:	f003 0210 	and.w	r2, r3, #16
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69da      	ldr	r2, [r3, #28]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800411c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b088      	sub	sp, #32
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	603b      	str	r3, [r7, #0]
 8004142:	4613      	mov	r3, r2
 8004144:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004146:	f7fd fea1 	bl	8001e8c <HAL_GetTick>
 800414a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800414c:	88fb      	ldrh	r3, [r7, #6]
 800414e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004156:	b2db      	uxtb	r3, r3
 8004158:	2b01      	cmp	r3, #1
 800415a:	d001      	beq.n	8004160 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800415c:	2302      	movs	r3, #2
 800415e:	e12a      	b.n	80043b6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d002      	beq.n	800416c <HAL_SPI_Transmit+0x36>
 8004166:	88fb      	ldrh	r3, [r7, #6]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e122      	b.n	80043b6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004176:	2b01      	cmp	r3, #1
 8004178:	d101      	bne.n	800417e <HAL_SPI_Transmit+0x48>
 800417a:	2302      	movs	r3, #2
 800417c:	e11b      	b.n	80043b6 <HAL_SPI_Transmit+0x280>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2203      	movs	r2, #3
 800418a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	88fa      	ldrh	r2, [r7, #6]
 800419e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	88fa      	ldrh	r2, [r7, #6]
 80041a4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2200      	movs	r2, #0
 80041b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041cc:	d10f      	bne.n	80041ee <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f8:	2b40      	cmp	r3, #64	@ 0x40
 80041fa:	d007      	beq.n	800420c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800420a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004214:	d152      	bne.n	80042bc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d002      	beq.n	8004224 <HAL_SPI_Transmit+0xee>
 800421e:	8b7b      	ldrh	r3, [r7, #26]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d145      	bne.n	80042b0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004228:	881a      	ldrh	r2, [r3, #0]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004234:	1c9a      	adds	r2, r3, #2
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004248:	e032      	b.n	80042b0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b02      	cmp	r3, #2
 8004256:	d112      	bne.n	800427e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425c:	881a      	ldrh	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004268:	1c9a      	adds	r2, r3, #2
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b01      	subs	r3, #1
 8004276:	b29a      	uxth	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800427c:	e018      	b.n	80042b0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800427e:	f7fd fe05 	bl	8001e8c <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	683a      	ldr	r2, [r7, #0]
 800428a:	429a      	cmp	r2, r3
 800428c:	d803      	bhi.n	8004296 <HAL_SPI_Transmit+0x160>
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004294:	d102      	bne.n	800429c <HAL_SPI_Transmit+0x166>
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d109      	bne.n	80042b0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e082      	b.n	80043b6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1c7      	bne.n	800424a <HAL_SPI_Transmit+0x114>
 80042ba:	e053      	b.n	8004364 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <HAL_SPI_Transmit+0x194>
 80042c4:	8b7b      	ldrh	r3, [r7, #26]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d147      	bne.n	800435a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	330c      	adds	r3, #12
 80042d4:	7812      	ldrb	r2, [r2, #0]
 80042d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042f0:	e033      	b.n	800435a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d113      	bne.n	8004328 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	330c      	adds	r3, #12
 800430a:	7812      	ldrb	r2, [r2, #0]
 800430c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004312:	1c5a      	adds	r2, r3, #1
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004326:	e018      	b.n	800435a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004328:	f7fd fdb0 	bl	8001e8c <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d803      	bhi.n	8004340 <HAL_SPI_Transmit+0x20a>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800433e:	d102      	bne.n	8004346 <HAL_SPI_Transmit+0x210>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d109      	bne.n	800435a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e02d      	b.n	80043b6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800435e:	b29b      	uxth	r3, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	d1c6      	bne.n	80042f2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004364:	69fa      	ldr	r2, [r7, #28]
 8004366:	6839      	ldr	r1, [r7, #0]
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 fa59 	bl	8004820 <SPI_EndRxTxTransaction>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d002      	beq.n	800437a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2220      	movs	r2, #32
 8004378:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10a      	bne.n	8004398 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004382:	2300      	movs	r3, #0
 8004384:	617b      	str	r3, [r7, #20]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	617b      	str	r3, [r7, #20]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	617b      	str	r3, [r7, #20]
 8004396:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d001      	beq.n	80043b4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e000      	b.n	80043b6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80043b4:	2300      	movs	r3, #0
  }
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3720      	adds	r7, #32
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b08a      	sub	sp, #40	@ 0x28
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	60f8      	str	r0, [r7, #12]
 80043c6:	60b9      	str	r1, [r7, #8]
 80043c8:	607a      	str	r2, [r7, #4]
 80043ca:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80043cc:	2301      	movs	r3, #1
 80043ce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043d0:	f7fd fd5c 	bl	8001e8c <HAL_GetTick>
 80043d4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043dc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80043e4:	887b      	ldrh	r3, [r7, #2]
 80043e6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80043e8:	7ffb      	ldrb	r3, [r7, #31]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d00c      	beq.n	8004408 <HAL_SPI_TransmitReceive+0x4a>
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043f4:	d106      	bne.n	8004404 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d102      	bne.n	8004404 <HAL_SPI_TransmitReceive+0x46>
 80043fe:	7ffb      	ldrb	r3, [r7, #31]
 8004400:	2b04      	cmp	r3, #4
 8004402:	d001      	beq.n	8004408 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004404:	2302      	movs	r3, #2
 8004406:	e17f      	b.n	8004708 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d005      	beq.n	800441a <HAL_SPI_TransmitReceive+0x5c>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d002      	beq.n	800441a <HAL_SPI_TransmitReceive+0x5c>
 8004414:	887b      	ldrh	r3, [r7, #2]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e174      	b.n	8004708 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_SPI_TransmitReceive+0x6e>
 8004428:	2302      	movs	r3, #2
 800442a:	e16d      	b.n	8004708 <HAL_SPI_TransmitReceive+0x34a>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b04      	cmp	r3, #4
 800443e:	d003      	beq.n	8004448 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2205      	movs	r2, #5
 8004444:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	887a      	ldrh	r2, [r7, #2]
 8004458:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	887a      	ldrh	r2, [r7, #2]
 800445e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	887a      	ldrh	r2, [r7, #2]
 800446a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	887a      	ldrh	r2, [r7, #2]
 8004470:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004488:	2b40      	cmp	r3, #64	@ 0x40
 800448a:	d007      	beq.n	800449c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800449a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044a4:	d17e      	bne.n	80045a4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d002      	beq.n	80044b4 <HAL_SPI_TransmitReceive+0xf6>
 80044ae:	8afb      	ldrh	r3, [r7, #22]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d16c      	bne.n	800458e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b8:	881a      	ldrh	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c4:	1c9a      	adds	r2, r3, #2
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044d8:	e059      	b.n	800458e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d11b      	bne.n	8004520 <HAL_SPI_TransmitReceive+0x162>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d016      	beq.n	8004520 <HAL_SPI_TransmitReceive+0x162>
 80044f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d113      	bne.n	8004520 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fc:	881a      	ldrh	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004508:	1c9a      	adds	r2, r3, #2
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800451c:	2300      	movs	r3, #0
 800451e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b01      	cmp	r3, #1
 800452c:	d119      	bne.n	8004562 <HAL_SPI_TransmitReceive+0x1a4>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d014      	beq.n	8004562 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	68da      	ldr	r2, [r3, #12]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004542:	b292      	uxth	r2, r2
 8004544:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454a:	1c9a      	adds	r2, r3, #2
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004554:	b29b      	uxth	r3, r3
 8004556:	3b01      	subs	r3, #1
 8004558:	b29a      	uxth	r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800455e:	2301      	movs	r3, #1
 8004560:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004562:	f7fd fc93 	bl	8001e8c <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	6a3b      	ldr	r3, [r7, #32]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800456e:	429a      	cmp	r2, r3
 8004570:	d80d      	bhi.n	800458e <HAL_SPI_TransmitReceive+0x1d0>
 8004572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004574:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004578:	d009      	beq.n	800458e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e0bc      	b.n	8004708 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004592:	b29b      	uxth	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1a0      	bne.n	80044da <HAL_SPI_TransmitReceive+0x11c>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d19b      	bne.n	80044da <HAL_SPI_TransmitReceive+0x11c>
 80045a2:	e082      	b.n	80046aa <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <HAL_SPI_TransmitReceive+0x1f4>
 80045ac:	8afb      	ldrh	r3, [r7, #22]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d171      	bne.n	8004696 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	330c      	adds	r3, #12
 80045bc:	7812      	ldrb	r2, [r2, #0]
 80045be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c4:	1c5a      	adds	r2, r3, #1
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	3b01      	subs	r3, #1
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045d8:	e05d      	b.n	8004696 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d11c      	bne.n	8004622 <HAL_SPI_TransmitReceive+0x264>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d017      	beq.n	8004622 <HAL_SPI_TransmitReceive+0x264>
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d114      	bne.n	8004622 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	330c      	adds	r3, #12
 8004602:	7812      	ldrb	r2, [r2, #0]
 8004604:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460a:	1c5a      	adds	r2, r3, #1
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004614:	b29b      	uxth	r3, r3
 8004616:	3b01      	subs	r3, #1
 8004618:	b29a      	uxth	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800461e:	2300      	movs	r3, #0
 8004620:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b01      	cmp	r3, #1
 800462e:	d119      	bne.n	8004664 <HAL_SPI_TransmitReceive+0x2a6>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004634:	b29b      	uxth	r3, r3
 8004636:	2b00      	cmp	r3, #0
 8004638:	d014      	beq.n	8004664 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68da      	ldr	r2, [r3, #12]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004644:	b2d2      	uxtb	r2, r2
 8004646:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464c:	1c5a      	adds	r2, r3, #1
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004656:	b29b      	uxth	r3, r3
 8004658:	3b01      	subs	r3, #1
 800465a:	b29a      	uxth	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004660:	2301      	movs	r3, #1
 8004662:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004664:	f7fd fc12 	bl	8001e8c <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	6a3b      	ldr	r3, [r7, #32]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004670:	429a      	cmp	r2, r3
 8004672:	d803      	bhi.n	800467c <HAL_SPI_TransmitReceive+0x2be>
 8004674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004676:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800467a:	d102      	bne.n	8004682 <HAL_SPI_TransmitReceive+0x2c4>
 800467c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800467e:	2b00      	cmp	r3, #0
 8004680:	d109      	bne.n	8004696 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e038      	b.n	8004708 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d19c      	bne.n	80045da <HAL_SPI_TransmitReceive+0x21c>
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d197      	bne.n	80045da <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046aa:	6a3a      	ldr	r2, [r7, #32]
 80046ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 f8b6 	bl	8004820 <SPI_EndRxTxTransaction>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d008      	beq.n	80046cc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2220      	movs	r2, #32
 80046be:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e01d      	b.n	8004708 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10a      	bne.n	80046ea <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046d4:	2300      	movs	r3, #0
 80046d6:	613b      	str	r3, [r7, #16]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	613b      	str	r3, [r7, #16]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	613b      	str	r3, [r7, #16]
 80046e8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2201      	movs	r2, #1
 80046ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004706:	2300      	movs	r3, #0
  }
}
 8004708:	4618      	mov	r0, r3
 800470a:	3728      	adds	r7, #40	@ 0x28
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	603b      	str	r3, [r7, #0]
 800471c:	4613      	mov	r3, r2
 800471e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004720:	f7fd fbb4 	bl	8001e8c <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004728:	1a9b      	subs	r3, r3, r2
 800472a:	683a      	ldr	r2, [r7, #0]
 800472c:	4413      	add	r3, r2
 800472e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004730:	f7fd fbac 	bl	8001e8c <HAL_GetTick>
 8004734:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004736:	4b39      	ldr	r3, [pc, #228]	@ (800481c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	015b      	lsls	r3, r3, #5
 800473c:	0d1b      	lsrs	r3, r3, #20
 800473e:	69fa      	ldr	r2, [r7, #28]
 8004740:	fb02 f303 	mul.w	r3, r2, r3
 8004744:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004746:	e054      	b.n	80047f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800474e:	d050      	beq.n	80047f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004750:	f7fd fb9c 	bl	8001e8c <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	69fa      	ldr	r2, [r7, #28]
 800475c:	429a      	cmp	r2, r3
 800475e:	d902      	bls.n	8004766 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d13d      	bne.n	80047e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004774:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800477e:	d111      	bne.n	80047a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004788:	d004      	beq.n	8004794 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004792:	d107      	bne.n	80047a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ac:	d10f      	bne.n	80047ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e017      	b.n	8004812 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d101      	bne.n	80047ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80047e8:	2300      	movs	r3, #0
 80047ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	3b01      	subs	r3, #1
 80047f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689a      	ldr	r2, [r3, #8]
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	4013      	ands	r3, r2
 80047fc:	68ba      	ldr	r2, [r7, #8]
 80047fe:	429a      	cmp	r2, r3
 8004800:	bf0c      	ite	eq
 8004802:	2301      	moveq	r3, #1
 8004804:	2300      	movne	r3, #0
 8004806:	b2db      	uxtb	r3, r3
 8004808:	461a      	mov	r2, r3
 800480a:	79fb      	ldrb	r3, [r7, #7]
 800480c:	429a      	cmp	r2, r3
 800480e:	d19b      	bne.n	8004748 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3720      	adds	r7, #32
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	20000000 	.word	0x20000000

08004820 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af02      	add	r7, sp, #8
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	9300      	str	r3, [sp, #0]
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2201      	movs	r2, #1
 8004834:	2102      	movs	r1, #2
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	f7ff ff6a 	bl	8004710 <SPI_WaitFlagStateUntilTimeout>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d007      	beq.n	8004852 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004846:	f043 0220 	orr.w	r2, r3, #32
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e032      	b.n	80048b8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004852:	4b1b      	ldr	r3, [pc, #108]	@ (80048c0 <SPI_EndRxTxTransaction+0xa0>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a1b      	ldr	r2, [pc, #108]	@ (80048c4 <SPI_EndRxTxTransaction+0xa4>)
 8004858:	fba2 2303 	umull	r2, r3, r2, r3
 800485c:	0d5b      	lsrs	r3, r3, #21
 800485e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004862:	fb02 f303 	mul.w	r3, r2, r3
 8004866:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004870:	d112      	bne.n	8004898 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	9300      	str	r3, [sp, #0]
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2200      	movs	r2, #0
 800487a:	2180      	movs	r1, #128	@ 0x80
 800487c:	68f8      	ldr	r0, [r7, #12]
 800487e:	f7ff ff47 	bl	8004710 <SPI_WaitFlagStateUntilTimeout>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d016      	beq.n	80048b6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800488c:	f043 0220 	orr.w	r2, r3, #32
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e00f      	b.n	80048b8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00a      	beq.n	80048b4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	3b01      	subs	r3, #1
 80048a2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ae:	2b80      	cmp	r3, #128	@ 0x80
 80048b0:	d0f2      	beq.n	8004898 <SPI_EndRxTxTransaction+0x78>
 80048b2:	e000      	b.n	80048b6 <SPI_EndRxTxTransaction+0x96>
        break;
 80048b4:	bf00      	nop
  }

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3718      	adds	r7, #24
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	20000000 	.word	0x20000000
 80048c4:	165e9f81 	.word	0x165e9f81

080048c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d101      	bne.n	80048da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e041      	b.n	800495e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d106      	bne.n	80048f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f7fd f8f8 	bl	8001ae4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2202      	movs	r2, #2
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	3304      	adds	r3, #4
 8004904:	4619      	mov	r1, r3
 8004906:	4610      	mov	r0, r2
 8004908:	f000 f9a8 	bl	8004c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
	...

08004968 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004976:	b2db      	uxtb	r3, r3
 8004978:	2b01      	cmp	r3, #1
 800497a:	d001      	beq.n	8004980 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e044      	b.n	8004a0a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68da      	ldr	r2, [r3, #12]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f042 0201 	orr.w	r2, r2, #1
 8004996:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a1e      	ldr	r2, [pc, #120]	@ (8004a18 <HAL_TIM_Base_Start_IT+0xb0>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d018      	beq.n	80049d4 <HAL_TIM_Base_Start_IT+0x6c>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049aa:	d013      	beq.n	80049d4 <HAL_TIM_Base_Start_IT+0x6c>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a1a      	ldr	r2, [pc, #104]	@ (8004a1c <HAL_TIM_Base_Start_IT+0xb4>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d00e      	beq.n	80049d4 <HAL_TIM_Base_Start_IT+0x6c>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a19      	ldr	r2, [pc, #100]	@ (8004a20 <HAL_TIM_Base_Start_IT+0xb8>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d009      	beq.n	80049d4 <HAL_TIM_Base_Start_IT+0x6c>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a17      	ldr	r2, [pc, #92]	@ (8004a24 <HAL_TIM_Base_Start_IT+0xbc>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d004      	beq.n	80049d4 <HAL_TIM_Base_Start_IT+0x6c>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a16      	ldr	r2, [pc, #88]	@ (8004a28 <HAL_TIM_Base_Start_IT+0xc0>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d111      	bne.n	80049f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 0307 	and.w	r3, r3, #7
 80049de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2b06      	cmp	r3, #6
 80049e4:	d010      	beq.n	8004a08 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f042 0201 	orr.w	r2, r2, #1
 80049f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049f6:	e007      	b.n	8004a08 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f042 0201 	orr.w	r2, r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3714      	adds	r7, #20
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40010000 	.word	0x40010000
 8004a1c:	40000400 	.word	0x40000400
 8004a20:	40000800 	.word	0x40000800
 8004a24:	40000c00 	.word	0x40000c00
 8004a28:	40014000 	.word	0x40014000

08004a2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d020      	beq.n	8004a90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d01b      	beq.n	8004a90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f06f 0202 	mvn.w	r2, #2
 8004a60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	f003 0303 	and.w	r3, r3, #3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f8d2 	bl	8004c20 <HAL_TIM_IC_CaptureCallback>
 8004a7c:	e005      	b.n	8004a8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f8c4 	bl	8004c0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f8d5 	bl	8004c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d020      	beq.n	8004adc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d01b      	beq.n	8004adc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0204 	mvn.w	r2, #4
 8004aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f8ac 	bl	8004c20 <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f89e 	bl	8004c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f8af 	bl	8004c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f003 0308 	and.w	r3, r3, #8
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d020      	beq.n	8004b28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d01b      	beq.n	8004b28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f06f 0208 	mvn.w	r2, #8
 8004af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2204      	movs	r2, #4
 8004afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	f003 0303 	and.w	r3, r3, #3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 f886 	bl	8004c20 <HAL_TIM_IC_CaptureCallback>
 8004b14:	e005      	b.n	8004b22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f878 	bl	8004c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 f889 	bl	8004c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f003 0310 	and.w	r3, r3, #16
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d020      	beq.n	8004b74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01b      	beq.n	8004b74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0210 	mvn.w	r2, #16
 8004b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2208      	movs	r2, #8
 8004b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f860 	bl	8004c20 <HAL_TIM_IC_CaptureCallback>
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f852 	bl	8004c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f863 	bl	8004c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d00c      	beq.n	8004b98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f003 0301 	and.w	r3, r3, #1
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d007      	beq.n	8004b98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f06f 0201 	mvn.w	r2, #1
 8004b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f7fc fe7a 	bl	800188c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00c      	beq.n	8004bbc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d007      	beq.n	8004bbc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f8e6 	bl	8004d88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00c      	beq.n	8004be0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d007      	beq.n	8004be0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 f834 	bl	8004c48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	f003 0320 	and.w	r3, r3, #32
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00c      	beq.n	8004c04 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f003 0320 	and.w	r3, r3, #32
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d007      	beq.n	8004c04 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f06f 0220 	mvn.w	r2, #32
 8004bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f8b8 	bl	8004d74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c04:	bf00      	nop
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a3a      	ldr	r2, [pc, #232]	@ (8004d58 <TIM_Base_SetConfig+0xfc>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00f      	beq.n	8004c94 <TIM_Base_SetConfig+0x38>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c7a:	d00b      	beq.n	8004c94 <TIM_Base_SetConfig+0x38>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a37      	ldr	r2, [pc, #220]	@ (8004d5c <TIM_Base_SetConfig+0x100>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d007      	beq.n	8004c94 <TIM_Base_SetConfig+0x38>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a36      	ldr	r2, [pc, #216]	@ (8004d60 <TIM_Base_SetConfig+0x104>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d003      	beq.n	8004c94 <TIM_Base_SetConfig+0x38>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a35      	ldr	r2, [pc, #212]	@ (8004d64 <TIM_Base_SetConfig+0x108>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d108      	bne.n	8004ca6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a2b      	ldr	r2, [pc, #172]	@ (8004d58 <TIM_Base_SetConfig+0xfc>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d01b      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cb4:	d017      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a28      	ldr	r2, [pc, #160]	@ (8004d5c <TIM_Base_SetConfig+0x100>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d013      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a27      	ldr	r2, [pc, #156]	@ (8004d60 <TIM_Base_SetConfig+0x104>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d00f      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a26      	ldr	r2, [pc, #152]	@ (8004d64 <TIM_Base_SetConfig+0x108>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d00b      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a25      	ldr	r2, [pc, #148]	@ (8004d68 <TIM_Base_SetConfig+0x10c>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d007      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a24      	ldr	r2, [pc, #144]	@ (8004d6c <TIM_Base_SetConfig+0x110>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d003      	beq.n	8004ce6 <TIM_Base_SetConfig+0x8a>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a23      	ldr	r2, [pc, #140]	@ (8004d70 <TIM_Base_SetConfig+0x114>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d108      	bne.n	8004cf8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8004d58 <TIM_Base_SetConfig+0xfc>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d103      	bne.n	8004d2c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	691a      	ldr	r2, [r3, #16]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d105      	bne.n	8004d4a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	f023 0201 	bic.w	r2, r3, #1
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	611a      	str	r2, [r3, #16]
  }
}
 8004d4a:	bf00      	nop
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	40010000 	.word	0x40010000
 8004d5c:	40000400 	.word	0x40000400
 8004d60:	40000800 	.word	0x40000800
 8004d64:	40000c00 	.word	0x40000c00
 8004d68:	40014000 	.word	0x40014000
 8004d6c:	40014400 	.word	0x40014400
 8004d70:	40014800 	.word	0x40014800

08004d74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d90:	bf00      	nop
 8004d92:	370c      	adds	r7, #12
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e042      	b.n	8004e34 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d106      	bne.n	8004dc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7fc feb6 	bl	8001b34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2224      	movs	r2, #36	@ 0x24
 8004dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004dde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 fcbb 	bl	800575c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	691a      	ldr	r2, [r3, #16]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004df4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695a      	ldr	r2, [r3, #20]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68da      	ldr	r2, [r3, #12]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2220      	movs	r2, #32
 8004e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e32:	2300      	movs	r3, #0
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3708      	adds	r7, #8
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	4613      	mov	r3, r2
 8004e48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b20      	cmp	r3, #32
 8004e54:	d121      	bne.n	8004e9a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d002      	beq.n	8004e62 <HAL_UART_Transmit_IT+0x26>
 8004e5c:	88fb      	ldrh	r3, [r7, #6]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d101      	bne.n	8004e66 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e01a      	b.n	8004e9c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	88fa      	ldrh	r2, [r7, #6]
 8004e70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	88fa      	ldrh	r2, [r7, #6]
 8004e76:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2221      	movs	r2, #33	@ 0x21
 8004e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68da      	ldr	r2, [r3, #12]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004e94:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004e96:	2300      	movs	r3, #0
 8004e98:	e000      	b.n	8004e9c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004e9a:	2302      	movs	r3, #2
  }
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3714      	adds	r7, #20
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b0ba      	sub	sp, #232	@ 0xe8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ede:	f003 030f 	and.w	r3, r3, #15
 8004ee2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004ee6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10f      	bne.n	8004f0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ef2:	f003 0320 	and.w	r3, r3, #32
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d009      	beq.n	8004f0e <HAL_UART_IRQHandler+0x66>
 8004efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004efe:	f003 0320 	and.w	r3, r3, #32
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d003      	beq.n	8004f0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 fb69 	bl	80055de <UART_Receive_IT>
      return;
 8004f0c:	e25b      	b.n	80053c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004f0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	f000 80de 	beq.w	80050d4 <HAL_UART_IRQHandler+0x22c>
 8004f18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d106      	bne.n	8004f32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f28:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 80d1 	beq.w	80050d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00b      	beq.n	8004f56 <HAL_UART_IRQHandler+0xae>
 8004f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d005      	beq.n	8004f56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f4e:	f043 0201 	orr.w	r2, r3, #1
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f5a:	f003 0304 	and.w	r3, r3, #4
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00b      	beq.n	8004f7a <HAL_UART_IRQHandler+0xd2>
 8004f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d005      	beq.n	8004f7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f72:	f043 0202 	orr.w	r2, r3, #2
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00b      	beq.n	8004f9e <HAL_UART_IRQHandler+0xf6>
 8004f86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d005      	beq.n	8004f9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f96:	f043 0204 	orr.w	r2, r3, #4
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d011      	beq.n	8004fce <HAL_UART_IRQHandler+0x126>
 8004faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fae:	f003 0320 	and.w	r3, r3, #32
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d105      	bne.n	8004fc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d005      	beq.n	8004fce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc6:	f043 0208 	orr.w	r2, r3, #8
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f000 81f2 	beq.w	80053bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fdc:	f003 0320 	and.w	r3, r3, #32
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d008      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x14e>
 8004fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fe8:	f003 0320 	and.w	r3, r3, #32
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d002      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 faf4 	bl	80055de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005000:	2b40      	cmp	r3, #64	@ 0x40
 8005002:	bf0c      	ite	eq
 8005004:	2301      	moveq	r3, #1
 8005006:	2300      	movne	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005012:	f003 0308 	and.w	r3, r3, #8
 8005016:	2b00      	cmp	r3, #0
 8005018:	d103      	bne.n	8005022 <HAL_UART_IRQHandler+0x17a>
 800501a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800501e:	2b00      	cmp	r3, #0
 8005020:	d04f      	beq.n	80050c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f9fc 	bl	8005420 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005032:	2b40      	cmp	r3, #64	@ 0x40
 8005034:	d141      	bne.n	80050ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	3314      	adds	r3, #20
 800503c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005040:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005044:	e853 3f00 	ldrex	r3, [r3]
 8005048:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800504c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005054:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	3314      	adds	r3, #20
 800505e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005062:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800506e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005072:	e841 2300 	strex	r3, r2, [r1]
 8005076:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800507a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1d9      	bne.n	8005036 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005086:	2b00      	cmp	r3, #0
 8005088:	d013      	beq.n	80050b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800508e:	4a7e      	ldr	r2, [pc, #504]	@ (8005288 <HAL_UART_IRQHandler+0x3e0>)
 8005090:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005096:	4618      	mov	r0, r3
 8005098:	f7fd fc9b 	bl	80029d2 <HAL_DMA_Abort_IT>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d016      	beq.n	80050d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80050ac:	4610      	mov	r0, r2
 80050ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050b0:	e00e      	b.n	80050d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 f99e 	bl	80053f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050b8:	e00a      	b.n	80050d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 f99a 	bl	80053f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050c0:	e006      	b.n	80050d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 f996 	bl	80053f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80050ce:	e175      	b.n	80053bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d0:	bf00      	nop
    return;
 80050d2:	e173      	b.n	80053bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d8:	2b01      	cmp	r3, #1
 80050da:	f040 814f 	bne.w	800537c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80050de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050e2:	f003 0310 	and.w	r3, r3, #16
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f000 8148 	beq.w	800537c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80050ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f0:	f003 0310 	and.w	r3, r3, #16
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 8141 	beq.w	800537c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050fa:	2300      	movs	r3, #0
 80050fc:	60bb      	str	r3, [r7, #8]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	60bb      	str	r3, [r7, #8]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	60bb      	str	r3, [r7, #8]
 800510e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800511a:	2b40      	cmp	r3, #64	@ 0x40
 800511c:	f040 80b6 	bne.w	800528c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800512c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005130:	2b00      	cmp	r3, #0
 8005132:	f000 8145 	beq.w	80053c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800513a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800513e:	429a      	cmp	r2, r3
 8005140:	f080 813e 	bcs.w	80053c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800514a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005150:	69db      	ldr	r3, [r3, #28]
 8005152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005156:	f000 8088 	beq.w	800526a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	330c      	adds	r3, #12
 8005160:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005164:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005168:	e853 3f00 	ldrex	r3, [r3]
 800516c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005170:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005178:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	330c      	adds	r3, #12
 8005182:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005186:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800518a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005192:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005196:	e841 2300 	strex	r3, r2, [r1]
 800519a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800519e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1d9      	bne.n	800515a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	3314      	adds	r3, #20
 80051ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80051b0:	e853 3f00 	ldrex	r3, [r3]
 80051b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80051b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80051b8:	f023 0301 	bic.w	r3, r3, #1
 80051bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	3314      	adds	r3, #20
 80051c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80051ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80051ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80051d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80051d6:	e841 2300 	strex	r3, r2, [r1]
 80051da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80051dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1e1      	bne.n	80051a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3314      	adds	r3, #20
 80051e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80051ec:	e853 3f00 	ldrex	r3, [r3]
 80051f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80051f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3314      	adds	r3, #20
 8005202:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005206:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005208:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800520c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800520e:	e841 2300 	strex	r3, r2, [r1]
 8005212:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005214:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005216:	2b00      	cmp	r3, #0
 8005218:	d1e3      	bne.n	80051e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2220      	movs	r2, #32
 800521e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	330c      	adds	r3, #12
 800522e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005230:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005232:	e853 3f00 	ldrex	r3, [r3]
 8005236:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005238:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800523a:	f023 0310 	bic.w	r3, r3, #16
 800523e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	330c      	adds	r3, #12
 8005248:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800524c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800524e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005250:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005252:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005254:	e841 2300 	strex	r3, r2, [r1]
 8005258:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800525a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1e3      	bne.n	8005228 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005264:	4618      	mov	r0, r3
 8005266:	f7fd fb44 	bl	80028f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2202      	movs	r2, #2
 800526e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005278:	b29b      	uxth	r3, r3
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	b29b      	uxth	r3, r3
 800527e:	4619      	mov	r1, r3
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 f8c1 	bl	8005408 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005286:	e09b      	b.n	80053c0 <HAL_UART_IRQHandler+0x518>
 8005288:	080054e7 	.word	0x080054e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005294:	b29b      	uxth	r3, r3
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	f000 808e 	beq.w	80053c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80052a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 8089 	beq.w	80053c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	330c      	adds	r3, #12
 80052b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052bc:	e853 3f00 	ldrex	r3, [r3]
 80052c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80052c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	330c      	adds	r3, #12
 80052d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80052d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80052d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052de:	e841 2300 	strex	r3, r2, [r1]
 80052e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1e3      	bne.n	80052b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	3314      	adds	r3, #20
 80052f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f4:	e853 3f00 	ldrex	r3, [r3]
 80052f8:	623b      	str	r3, [r7, #32]
   return(result);
 80052fa:	6a3b      	ldr	r3, [r7, #32]
 80052fc:	f023 0301 	bic.w	r3, r3, #1
 8005300:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	3314      	adds	r3, #20
 800530a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800530e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005310:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005316:	e841 2300 	strex	r3, r2, [r1]
 800531a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800531c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1e3      	bne.n	80052ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2220      	movs	r2, #32
 8005326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	330c      	adds	r3, #12
 8005336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	e853 3f00 	ldrex	r3, [r3]
 800533e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0310 	bic.w	r3, r3, #16
 8005346:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	330c      	adds	r3, #12
 8005350:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005354:	61fa      	str	r2, [r7, #28]
 8005356:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005358:	69b9      	ldr	r1, [r7, #24]
 800535a:	69fa      	ldr	r2, [r7, #28]
 800535c:	e841 2300 	strex	r3, r2, [r1]
 8005360:	617b      	str	r3, [r7, #20]
   return(result);
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1e3      	bne.n	8005330 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800536e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005372:	4619      	mov	r1, r3
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 f847 	bl	8005408 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800537a:	e023      	b.n	80053c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800537c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005384:	2b00      	cmp	r3, #0
 8005386:	d009      	beq.n	800539c <HAL_UART_IRQHandler+0x4f4>
 8005388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800538c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005390:	2b00      	cmp	r3, #0
 8005392:	d003      	beq.n	800539c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 f8ba 	bl	800550e <UART_Transmit_IT>
    return;
 800539a:	e014      	b.n	80053c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800539c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00e      	beq.n	80053c6 <HAL_UART_IRQHandler+0x51e>
 80053a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d008      	beq.n	80053c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f8fa 	bl	80055ae <UART_EndTransmit_IT>
    return;
 80053ba:	e004      	b.n	80053c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80053bc:	bf00      	nop
 80053be:	e002      	b.n	80053c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80053c0:	bf00      	nop
 80053c2:	e000      	b.n	80053c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80053c4:	bf00      	nop
  }
}
 80053c6:	37e8      	adds	r7, #232	@ 0xe8
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}

080053cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	460b      	mov	r3, r1
 8005412:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005420:	b480      	push	{r7}
 8005422:	b095      	sub	sp, #84	@ 0x54
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	330c      	adds	r3, #12
 800542e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005432:	e853 3f00 	ldrex	r3, [r3]
 8005436:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800543e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	330c      	adds	r3, #12
 8005446:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005448:	643a      	str	r2, [r7, #64]	@ 0x40
 800544a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800544e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005450:	e841 2300 	strex	r3, r2, [r1]
 8005454:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1e5      	bne.n	8005428 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	3314      	adds	r3, #20
 8005462:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	e853 3f00 	ldrex	r3, [r3]
 800546a:	61fb      	str	r3, [r7, #28]
   return(result);
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	f023 0301 	bic.w	r3, r3, #1
 8005472:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3314      	adds	r3, #20
 800547a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800547c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800547e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005480:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005482:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005484:	e841 2300 	strex	r3, r2, [r1]
 8005488:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800548a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548c:	2b00      	cmp	r3, #0
 800548e:	d1e5      	bne.n	800545c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005494:	2b01      	cmp	r3, #1
 8005496:	d119      	bne.n	80054cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	330c      	adds	r3, #12
 800549e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	e853 3f00 	ldrex	r3, [r3]
 80054a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	f023 0310 	bic.w	r3, r3, #16
 80054ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	330c      	adds	r3, #12
 80054b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054b8:	61ba      	str	r2, [r7, #24]
 80054ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054bc:	6979      	ldr	r1, [r7, #20]
 80054be:	69ba      	ldr	r2, [r7, #24]
 80054c0:	e841 2300 	strex	r3, r2, [r1]
 80054c4:	613b      	str	r3, [r7, #16]
   return(result);
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1e5      	bne.n	8005498 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2220      	movs	r2, #32
 80054d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054da:	bf00      	nop
 80054dc:	3754      	adds	r7, #84	@ 0x54
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr

080054e6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b084      	sub	sp, #16
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005500:	68f8      	ldr	r0, [r7, #12]
 8005502:	f7ff ff77 	bl	80053f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005506:	bf00      	nop
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}

0800550e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800550e:	b480      	push	{r7}
 8005510:	b085      	sub	sp, #20
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b21      	cmp	r3, #33	@ 0x21
 8005520:	d13e      	bne.n	80055a0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800552a:	d114      	bne.n	8005556 <UART_Transmit_IT+0x48>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d110      	bne.n	8005556 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	881b      	ldrh	r3, [r3, #0]
 800553e:	461a      	mov	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005548:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	1c9a      	adds	r2, r3, #2
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	621a      	str	r2, [r3, #32]
 8005554:	e008      	b.n	8005568 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	1c59      	adds	r1, r3, #1
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	6211      	str	r1, [r2, #32]
 8005560:	781a      	ldrb	r2, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800556c:	b29b      	uxth	r3, r3
 800556e:	3b01      	subs	r3, #1
 8005570:	b29b      	uxth	r3, r3
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	4619      	mov	r1, r3
 8005576:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005578:	2b00      	cmp	r3, #0
 800557a:	d10f      	bne.n	800559c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68da      	ldr	r2, [r3, #12]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800558a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800559a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800559c:	2300      	movs	r3, #0
 800559e:	e000      	b.n	80055a2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055a0:	2302      	movs	r3, #2
  }
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3714      	adds	r7, #20
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b082      	sub	sp, #8
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68da      	ldr	r2, [r3, #12]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2220      	movs	r2, #32
 80055ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7ff fefc 	bl	80053cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b08c      	sub	sp, #48	@ 0x30
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b22      	cmp	r3, #34	@ 0x22
 80055f0:	f040 80ae 	bne.w	8005750 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055fc:	d117      	bne.n	800562e <UART_Receive_IT+0x50>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d113      	bne.n	800562e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005606:	2300      	movs	r3, #0
 8005608:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	b29b      	uxth	r3, r3
 8005618:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800561c:	b29a      	uxth	r2, r3
 800561e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005620:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005626:	1c9a      	adds	r2, r3, #2
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	629a      	str	r2, [r3, #40]	@ 0x28
 800562c:	e026      	b.n	800567c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005632:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005634:	2300      	movs	r3, #0
 8005636:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005640:	d007      	beq.n	8005652 <UART_Receive_IT+0x74>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10a      	bne.n	8005660 <UART_Receive_IT+0x82>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d106      	bne.n	8005660 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	b2da      	uxtb	r2, r3
 800565a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800565c:	701a      	strb	r2, [r3, #0]
 800565e:	e008      	b.n	8005672 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	b2db      	uxtb	r3, r3
 8005668:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800566c:	b2da      	uxtb	r2, r3
 800566e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005670:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005676:	1c5a      	adds	r2, r3, #1
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005680:	b29b      	uxth	r3, r3
 8005682:	3b01      	subs	r3, #1
 8005684:	b29b      	uxth	r3, r3
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	4619      	mov	r1, r3
 800568a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800568c:	2b00      	cmp	r3, #0
 800568e:	d15d      	bne.n	800574c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68da      	ldr	r2, [r3, #12]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f022 0220 	bic.w	r2, r2, #32
 800569e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68da      	ldr	r2, [r3, #12]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	695a      	ldr	r2, [r3, #20]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0201 	bic.w	r2, r2, #1
 80056be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d135      	bne.n	8005742 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	330c      	adds	r3, #12
 80056e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	e853 3f00 	ldrex	r3, [r3]
 80056ea:	613b      	str	r3, [r7, #16]
   return(result);
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f023 0310 	bic.w	r3, r3, #16
 80056f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	330c      	adds	r3, #12
 80056fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056fc:	623a      	str	r2, [r7, #32]
 80056fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005700:	69f9      	ldr	r1, [r7, #28]
 8005702:	6a3a      	ldr	r2, [r7, #32]
 8005704:	e841 2300 	strex	r3, r2, [r1]
 8005708:	61bb      	str	r3, [r7, #24]
   return(result);
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1e5      	bne.n	80056dc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0310 	and.w	r3, r3, #16
 800571a:	2b10      	cmp	r3, #16
 800571c:	d10a      	bne.n	8005734 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800571e:	2300      	movs	r3, #0
 8005720:	60fb      	str	r3, [r7, #12]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	60fb      	str	r3, [r7, #12]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	60fb      	str	r3, [r7, #12]
 8005732:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005738:	4619      	mov	r1, r3
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f7ff fe64 	bl	8005408 <HAL_UARTEx_RxEventCallback>
 8005740:	e002      	b.n	8005748 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7ff fe4c 	bl	80053e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	e002      	b.n	8005752 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	e000      	b.n	8005752 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005750:	2302      	movs	r3, #2
  }
}
 8005752:	4618      	mov	r0, r3
 8005754:	3730      	adds	r7, #48	@ 0x30
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
	...

0800575c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800575c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005760:	b0c0      	sub	sp, #256	@ 0x100
 8005762:	af00      	add	r7, sp, #0
 8005764:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005778:	68d9      	ldr	r1, [r3, #12]
 800577a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	ea40 0301 	orr.w	r3, r0, r1
 8005784:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	431a      	orrs	r2, r3
 8005794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	431a      	orrs	r2, r3
 800579c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a0:	69db      	ldr	r3, [r3, #28]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80057a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80057b4:	f021 010c 	bic.w	r1, r1, #12
 80057b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80057c2:	430b      	orrs	r3, r1
 80057c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80057d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d6:	6999      	ldr	r1, [r3, #24]
 80057d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	ea40 0301 	orr.w	r3, r0, r1
 80057e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	4b8f      	ldr	r3, [pc, #572]	@ (8005a28 <UART_SetConfig+0x2cc>)
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d005      	beq.n	80057fc <UART_SetConfig+0xa0>
 80057f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	4b8d      	ldr	r3, [pc, #564]	@ (8005a2c <UART_SetConfig+0x2d0>)
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d104      	bne.n	8005806 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057fc:	f7fe fbfe 	bl	8003ffc <HAL_RCC_GetPCLK2Freq>
 8005800:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005804:	e003      	b.n	800580e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005806:	f7fe fbe5 	bl	8003fd4 <HAL_RCC_GetPCLK1Freq>
 800580a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800580e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005812:	69db      	ldr	r3, [r3, #28]
 8005814:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005818:	f040 810c 	bne.w	8005a34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800581c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005820:	2200      	movs	r2, #0
 8005822:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005826:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800582a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800582e:	4622      	mov	r2, r4
 8005830:	462b      	mov	r3, r5
 8005832:	1891      	adds	r1, r2, r2
 8005834:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005836:	415b      	adcs	r3, r3
 8005838:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800583a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800583e:	4621      	mov	r1, r4
 8005840:	eb12 0801 	adds.w	r8, r2, r1
 8005844:	4629      	mov	r1, r5
 8005846:	eb43 0901 	adc.w	r9, r3, r1
 800584a:	f04f 0200 	mov.w	r2, #0
 800584e:	f04f 0300 	mov.w	r3, #0
 8005852:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005856:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800585a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800585e:	4690      	mov	r8, r2
 8005860:	4699      	mov	r9, r3
 8005862:	4623      	mov	r3, r4
 8005864:	eb18 0303 	adds.w	r3, r8, r3
 8005868:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800586c:	462b      	mov	r3, r5
 800586e:	eb49 0303 	adc.w	r3, r9, r3
 8005872:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005882:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005886:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800588a:	460b      	mov	r3, r1
 800588c:	18db      	adds	r3, r3, r3
 800588e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005890:	4613      	mov	r3, r2
 8005892:	eb42 0303 	adc.w	r3, r2, r3
 8005896:	657b      	str	r3, [r7, #84]	@ 0x54
 8005898:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800589c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80058a0:	f7fb f98a 	bl	8000bb8 <__aeabi_uldivmod>
 80058a4:	4602      	mov	r2, r0
 80058a6:	460b      	mov	r3, r1
 80058a8:	4b61      	ldr	r3, [pc, #388]	@ (8005a30 <UART_SetConfig+0x2d4>)
 80058aa:	fba3 2302 	umull	r2, r3, r3, r2
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	011c      	lsls	r4, r3, #4
 80058b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058b6:	2200      	movs	r2, #0
 80058b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80058c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80058c4:	4642      	mov	r2, r8
 80058c6:	464b      	mov	r3, r9
 80058c8:	1891      	adds	r1, r2, r2
 80058ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80058cc:	415b      	adcs	r3, r3
 80058ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80058d4:	4641      	mov	r1, r8
 80058d6:	eb12 0a01 	adds.w	sl, r2, r1
 80058da:	4649      	mov	r1, r9
 80058dc:	eb43 0b01 	adc.w	fp, r3, r1
 80058e0:	f04f 0200 	mov.w	r2, #0
 80058e4:	f04f 0300 	mov.w	r3, #0
 80058e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058f4:	4692      	mov	sl, r2
 80058f6:	469b      	mov	fp, r3
 80058f8:	4643      	mov	r3, r8
 80058fa:	eb1a 0303 	adds.w	r3, sl, r3
 80058fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005902:	464b      	mov	r3, r9
 8005904:	eb4b 0303 	adc.w	r3, fp, r3
 8005908:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800590c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005918:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800591c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005920:	460b      	mov	r3, r1
 8005922:	18db      	adds	r3, r3, r3
 8005924:	643b      	str	r3, [r7, #64]	@ 0x40
 8005926:	4613      	mov	r3, r2
 8005928:	eb42 0303 	adc.w	r3, r2, r3
 800592c:	647b      	str	r3, [r7, #68]	@ 0x44
 800592e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005932:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005936:	f7fb f93f 	bl	8000bb8 <__aeabi_uldivmod>
 800593a:	4602      	mov	r2, r0
 800593c:	460b      	mov	r3, r1
 800593e:	4611      	mov	r1, r2
 8005940:	4b3b      	ldr	r3, [pc, #236]	@ (8005a30 <UART_SetConfig+0x2d4>)
 8005942:	fba3 2301 	umull	r2, r3, r3, r1
 8005946:	095b      	lsrs	r3, r3, #5
 8005948:	2264      	movs	r2, #100	@ 0x64
 800594a:	fb02 f303 	mul.w	r3, r2, r3
 800594e:	1acb      	subs	r3, r1, r3
 8005950:	00db      	lsls	r3, r3, #3
 8005952:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005956:	4b36      	ldr	r3, [pc, #216]	@ (8005a30 <UART_SetConfig+0x2d4>)
 8005958:	fba3 2302 	umull	r2, r3, r3, r2
 800595c:	095b      	lsrs	r3, r3, #5
 800595e:	005b      	lsls	r3, r3, #1
 8005960:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005964:	441c      	add	r4, r3
 8005966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800596a:	2200      	movs	r2, #0
 800596c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005970:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005974:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005978:	4642      	mov	r2, r8
 800597a:	464b      	mov	r3, r9
 800597c:	1891      	adds	r1, r2, r2
 800597e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005980:	415b      	adcs	r3, r3
 8005982:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005984:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005988:	4641      	mov	r1, r8
 800598a:	1851      	adds	r1, r2, r1
 800598c:	6339      	str	r1, [r7, #48]	@ 0x30
 800598e:	4649      	mov	r1, r9
 8005990:	414b      	adcs	r3, r1
 8005992:	637b      	str	r3, [r7, #52]	@ 0x34
 8005994:	f04f 0200 	mov.w	r2, #0
 8005998:	f04f 0300 	mov.w	r3, #0
 800599c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80059a0:	4659      	mov	r1, fp
 80059a2:	00cb      	lsls	r3, r1, #3
 80059a4:	4651      	mov	r1, sl
 80059a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059aa:	4651      	mov	r1, sl
 80059ac:	00ca      	lsls	r2, r1, #3
 80059ae:	4610      	mov	r0, r2
 80059b0:	4619      	mov	r1, r3
 80059b2:	4603      	mov	r3, r0
 80059b4:	4642      	mov	r2, r8
 80059b6:	189b      	adds	r3, r3, r2
 80059b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059bc:	464b      	mov	r3, r9
 80059be:	460a      	mov	r2, r1
 80059c0:	eb42 0303 	adc.w	r3, r2, r3
 80059c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80059c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80059d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80059dc:	460b      	mov	r3, r1
 80059de:	18db      	adds	r3, r3, r3
 80059e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059e2:	4613      	mov	r3, r2
 80059e4:	eb42 0303 	adc.w	r3, r2, r3
 80059e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80059f2:	f7fb f8e1 	bl	8000bb8 <__aeabi_uldivmod>
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005a30 <UART_SetConfig+0x2d4>)
 80059fc:	fba3 1302 	umull	r1, r3, r3, r2
 8005a00:	095b      	lsrs	r3, r3, #5
 8005a02:	2164      	movs	r1, #100	@ 0x64
 8005a04:	fb01 f303 	mul.w	r3, r1, r3
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	3332      	adds	r3, #50	@ 0x32
 8005a0e:	4a08      	ldr	r2, [pc, #32]	@ (8005a30 <UART_SetConfig+0x2d4>)
 8005a10:	fba2 2303 	umull	r2, r3, r2, r3
 8005a14:	095b      	lsrs	r3, r3, #5
 8005a16:	f003 0207 	and.w	r2, r3, #7
 8005a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4422      	add	r2, r4
 8005a22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a24:	e106      	b.n	8005c34 <UART_SetConfig+0x4d8>
 8005a26:	bf00      	nop
 8005a28:	40011000 	.word	0x40011000
 8005a2c:	40011400 	.word	0x40011400
 8005a30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a46:	4642      	mov	r2, r8
 8005a48:	464b      	mov	r3, r9
 8005a4a:	1891      	adds	r1, r2, r2
 8005a4c:	6239      	str	r1, [r7, #32]
 8005a4e:	415b      	adcs	r3, r3
 8005a50:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a56:	4641      	mov	r1, r8
 8005a58:	1854      	adds	r4, r2, r1
 8005a5a:	4649      	mov	r1, r9
 8005a5c:	eb43 0501 	adc.w	r5, r3, r1
 8005a60:	f04f 0200 	mov.w	r2, #0
 8005a64:	f04f 0300 	mov.w	r3, #0
 8005a68:	00eb      	lsls	r3, r5, #3
 8005a6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a6e:	00e2      	lsls	r2, r4, #3
 8005a70:	4614      	mov	r4, r2
 8005a72:	461d      	mov	r5, r3
 8005a74:	4643      	mov	r3, r8
 8005a76:	18e3      	adds	r3, r4, r3
 8005a78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a7c:	464b      	mov	r3, r9
 8005a7e:	eb45 0303 	adc.w	r3, r5, r3
 8005a82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a96:	f04f 0200 	mov.w	r2, #0
 8005a9a:	f04f 0300 	mov.w	r3, #0
 8005a9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005aa2:	4629      	mov	r1, r5
 8005aa4:	008b      	lsls	r3, r1, #2
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aac:	4621      	mov	r1, r4
 8005aae:	008a      	lsls	r2, r1, #2
 8005ab0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ab4:	f7fb f880 	bl	8000bb8 <__aeabi_uldivmod>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	4b60      	ldr	r3, [pc, #384]	@ (8005c40 <UART_SetConfig+0x4e4>)
 8005abe:	fba3 2302 	umull	r2, r3, r3, r2
 8005ac2:	095b      	lsrs	r3, r3, #5
 8005ac4:	011c      	lsls	r4, r3, #4
 8005ac6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005aca:	2200      	movs	r2, #0
 8005acc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ad0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ad4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ad8:	4642      	mov	r2, r8
 8005ada:	464b      	mov	r3, r9
 8005adc:	1891      	adds	r1, r2, r2
 8005ade:	61b9      	str	r1, [r7, #24]
 8005ae0:	415b      	adcs	r3, r3
 8005ae2:	61fb      	str	r3, [r7, #28]
 8005ae4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ae8:	4641      	mov	r1, r8
 8005aea:	1851      	adds	r1, r2, r1
 8005aec:	6139      	str	r1, [r7, #16]
 8005aee:	4649      	mov	r1, r9
 8005af0:	414b      	adcs	r3, r1
 8005af2:	617b      	str	r3, [r7, #20]
 8005af4:	f04f 0200 	mov.w	r2, #0
 8005af8:	f04f 0300 	mov.w	r3, #0
 8005afc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b00:	4659      	mov	r1, fp
 8005b02:	00cb      	lsls	r3, r1, #3
 8005b04:	4651      	mov	r1, sl
 8005b06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b0a:	4651      	mov	r1, sl
 8005b0c:	00ca      	lsls	r2, r1, #3
 8005b0e:	4610      	mov	r0, r2
 8005b10:	4619      	mov	r1, r3
 8005b12:	4603      	mov	r3, r0
 8005b14:	4642      	mov	r2, r8
 8005b16:	189b      	adds	r3, r3, r2
 8005b18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005b1c:	464b      	mov	r3, r9
 8005b1e:	460a      	mov	r2, r1
 8005b20:	eb42 0303 	adc.w	r3, r2, r3
 8005b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b40:	4649      	mov	r1, r9
 8005b42:	008b      	lsls	r3, r1, #2
 8005b44:	4641      	mov	r1, r8
 8005b46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b4a:	4641      	mov	r1, r8
 8005b4c:	008a      	lsls	r2, r1, #2
 8005b4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b52:	f7fb f831 	bl	8000bb8 <__aeabi_uldivmod>
 8005b56:	4602      	mov	r2, r0
 8005b58:	460b      	mov	r3, r1
 8005b5a:	4611      	mov	r1, r2
 8005b5c:	4b38      	ldr	r3, [pc, #224]	@ (8005c40 <UART_SetConfig+0x4e4>)
 8005b5e:	fba3 2301 	umull	r2, r3, r3, r1
 8005b62:	095b      	lsrs	r3, r3, #5
 8005b64:	2264      	movs	r2, #100	@ 0x64
 8005b66:	fb02 f303 	mul.w	r3, r2, r3
 8005b6a:	1acb      	subs	r3, r1, r3
 8005b6c:	011b      	lsls	r3, r3, #4
 8005b6e:	3332      	adds	r3, #50	@ 0x32
 8005b70:	4a33      	ldr	r2, [pc, #204]	@ (8005c40 <UART_SetConfig+0x4e4>)
 8005b72:	fba2 2303 	umull	r2, r3, r2, r3
 8005b76:	095b      	lsrs	r3, r3, #5
 8005b78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b7c:	441c      	add	r4, r3
 8005b7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b82:	2200      	movs	r2, #0
 8005b84:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b86:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b8c:	4642      	mov	r2, r8
 8005b8e:	464b      	mov	r3, r9
 8005b90:	1891      	adds	r1, r2, r2
 8005b92:	60b9      	str	r1, [r7, #8]
 8005b94:	415b      	adcs	r3, r3
 8005b96:	60fb      	str	r3, [r7, #12]
 8005b98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b9c:	4641      	mov	r1, r8
 8005b9e:	1851      	adds	r1, r2, r1
 8005ba0:	6039      	str	r1, [r7, #0]
 8005ba2:	4649      	mov	r1, r9
 8005ba4:	414b      	adcs	r3, r1
 8005ba6:	607b      	str	r3, [r7, #4]
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005bb4:	4659      	mov	r1, fp
 8005bb6:	00cb      	lsls	r3, r1, #3
 8005bb8:	4651      	mov	r1, sl
 8005bba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bbe:	4651      	mov	r1, sl
 8005bc0:	00ca      	lsls	r2, r1, #3
 8005bc2:	4610      	mov	r0, r2
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	4642      	mov	r2, r8
 8005bca:	189b      	adds	r3, r3, r2
 8005bcc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bce:	464b      	mov	r3, r9
 8005bd0:	460a      	mov	r2, r1
 8005bd2:	eb42 0303 	adc.w	r3, r2, r3
 8005bd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	663b      	str	r3, [r7, #96]	@ 0x60
 8005be2:	667a      	str	r2, [r7, #100]	@ 0x64
 8005be4:	f04f 0200 	mov.w	r2, #0
 8005be8:	f04f 0300 	mov.w	r3, #0
 8005bec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005bf0:	4649      	mov	r1, r9
 8005bf2:	008b      	lsls	r3, r1, #2
 8005bf4:	4641      	mov	r1, r8
 8005bf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bfa:	4641      	mov	r1, r8
 8005bfc:	008a      	lsls	r2, r1, #2
 8005bfe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005c02:	f7fa ffd9 	bl	8000bb8 <__aeabi_uldivmod>
 8005c06:	4602      	mov	r2, r0
 8005c08:	460b      	mov	r3, r1
 8005c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c40 <UART_SetConfig+0x4e4>)
 8005c0c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c10:	095b      	lsrs	r3, r3, #5
 8005c12:	2164      	movs	r1, #100	@ 0x64
 8005c14:	fb01 f303 	mul.w	r3, r1, r3
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	011b      	lsls	r3, r3, #4
 8005c1c:	3332      	adds	r3, #50	@ 0x32
 8005c1e:	4a08      	ldr	r2, [pc, #32]	@ (8005c40 <UART_SetConfig+0x4e4>)
 8005c20:	fba2 2303 	umull	r2, r3, r2, r3
 8005c24:	095b      	lsrs	r3, r3, #5
 8005c26:	f003 020f 	and.w	r2, r3, #15
 8005c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4422      	add	r2, r4
 8005c32:	609a      	str	r2, [r3, #8]
}
 8005c34:	bf00      	nop
 8005c36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c40:	51eb851f 	.word	0x51eb851f

08005c44 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005c48:	4904      	ldr	r1, [pc, #16]	@ (8005c5c <MX_FATFS_Init+0x18>)
 8005c4a:	4805      	ldr	r0, [pc, #20]	@ (8005c60 <MX_FATFS_Init+0x1c>)
 8005c4c:	f000 fdbe 	bl	80067cc <FATFS_LinkDriver>
 8005c50:	4603      	mov	r3, r0
 8005c52:	461a      	mov	r2, r3
 8005c54:	4b03      	ldr	r3, [pc, #12]	@ (8005c64 <MX_FATFS_Init+0x20>)
 8005c56:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005c58:	bf00      	nop
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	200003b0 	.word	0x200003b0
 8005c60:	2000000c 	.word	0x2000000c
 8005c64:	200003ac 	.word	0x200003ac

08005c68 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	4603      	mov	r3, r0
 8005c70:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8005c72:	79fb      	ldrb	r3, [r7, #7]
 8005c74:	4618      	mov	r0, r3
 8005c76:	f000 f9df 	bl	8006038 <USER_SPI_initialize>
 8005c7a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3708      	adds	r7, #8
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	printf("disk_status called, pdrv=%d, Stat=%d\r\n", pdrv, Stat);
 8005c8e:	79fb      	ldrb	r3, [r7, #7]
 8005c90:	4a07      	ldr	r2, [pc, #28]	@ (8005cb0 <USER_status+0x2c>)
 8005c92:	7812      	ldrb	r2, [r2, #0]
 8005c94:	b2d2      	uxtb	r2, r2
 8005c96:	4619      	mov	r1, r3
 8005c98:	4806      	ldr	r0, [pc, #24]	@ (8005cb4 <USER_status+0x30>)
 8005c9a:	f001 ffcb 	bl	8007c34 <iprintf>
	return USER_SPI_status(pdrv);
 8005c9e:	79fb      	ldrb	r3, [r7, #7]
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f000 fadf 	bl	8006264 <USER_SPI_status>
 8005ca6:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3708      	adds	r7, #8
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	20000020 	.word	0x20000020
 8005cb4:	0800a134 	.word	0x0800a134

08005cb8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60b9      	str	r1, [r7, #8]
 8005cc0:	607a      	str	r2, [r7, #4]
 8005cc2:	603b      	str	r3, [r7, #0]
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);return RES_OK;
 8005cc8:	7bf8      	ldrb	r0, [r7, #15]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	68b9      	ldr	r1, [r7, #8]
 8005cd0:	f000 fade 	bl	8006290 <USER_SPI_read>
 8005cd4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}

08005cde <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	b084      	sub	sp, #16
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
 8005cea:	4603      	mov	r3, r0
 8005cec:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8005cee:	7bf8      	ldrb	r0, [r7, #15]
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	68b9      	ldr	r1, [r7, #8]
 8005cf6:	f000 fb31 	bl	800635c <USER_SPI_write>
 8005cfa:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	603a      	str	r2, [r7, #0]
 8005d0e:	71fb      	strb	r3, [r7, #7]
 8005d10:	460b      	mov	r3, r1
 8005d12:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8005d14:	79b9      	ldrb	r1, [r7, #6]
 8005d16:	79fb      	ldrb	r3, [r7, #7]
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f000 fb9a 	bl	8006454 <USER_SPI_ioctl>
 8005d20:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3708      	adds	r7, #8
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}
	...

08005d2c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8005d34:	f7fc f8aa 	bl	8001e8c <HAL_GetTick>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	4a04      	ldr	r2, [pc, #16]	@ (8005d4c <SPI_Timer_On+0x20>)
 8005d3c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8005d3e:	4a04      	ldr	r2, [pc, #16]	@ (8005d50 <SPI_Timer_On+0x24>)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6013      	str	r3, [r2, #0]
}
 8005d44:	bf00      	nop
 8005d46:	3708      	adds	r7, #8
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	200003b8 	.word	0x200003b8
 8005d50:	200003bc 	.word	0x200003bc

08005d54 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8005d54:	b580      	push	{r7, lr}
 8005d56:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8005d58:	f7fc f898 	bl	8001e8c <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	4b06      	ldr	r3, [pc, #24]	@ (8005d78 <SPI_Timer_Status+0x24>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	1ad2      	subs	r2, r2, r3
 8005d64:	4b05      	ldr	r3, [pc, #20]	@ (8005d7c <SPI_Timer_Status+0x28>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	bf34      	ite	cc
 8005d6c:	2301      	movcc	r3, #1
 8005d6e:	2300      	movcs	r3, #0
 8005d70:	b2db      	uxtb	r3, r3
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	200003b8 	.word	0x200003b8
 8005d7c:	200003bc 	.word	0x200003bc

08005d80 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af02      	add	r7, sp, #8
 8005d86:	4603      	mov	r3, r0
 8005d88:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8005d8a:	f107 020f 	add.w	r2, r7, #15
 8005d8e:	1df9      	adds	r1, r7, #7
 8005d90:	2332      	movs	r3, #50	@ 0x32
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	2301      	movs	r3, #1
 8005d96:	4804      	ldr	r0, [pc, #16]	@ (8005da8 <xchg_spi+0x28>)
 8005d98:	f7fe fb11 	bl	80043be <HAL_SPI_TransmitReceive>
    return rxDat;
 8005d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	200002a8 	.word	0x200002a8

08005dac <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8005dac:	b590      	push	{r4, r7, lr}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8005db6:	2300      	movs	r3, #0
 8005db8:	60fb      	str	r3, [r7, #12]
 8005dba:	e00a      	b.n	8005dd2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	18d4      	adds	r4, r2, r3
 8005dc2:	20ff      	movs	r0, #255	@ 0xff
 8005dc4:	f7ff ffdc 	bl	8005d80 <xchg_spi>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	60fb      	str	r3, [r7, #12]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d3f0      	bcc.n	8005dbc <rcvr_spi_multi+0x10>
	}
}
 8005dda:	bf00      	nop
 8005ddc:	bf00      	nop
 8005dde:	3714      	adds	r7, #20
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd90      	pop	{r4, r7, pc}

08005de4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005df6:	6879      	ldr	r1, [r7, #4]
 8005df8:	4803      	ldr	r0, [pc, #12]	@ (8005e08 <xmit_spi_multi+0x24>)
 8005dfa:	f7fe f99c 	bl	8004136 <HAL_SPI_Transmit>
}
 8005dfe:	bf00      	nop
 8005e00:	3708      	adds	r7, #8
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	200002a8 	.word	0x200002a8

08005e0c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b086      	sub	sp, #24
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8005e14:	f7fc f83a 	bl	8001e8c <HAL_GetTick>
 8005e18:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005e1e:	20ff      	movs	r0, #255	@ 0xff
 8005e20:	f7ff ffae 	bl	8005d80 <xchg_spi>
 8005e24:	4603      	mov	r3, r0
 8005e26:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005e28:	7bfb      	ldrb	r3, [r7, #15]
 8005e2a:	2bff      	cmp	r3, #255	@ 0xff
 8005e2c:	d007      	beq.n	8005e3e <wait_ready+0x32>
 8005e2e:	f7fc f82d 	bl	8001e8c <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d8ef      	bhi.n	8005e1e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8005e3e:	7bfb      	ldrb	r3, [r7, #15]
 8005e40:	2bff      	cmp	r3, #255	@ 0xff
 8005e42:	bf0c      	ite	eq
 8005e44:	2301      	moveq	r3, #1
 8005e46:	2300      	movne	r3, #0
 8005e48:	b2db      	uxtb	r3, r3
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3718      	adds	r7, #24
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
	...

08005e54 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8005e58:	2201      	movs	r2, #1
 8005e5a:	2120      	movs	r1, #32
 8005e5c:	4803      	ldr	r0, [pc, #12]	@ (8005e6c <despiselect+0x18>)
 8005e5e:	f7fc ff5f 	bl	8002d20 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8005e62:	20ff      	movs	r0, #255	@ 0xff
 8005e64:	f7ff ff8c 	bl	8005d80 <xchg_spi>

}
 8005e68:	bf00      	nop
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	40020400 	.word	0x40020400

08005e70 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8005e74:	2200      	movs	r2, #0
 8005e76:	2120      	movs	r1, #32
 8005e78:	4809      	ldr	r0, [pc, #36]	@ (8005ea0 <spiselect+0x30>)
 8005e7a:	f7fc ff51 	bl	8002d20 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8005e7e:	20ff      	movs	r0, #255	@ 0xff
 8005e80:	f7ff ff7e 	bl	8005d80 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8005e84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005e88:	f7ff ffc0 	bl	8005e0c <wait_ready>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d001      	beq.n	8005e96 <spiselect+0x26>
 8005e92:	2301      	movs	r3, #1
 8005e94:	e002      	b.n	8005e9c <spiselect+0x2c>

	despiselect();
 8005e96:	f7ff ffdd 	bl	8005e54 <despiselect>
	return 0;	/* Timeout */
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	40020400 	.word	0x40020400

08005ea4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8005eae:	20c8      	movs	r0, #200	@ 0xc8
 8005eb0:	f7ff ff3c 	bl	8005d2c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8005eb4:	20ff      	movs	r0, #255	@ 0xff
 8005eb6:	f7ff ff63 	bl	8005d80 <xchg_spi>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8005ebe:	7bfb      	ldrb	r3, [r7, #15]
 8005ec0:	2bff      	cmp	r3, #255	@ 0xff
 8005ec2:	d104      	bne.n	8005ece <rcvr_datablock+0x2a>
 8005ec4:	f7ff ff46 	bl	8005d54 <SPI_Timer_Status>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1f2      	bne.n	8005eb4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8005ece:	7bfb      	ldrb	r3, [r7, #15]
 8005ed0:	2bfe      	cmp	r3, #254	@ 0xfe
 8005ed2:	d001      	beq.n	8005ed8 <rcvr_datablock+0x34>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	e00a      	b.n	8005eee <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8005ed8:	6839      	ldr	r1, [r7, #0]
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7ff ff66 	bl	8005dac <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8005ee0:	20ff      	movs	r0, #255	@ 0xff
 8005ee2:	f7ff ff4d 	bl	8005d80 <xchg_spi>
 8005ee6:	20ff      	movs	r0, #255	@ 0xff
 8005ee8:	f7ff ff4a 	bl	8005d80 <xchg_spi>

	return 1;						/* Function succeeded */
 8005eec:	2301      	movs	r3, #1
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b084      	sub	sp, #16
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
 8005efe:	460b      	mov	r3, r1
 8005f00:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8005f02:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005f06:	f7ff ff81 	bl	8005e0c <wait_ready>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <xmit_datablock+0x1e>
 8005f10:	2300      	movs	r3, #0
 8005f12:	e01e      	b.n	8005f52 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8005f14:	78fb      	ldrb	r3, [r7, #3]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f7ff ff32 	bl	8005d80 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005f1c:	78fb      	ldrb	r3, [r7, #3]
 8005f1e:	2bfd      	cmp	r3, #253	@ 0xfd
 8005f20:	d016      	beq.n	8005f50 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8005f22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7ff ff5c 	bl	8005de4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8005f2c:	20ff      	movs	r0, #255	@ 0xff
 8005f2e:	f7ff ff27 	bl	8005d80 <xchg_spi>
 8005f32:	20ff      	movs	r0, #255	@ 0xff
 8005f34:	f7ff ff24 	bl	8005d80 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8005f38:	20ff      	movs	r0, #255	@ 0xff
 8005f3a:	f7ff ff21 	bl	8005d80 <xchg_spi>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8005f42:	7bfb      	ldrb	r3, [r7, #15]
 8005f44:	f003 031f 	and.w	r3, r3, #31
 8005f48:	2b05      	cmp	r3, #5
 8005f4a:	d001      	beq.n	8005f50 <xmit_datablock+0x5a>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	e000      	b.n	8005f52 <xmit_datablock+0x5c>
	}
	return 1;
 8005f50:	2301      	movs	r3, #1
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b084      	sub	sp, #16
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	4603      	mov	r3, r0
 8005f62:	6039      	str	r1, [r7, #0]
 8005f64:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8005f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	da0e      	bge.n	8005f8c <send_cmd+0x32>
		cmd &= 0x7F;
 8005f6e:	79fb      	ldrb	r3, [r7, #7]
 8005f70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f74:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8005f76:	2100      	movs	r1, #0
 8005f78:	2037      	movs	r0, #55	@ 0x37
 8005f7a:	f7ff ffee 	bl	8005f5a <send_cmd>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8005f82:	7bbb      	ldrb	r3, [r7, #14]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d901      	bls.n	8005f8c <send_cmd+0x32>
 8005f88:	7bbb      	ldrb	r3, [r7, #14]
 8005f8a:	e051      	b.n	8006030 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8005f8c:	79fb      	ldrb	r3, [r7, #7]
 8005f8e:	2b0c      	cmp	r3, #12
 8005f90:	d008      	beq.n	8005fa4 <send_cmd+0x4a>
		despiselect();
 8005f92:	f7ff ff5f 	bl	8005e54 <despiselect>
		if (!spiselect()) return 0xFF;
 8005f96:	f7ff ff6b 	bl	8005e70 <spiselect>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d101      	bne.n	8005fa4 <send_cmd+0x4a>
 8005fa0:	23ff      	movs	r3, #255	@ 0xff
 8005fa2:	e045      	b.n	8006030 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8005fa4:	79fb      	ldrb	r3, [r7, #7]
 8005fa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	4618      	mov	r0, r3
 8005fae:	f7ff fee7 	bl	8005d80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	0e1b      	lsrs	r3, r3, #24
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f7ff fee1 	bl	8005d80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	0c1b      	lsrs	r3, r3, #16
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff fedb 	bl	8005d80 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	0a1b      	lsrs	r3, r3, #8
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7ff fed5 	bl	8005d80 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7ff fed0 	bl	8005d80 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8005fe4:	79fb      	ldrb	r3, [r7, #7]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d101      	bne.n	8005fee <send_cmd+0x94>
 8005fea:	2395      	movs	r3, #149	@ 0x95
 8005fec:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8005fee:	79fb      	ldrb	r3, [r7, #7]
 8005ff0:	2b08      	cmp	r3, #8
 8005ff2:	d101      	bne.n	8005ff8 <send_cmd+0x9e>
 8005ff4:	2387      	movs	r3, #135	@ 0x87
 8005ff6:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7ff fec0 	bl	8005d80 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006000:	79fb      	ldrb	r3, [r7, #7]
 8006002:	2b0c      	cmp	r3, #12
 8006004:	d102      	bne.n	800600c <send_cmd+0xb2>
 8006006:	20ff      	movs	r0, #255	@ 0xff
 8006008:	f7ff feba 	bl	8005d80 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800600c:	230a      	movs	r3, #10
 800600e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006010:	20ff      	movs	r0, #255	@ 0xff
 8006012:	f7ff feb5 	bl	8005d80 <xchg_spi>
 8006016:	4603      	mov	r3, r0
 8006018:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800601a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800601e:	2b00      	cmp	r3, #0
 8006020:	da05      	bge.n	800602e <send_cmd+0xd4>
 8006022:	7bfb      	ldrb	r3, [r7, #15]
 8006024:	3b01      	subs	r3, #1
 8006026:	73fb      	strb	r3, [r7, #15]
 8006028:	7bfb      	ldrb	r3, [r7, #15]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1f0      	bne.n	8006010 <send_cmd+0xb6>

	return res;							/* Return received response */
 800602e:	7bbb      	ldrb	r3, [r7, #14]
}
 8006030:	4618      	mov	r0, r3
 8006032:	3710      	adds	r7, #16
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006038:	b590      	push	{r4, r7, lr}
 800603a:	b087      	sub	sp, #28
 800603c:	af00      	add	r7, sp, #0
 800603e:	4603      	mov	r3, r0
 8006040:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	printf("USER_SPI_initialize start, Stat = %d\r\n", Stat);
 8006042:	4b81      	ldr	r3, [pc, #516]	@ (8006248 <USER_SPI_initialize+0x210>)
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	b2db      	uxtb	r3, r3
 8006048:	4619      	mov	r1, r3
 800604a:	4880      	ldr	r0, [pc, #512]	@ (800624c <USER_SPI_initialize+0x214>)
 800604c:	f001 fdf2 	bl	8007c34 <iprintf>

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006050:	79fb      	ldrb	r3, [r7, #7]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d001      	beq.n	800605a <USER_SPI_initialize+0x22>
 8006056:	2301      	movs	r3, #1
 8006058:	e0f1      	b.n	800623e <USER_SPI_initialize+0x206>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800605a:	4b7b      	ldr	r3, [pc, #492]	@ (8006248 <USER_SPI_initialize+0x210>)
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	b2db      	uxtb	r3, r3
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d003      	beq.n	8006070 <USER_SPI_initialize+0x38>
 8006068:	4b77      	ldr	r3, [pc, #476]	@ (8006248 <USER_SPI_initialize+0x210>)
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	b2db      	uxtb	r3, r3
 800606e:	e0e6      	b.n	800623e <USER_SPI_initialize+0x206>

	FCLK_SLOW();
 8006070:	4b77      	ldr	r3, [pc, #476]	@ (8006250 <USER_SPI_initialize+0x218>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800607a:	4b75      	ldr	r3, [pc, #468]	@ (8006250 <USER_SPI_initialize+0x218>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8006082:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8006084:	230a      	movs	r3, #10
 8006086:	75fb      	strb	r3, [r7, #23]
 8006088:	e005      	b.n	8006096 <USER_SPI_initialize+0x5e>
 800608a:	20ff      	movs	r0, #255	@ 0xff
 800608c:	f7ff fe78 	bl	8005d80 <xchg_spi>
 8006090:	7dfb      	ldrb	r3, [r7, #23]
 8006092:	3b01      	subs	r3, #1
 8006094:	75fb      	strb	r3, [r7, #23]
 8006096:	7dfb      	ldrb	r3, [r7, #23]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1f6      	bne.n	800608a <USER_SPI_initialize+0x52>

	uint32_t retries = 0;
 800609c:	2300      	movs	r3, #0
 800609e:	613b      	str	r3, [r7, #16]
	ty = 0;
 80060a0:	2300      	movs	r3, #0
 80060a2:	757b      	strb	r3, [r7, #21]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80060a4:	2100      	movs	r1, #0
 80060a6:	2000      	movs	r0, #0
 80060a8:	f7ff ff57 	bl	8005f5a <send_cmd>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	f040 8096 	bne.w	80061e0 <USER_SPI_initialize+0x1a8>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80060b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80060b8:	f7ff fe38 	bl	8005d2c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80060bc:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80060c0:	2008      	movs	r0, #8
 80060c2:	f7ff ff4a 	bl	8005f5a <send_cmd>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d15c      	bne.n	8006186 <USER_SPI_initialize+0x14e>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80060cc:	2300      	movs	r3, #0
 80060ce:	75fb      	strb	r3, [r7, #23]
 80060d0:	e00d      	b.n	80060ee <USER_SPI_initialize+0xb6>
 80060d2:	7dfc      	ldrb	r4, [r7, #23]
 80060d4:	20ff      	movs	r0, #255	@ 0xff
 80060d6:	f7ff fe53 	bl	8005d80 <xchg_spi>
 80060da:	4603      	mov	r3, r0
 80060dc:	461a      	mov	r2, r3
 80060de:	f104 0318 	add.w	r3, r4, #24
 80060e2:	443b      	add	r3, r7
 80060e4:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80060e8:	7dfb      	ldrb	r3, [r7, #23]
 80060ea:	3301      	adds	r3, #1
 80060ec:	75fb      	strb	r3, [r7, #23]
 80060ee:	7dfb      	ldrb	r3, [r7, #23]
 80060f0:	2b03      	cmp	r3, #3
 80060f2:	d9ee      	bls.n	80060d2 <USER_SPI_initialize+0x9a>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80060f4:	7bbb      	ldrb	r3, [r7, #14]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d172      	bne.n	80061e0 <USER_SPI_initialize+0x1a8>
 80060fa:	7bfb      	ldrb	r3, [r7, #15]
 80060fc:	2baa      	cmp	r3, #170	@ 0xaa
 80060fe:	d16f      	bne.n	80061e0 <USER_SPI_initialize+0x1a8>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) {
 8006100:	e00a      	b.n	8006118 <USER_SPI_initialize+0xe0>
					retries ++;				/* Wait for end of initialization with ACMD41(HCS) */
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	3301      	adds	r3, #1
 8006106:	613b      	str	r3, [r7, #16]
					if (retries>5000){
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800610e:	4293      	cmp	r3, r2
 8006110:	d902      	bls.n	8006118 <USER_SPI_initialize+0xe0>
						printf("ACMD42 timeout \r\n");
 8006112:	4850      	ldr	r0, [pc, #320]	@ (8006254 <USER_SPI_initialize+0x21c>)
 8006114:	f001 fdf6 	bl	8007d04 <puts>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) {
 8006118:	f7ff fe1c 	bl	8005d54 <SPI_Timer_Status>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d007      	beq.n	8006132 <USER_SPI_initialize+0xfa>
 8006122:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006126:	20a9      	movs	r0, #169	@ 0xa9
 8006128:	f7ff ff17 	bl	8005f5a <send_cmd>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1e7      	bne.n	8006102 <USER_SPI_initialize+0xca>
					}
				}
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006132:	f7ff fe0f 	bl	8005d54 <SPI_Timer_Status>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d051      	beq.n	80061e0 <USER_SPI_initialize+0x1a8>
 800613c:	2100      	movs	r1, #0
 800613e:	203a      	movs	r0, #58	@ 0x3a
 8006140:	f7ff ff0b 	bl	8005f5a <send_cmd>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d14a      	bne.n	80061e0 <USER_SPI_initialize+0x1a8>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800614a:	2300      	movs	r3, #0
 800614c:	75fb      	strb	r3, [r7, #23]
 800614e:	e00d      	b.n	800616c <USER_SPI_initialize+0x134>
 8006150:	7dfc      	ldrb	r4, [r7, #23]
 8006152:	20ff      	movs	r0, #255	@ 0xff
 8006154:	f7ff fe14 	bl	8005d80 <xchg_spi>
 8006158:	4603      	mov	r3, r0
 800615a:	461a      	mov	r2, r3
 800615c:	f104 0318 	add.w	r3, r4, #24
 8006160:	443b      	add	r3, r7
 8006162:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8006166:	7dfb      	ldrb	r3, [r7, #23]
 8006168:	3301      	adds	r3, #1
 800616a:	75fb      	strb	r3, [r7, #23]
 800616c:	7dfb      	ldrb	r3, [r7, #23]
 800616e:	2b03      	cmp	r3, #3
 8006170:	d9ee      	bls.n	8006150 <USER_SPI_initialize+0x118>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8006172:	7b3b      	ldrb	r3, [r7, #12]
 8006174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <USER_SPI_initialize+0x148>
 800617c:	230c      	movs	r3, #12
 800617e:	e000      	b.n	8006182 <USER_SPI_initialize+0x14a>
 8006180:	2304      	movs	r3, #4
 8006182:	757b      	strb	r3, [r7, #21]
 8006184:	e02c      	b.n	80061e0 <USER_SPI_initialize+0x1a8>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006186:	2100      	movs	r1, #0
 8006188:	20a9      	movs	r0, #169	@ 0xa9
 800618a:	f7ff fee6 	bl	8005f5a <send_cmd>
 800618e:	4603      	mov	r3, r0
 8006190:	2b01      	cmp	r3, #1
 8006192:	d804      	bhi.n	800619e <USER_SPI_initialize+0x166>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006194:	2302      	movs	r3, #2
 8006196:	757b      	strb	r3, [r7, #21]
 8006198:	23a9      	movs	r3, #169	@ 0xa9
 800619a:	75bb      	strb	r3, [r7, #22]
 800619c:	e003      	b.n	80061a6 <USER_SPI_initialize+0x16e>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800619e:	2301      	movs	r3, #1
 80061a0:	757b      	strb	r3, [r7, #21]
 80061a2:	2301      	movs	r3, #1
 80061a4:	75bb      	strb	r3, [r7, #22]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80061a6:	bf00      	nop
 80061a8:	f7ff fdd4 	bl	8005d54 <SPI_Timer_Status>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d007      	beq.n	80061c2 <USER_SPI_initialize+0x18a>
 80061b2:	7dbb      	ldrb	r3, [r7, #22]
 80061b4:	2100      	movs	r1, #0
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7ff fecf 	bl	8005f5a <send_cmd>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1f2      	bne.n	80061a8 <USER_SPI_initialize+0x170>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80061c2:	f7ff fdc7 	bl	8005d54 <SPI_Timer_Status>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d007      	beq.n	80061dc <USER_SPI_initialize+0x1a4>
 80061cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80061d0:	2010      	movs	r0, #16
 80061d2:	f7ff fec2 	bl	8005f5a <send_cmd>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d001      	beq.n	80061e0 <USER_SPI_initialize+0x1a8>
				ty = 0;
 80061dc:	2300      	movs	r3, #0
 80061de:	757b      	strb	r3, [r7, #21]
		}
	}
	CardType = ty;	/* Card type */
 80061e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006258 <USER_SPI_initialize+0x220>)
 80061e2:	7d7b      	ldrb	r3, [r7, #21]
 80061e4:	7013      	strb	r3, [r2, #0]
	despiselect();
 80061e6:	f7ff fe35 	bl	8005e54 <despiselect>

	if (ty) {			/* OK */
 80061ea:	7d7b      	ldrb	r3, [r7, #21]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d019      	beq.n	8006224 <USER_SPI_initialize+0x1ec>
		FCLK_FAST();			/* Set fast clock */
 80061f0:	4b17      	ldr	r3, [pc, #92]	@ (8006250 <USER_SPI_initialize+0x218>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80061fa:	4b15      	ldr	r3, [pc, #84]	@ (8006250 <USER_SPI_initialize+0x218>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f042 0210 	orr.w	r2, r2, #16
 8006202:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006204:	4b10      	ldr	r3, [pc, #64]	@ (8006248 <USER_SPI_initialize+0x210>)
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	b2db      	uxtb	r3, r3
 800620a:	f023 0301 	bic.w	r3, r3, #1
 800620e:	b2da      	uxtb	r2, r3
 8006210:	4b0d      	ldr	r3, [pc, #52]	@ (8006248 <USER_SPI_initialize+0x210>)
 8006212:	701a      	strb	r2, [r3, #0]
		printf("USER_SPI_initialize OK, Stat = %d\r\n", Stat);
 8006214:	4b0c      	ldr	r3, [pc, #48]	@ (8006248 <USER_SPI_initialize+0x210>)
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	b2db      	uxtb	r3, r3
 800621a:	4619      	mov	r1, r3
 800621c:	480f      	ldr	r0, [pc, #60]	@ (800625c <USER_SPI_initialize+0x224>)
 800621e:	f001 fd09 	bl	8007c34 <iprintf>
 8006222:	e009      	b.n	8006238 <USER_SPI_initialize+0x200>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006224:	4b08      	ldr	r3, [pc, #32]	@ (8006248 <USER_SPI_initialize+0x210>)
 8006226:	2201      	movs	r2, #1
 8006228:	701a      	strb	r2, [r3, #0]
		printf("USER_SPI_initialize FAILED, Stat = %d\r\n", Stat);
 800622a:	4b07      	ldr	r3, [pc, #28]	@ (8006248 <USER_SPI_initialize+0x210>)
 800622c:	781b      	ldrb	r3, [r3, #0]
 800622e:	b2db      	uxtb	r3, r3
 8006230:	4619      	mov	r1, r3
 8006232:	480b      	ldr	r0, [pc, #44]	@ (8006260 <USER_SPI_initialize+0x228>)
 8006234:	f001 fcfe 	bl	8007c34 <iprintf>
	}

	return Stat;
 8006238:	4b03      	ldr	r3, [pc, #12]	@ (8006248 <USER_SPI_initialize+0x210>)
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	b2db      	uxtb	r3, r3
}
 800623e:	4618      	mov	r0, r3
 8006240:	371c      	adds	r7, #28
 8006242:	46bd      	mov	sp, r7
 8006244:	bd90      	pop	{r4, r7, pc}
 8006246:	bf00      	nop
 8006248:	20000020 	.word	0x20000020
 800624c:	0800a15c 	.word	0x0800a15c
 8006250:	200002a8 	.word	0x200002a8
 8006254:	0800a184 	.word	0x0800a184
 8006258:	200003b4 	.word	0x200003b4
 800625c:	0800a198 	.word	0x0800a198
 8006260:	0800a1bc 	.word	0x0800a1bc

08006264 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	4603      	mov	r3, r0
 800626c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800626e:	79fb      	ldrb	r3, [r7, #7]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d001      	beq.n	8006278 <USER_SPI_status+0x14>
 8006274:	2301      	movs	r3, #1
 8006276:	e002      	b.n	800627e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006278:	4b04      	ldr	r3, [pc, #16]	@ (800628c <USER_SPI_status+0x28>)
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	b2db      	uxtb	r3, r3
}
 800627e:	4618      	mov	r0, r3
 8006280:	370c      	adds	r7, #12
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	20000020 	.word	0x20000020

08006290 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	60b9      	str	r1, [r7, #8]
 8006298:	607a      	str	r2, [r7, #4]
 800629a:	603b      	str	r3, [r7, #0]
 800629c:	4603      	mov	r3, r0
 800629e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80062a0:	7bfb      	ldrb	r3, [r7, #15]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d102      	bne.n	80062ac <USER_SPI_read+0x1c>
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d101      	bne.n	80062b0 <USER_SPI_read+0x20>
 80062ac:	2304      	movs	r3, #4
 80062ae:	e04d      	b.n	800634c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80062b0:	4b28      	ldr	r3, [pc, #160]	@ (8006354 <USER_SPI_read+0xc4>)
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	f003 0301 	and.w	r3, r3, #1
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d001      	beq.n	80062c2 <USER_SPI_read+0x32>
 80062be:	2303      	movs	r3, #3
 80062c0:	e044      	b.n	800634c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80062c2:	4b25      	ldr	r3, [pc, #148]	@ (8006358 <USER_SPI_read+0xc8>)
 80062c4:	781b      	ldrb	r3, [r3, #0]
 80062c6:	f003 0308 	and.w	r3, r3, #8
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d102      	bne.n	80062d4 <USER_SPI_read+0x44>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	025b      	lsls	r3, r3, #9
 80062d2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	d111      	bne.n	80062fe <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80062da:	6879      	ldr	r1, [r7, #4]
 80062dc:	2011      	movs	r0, #17
 80062de:	f7ff fe3c 	bl	8005f5a <send_cmd>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d129      	bne.n	800633c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80062e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80062ec:	68b8      	ldr	r0, [r7, #8]
 80062ee:	f7ff fdd9 	bl	8005ea4 <rcvr_datablock>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d021      	beq.n	800633c <USER_SPI_read+0xac>
			count = 0;
 80062f8:	2300      	movs	r3, #0
 80062fa:	603b      	str	r3, [r7, #0]
 80062fc:	e01e      	b.n	800633c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80062fe:	6879      	ldr	r1, [r7, #4]
 8006300:	2012      	movs	r0, #18
 8006302:	f7ff fe2a 	bl	8005f5a <send_cmd>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d117      	bne.n	800633c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800630c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006310:	68b8      	ldr	r0, [r7, #8]
 8006312:	f7ff fdc7 	bl	8005ea4 <rcvr_datablock>
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00a      	beq.n	8006332 <USER_SPI_read+0xa2>
				buff += 512;
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006322:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	3b01      	subs	r3, #1
 8006328:	603b      	str	r3, [r7, #0]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1ed      	bne.n	800630c <USER_SPI_read+0x7c>
 8006330:	e000      	b.n	8006334 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006332:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006334:	2100      	movs	r1, #0
 8006336:	200c      	movs	r0, #12
 8006338:	f7ff fe0f 	bl	8005f5a <send_cmd>
		}
	}
	despiselect();
 800633c:	f7ff fd8a 	bl	8005e54 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	2b00      	cmp	r3, #0
 8006344:	bf14      	ite	ne
 8006346:	2301      	movne	r3, #1
 8006348:	2300      	moveq	r3, #0
 800634a:	b2db      	uxtb	r3, r3
}
 800634c:	4618      	mov	r0, r3
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}
 8006354:	20000020 	.word	0x20000020
 8006358:	200003b4 	.word	0x200003b4

0800635c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	60b9      	str	r1, [r7, #8]
 8006364:	607a      	str	r2, [r7, #4]
 8006366:	603b      	str	r3, [r7, #0]
 8006368:	4603      	mov	r3, r0
 800636a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800636c:	7bfb      	ldrb	r3, [r7, #15]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d102      	bne.n	8006378 <USER_SPI_write+0x1c>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d101      	bne.n	800637c <USER_SPI_write+0x20>
 8006378:	2304      	movs	r3, #4
 800637a:	e063      	b.n	8006444 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800637c:	4b33      	ldr	r3, [pc, #204]	@ (800644c <USER_SPI_write+0xf0>)
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	b2db      	uxtb	r3, r3
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d001      	beq.n	800638e <USER_SPI_write+0x32>
 800638a:	2303      	movs	r3, #3
 800638c:	e05a      	b.n	8006444 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800638e:	4b2f      	ldr	r3, [pc, #188]	@ (800644c <USER_SPI_write+0xf0>)
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	b2db      	uxtb	r3, r3
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b00      	cmp	r3, #0
 800639a:	d001      	beq.n	80063a0 <USER_SPI_write+0x44>
 800639c:	2302      	movs	r3, #2
 800639e:	e051      	b.n	8006444 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80063a0:	4b2b      	ldr	r3, [pc, #172]	@ (8006450 <USER_SPI_write+0xf4>)
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	f003 0308 	and.w	r3, r3, #8
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d102      	bne.n	80063b2 <USER_SPI_write+0x56>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	025b      	lsls	r3, r3, #9
 80063b0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d110      	bne.n	80063da <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80063b8:	6879      	ldr	r1, [r7, #4]
 80063ba:	2018      	movs	r0, #24
 80063bc:	f7ff fdcd 	bl	8005f5a <send_cmd>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d136      	bne.n	8006434 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80063c6:	21fe      	movs	r1, #254	@ 0xfe
 80063c8:	68b8      	ldr	r0, [r7, #8]
 80063ca:	f7ff fd94 	bl	8005ef6 <xmit_datablock>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d02f      	beq.n	8006434 <USER_SPI_write+0xd8>
			count = 0;
 80063d4:	2300      	movs	r3, #0
 80063d6:	603b      	str	r3, [r7, #0]
 80063d8:	e02c      	b.n	8006434 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80063da:	4b1d      	ldr	r3, [pc, #116]	@ (8006450 <USER_SPI_write+0xf4>)
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	f003 0306 	and.w	r3, r3, #6
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d003      	beq.n	80063ee <USER_SPI_write+0x92>
 80063e6:	6839      	ldr	r1, [r7, #0]
 80063e8:	2097      	movs	r0, #151	@ 0x97
 80063ea:	f7ff fdb6 	bl	8005f5a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80063ee:	6879      	ldr	r1, [r7, #4]
 80063f0:	2019      	movs	r0, #25
 80063f2:	f7ff fdb2 	bl	8005f5a <send_cmd>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d11b      	bne.n	8006434 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80063fc:	21fc      	movs	r1, #252	@ 0xfc
 80063fe:	68b8      	ldr	r0, [r7, #8]
 8006400:	f7ff fd79 	bl	8005ef6 <xmit_datablock>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00a      	beq.n	8006420 <USER_SPI_write+0xc4>
				buff += 512;
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006410:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	3b01      	subs	r3, #1
 8006416:	603b      	str	r3, [r7, #0]
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1ee      	bne.n	80063fc <USER_SPI_write+0xa0>
 800641e:	e000      	b.n	8006422 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006420:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006422:	21fd      	movs	r1, #253	@ 0xfd
 8006424:	2000      	movs	r0, #0
 8006426:	f7ff fd66 	bl	8005ef6 <xmit_datablock>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d101      	bne.n	8006434 <USER_SPI_write+0xd8>
 8006430:	2301      	movs	r3, #1
 8006432:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006434:	f7ff fd0e 	bl	8005e54 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	bf14      	ite	ne
 800643e:	2301      	movne	r3, #1
 8006440:	2300      	moveq	r3, #0
 8006442:	b2db      	uxtb	r3, r3
}
 8006444:	4618      	mov	r0, r3
 8006446:	3710      	adds	r7, #16
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	20000020 	.word	0x20000020
 8006450:	200003b4 	.word	0x200003b4

08006454 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b08c      	sub	sp, #48	@ 0x30
 8006458:	af00      	add	r7, sp, #0
 800645a:	4603      	mov	r3, r0
 800645c:	603a      	str	r2, [r7, #0]
 800645e:	71fb      	strb	r3, [r7, #7]
 8006460:	460b      	mov	r3, r1
 8006462:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006464:	79fb      	ldrb	r3, [r7, #7]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d001      	beq.n	800646e <USER_SPI_ioctl+0x1a>
 800646a:	2304      	movs	r3, #4
 800646c:	e15a      	b.n	8006724 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800646e:	4baf      	ldr	r3, [pc, #700]	@ (800672c <USER_SPI_ioctl+0x2d8>)
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	b2db      	uxtb	r3, r3
 8006474:	f003 0301 	and.w	r3, r3, #1
 8006478:	2b00      	cmp	r3, #0
 800647a:	d001      	beq.n	8006480 <USER_SPI_ioctl+0x2c>
 800647c:	2303      	movs	r3, #3
 800647e:	e151      	b.n	8006724 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8006486:	79bb      	ldrb	r3, [r7, #6]
 8006488:	2b04      	cmp	r3, #4
 800648a:	f200 8136 	bhi.w	80066fa <USER_SPI_ioctl+0x2a6>
 800648e:	a201      	add	r2, pc, #4	@ (adr r2, 8006494 <USER_SPI_ioctl+0x40>)
 8006490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006494:	080064a9 	.word	0x080064a9
 8006498:	080064bd 	.word	0x080064bd
 800649c:	080066fb 	.word	0x080066fb
 80064a0:	08006569 	.word	0x08006569
 80064a4:	0800665f 	.word	0x0800665f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80064a8:	f7ff fce2 	bl	8005e70 <spiselect>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f000 8127 	beq.w	8006702 <USER_SPI_ioctl+0x2ae>
 80064b4:	2300      	movs	r3, #0
 80064b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80064ba:	e122      	b.n	8006702 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80064bc:	2100      	movs	r1, #0
 80064be:	2009      	movs	r0, #9
 80064c0:	f7ff fd4b 	bl	8005f5a <send_cmd>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	f040 811d 	bne.w	8006706 <USER_SPI_ioctl+0x2b2>
 80064cc:	f107 030c 	add.w	r3, r7, #12
 80064d0:	2110      	movs	r1, #16
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7ff fce6 	bl	8005ea4 <rcvr_datablock>
 80064d8:	4603      	mov	r3, r0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	f000 8113 	beq.w	8006706 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80064e0:	7b3b      	ldrb	r3, [r7, #12]
 80064e2:	099b      	lsrs	r3, r3, #6
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d111      	bne.n	800650e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80064ea:	7d7b      	ldrb	r3, [r7, #21]
 80064ec:	461a      	mov	r2, r3
 80064ee:	7d3b      	ldrb	r3, [r7, #20]
 80064f0:	021b      	lsls	r3, r3, #8
 80064f2:	4413      	add	r3, r2
 80064f4:	461a      	mov	r2, r3
 80064f6:	7cfb      	ldrb	r3, [r7, #19]
 80064f8:	041b      	lsls	r3, r3, #16
 80064fa:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80064fe:	4413      	add	r3, r2
 8006500:	3301      	adds	r3, #1
 8006502:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	029a      	lsls	r2, r3, #10
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	601a      	str	r2, [r3, #0]
 800650c:	e028      	b.n	8006560 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800650e:	7c7b      	ldrb	r3, [r7, #17]
 8006510:	f003 030f 	and.w	r3, r3, #15
 8006514:	b2da      	uxtb	r2, r3
 8006516:	7dbb      	ldrb	r3, [r7, #22]
 8006518:	09db      	lsrs	r3, r3, #7
 800651a:	b2db      	uxtb	r3, r3
 800651c:	4413      	add	r3, r2
 800651e:	b2da      	uxtb	r2, r3
 8006520:	7d7b      	ldrb	r3, [r7, #21]
 8006522:	005b      	lsls	r3, r3, #1
 8006524:	b2db      	uxtb	r3, r3
 8006526:	f003 0306 	and.w	r3, r3, #6
 800652a:	b2db      	uxtb	r3, r3
 800652c:	4413      	add	r3, r2
 800652e:	b2db      	uxtb	r3, r3
 8006530:	3302      	adds	r3, #2
 8006532:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8006536:	7d3b      	ldrb	r3, [r7, #20]
 8006538:	099b      	lsrs	r3, r3, #6
 800653a:	b2db      	uxtb	r3, r3
 800653c:	461a      	mov	r2, r3
 800653e:	7cfb      	ldrb	r3, [r7, #19]
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	441a      	add	r2, r3
 8006544:	7cbb      	ldrb	r3, [r7, #18]
 8006546:	029b      	lsls	r3, r3, #10
 8006548:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800654c:	4413      	add	r3, r2
 800654e:	3301      	adds	r3, #1
 8006550:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006552:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006556:	3b09      	subs	r3, #9
 8006558:	69fa      	ldr	r2, [r7, #28]
 800655a:	409a      	lsls	r2, r3
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006560:	2300      	movs	r3, #0
 8006562:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8006566:	e0ce      	b.n	8006706 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006568:	4b71      	ldr	r3, [pc, #452]	@ (8006730 <USER_SPI_ioctl+0x2dc>)
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	f003 0304 	and.w	r3, r3, #4
 8006570:	2b00      	cmp	r3, #0
 8006572:	d031      	beq.n	80065d8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006574:	2100      	movs	r1, #0
 8006576:	208d      	movs	r0, #141	@ 0x8d
 8006578:	f7ff fcef 	bl	8005f5a <send_cmd>
 800657c:	4603      	mov	r3, r0
 800657e:	2b00      	cmp	r3, #0
 8006580:	f040 80c3 	bne.w	800670a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8006584:	20ff      	movs	r0, #255	@ 0xff
 8006586:	f7ff fbfb 	bl	8005d80 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800658a:	f107 030c 	add.w	r3, r7, #12
 800658e:	2110      	movs	r1, #16
 8006590:	4618      	mov	r0, r3
 8006592:	f7ff fc87 	bl	8005ea4 <rcvr_datablock>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	f000 80b6 	beq.w	800670a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800659e:	2330      	movs	r3, #48	@ 0x30
 80065a0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80065a4:	e007      	b.n	80065b6 <USER_SPI_ioctl+0x162>
 80065a6:	20ff      	movs	r0, #255	@ 0xff
 80065a8:	f7ff fbea 	bl	8005d80 <xchg_spi>
 80065ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80065b0:	3b01      	subs	r3, #1
 80065b2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80065b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1f3      	bne.n	80065a6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80065be:	7dbb      	ldrb	r3, [r7, #22]
 80065c0:	091b      	lsrs	r3, r3, #4
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	461a      	mov	r2, r3
 80065c6:	2310      	movs	r3, #16
 80065c8:	fa03 f202 	lsl.w	r2, r3, r2
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80065d0:	2300      	movs	r3, #0
 80065d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80065d6:	e098      	b.n	800670a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80065d8:	2100      	movs	r1, #0
 80065da:	2009      	movs	r0, #9
 80065dc:	f7ff fcbd 	bl	8005f5a <send_cmd>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	f040 8091 	bne.w	800670a <USER_SPI_ioctl+0x2b6>
 80065e8:	f107 030c 	add.w	r3, r7, #12
 80065ec:	2110      	movs	r1, #16
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7ff fc58 	bl	8005ea4 <rcvr_datablock>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f000 8087 	beq.w	800670a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80065fc:	4b4c      	ldr	r3, [pc, #304]	@ (8006730 <USER_SPI_ioctl+0x2dc>)
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	f003 0302 	and.w	r3, r3, #2
 8006604:	2b00      	cmp	r3, #0
 8006606:	d012      	beq.n	800662e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8006608:	7dbb      	ldrb	r3, [r7, #22]
 800660a:	005b      	lsls	r3, r3, #1
 800660c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8006610:	7dfa      	ldrb	r2, [r7, #23]
 8006612:	09d2      	lsrs	r2, r2, #7
 8006614:	b2d2      	uxtb	r2, r2
 8006616:	4413      	add	r3, r2
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	7e7b      	ldrb	r3, [r7, #25]
 800661c:	099b      	lsrs	r3, r3, #6
 800661e:	b2db      	uxtb	r3, r3
 8006620:	3b01      	subs	r3, #1
 8006622:	fa02 f303 	lsl.w	r3, r2, r3
 8006626:	461a      	mov	r2, r3
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	601a      	str	r2, [r3, #0]
 800662c:	e013      	b.n	8006656 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800662e:	7dbb      	ldrb	r3, [r7, #22]
 8006630:	109b      	asrs	r3, r3, #2
 8006632:	b29b      	uxth	r3, r3
 8006634:	f003 031f 	and.w	r3, r3, #31
 8006638:	3301      	adds	r3, #1
 800663a:	7dfa      	ldrb	r2, [r7, #23]
 800663c:	00d2      	lsls	r2, r2, #3
 800663e:	f002 0218 	and.w	r2, r2, #24
 8006642:	7df9      	ldrb	r1, [r7, #23]
 8006644:	0949      	lsrs	r1, r1, #5
 8006646:	b2c9      	uxtb	r1, r1
 8006648:	440a      	add	r2, r1
 800664a:	3201      	adds	r2, #1
 800664c:	fb02 f303 	mul.w	r3, r2, r3
 8006650:	461a      	mov	r2, r3
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006656:	2300      	movs	r3, #0
 8006658:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800665c:	e055      	b.n	800670a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800665e:	4b34      	ldr	r3, [pc, #208]	@ (8006730 <USER_SPI_ioctl+0x2dc>)
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	f003 0306 	and.w	r3, r3, #6
 8006666:	2b00      	cmp	r3, #0
 8006668:	d051      	beq.n	800670e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800666a:	f107 020c 	add.w	r2, r7, #12
 800666e:	79fb      	ldrb	r3, [r7, #7]
 8006670:	210b      	movs	r1, #11
 8006672:	4618      	mov	r0, r3
 8006674:	f7ff feee 	bl	8006454 <USER_SPI_ioctl>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d149      	bne.n	8006712 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800667e:	7b3b      	ldrb	r3, [r7, #12]
 8006680:	099b      	lsrs	r3, r3, #6
 8006682:	b2db      	uxtb	r3, r3
 8006684:	2b00      	cmp	r3, #0
 8006686:	d104      	bne.n	8006692 <USER_SPI_ioctl+0x23e>
 8006688:	7dbb      	ldrb	r3, [r7, #22]
 800668a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800668e:	2b00      	cmp	r3, #0
 8006690:	d041      	beq.n	8006716 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	623b      	str	r3, [r7, #32]
 8006696:	6a3b      	ldr	r3, [r7, #32]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800669c:	6a3b      	ldr	r3, [r7, #32]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80066a2:	4b23      	ldr	r3, [pc, #140]	@ (8006730 <USER_SPI_ioctl+0x2dc>)
 80066a4:	781b      	ldrb	r3, [r3, #0]
 80066a6:	f003 0308 	and.w	r3, r3, #8
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d105      	bne.n	80066ba <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80066ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b0:	025b      	lsls	r3, r3, #9
 80066b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b6:	025b      	lsls	r3, r3, #9
 80066b8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80066ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066bc:	2020      	movs	r0, #32
 80066be:	f7ff fc4c 	bl	8005f5a <send_cmd>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d128      	bne.n	800671a <USER_SPI_ioctl+0x2c6>
 80066c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80066ca:	2021      	movs	r0, #33	@ 0x21
 80066cc:	f7ff fc45 	bl	8005f5a <send_cmd>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d121      	bne.n	800671a <USER_SPI_ioctl+0x2c6>
 80066d6:	2100      	movs	r1, #0
 80066d8:	2026      	movs	r0, #38	@ 0x26
 80066da:	f7ff fc3e 	bl	8005f5a <send_cmd>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d11a      	bne.n	800671a <USER_SPI_ioctl+0x2c6>
 80066e4:	f247 5030 	movw	r0, #30000	@ 0x7530
 80066e8:	f7ff fb90 	bl	8005e0c <wait_ready>
 80066ec:	4603      	mov	r3, r0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d013      	beq.n	800671a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80066f2:	2300      	movs	r3, #0
 80066f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80066f8:	e00f      	b.n	800671a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80066fa:	2304      	movs	r3, #4
 80066fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006700:	e00c      	b.n	800671c <USER_SPI_ioctl+0x2c8>
		break;
 8006702:	bf00      	nop
 8006704:	e00a      	b.n	800671c <USER_SPI_ioctl+0x2c8>
		break;
 8006706:	bf00      	nop
 8006708:	e008      	b.n	800671c <USER_SPI_ioctl+0x2c8>
		break;
 800670a:	bf00      	nop
 800670c:	e006      	b.n	800671c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800670e:	bf00      	nop
 8006710:	e004      	b.n	800671c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006712:	bf00      	nop
 8006714:	e002      	b.n	800671c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006716:	bf00      	nop
 8006718:	e000      	b.n	800671c <USER_SPI_ioctl+0x2c8>
		break;
 800671a:	bf00      	nop
	}

	despiselect();
 800671c:	f7ff fb9a 	bl	8005e54 <despiselect>

	return res;
 8006720:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006724:	4618      	mov	r0, r3
 8006726:	3730      	adds	r7, #48	@ 0x30
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	20000020 	.word	0x20000020
 8006730:	200003b4 	.word	0x200003b4

08006734 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006734:	b480      	push	{r7}
 8006736:	b087      	sub	sp, #28
 8006738:	af00      	add	r7, sp, #0
 800673a:	60f8      	str	r0, [r7, #12]
 800673c:	60b9      	str	r1, [r7, #8]
 800673e:	4613      	mov	r3, r2
 8006740:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006742:	2301      	movs	r3, #1
 8006744:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006746:	2300      	movs	r3, #0
 8006748:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800674a:	4b1f      	ldr	r3, [pc, #124]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 800674c:	7a5b      	ldrb	r3, [r3, #9]
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b00      	cmp	r3, #0
 8006752:	d131      	bne.n	80067b8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006754:	4b1c      	ldr	r3, [pc, #112]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 8006756:	7a5b      	ldrb	r3, [r3, #9]
 8006758:	b2db      	uxtb	r3, r3
 800675a:	461a      	mov	r2, r3
 800675c:	4b1a      	ldr	r3, [pc, #104]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 800675e:	2100      	movs	r1, #0
 8006760:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006762:	4b19      	ldr	r3, [pc, #100]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 8006764:	7a5b      	ldrb	r3, [r3, #9]
 8006766:	b2db      	uxtb	r3, r3
 8006768:	4a17      	ldr	r2, [pc, #92]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	4413      	add	r3, r2
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006772:	4b15      	ldr	r3, [pc, #84]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 8006774:	7a5b      	ldrb	r3, [r3, #9]
 8006776:	b2db      	uxtb	r3, r3
 8006778:	461a      	mov	r2, r3
 800677a:	4b13      	ldr	r3, [pc, #76]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 800677c:	4413      	add	r3, r2
 800677e:	79fa      	ldrb	r2, [r7, #7]
 8006780:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006782:	4b11      	ldr	r3, [pc, #68]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 8006784:	7a5b      	ldrb	r3, [r3, #9]
 8006786:	b2db      	uxtb	r3, r3
 8006788:	1c5a      	adds	r2, r3, #1
 800678a:	b2d1      	uxtb	r1, r2
 800678c:	4a0e      	ldr	r2, [pc, #56]	@ (80067c8 <FATFS_LinkDriverEx+0x94>)
 800678e:	7251      	strb	r1, [r2, #9]
 8006790:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006792:	7dbb      	ldrb	r3, [r7, #22]
 8006794:	3330      	adds	r3, #48	@ 0x30
 8006796:	b2da      	uxtb	r2, r3
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	3301      	adds	r3, #1
 80067a0:	223a      	movs	r2, #58	@ 0x3a
 80067a2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	3302      	adds	r3, #2
 80067a8:	222f      	movs	r2, #47	@ 0x2f
 80067aa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	3303      	adds	r3, #3
 80067b0:	2200      	movs	r2, #0
 80067b2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80067b4:	2300      	movs	r3, #0
 80067b6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80067b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	371c      	adds	r7, #28
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	200003c0 	.word	0x200003c0

080067cc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80067d6:	2200      	movs	r2, #0
 80067d8:	6839      	ldr	r1, [r7, #0]
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f7ff ffaa 	bl	8006734 <FATFS_LinkDriverEx>
 80067e0:	4603      	mov	r3, r0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3708      	adds	r7, #8
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
	...

080067ec <findslot>:
 80067ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006818 <findslot+0x2c>)
 80067ee:	b510      	push	{r4, lr}
 80067f0:	4604      	mov	r4, r0
 80067f2:	6818      	ldr	r0, [r3, #0]
 80067f4:	b118      	cbz	r0, 80067fe <findslot+0x12>
 80067f6:	6a03      	ldr	r3, [r0, #32]
 80067f8:	b90b      	cbnz	r3, 80067fe <findslot+0x12>
 80067fa:	f001 f9e5 	bl	8007bc8 <__sinit>
 80067fe:	2c13      	cmp	r4, #19
 8006800:	d807      	bhi.n	8006812 <findslot+0x26>
 8006802:	4806      	ldr	r0, [pc, #24]	@ (800681c <findslot+0x30>)
 8006804:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8006808:	3201      	adds	r2, #1
 800680a:	d002      	beq.n	8006812 <findslot+0x26>
 800680c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8006810:	bd10      	pop	{r4, pc}
 8006812:	2000      	movs	r0, #0
 8006814:	e7fc      	b.n	8006810 <findslot+0x24>
 8006816:	bf00      	nop
 8006818:	20000030 	.word	0x20000030
 800681c:	200003cc 	.word	0x200003cc

08006820 <error>:
 8006820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006822:	4604      	mov	r4, r0
 8006824:	f001 fc34 	bl	8008090 <__errno>
 8006828:	2613      	movs	r6, #19
 800682a:	4605      	mov	r5, r0
 800682c:	2700      	movs	r7, #0
 800682e:	4630      	mov	r0, r6
 8006830:	4639      	mov	r1, r7
 8006832:	beab      	bkpt	0x00ab
 8006834:	4606      	mov	r6, r0
 8006836:	602e      	str	r6, [r5, #0]
 8006838:	4620      	mov	r0, r4
 800683a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800683c <checkerror>:
 800683c:	1c43      	adds	r3, r0, #1
 800683e:	d101      	bne.n	8006844 <checkerror+0x8>
 8006840:	f7ff bfee 	b.w	8006820 <error>
 8006844:	4770      	bx	lr

08006846 <_swiread>:
 8006846:	b530      	push	{r4, r5, lr}
 8006848:	b085      	sub	sp, #20
 800684a:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800684e:	9203      	str	r2, [sp, #12]
 8006850:	2406      	movs	r4, #6
 8006852:	ad01      	add	r5, sp, #4
 8006854:	4620      	mov	r0, r4
 8006856:	4629      	mov	r1, r5
 8006858:	beab      	bkpt	0x00ab
 800685a:	4604      	mov	r4, r0
 800685c:	4620      	mov	r0, r4
 800685e:	f7ff ffed 	bl	800683c <checkerror>
 8006862:	b005      	add	sp, #20
 8006864:	bd30      	pop	{r4, r5, pc}

08006866 <_read>:
 8006866:	b570      	push	{r4, r5, r6, lr}
 8006868:	460e      	mov	r6, r1
 800686a:	4614      	mov	r4, r2
 800686c:	f7ff ffbe 	bl	80067ec <findslot>
 8006870:	4605      	mov	r5, r0
 8006872:	b930      	cbnz	r0, 8006882 <_read+0x1c>
 8006874:	f001 fc0c 	bl	8008090 <__errno>
 8006878:	2309      	movs	r3, #9
 800687a:	6003      	str	r3, [r0, #0]
 800687c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006880:	bd70      	pop	{r4, r5, r6, pc}
 8006882:	6800      	ldr	r0, [r0, #0]
 8006884:	4622      	mov	r2, r4
 8006886:	4631      	mov	r1, r6
 8006888:	f7ff ffdd 	bl	8006846 <_swiread>
 800688c:	1c43      	adds	r3, r0, #1
 800688e:	d0f5      	beq.n	800687c <_read+0x16>
 8006890:	686b      	ldr	r3, [r5, #4]
 8006892:	1a20      	subs	r0, r4, r0
 8006894:	4403      	add	r3, r0
 8006896:	606b      	str	r3, [r5, #4]
 8006898:	e7f2      	b.n	8006880 <_read+0x1a>

0800689a <_swilseek>:
 800689a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800689c:	460c      	mov	r4, r1
 800689e:	4616      	mov	r6, r2
 80068a0:	f7ff ffa4 	bl	80067ec <findslot>
 80068a4:	4605      	mov	r5, r0
 80068a6:	b940      	cbnz	r0, 80068ba <_swilseek+0x20>
 80068a8:	f001 fbf2 	bl	8008090 <__errno>
 80068ac:	2309      	movs	r3, #9
 80068ae:	6003      	str	r3, [r0, #0]
 80068b0:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80068b4:	4620      	mov	r0, r4
 80068b6:	b003      	add	sp, #12
 80068b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068ba:	2e02      	cmp	r6, #2
 80068bc:	d903      	bls.n	80068c6 <_swilseek+0x2c>
 80068be:	f001 fbe7 	bl	8008090 <__errno>
 80068c2:	2316      	movs	r3, #22
 80068c4:	e7f3      	b.n	80068ae <_swilseek+0x14>
 80068c6:	2e01      	cmp	r6, #1
 80068c8:	d112      	bne.n	80068f0 <_swilseek+0x56>
 80068ca:	6843      	ldr	r3, [r0, #4]
 80068cc:	18e4      	adds	r4, r4, r3
 80068ce:	d4f6      	bmi.n	80068be <_swilseek+0x24>
 80068d0:	682b      	ldr	r3, [r5, #0]
 80068d2:	260a      	movs	r6, #10
 80068d4:	e9cd 3400 	strd	r3, r4, [sp]
 80068d8:	466f      	mov	r7, sp
 80068da:	4630      	mov	r0, r6
 80068dc:	4639      	mov	r1, r7
 80068de:	beab      	bkpt	0x00ab
 80068e0:	4606      	mov	r6, r0
 80068e2:	4630      	mov	r0, r6
 80068e4:	f7ff ffaa 	bl	800683c <checkerror>
 80068e8:	2800      	cmp	r0, #0
 80068ea:	dbe1      	blt.n	80068b0 <_swilseek+0x16>
 80068ec:	606c      	str	r4, [r5, #4]
 80068ee:	e7e1      	b.n	80068b4 <_swilseek+0x1a>
 80068f0:	2e02      	cmp	r6, #2
 80068f2:	6803      	ldr	r3, [r0, #0]
 80068f4:	d1ec      	bne.n	80068d0 <_swilseek+0x36>
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	260c      	movs	r6, #12
 80068fa:	466f      	mov	r7, sp
 80068fc:	4630      	mov	r0, r6
 80068fe:	4639      	mov	r1, r7
 8006900:	beab      	bkpt	0x00ab
 8006902:	4606      	mov	r6, r0
 8006904:	4630      	mov	r0, r6
 8006906:	f7ff ff99 	bl	800683c <checkerror>
 800690a:	1c43      	adds	r3, r0, #1
 800690c:	d0d0      	beq.n	80068b0 <_swilseek+0x16>
 800690e:	4404      	add	r4, r0
 8006910:	e7de      	b.n	80068d0 <_swilseek+0x36>

08006912 <_lseek>:
 8006912:	f7ff bfc2 	b.w	800689a <_swilseek>

08006916 <_swiwrite>:
 8006916:	b530      	push	{r4, r5, lr}
 8006918:	b085      	sub	sp, #20
 800691a:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800691e:	9203      	str	r2, [sp, #12]
 8006920:	2405      	movs	r4, #5
 8006922:	ad01      	add	r5, sp, #4
 8006924:	4620      	mov	r0, r4
 8006926:	4629      	mov	r1, r5
 8006928:	beab      	bkpt	0x00ab
 800692a:	4604      	mov	r4, r0
 800692c:	4620      	mov	r0, r4
 800692e:	f7ff ff85 	bl	800683c <checkerror>
 8006932:	b005      	add	sp, #20
 8006934:	bd30      	pop	{r4, r5, pc}

08006936 <_write>:
 8006936:	b570      	push	{r4, r5, r6, lr}
 8006938:	460e      	mov	r6, r1
 800693a:	4615      	mov	r5, r2
 800693c:	f7ff ff56 	bl	80067ec <findslot>
 8006940:	4604      	mov	r4, r0
 8006942:	b930      	cbnz	r0, 8006952 <_write+0x1c>
 8006944:	f001 fba4 	bl	8008090 <__errno>
 8006948:	2309      	movs	r3, #9
 800694a:	6003      	str	r3, [r0, #0]
 800694c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006950:	bd70      	pop	{r4, r5, r6, pc}
 8006952:	6800      	ldr	r0, [r0, #0]
 8006954:	462a      	mov	r2, r5
 8006956:	4631      	mov	r1, r6
 8006958:	f7ff ffdd 	bl	8006916 <_swiwrite>
 800695c:	1e03      	subs	r3, r0, #0
 800695e:	dbf5      	blt.n	800694c <_write+0x16>
 8006960:	6862      	ldr	r2, [r4, #4]
 8006962:	1ae8      	subs	r0, r5, r3
 8006964:	4402      	add	r2, r0
 8006966:	42ab      	cmp	r3, r5
 8006968:	6062      	str	r2, [r4, #4]
 800696a:	d1f1      	bne.n	8006950 <_write+0x1a>
 800696c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006970:	2000      	movs	r0, #0
 8006972:	f7ff bf55 	b.w	8006820 <error>

08006976 <_swiclose>:
 8006976:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006978:	2402      	movs	r4, #2
 800697a:	9001      	str	r0, [sp, #4]
 800697c:	ad01      	add	r5, sp, #4
 800697e:	4620      	mov	r0, r4
 8006980:	4629      	mov	r1, r5
 8006982:	beab      	bkpt	0x00ab
 8006984:	4604      	mov	r4, r0
 8006986:	4620      	mov	r0, r4
 8006988:	f7ff ff58 	bl	800683c <checkerror>
 800698c:	b003      	add	sp, #12
 800698e:	bd30      	pop	{r4, r5, pc}

08006990 <_close>:
 8006990:	b538      	push	{r3, r4, r5, lr}
 8006992:	4605      	mov	r5, r0
 8006994:	f7ff ff2a 	bl	80067ec <findslot>
 8006998:	4604      	mov	r4, r0
 800699a:	b930      	cbnz	r0, 80069aa <_close+0x1a>
 800699c:	f001 fb78 	bl	8008090 <__errno>
 80069a0:	2309      	movs	r3, #9
 80069a2:	6003      	str	r3, [r0, #0]
 80069a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069a8:	bd38      	pop	{r3, r4, r5, pc}
 80069aa:	3d01      	subs	r5, #1
 80069ac:	2d01      	cmp	r5, #1
 80069ae:	d809      	bhi.n	80069c4 <_close+0x34>
 80069b0:	4b09      	ldr	r3, [pc, #36]	@ (80069d8 <_close+0x48>)
 80069b2:	689a      	ldr	r2, [r3, #8]
 80069b4:	691b      	ldr	r3, [r3, #16]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d104      	bne.n	80069c4 <_close+0x34>
 80069ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80069be:	6003      	str	r3, [r0, #0]
 80069c0:	2000      	movs	r0, #0
 80069c2:	e7f1      	b.n	80069a8 <_close+0x18>
 80069c4:	6820      	ldr	r0, [r4, #0]
 80069c6:	f7ff ffd6 	bl	8006976 <_swiclose>
 80069ca:	2800      	cmp	r0, #0
 80069cc:	d1ec      	bne.n	80069a8 <_close+0x18>
 80069ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80069d2:	6023      	str	r3, [r4, #0]
 80069d4:	e7e8      	b.n	80069a8 <_close+0x18>
 80069d6:	bf00      	nop
 80069d8:	200003cc 	.word	0x200003cc

080069dc <_getpid>:
 80069dc:	2001      	movs	r0, #1
 80069de:	4770      	bx	lr

080069e0 <_swistat>:
 80069e0:	b570      	push	{r4, r5, r6, lr}
 80069e2:	460c      	mov	r4, r1
 80069e4:	f7ff ff02 	bl	80067ec <findslot>
 80069e8:	4605      	mov	r5, r0
 80069ea:	b930      	cbnz	r0, 80069fa <_swistat+0x1a>
 80069ec:	f001 fb50 	bl	8008090 <__errno>
 80069f0:	2309      	movs	r3, #9
 80069f2:	6003      	str	r3, [r0, #0]
 80069f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069f8:	bd70      	pop	{r4, r5, r6, pc}
 80069fa:	6863      	ldr	r3, [r4, #4]
 80069fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006a00:	6063      	str	r3, [r4, #4]
 8006a02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a06:	64a3      	str	r3, [r4, #72]	@ 0x48
 8006a08:	260c      	movs	r6, #12
 8006a0a:	4630      	mov	r0, r6
 8006a0c:	4629      	mov	r1, r5
 8006a0e:	beab      	bkpt	0x00ab
 8006a10:	4605      	mov	r5, r0
 8006a12:	4628      	mov	r0, r5
 8006a14:	f7ff ff12 	bl	800683c <checkerror>
 8006a18:	1c43      	adds	r3, r0, #1
 8006a1a:	d0eb      	beq.n	80069f4 <_swistat+0x14>
 8006a1c:	6120      	str	r0, [r4, #16]
 8006a1e:	2000      	movs	r0, #0
 8006a20:	e7ea      	b.n	80069f8 <_swistat+0x18>

08006a22 <_fstat>:
 8006a22:	460b      	mov	r3, r1
 8006a24:	b510      	push	{r4, lr}
 8006a26:	2100      	movs	r1, #0
 8006a28:	4604      	mov	r4, r0
 8006a2a:	2258      	movs	r2, #88	@ 0x58
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f001 fadd 	bl	8007fec <memset>
 8006a32:	4601      	mov	r1, r0
 8006a34:	4620      	mov	r0, r4
 8006a36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a3a:	f7ff bfd1 	b.w	80069e0 <_swistat>

08006a3e <_isatty>:
 8006a3e:	b570      	push	{r4, r5, r6, lr}
 8006a40:	f7ff fed4 	bl	80067ec <findslot>
 8006a44:	2409      	movs	r4, #9
 8006a46:	4605      	mov	r5, r0
 8006a48:	b920      	cbnz	r0, 8006a54 <_isatty+0x16>
 8006a4a:	f001 fb21 	bl	8008090 <__errno>
 8006a4e:	6004      	str	r4, [r0, #0]
 8006a50:	2000      	movs	r0, #0
 8006a52:	bd70      	pop	{r4, r5, r6, pc}
 8006a54:	4620      	mov	r0, r4
 8006a56:	4629      	mov	r1, r5
 8006a58:	beab      	bkpt	0x00ab
 8006a5a:	4604      	mov	r4, r0
 8006a5c:	2c01      	cmp	r4, #1
 8006a5e:	4620      	mov	r0, r4
 8006a60:	d0f7      	beq.n	8006a52 <_isatty+0x14>
 8006a62:	f001 fb15 	bl	8008090 <__errno>
 8006a66:	2513      	movs	r5, #19
 8006a68:	4604      	mov	r4, r0
 8006a6a:	2600      	movs	r6, #0
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	4631      	mov	r1, r6
 8006a70:	beab      	bkpt	0x00ab
 8006a72:	4605      	mov	r5, r0
 8006a74:	6025      	str	r5, [r4, #0]
 8006a76:	e7eb      	b.n	8006a50 <_isatty+0x12>

08006a78 <powf>:
 8006a78:	b508      	push	{r3, lr}
 8006a7a:	ed2d 8b04 	vpush	{d8-d9}
 8006a7e:	eeb0 8a60 	vmov.f32	s16, s1
 8006a82:	eeb0 9a40 	vmov.f32	s18, s0
 8006a86:	f000 f859 	bl	8006b3c <__ieee754_powf>
 8006a8a:	eeb4 8a48 	vcmp.f32	s16, s16
 8006a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a92:	eef0 8a40 	vmov.f32	s17, s0
 8006a96:	d63e      	bvs.n	8006b16 <powf+0x9e>
 8006a98:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8006a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aa0:	d112      	bne.n	8006ac8 <powf+0x50>
 8006aa2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aaa:	d039      	beq.n	8006b20 <powf+0xa8>
 8006aac:	eeb0 0a48 	vmov.f32	s0, s16
 8006ab0:	f000 f839 	bl	8006b26 <finitef>
 8006ab4:	b378      	cbz	r0, 8006b16 <powf+0x9e>
 8006ab6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006abe:	d52a      	bpl.n	8006b16 <powf+0x9e>
 8006ac0:	f001 fae6 	bl	8008090 <__errno>
 8006ac4:	2322      	movs	r3, #34	@ 0x22
 8006ac6:	e014      	b.n	8006af2 <powf+0x7a>
 8006ac8:	f000 f82d 	bl	8006b26 <finitef>
 8006acc:	b998      	cbnz	r0, 8006af6 <powf+0x7e>
 8006ace:	eeb0 0a49 	vmov.f32	s0, s18
 8006ad2:	f000 f828 	bl	8006b26 <finitef>
 8006ad6:	b170      	cbz	r0, 8006af6 <powf+0x7e>
 8006ad8:	eeb0 0a48 	vmov.f32	s0, s16
 8006adc:	f000 f823 	bl	8006b26 <finitef>
 8006ae0:	b148      	cbz	r0, 8006af6 <powf+0x7e>
 8006ae2:	eef4 8a68 	vcmp.f32	s17, s17
 8006ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aea:	d7e9      	bvc.n	8006ac0 <powf+0x48>
 8006aec:	f001 fad0 	bl	8008090 <__errno>
 8006af0:	2321      	movs	r3, #33	@ 0x21
 8006af2:	6003      	str	r3, [r0, #0]
 8006af4:	e00f      	b.n	8006b16 <powf+0x9e>
 8006af6:	eef5 8a40 	vcmp.f32	s17, #0.0
 8006afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006afe:	d10a      	bne.n	8006b16 <powf+0x9e>
 8006b00:	eeb0 0a49 	vmov.f32	s0, s18
 8006b04:	f000 f80f 	bl	8006b26 <finitef>
 8006b08:	b128      	cbz	r0, 8006b16 <powf+0x9e>
 8006b0a:	eeb0 0a48 	vmov.f32	s0, s16
 8006b0e:	f000 f80a 	bl	8006b26 <finitef>
 8006b12:	2800      	cmp	r0, #0
 8006b14:	d1d4      	bne.n	8006ac0 <powf+0x48>
 8006b16:	eeb0 0a68 	vmov.f32	s0, s17
 8006b1a:	ecbd 8b04 	vpop	{d8-d9}
 8006b1e:	bd08      	pop	{r3, pc}
 8006b20:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8006b24:	e7f7      	b.n	8006b16 <powf+0x9e>

08006b26 <finitef>:
 8006b26:	ee10 3a10 	vmov	r3, s0
 8006b2a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8006b2e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8006b32:	bfac      	ite	ge
 8006b34:	2000      	movge	r0, #0
 8006b36:	2001      	movlt	r0, #1
 8006b38:	4770      	bx	lr
	...

08006b3c <__ieee754_powf>:
 8006b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b40:	ee10 4a90 	vmov	r4, s1
 8006b44:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8006b48:	ed2d 8b02 	vpush	{d8}
 8006b4c:	ee10 6a10 	vmov	r6, s0
 8006b50:	eeb0 8a40 	vmov.f32	s16, s0
 8006b54:	eef0 8a60 	vmov.f32	s17, s1
 8006b58:	d10c      	bne.n	8006b74 <__ieee754_powf+0x38>
 8006b5a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8006b5e:	0076      	lsls	r6, r6, #1
 8006b60:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8006b64:	f240 8274 	bls.w	8007050 <__ieee754_powf+0x514>
 8006b68:	ee38 0a28 	vadd.f32	s0, s16, s17
 8006b6c:	ecbd 8b02 	vpop	{d8}
 8006b70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b74:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8006b78:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8006b7c:	d802      	bhi.n	8006b84 <__ieee754_powf+0x48>
 8006b7e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8006b82:	d908      	bls.n	8006b96 <__ieee754_powf+0x5a>
 8006b84:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8006b88:	d1ee      	bne.n	8006b68 <__ieee754_powf+0x2c>
 8006b8a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8006b8e:	0064      	lsls	r4, r4, #1
 8006b90:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8006b94:	e7e6      	b.n	8006b64 <__ieee754_powf+0x28>
 8006b96:	2e00      	cmp	r6, #0
 8006b98:	da1f      	bge.n	8006bda <__ieee754_powf+0x9e>
 8006b9a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8006b9e:	f080 8260 	bcs.w	8007062 <__ieee754_powf+0x526>
 8006ba2:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8006ba6:	d32f      	bcc.n	8006c08 <__ieee754_powf+0xcc>
 8006ba8:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8006bac:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8006bb0:	fa49 f503 	asr.w	r5, r9, r3
 8006bb4:	fa05 f303 	lsl.w	r3, r5, r3
 8006bb8:	454b      	cmp	r3, r9
 8006bba:	d123      	bne.n	8006c04 <__ieee754_powf+0xc8>
 8006bbc:	f005 0501 	and.w	r5, r5, #1
 8006bc0:	f1c5 0502 	rsb	r5, r5, #2
 8006bc4:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8006bc8:	d11f      	bne.n	8006c0a <__ieee754_powf+0xce>
 8006bca:	2c00      	cmp	r4, #0
 8006bcc:	f280 8246 	bge.w	800705c <__ieee754_powf+0x520>
 8006bd0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006bd4:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8006bd8:	e7c8      	b.n	8006b6c <__ieee754_powf+0x30>
 8006bda:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8006bde:	d111      	bne.n	8006c04 <__ieee754_powf+0xc8>
 8006be0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8006be4:	f000 8234 	beq.w	8007050 <__ieee754_powf+0x514>
 8006be8:	d906      	bls.n	8006bf8 <__ieee754_powf+0xbc>
 8006bea:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8006f00 <__ieee754_powf+0x3c4>
 8006bee:	2c00      	cmp	r4, #0
 8006bf0:	bfa8      	it	ge
 8006bf2:	eeb0 0a68 	vmovge.f32	s0, s17
 8006bf6:	e7b9      	b.n	8006b6c <__ieee754_powf+0x30>
 8006bf8:	2c00      	cmp	r4, #0
 8006bfa:	f280 822c 	bge.w	8007056 <__ieee754_powf+0x51a>
 8006bfe:	eeb1 0a68 	vneg.f32	s0, s17
 8006c02:	e7b3      	b.n	8006b6c <__ieee754_powf+0x30>
 8006c04:	2500      	movs	r5, #0
 8006c06:	e7dd      	b.n	8006bc4 <__ieee754_powf+0x88>
 8006c08:	2500      	movs	r5, #0
 8006c0a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8006c0e:	d102      	bne.n	8006c16 <__ieee754_powf+0xda>
 8006c10:	ee28 0a08 	vmul.f32	s0, s16, s16
 8006c14:	e7aa      	b.n	8006b6c <__ieee754_powf+0x30>
 8006c16:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8006c1a:	f040 8227 	bne.w	800706c <__ieee754_powf+0x530>
 8006c1e:	2e00      	cmp	r6, #0
 8006c20:	f2c0 8224 	blt.w	800706c <__ieee754_powf+0x530>
 8006c24:	eeb0 0a48 	vmov.f32	s0, s16
 8006c28:	ecbd 8b02 	vpop	{d8}
 8006c2c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c30:	f000 bae6 	b.w	8007200 <__ieee754_sqrtf>
 8006c34:	2d01      	cmp	r5, #1
 8006c36:	d199      	bne.n	8006b6c <__ieee754_powf+0x30>
 8006c38:	eeb1 0a40 	vneg.f32	s0, s0
 8006c3c:	e796      	b.n	8006b6c <__ieee754_powf+0x30>
 8006c3e:	0ff0      	lsrs	r0, r6, #31
 8006c40:	3801      	subs	r0, #1
 8006c42:	ea55 0300 	orrs.w	r3, r5, r0
 8006c46:	d104      	bne.n	8006c52 <__ieee754_powf+0x116>
 8006c48:	ee38 8a48 	vsub.f32	s16, s16, s16
 8006c4c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8006c50:	e78c      	b.n	8006b6c <__ieee754_powf+0x30>
 8006c52:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8006c56:	d96d      	bls.n	8006d34 <__ieee754_powf+0x1f8>
 8006c58:	4baa      	ldr	r3, [pc, #680]	@ (8006f04 <__ieee754_powf+0x3c8>)
 8006c5a:	4598      	cmp	r8, r3
 8006c5c:	d808      	bhi.n	8006c70 <__ieee754_powf+0x134>
 8006c5e:	2c00      	cmp	r4, #0
 8006c60:	da0b      	bge.n	8006c7a <__ieee754_powf+0x13e>
 8006c62:	2000      	movs	r0, #0
 8006c64:	ecbd 8b02 	vpop	{d8}
 8006c68:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c6c:	f000 bac2 	b.w	80071f4 <__math_oflowf>
 8006c70:	4ba5      	ldr	r3, [pc, #660]	@ (8006f08 <__ieee754_powf+0x3cc>)
 8006c72:	4598      	cmp	r8, r3
 8006c74:	d908      	bls.n	8006c88 <__ieee754_powf+0x14c>
 8006c76:	2c00      	cmp	r4, #0
 8006c78:	dcf3      	bgt.n	8006c62 <__ieee754_powf+0x126>
 8006c7a:	2000      	movs	r0, #0
 8006c7c:	ecbd 8b02 	vpop	{d8}
 8006c80:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c84:	f000 bab0 	b.w	80071e8 <__math_uflowf>
 8006c88:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006c8c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006c90:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8006f0c <__ieee754_powf+0x3d0>
 8006c94:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8006c98:	eee0 6a67 	vfms.f32	s13, s0, s15
 8006c9c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006ca0:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8006ca4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006ca8:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8006f10 <__ieee754_powf+0x3d4>
 8006cac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006cb0:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8006f14 <__ieee754_powf+0x3d8>
 8006cb4:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8006cb8:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8006f18 <__ieee754_powf+0x3dc>
 8006cbc:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006cc0:	eeb0 7a67 	vmov.f32	s14, s15
 8006cc4:	eea0 7a26 	vfma.f32	s14, s0, s13
 8006cc8:	ee17 3a10 	vmov	r3, s14
 8006ccc:	f36f 030b 	bfc	r3, #0, #12
 8006cd0:	ee07 3a10 	vmov	s14, r3
 8006cd4:	eeb0 6a47 	vmov.f32	s12, s14
 8006cd8:	eea0 6a66 	vfms.f32	s12, s0, s13
 8006cdc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006ce0:	3d01      	subs	r5, #1
 8006ce2:	4305      	orrs	r5, r0
 8006ce4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ce8:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8006cec:	f36f 040b 	bfc	r4, #0, #12
 8006cf0:	bf18      	it	ne
 8006cf2:	eeb0 8a66 	vmovne.f32	s16, s13
 8006cf6:	ee06 4a90 	vmov	s13, r4
 8006cfa:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8006cfe:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8006d02:	ee67 7a26 	vmul.f32	s15, s14, s13
 8006d06:	eee6 0a07 	vfma.f32	s1, s12, s14
 8006d0a:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8006d0e:	ee17 1a10 	vmov	r1, s14
 8006d12:	2900      	cmp	r1, #0
 8006d14:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006d18:	f340 80dd 	ble.w	8006ed6 <__ieee754_powf+0x39a>
 8006d1c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8006d20:	f240 80ca 	bls.w	8006eb8 <__ieee754_powf+0x37c>
 8006d24:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d2c:	bf4c      	ite	mi
 8006d2e:	2001      	movmi	r0, #1
 8006d30:	2000      	movpl	r0, #0
 8006d32:	e797      	b.n	8006c64 <__ieee754_powf+0x128>
 8006d34:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8006d38:	bf01      	itttt	eq
 8006d3a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8006f1c <__ieee754_powf+0x3e0>
 8006d3e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8006d42:	f06f 0317 	mvneq.w	r3, #23
 8006d46:	ee17 7a90 	vmoveq	r7, s15
 8006d4a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8006d4e:	bf18      	it	ne
 8006d50:	2300      	movne	r3, #0
 8006d52:	3a7f      	subs	r2, #127	@ 0x7f
 8006d54:	441a      	add	r2, r3
 8006d56:	4b72      	ldr	r3, [pc, #456]	@ (8006f20 <__ieee754_powf+0x3e4>)
 8006d58:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8006d5c:	429f      	cmp	r7, r3
 8006d5e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8006d62:	dd06      	ble.n	8006d72 <__ieee754_powf+0x236>
 8006d64:	4b6f      	ldr	r3, [pc, #444]	@ (8006f24 <__ieee754_powf+0x3e8>)
 8006d66:	429f      	cmp	r7, r3
 8006d68:	f340 80a4 	ble.w	8006eb4 <__ieee754_powf+0x378>
 8006d6c:	3201      	adds	r2, #1
 8006d6e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8006d72:	2600      	movs	r6, #0
 8006d74:	4b6c      	ldr	r3, [pc, #432]	@ (8006f28 <__ieee754_powf+0x3ec>)
 8006d76:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8006d7a:	ee07 1a10 	vmov	s14, r1
 8006d7e:	edd3 5a00 	vldr	s11, [r3]
 8006d82:	4b6a      	ldr	r3, [pc, #424]	@ (8006f2c <__ieee754_powf+0x3f0>)
 8006d84:	ee75 7a87 	vadd.f32	s15, s11, s14
 8006d88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d8c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8006d90:	1049      	asrs	r1, r1, #1
 8006d92:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8006d96:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8006d9a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8006d9e:	ee37 6a65 	vsub.f32	s12, s14, s11
 8006da2:	ee07 1a90 	vmov	s15, r1
 8006da6:	ee26 5a24 	vmul.f32	s10, s12, s9
 8006daa:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8006dae:	ee15 7a10 	vmov	r7, s10
 8006db2:	401f      	ands	r7, r3
 8006db4:	ee06 7a90 	vmov	s13, r7
 8006db8:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8006dbc:	ee37 7a65 	vsub.f32	s14, s14, s11
 8006dc0:	ee65 7a05 	vmul.f32	s15, s10, s10
 8006dc4:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8006dc8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006f30 <__ieee754_powf+0x3f4>
 8006dcc:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8006f34 <__ieee754_powf+0x3f8>
 8006dd0:	eee7 5a87 	vfma.f32	s11, s15, s14
 8006dd4:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8006f38 <__ieee754_powf+0x3fc>
 8006dd8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006ddc:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8006f0c <__ieee754_powf+0x3d0>
 8006de0:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006de4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8006f3c <__ieee754_powf+0x400>
 8006de8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006dec:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8006f40 <__ieee754_powf+0x404>
 8006df0:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006df4:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006df8:	ee35 7a26 	vadd.f32	s14, s10, s13
 8006dfc:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8006e00:	ee27 7a06 	vmul.f32	s14, s14, s12
 8006e04:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8006e08:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8006e0c:	eef0 5a67 	vmov.f32	s11, s15
 8006e10:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8006e14:	ee75 5a87 	vadd.f32	s11, s11, s14
 8006e18:	ee15 1a90 	vmov	r1, s11
 8006e1c:	4019      	ands	r1, r3
 8006e1e:	ee05 1a90 	vmov	s11, r1
 8006e22:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8006e26:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8006e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e2e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006e32:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006e36:	eeb0 6a67 	vmov.f32	s12, s15
 8006e3a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8006e3e:	ee16 1a10 	vmov	r1, s12
 8006e42:	4019      	ands	r1, r3
 8006e44:	ee06 1a10 	vmov	s12, r1
 8006e48:	eeb0 7a46 	vmov.f32	s14, s12
 8006e4c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8006e50:	493c      	ldr	r1, [pc, #240]	@ (8006f44 <__ieee754_powf+0x408>)
 8006e52:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8006e56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e5a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8006f48 <__ieee754_powf+0x40c>
 8006e5e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8006f4c <__ieee754_powf+0x410>
 8006e62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e66:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006f50 <__ieee754_powf+0x414>
 8006e6a:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006e6e:	ed91 7a00 	vldr	s14, [r1]
 8006e72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006e76:	ee07 2a10 	vmov	s14, r2
 8006e7a:	4a36      	ldr	r2, [pc, #216]	@ (8006f54 <__ieee754_powf+0x418>)
 8006e7c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8006e80:	eeb0 7a67 	vmov.f32	s14, s15
 8006e84:	eea6 7a25 	vfma.f32	s14, s12, s11
 8006e88:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8006e8c:	ed92 5a00 	vldr	s10, [r2]
 8006e90:	ee37 7a05 	vadd.f32	s14, s14, s10
 8006e94:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006e98:	ee17 2a10 	vmov	r2, s14
 8006e9c:	401a      	ands	r2, r3
 8006e9e:	ee07 2a10 	vmov	s14, r2
 8006ea2:	ee77 6a66 	vsub.f32	s13, s14, s13
 8006ea6:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8006eaa:	eee6 6a65 	vfms.f32	s13, s12, s11
 8006eae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006eb2:	e715      	b.n	8006ce0 <__ieee754_powf+0x1a4>
 8006eb4:	2601      	movs	r6, #1
 8006eb6:	e75d      	b.n	8006d74 <__ieee754_powf+0x238>
 8006eb8:	d152      	bne.n	8006f60 <__ieee754_powf+0x424>
 8006eba:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8006f58 <__ieee754_powf+0x41c>
 8006ebe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006ec2:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8006ec6:	eef4 6ac7 	vcmpe.f32	s13, s14
 8006eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ece:	f73f af29 	bgt.w	8006d24 <__ieee754_powf+0x1e8>
 8006ed2:	2386      	movs	r3, #134	@ 0x86
 8006ed4:	e048      	b.n	8006f68 <__ieee754_powf+0x42c>
 8006ed6:	4a21      	ldr	r2, [pc, #132]	@ (8006f5c <__ieee754_powf+0x420>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d907      	bls.n	8006eec <__ieee754_powf+0x3b0>
 8006edc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ee4:	bf4c      	ite	mi
 8006ee6:	2001      	movmi	r0, #1
 8006ee8:	2000      	movpl	r0, #0
 8006eea:	e6c7      	b.n	8006c7c <__ieee754_powf+0x140>
 8006eec:	d138      	bne.n	8006f60 <__ieee754_powf+0x424>
 8006eee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006ef2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8006ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006efa:	dbea      	blt.n	8006ed2 <__ieee754_powf+0x396>
 8006efc:	e7ee      	b.n	8006edc <__ieee754_powf+0x3a0>
 8006efe:	bf00      	nop
 8006f00:	00000000 	.word	0x00000000
 8006f04:	3f7ffff3 	.word	0x3f7ffff3
 8006f08:	3f800007 	.word	0x3f800007
 8006f0c:	3eaaaaab 	.word	0x3eaaaaab
 8006f10:	3fb8aa00 	.word	0x3fb8aa00
 8006f14:	3fb8aa3b 	.word	0x3fb8aa3b
 8006f18:	36eca570 	.word	0x36eca570
 8006f1c:	4b800000 	.word	0x4b800000
 8006f20:	001cc471 	.word	0x001cc471
 8006f24:	005db3d6 	.word	0x005db3d6
 8006f28:	0800a20c 	.word	0x0800a20c
 8006f2c:	fffff000 	.word	0xfffff000
 8006f30:	3e6c3255 	.word	0x3e6c3255
 8006f34:	3e53f142 	.word	0x3e53f142
 8006f38:	3e8ba305 	.word	0x3e8ba305
 8006f3c:	3edb6db7 	.word	0x3edb6db7
 8006f40:	3f19999a 	.word	0x3f19999a
 8006f44:	0800a1fc 	.word	0x0800a1fc
 8006f48:	3f76384f 	.word	0x3f76384f
 8006f4c:	3f763800 	.word	0x3f763800
 8006f50:	369dc3a0 	.word	0x369dc3a0
 8006f54:	0800a204 	.word	0x0800a204
 8006f58:	3338aa3c 	.word	0x3338aa3c
 8006f5c:	43160000 	.word	0x43160000
 8006f60:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8006f64:	d96f      	bls.n	8007046 <__ieee754_powf+0x50a>
 8006f66:	15db      	asrs	r3, r3, #23
 8006f68:	3b7e      	subs	r3, #126	@ 0x7e
 8006f6a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8006f6e:	4118      	asrs	r0, r3
 8006f70:	4408      	add	r0, r1
 8006f72:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006f76:	4a4e      	ldr	r2, [pc, #312]	@ (80070b0 <__ieee754_powf+0x574>)
 8006f78:	3b7f      	subs	r3, #127	@ 0x7f
 8006f7a:	411a      	asrs	r2, r3
 8006f7c:	4002      	ands	r2, r0
 8006f7e:	ee07 2a10 	vmov	s14, r2
 8006f82:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8006f86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8006f8a:	f1c3 0317 	rsb	r3, r3, #23
 8006f8e:	4118      	asrs	r0, r3
 8006f90:	2900      	cmp	r1, #0
 8006f92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006f96:	bfb8      	it	lt
 8006f98:	4240      	neglt	r0, r0
 8006f9a:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8006f9e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80070b4 <__ieee754_powf+0x578>
 8006fa2:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 80070b8 <__ieee754_powf+0x57c>
 8006fa6:	ee16 3a90 	vmov	r3, s13
 8006faa:	f36f 030b 	bfc	r3, #0, #12
 8006fae:	ee06 3a90 	vmov	s13, r3
 8006fb2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006fb6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006fba:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8006fbe:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 80070bc <__ieee754_powf+0x580>
 8006fc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006fc6:	eee0 7a87 	vfma.f32	s15, s1, s14
 8006fca:	eeb0 7a67 	vmov.f32	s14, s15
 8006fce:	eea6 7a86 	vfma.f32	s14, s13, s12
 8006fd2:	eef0 5a47 	vmov.f32	s11, s14
 8006fd6:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8006fda:	ee67 6a07 	vmul.f32	s13, s14, s14
 8006fde:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006fe2:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 80070c0 <__ieee754_powf+0x584>
 8006fe6:	eddf 5a37 	vldr	s11, [pc, #220]	@ 80070c4 <__ieee754_powf+0x588>
 8006fea:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8006fee:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80070c8 <__ieee754_powf+0x58c>
 8006ff2:	eee6 5a26 	vfma.f32	s11, s12, s13
 8006ff6:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 80070cc <__ieee754_powf+0x590>
 8006ffa:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8006ffe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80070d0 <__ieee754_powf+0x594>
 8007002:	eee6 5a26 	vfma.f32	s11, s12, s13
 8007006:	eeb0 6a47 	vmov.f32	s12, s14
 800700a:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800700e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8007012:	ee67 5a06 	vmul.f32	s11, s14, s12
 8007016:	ee36 6a66 	vsub.f32	s12, s12, s13
 800701a:	eee7 7a27 	vfma.f32	s15, s14, s15
 800701e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8007022:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007026:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800702a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800702e:	ee10 3a10 	vmov	r3, s0
 8007032:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007036:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800703a:	da06      	bge.n	800704a <__ieee754_powf+0x50e>
 800703c:	f000 f854 	bl	80070e8 <scalbnf>
 8007040:	ee20 0a08 	vmul.f32	s0, s0, s16
 8007044:	e592      	b.n	8006b6c <__ieee754_powf+0x30>
 8007046:	2000      	movs	r0, #0
 8007048:	e7a7      	b.n	8006f9a <__ieee754_powf+0x45e>
 800704a:	ee00 3a10 	vmov	s0, r3
 800704e:	e7f7      	b.n	8007040 <__ieee754_powf+0x504>
 8007050:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007054:	e58a      	b.n	8006b6c <__ieee754_powf+0x30>
 8007056:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 80070d4 <__ieee754_powf+0x598>
 800705a:	e587      	b.n	8006b6c <__ieee754_powf+0x30>
 800705c:	eeb0 0a48 	vmov.f32	s0, s16
 8007060:	e584      	b.n	8006b6c <__ieee754_powf+0x30>
 8007062:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8007066:	f43f adbb 	beq.w	8006be0 <__ieee754_powf+0xa4>
 800706a:	2502      	movs	r5, #2
 800706c:	eeb0 0a48 	vmov.f32	s0, s16
 8007070:	f000 f832 	bl	80070d8 <fabsf>
 8007074:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8007078:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800707c:	4647      	mov	r7, r8
 800707e:	d003      	beq.n	8007088 <__ieee754_powf+0x54c>
 8007080:	f1b8 0f00 	cmp.w	r8, #0
 8007084:	f47f addb 	bne.w	8006c3e <__ieee754_powf+0x102>
 8007088:	2c00      	cmp	r4, #0
 800708a:	bfbc      	itt	lt
 800708c:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8007090:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8007094:	2e00      	cmp	r6, #0
 8007096:	f6bf ad69 	bge.w	8006b6c <__ieee754_powf+0x30>
 800709a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800709e:	ea58 0805 	orrs.w	r8, r8, r5
 80070a2:	f47f adc7 	bne.w	8006c34 <__ieee754_powf+0xf8>
 80070a6:	ee70 7a40 	vsub.f32	s15, s0, s0
 80070aa:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80070ae:	e55d      	b.n	8006b6c <__ieee754_powf+0x30>
 80070b0:	ff800000 	.word	0xff800000
 80070b4:	3f317218 	.word	0x3f317218
 80070b8:	3f317200 	.word	0x3f317200
 80070bc:	35bfbe8c 	.word	0x35bfbe8c
 80070c0:	b5ddea0e 	.word	0xb5ddea0e
 80070c4:	3331bb4c 	.word	0x3331bb4c
 80070c8:	388ab355 	.word	0x388ab355
 80070cc:	bb360b61 	.word	0xbb360b61
 80070d0:	3e2aaaab 	.word	0x3e2aaaab
 80070d4:	00000000 	.word	0x00000000

080070d8 <fabsf>:
 80070d8:	ee10 3a10 	vmov	r3, s0
 80070dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070e0:	ee00 3a10 	vmov	s0, r3
 80070e4:	4770      	bx	lr
	...

080070e8 <scalbnf>:
 80070e8:	ee10 3a10 	vmov	r3, s0
 80070ec:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80070f0:	d02b      	beq.n	800714a <scalbnf+0x62>
 80070f2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80070f6:	d302      	bcc.n	80070fe <scalbnf+0x16>
 80070f8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80070fc:	4770      	bx	lr
 80070fe:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8007102:	d123      	bne.n	800714c <scalbnf+0x64>
 8007104:	4b24      	ldr	r3, [pc, #144]	@ (8007198 <scalbnf+0xb0>)
 8007106:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800719c <scalbnf+0xb4>
 800710a:	4298      	cmp	r0, r3
 800710c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007110:	db17      	blt.n	8007142 <scalbnf+0x5a>
 8007112:	ee10 3a10 	vmov	r3, s0
 8007116:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800711a:	3a19      	subs	r2, #25
 800711c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007120:	4288      	cmp	r0, r1
 8007122:	dd15      	ble.n	8007150 <scalbnf+0x68>
 8007124:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80071a0 <scalbnf+0xb8>
 8007128:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80071a4 <scalbnf+0xbc>
 800712c:	ee10 3a10 	vmov	r3, s0
 8007130:	eeb0 7a67 	vmov.f32	s14, s15
 8007134:	2b00      	cmp	r3, #0
 8007136:	bfb8      	it	lt
 8007138:	eef0 7a66 	vmovlt.f32	s15, s13
 800713c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8007140:	4770      	bx	lr
 8007142:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80071a8 <scalbnf+0xc0>
 8007146:	ee27 0a80 	vmul.f32	s0, s15, s0
 800714a:	4770      	bx	lr
 800714c:	0dd2      	lsrs	r2, r2, #23
 800714e:	e7e5      	b.n	800711c <scalbnf+0x34>
 8007150:	4410      	add	r0, r2
 8007152:	28fe      	cmp	r0, #254	@ 0xfe
 8007154:	dce6      	bgt.n	8007124 <scalbnf+0x3c>
 8007156:	2800      	cmp	r0, #0
 8007158:	dd06      	ble.n	8007168 <scalbnf+0x80>
 800715a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800715e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007162:	ee00 3a10 	vmov	s0, r3
 8007166:	4770      	bx	lr
 8007168:	f110 0f16 	cmn.w	r0, #22
 800716c:	da09      	bge.n	8007182 <scalbnf+0x9a>
 800716e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80071a8 <scalbnf+0xc0>
 8007172:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80071ac <scalbnf+0xc4>
 8007176:	ee10 3a10 	vmov	r3, s0
 800717a:	eeb0 7a67 	vmov.f32	s14, s15
 800717e:	2b00      	cmp	r3, #0
 8007180:	e7d9      	b.n	8007136 <scalbnf+0x4e>
 8007182:	3019      	adds	r0, #25
 8007184:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007188:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800718c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80071b0 <scalbnf+0xc8>
 8007190:	ee07 3a90 	vmov	s15, r3
 8007194:	e7d7      	b.n	8007146 <scalbnf+0x5e>
 8007196:	bf00      	nop
 8007198:	ffff3cb0 	.word	0xffff3cb0
 800719c:	4c000000 	.word	0x4c000000
 80071a0:	7149f2ca 	.word	0x7149f2ca
 80071a4:	f149f2ca 	.word	0xf149f2ca
 80071a8:	0da24260 	.word	0x0da24260
 80071ac:	8da24260 	.word	0x8da24260
 80071b0:	33000000 	.word	0x33000000

080071b4 <with_errnof>:
 80071b4:	b510      	push	{r4, lr}
 80071b6:	ed2d 8b02 	vpush	{d8}
 80071ba:	eeb0 8a40 	vmov.f32	s16, s0
 80071be:	4604      	mov	r4, r0
 80071c0:	f000 ff66 	bl	8008090 <__errno>
 80071c4:	eeb0 0a48 	vmov.f32	s0, s16
 80071c8:	ecbd 8b02 	vpop	{d8}
 80071cc:	6004      	str	r4, [r0, #0]
 80071ce:	bd10      	pop	{r4, pc}

080071d0 <xflowf>:
 80071d0:	b130      	cbz	r0, 80071e0 <xflowf+0x10>
 80071d2:	eef1 7a40 	vneg.f32	s15, s0
 80071d6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80071da:	2022      	movs	r0, #34	@ 0x22
 80071dc:	f7ff bfea 	b.w	80071b4 <with_errnof>
 80071e0:	eef0 7a40 	vmov.f32	s15, s0
 80071e4:	e7f7      	b.n	80071d6 <xflowf+0x6>
	...

080071e8 <__math_uflowf>:
 80071e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80071f0 <__math_uflowf+0x8>
 80071ec:	f7ff bff0 	b.w	80071d0 <xflowf>
 80071f0:	10000000 	.word	0x10000000

080071f4 <__math_oflowf>:
 80071f4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80071fc <__math_oflowf+0x8>
 80071f8:	f7ff bfea 	b.w	80071d0 <xflowf>
 80071fc:	70000000 	.word	0x70000000

08007200 <__ieee754_sqrtf>:
 8007200:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007204:	4770      	bx	lr

08007206 <__cvt>:
 8007206:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800720a:	ec57 6b10 	vmov	r6, r7, d0
 800720e:	2f00      	cmp	r7, #0
 8007210:	460c      	mov	r4, r1
 8007212:	4619      	mov	r1, r3
 8007214:	463b      	mov	r3, r7
 8007216:	bfbb      	ittet	lt
 8007218:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800721c:	461f      	movlt	r7, r3
 800721e:	2300      	movge	r3, #0
 8007220:	232d      	movlt	r3, #45	@ 0x2d
 8007222:	700b      	strb	r3, [r1, #0]
 8007224:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007226:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800722a:	4691      	mov	r9, r2
 800722c:	f023 0820 	bic.w	r8, r3, #32
 8007230:	bfbc      	itt	lt
 8007232:	4632      	movlt	r2, r6
 8007234:	4616      	movlt	r6, r2
 8007236:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800723a:	d005      	beq.n	8007248 <__cvt+0x42>
 800723c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007240:	d100      	bne.n	8007244 <__cvt+0x3e>
 8007242:	3401      	adds	r4, #1
 8007244:	2102      	movs	r1, #2
 8007246:	e000      	b.n	800724a <__cvt+0x44>
 8007248:	2103      	movs	r1, #3
 800724a:	ab03      	add	r3, sp, #12
 800724c:	9301      	str	r3, [sp, #4]
 800724e:	ab02      	add	r3, sp, #8
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	ec47 6b10 	vmov	d0, r6, r7
 8007256:	4653      	mov	r3, sl
 8007258:	4622      	mov	r2, r4
 800725a:	f000 ffd1 	bl	8008200 <_dtoa_r>
 800725e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007262:	4605      	mov	r5, r0
 8007264:	d119      	bne.n	800729a <__cvt+0x94>
 8007266:	f019 0f01 	tst.w	r9, #1
 800726a:	d00e      	beq.n	800728a <__cvt+0x84>
 800726c:	eb00 0904 	add.w	r9, r0, r4
 8007270:	2200      	movs	r2, #0
 8007272:	2300      	movs	r3, #0
 8007274:	4630      	mov	r0, r6
 8007276:	4639      	mov	r1, r7
 8007278:	f7f9 fc2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800727c:	b108      	cbz	r0, 8007282 <__cvt+0x7c>
 800727e:	f8cd 900c 	str.w	r9, [sp, #12]
 8007282:	2230      	movs	r2, #48	@ 0x30
 8007284:	9b03      	ldr	r3, [sp, #12]
 8007286:	454b      	cmp	r3, r9
 8007288:	d31e      	bcc.n	80072c8 <__cvt+0xc2>
 800728a:	9b03      	ldr	r3, [sp, #12]
 800728c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800728e:	1b5b      	subs	r3, r3, r5
 8007290:	4628      	mov	r0, r5
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	b004      	add	sp, #16
 8007296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800729a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800729e:	eb00 0904 	add.w	r9, r0, r4
 80072a2:	d1e5      	bne.n	8007270 <__cvt+0x6a>
 80072a4:	7803      	ldrb	r3, [r0, #0]
 80072a6:	2b30      	cmp	r3, #48	@ 0x30
 80072a8:	d10a      	bne.n	80072c0 <__cvt+0xba>
 80072aa:	2200      	movs	r2, #0
 80072ac:	2300      	movs	r3, #0
 80072ae:	4630      	mov	r0, r6
 80072b0:	4639      	mov	r1, r7
 80072b2:	f7f9 fc11 	bl	8000ad8 <__aeabi_dcmpeq>
 80072b6:	b918      	cbnz	r0, 80072c0 <__cvt+0xba>
 80072b8:	f1c4 0401 	rsb	r4, r4, #1
 80072bc:	f8ca 4000 	str.w	r4, [sl]
 80072c0:	f8da 3000 	ldr.w	r3, [sl]
 80072c4:	4499      	add	r9, r3
 80072c6:	e7d3      	b.n	8007270 <__cvt+0x6a>
 80072c8:	1c59      	adds	r1, r3, #1
 80072ca:	9103      	str	r1, [sp, #12]
 80072cc:	701a      	strb	r2, [r3, #0]
 80072ce:	e7d9      	b.n	8007284 <__cvt+0x7e>

080072d0 <__exponent>:
 80072d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072d2:	2900      	cmp	r1, #0
 80072d4:	bfba      	itte	lt
 80072d6:	4249      	neglt	r1, r1
 80072d8:	232d      	movlt	r3, #45	@ 0x2d
 80072da:	232b      	movge	r3, #43	@ 0x2b
 80072dc:	2909      	cmp	r1, #9
 80072de:	7002      	strb	r2, [r0, #0]
 80072e0:	7043      	strb	r3, [r0, #1]
 80072e2:	dd29      	ble.n	8007338 <__exponent+0x68>
 80072e4:	f10d 0307 	add.w	r3, sp, #7
 80072e8:	461d      	mov	r5, r3
 80072ea:	270a      	movs	r7, #10
 80072ec:	461a      	mov	r2, r3
 80072ee:	fbb1 f6f7 	udiv	r6, r1, r7
 80072f2:	fb07 1416 	mls	r4, r7, r6, r1
 80072f6:	3430      	adds	r4, #48	@ 0x30
 80072f8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80072fc:	460c      	mov	r4, r1
 80072fe:	2c63      	cmp	r4, #99	@ 0x63
 8007300:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007304:	4631      	mov	r1, r6
 8007306:	dcf1      	bgt.n	80072ec <__exponent+0x1c>
 8007308:	3130      	adds	r1, #48	@ 0x30
 800730a:	1e94      	subs	r4, r2, #2
 800730c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007310:	1c41      	adds	r1, r0, #1
 8007312:	4623      	mov	r3, r4
 8007314:	42ab      	cmp	r3, r5
 8007316:	d30a      	bcc.n	800732e <__exponent+0x5e>
 8007318:	f10d 0309 	add.w	r3, sp, #9
 800731c:	1a9b      	subs	r3, r3, r2
 800731e:	42ac      	cmp	r4, r5
 8007320:	bf88      	it	hi
 8007322:	2300      	movhi	r3, #0
 8007324:	3302      	adds	r3, #2
 8007326:	4403      	add	r3, r0
 8007328:	1a18      	subs	r0, r3, r0
 800732a:	b003      	add	sp, #12
 800732c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800732e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007332:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007336:	e7ed      	b.n	8007314 <__exponent+0x44>
 8007338:	2330      	movs	r3, #48	@ 0x30
 800733a:	3130      	adds	r1, #48	@ 0x30
 800733c:	7083      	strb	r3, [r0, #2]
 800733e:	70c1      	strb	r1, [r0, #3]
 8007340:	1d03      	adds	r3, r0, #4
 8007342:	e7f1      	b.n	8007328 <__exponent+0x58>

08007344 <_printf_float>:
 8007344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007348:	b08d      	sub	sp, #52	@ 0x34
 800734a:	460c      	mov	r4, r1
 800734c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007350:	4616      	mov	r6, r2
 8007352:	461f      	mov	r7, r3
 8007354:	4605      	mov	r5, r0
 8007356:	f000 fe51 	bl	8007ffc <_localeconv_r>
 800735a:	6803      	ldr	r3, [r0, #0]
 800735c:	9304      	str	r3, [sp, #16]
 800735e:	4618      	mov	r0, r3
 8007360:	f7f8 ff8e 	bl	8000280 <strlen>
 8007364:	2300      	movs	r3, #0
 8007366:	930a      	str	r3, [sp, #40]	@ 0x28
 8007368:	f8d8 3000 	ldr.w	r3, [r8]
 800736c:	9005      	str	r0, [sp, #20]
 800736e:	3307      	adds	r3, #7
 8007370:	f023 0307 	bic.w	r3, r3, #7
 8007374:	f103 0208 	add.w	r2, r3, #8
 8007378:	f894 a018 	ldrb.w	sl, [r4, #24]
 800737c:	f8d4 b000 	ldr.w	fp, [r4]
 8007380:	f8c8 2000 	str.w	r2, [r8]
 8007384:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007388:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800738c:	9307      	str	r3, [sp, #28]
 800738e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007392:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007396:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800739a:	4b9c      	ldr	r3, [pc, #624]	@ (800760c <_printf_float+0x2c8>)
 800739c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073a0:	f7f9 fbcc 	bl	8000b3c <__aeabi_dcmpun>
 80073a4:	bb70      	cbnz	r0, 8007404 <_printf_float+0xc0>
 80073a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80073aa:	4b98      	ldr	r3, [pc, #608]	@ (800760c <_printf_float+0x2c8>)
 80073ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073b0:	f7f9 fba6 	bl	8000b00 <__aeabi_dcmple>
 80073b4:	bb30      	cbnz	r0, 8007404 <_printf_float+0xc0>
 80073b6:	2200      	movs	r2, #0
 80073b8:	2300      	movs	r3, #0
 80073ba:	4640      	mov	r0, r8
 80073bc:	4649      	mov	r1, r9
 80073be:	f7f9 fb95 	bl	8000aec <__aeabi_dcmplt>
 80073c2:	b110      	cbz	r0, 80073ca <_printf_float+0x86>
 80073c4:	232d      	movs	r3, #45	@ 0x2d
 80073c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073ca:	4a91      	ldr	r2, [pc, #580]	@ (8007610 <_printf_float+0x2cc>)
 80073cc:	4b91      	ldr	r3, [pc, #580]	@ (8007614 <_printf_float+0x2d0>)
 80073ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80073d2:	bf8c      	ite	hi
 80073d4:	4690      	movhi	r8, r2
 80073d6:	4698      	movls	r8, r3
 80073d8:	2303      	movs	r3, #3
 80073da:	6123      	str	r3, [r4, #16]
 80073dc:	f02b 0304 	bic.w	r3, fp, #4
 80073e0:	6023      	str	r3, [r4, #0]
 80073e2:	f04f 0900 	mov.w	r9, #0
 80073e6:	9700      	str	r7, [sp, #0]
 80073e8:	4633      	mov	r3, r6
 80073ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80073ec:	4621      	mov	r1, r4
 80073ee:	4628      	mov	r0, r5
 80073f0:	f000 f9d2 	bl	8007798 <_printf_common>
 80073f4:	3001      	adds	r0, #1
 80073f6:	f040 808d 	bne.w	8007514 <_printf_float+0x1d0>
 80073fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073fe:	b00d      	add	sp, #52	@ 0x34
 8007400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007404:	4642      	mov	r2, r8
 8007406:	464b      	mov	r3, r9
 8007408:	4640      	mov	r0, r8
 800740a:	4649      	mov	r1, r9
 800740c:	f7f9 fb96 	bl	8000b3c <__aeabi_dcmpun>
 8007410:	b140      	cbz	r0, 8007424 <_printf_float+0xe0>
 8007412:	464b      	mov	r3, r9
 8007414:	2b00      	cmp	r3, #0
 8007416:	bfbc      	itt	lt
 8007418:	232d      	movlt	r3, #45	@ 0x2d
 800741a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800741e:	4a7e      	ldr	r2, [pc, #504]	@ (8007618 <_printf_float+0x2d4>)
 8007420:	4b7e      	ldr	r3, [pc, #504]	@ (800761c <_printf_float+0x2d8>)
 8007422:	e7d4      	b.n	80073ce <_printf_float+0x8a>
 8007424:	6863      	ldr	r3, [r4, #4]
 8007426:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800742a:	9206      	str	r2, [sp, #24]
 800742c:	1c5a      	adds	r2, r3, #1
 800742e:	d13b      	bne.n	80074a8 <_printf_float+0x164>
 8007430:	2306      	movs	r3, #6
 8007432:	6063      	str	r3, [r4, #4]
 8007434:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007438:	2300      	movs	r3, #0
 800743a:	6022      	str	r2, [r4, #0]
 800743c:	9303      	str	r3, [sp, #12]
 800743e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007440:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007444:	ab09      	add	r3, sp, #36	@ 0x24
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	6861      	ldr	r1, [r4, #4]
 800744a:	ec49 8b10 	vmov	d0, r8, r9
 800744e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007452:	4628      	mov	r0, r5
 8007454:	f7ff fed7 	bl	8007206 <__cvt>
 8007458:	9b06      	ldr	r3, [sp, #24]
 800745a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800745c:	2b47      	cmp	r3, #71	@ 0x47
 800745e:	4680      	mov	r8, r0
 8007460:	d129      	bne.n	80074b6 <_printf_float+0x172>
 8007462:	1cc8      	adds	r0, r1, #3
 8007464:	db02      	blt.n	800746c <_printf_float+0x128>
 8007466:	6863      	ldr	r3, [r4, #4]
 8007468:	4299      	cmp	r1, r3
 800746a:	dd41      	ble.n	80074f0 <_printf_float+0x1ac>
 800746c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007470:	fa5f fa8a 	uxtb.w	sl, sl
 8007474:	3901      	subs	r1, #1
 8007476:	4652      	mov	r2, sl
 8007478:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800747c:	9109      	str	r1, [sp, #36]	@ 0x24
 800747e:	f7ff ff27 	bl	80072d0 <__exponent>
 8007482:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007484:	1813      	adds	r3, r2, r0
 8007486:	2a01      	cmp	r2, #1
 8007488:	4681      	mov	r9, r0
 800748a:	6123      	str	r3, [r4, #16]
 800748c:	dc02      	bgt.n	8007494 <_printf_float+0x150>
 800748e:	6822      	ldr	r2, [r4, #0]
 8007490:	07d2      	lsls	r2, r2, #31
 8007492:	d501      	bpl.n	8007498 <_printf_float+0x154>
 8007494:	3301      	adds	r3, #1
 8007496:	6123      	str	r3, [r4, #16]
 8007498:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800749c:	2b00      	cmp	r3, #0
 800749e:	d0a2      	beq.n	80073e6 <_printf_float+0xa2>
 80074a0:	232d      	movs	r3, #45	@ 0x2d
 80074a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074a6:	e79e      	b.n	80073e6 <_printf_float+0xa2>
 80074a8:	9a06      	ldr	r2, [sp, #24]
 80074aa:	2a47      	cmp	r2, #71	@ 0x47
 80074ac:	d1c2      	bne.n	8007434 <_printf_float+0xf0>
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1c0      	bne.n	8007434 <_printf_float+0xf0>
 80074b2:	2301      	movs	r3, #1
 80074b4:	e7bd      	b.n	8007432 <_printf_float+0xee>
 80074b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80074ba:	d9db      	bls.n	8007474 <_printf_float+0x130>
 80074bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80074c0:	d118      	bne.n	80074f4 <_printf_float+0x1b0>
 80074c2:	2900      	cmp	r1, #0
 80074c4:	6863      	ldr	r3, [r4, #4]
 80074c6:	dd0b      	ble.n	80074e0 <_printf_float+0x19c>
 80074c8:	6121      	str	r1, [r4, #16]
 80074ca:	b913      	cbnz	r3, 80074d2 <_printf_float+0x18e>
 80074cc:	6822      	ldr	r2, [r4, #0]
 80074ce:	07d0      	lsls	r0, r2, #31
 80074d0:	d502      	bpl.n	80074d8 <_printf_float+0x194>
 80074d2:	3301      	adds	r3, #1
 80074d4:	440b      	add	r3, r1
 80074d6:	6123      	str	r3, [r4, #16]
 80074d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80074da:	f04f 0900 	mov.w	r9, #0
 80074de:	e7db      	b.n	8007498 <_printf_float+0x154>
 80074e0:	b913      	cbnz	r3, 80074e8 <_printf_float+0x1a4>
 80074e2:	6822      	ldr	r2, [r4, #0]
 80074e4:	07d2      	lsls	r2, r2, #31
 80074e6:	d501      	bpl.n	80074ec <_printf_float+0x1a8>
 80074e8:	3302      	adds	r3, #2
 80074ea:	e7f4      	b.n	80074d6 <_printf_float+0x192>
 80074ec:	2301      	movs	r3, #1
 80074ee:	e7f2      	b.n	80074d6 <_printf_float+0x192>
 80074f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80074f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074f6:	4299      	cmp	r1, r3
 80074f8:	db05      	blt.n	8007506 <_printf_float+0x1c2>
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	6121      	str	r1, [r4, #16]
 80074fe:	07d8      	lsls	r0, r3, #31
 8007500:	d5ea      	bpl.n	80074d8 <_printf_float+0x194>
 8007502:	1c4b      	adds	r3, r1, #1
 8007504:	e7e7      	b.n	80074d6 <_printf_float+0x192>
 8007506:	2900      	cmp	r1, #0
 8007508:	bfd4      	ite	le
 800750a:	f1c1 0202 	rsble	r2, r1, #2
 800750e:	2201      	movgt	r2, #1
 8007510:	4413      	add	r3, r2
 8007512:	e7e0      	b.n	80074d6 <_printf_float+0x192>
 8007514:	6823      	ldr	r3, [r4, #0]
 8007516:	055a      	lsls	r2, r3, #21
 8007518:	d407      	bmi.n	800752a <_printf_float+0x1e6>
 800751a:	6923      	ldr	r3, [r4, #16]
 800751c:	4642      	mov	r2, r8
 800751e:	4631      	mov	r1, r6
 8007520:	4628      	mov	r0, r5
 8007522:	47b8      	blx	r7
 8007524:	3001      	adds	r0, #1
 8007526:	d12b      	bne.n	8007580 <_printf_float+0x23c>
 8007528:	e767      	b.n	80073fa <_printf_float+0xb6>
 800752a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800752e:	f240 80dd 	bls.w	80076ec <_printf_float+0x3a8>
 8007532:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007536:	2200      	movs	r2, #0
 8007538:	2300      	movs	r3, #0
 800753a:	f7f9 facd 	bl	8000ad8 <__aeabi_dcmpeq>
 800753e:	2800      	cmp	r0, #0
 8007540:	d033      	beq.n	80075aa <_printf_float+0x266>
 8007542:	4a37      	ldr	r2, [pc, #220]	@ (8007620 <_printf_float+0x2dc>)
 8007544:	2301      	movs	r3, #1
 8007546:	4631      	mov	r1, r6
 8007548:	4628      	mov	r0, r5
 800754a:	47b8      	blx	r7
 800754c:	3001      	adds	r0, #1
 800754e:	f43f af54 	beq.w	80073fa <_printf_float+0xb6>
 8007552:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007556:	4543      	cmp	r3, r8
 8007558:	db02      	blt.n	8007560 <_printf_float+0x21c>
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	07d8      	lsls	r0, r3, #31
 800755e:	d50f      	bpl.n	8007580 <_printf_float+0x23c>
 8007560:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007564:	4631      	mov	r1, r6
 8007566:	4628      	mov	r0, r5
 8007568:	47b8      	blx	r7
 800756a:	3001      	adds	r0, #1
 800756c:	f43f af45 	beq.w	80073fa <_printf_float+0xb6>
 8007570:	f04f 0900 	mov.w	r9, #0
 8007574:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007578:	f104 0a1a 	add.w	sl, r4, #26
 800757c:	45c8      	cmp	r8, r9
 800757e:	dc09      	bgt.n	8007594 <_printf_float+0x250>
 8007580:	6823      	ldr	r3, [r4, #0]
 8007582:	079b      	lsls	r3, r3, #30
 8007584:	f100 8103 	bmi.w	800778e <_printf_float+0x44a>
 8007588:	68e0      	ldr	r0, [r4, #12]
 800758a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800758c:	4298      	cmp	r0, r3
 800758e:	bfb8      	it	lt
 8007590:	4618      	movlt	r0, r3
 8007592:	e734      	b.n	80073fe <_printf_float+0xba>
 8007594:	2301      	movs	r3, #1
 8007596:	4652      	mov	r2, sl
 8007598:	4631      	mov	r1, r6
 800759a:	4628      	mov	r0, r5
 800759c:	47b8      	blx	r7
 800759e:	3001      	adds	r0, #1
 80075a0:	f43f af2b 	beq.w	80073fa <_printf_float+0xb6>
 80075a4:	f109 0901 	add.w	r9, r9, #1
 80075a8:	e7e8      	b.n	800757c <_printf_float+0x238>
 80075aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	dc39      	bgt.n	8007624 <_printf_float+0x2e0>
 80075b0:	4a1b      	ldr	r2, [pc, #108]	@ (8007620 <_printf_float+0x2dc>)
 80075b2:	2301      	movs	r3, #1
 80075b4:	4631      	mov	r1, r6
 80075b6:	4628      	mov	r0, r5
 80075b8:	47b8      	blx	r7
 80075ba:	3001      	adds	r0, #1
 80075bc:	f43f af1d 	beq.w	80073fa <_printf_float+0xb6>
 80075c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80075c4:	ea59 0303 	orrs.w	r3, r9, r3
 80075c8:	d102      	bne.n	80075d0 <_printf_float+0x28c>
 80075ca:	6823      	ldr	r3, [r4, #0]
 80075cc:	07d9      	lsls	r1, r3, #31
 80075ce:	d5d7      	bpl.n	8007580 <_printf_float+0x23c>
 80075d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075d4:	4631      	mov	r1, r6
 80075d6:	4628      	mov	r0, r5
 80075d8:	47b8      	blx	r7
 80075da:	3001      	adds	r0, #1
 80075dc:	f43f af0d 	beq.w	80073fa <_printf_float+0xb6>
 80075e0:	f04f 0a00 	mov.w	sl, #0
 80075e4:	f104 0b1a 	add.w	fp, r4, #26
 80075e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075ea:	425b      	negs	r3, r3
 80075ec:	4553      	cmp	r3, sl
 80075ee:	dc01      	bgt.n	80075f4 <_printf_float+0x2b0>
 80075f0:	464b      	mov	r3, r9
 80075f2:	e793      	b.n	800751c <_printf_float+0x1d8>
 80075f4:	2301      	movs	r3, #1
 80075f6:	465a      	mov	r2, fp
 80075f8:	4631      	mov	r1, r6
 80075fa:	4628      	mov	r0, r5
 80075fc:	47b8      	blx	r7
 80075fe:	3001      	adds	r0, #1
 8007600:	f43f aefb 	beq.w	80073fa <_printf_float+0xb6>
 8007604:	f10a 0a01 	add.w	sl, sl, #1
 8007608:	e7ee      	b.n	80075e8 <_printf_float+0x2a4>
 800760a:	bf00      	nop
 800760c:	7fefffff 	.word	0x7fefffff
 8007610:	0800a218 	.word	0x0800a218
 8007614:	0800a214 	.word	0x0800a214
 8007618:	0800a220 	.word	0x0800a220
 800761c:	0800a21c 	.word	0x0800a21c
 8007620:	0800a224 	.word	0x0800a224
 8007624:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007626:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800762a:	4553      	cmp	r3, sl
 800762c:	bfa8      	it	ge
 800762e:	4653      	movge	r3, sl
 8007630:	2b00      	cmp	r3, #0
 8007632:	4699      	mov	r9, r3
 8007634:	dc36      	bgt.n	80076a4 <_printf_float+0x360>
 8007636:	f04f 0b00 	mov.w	fp, #0
 800763a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800763e:	f104 021a 	add.w	r2, r4, #26
 8007642:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007644:	9306      	str	r3, [sp, #24]
 8007646:	eba3 0309 	sub.w	r3, r3, r9
 800764a:	455b      	cmp	r3, fp
 800764c:	dc31      	bgt.n	80076b2 <_printf_float+0x36e>
 800764e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007650:	459a      	cmp	sl, r3
 8007652:	dc3a      	bgt.n	80076ca <_printf_float+0x386>
 8007654:	6823      	ldr	r3, [r4, #0]
 8007656:	07da      	lsls	r2, r3, #31
 8007658:	d437      	bmi.n	80076ca <_printf_float+0x386>
 800765a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800765c:	ebaa 0903 	sub.w	r9, sl, r3
 8007660:	9b06      	ldr	r3, [sp, #24]
 8007662:	ebaa 0303 	sub.w	r3, sl, r3
 8007666:	4599      	cmp	r9, r3
 8007668:	bfa8      	it	ge
 800766a:	4699      	movge	r9, r3
 800766c:	f1b9 0f00 	cmp.w	r9, #0
 8007670:	dc33      	bgt.n	80076da <_printf_float+0x396>
 8007672:	f04f 0800 	mov.w	r8, #0
 8007676:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800767a:	f104 0b1a 	add.w	fp, r4, #26
 800767e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007680:	ebaa 0303 	sub.w	r3, sl, r3
 8007684:	eba3 0309 	sub.w	r3, r3, r9
 8007688:	4543      	cmp	r3, r8
 800768a:	f77f af79 	ble.w	8007580 <_printf_float+0x23c>
 800768e:	2301      	movs	r3, #1
 8007690:	465a      	mov	r2, fp
 8007692:	4631      	mov	r1, r6
 8007694:	4628      	mov	r0, r5
 8007696:	47b8      	blx	r7
 8007698:	3001      	adds	r0, #1
 800769a:	f43f aeae 	beq.w	80073fa <_printf_float+0xb6>
 800769e:	f108 0801 	add.w	r8, r8, #1
 80076a2:	e7ec      	b.n	800767e <_printf_float+0x33a>
 80076a4:	4642      	mov	r2, r8
 80076a6:	4631      	mov	r1, r6
 80076a8:	4628      	mov	r0, r5
 80076aa:	47b8      	blx	r7
 80076ac:	3001      	adds	r0, #1
 80076ae:	d1c2      	bne.n	8007636 <_printf_float+0x2f2>
 80076b0:	e6a3      	b.n	80073fa <_printf_float+0xb6>
 80076b2:	2301      	movs	r3, #1
 80076b4:	4631      	mov	r1, r6
 80076b6:	4628      	mov	r0, r5
 80076b8:	9206      	str	r2, [sp, #24]
 80076ba:	47b8      	blx	r7
 80076bc:	3001      	adds	r0, #1
 80076be:	f43f ae9c 	beq.w	80073fa <_printf_float+0xb6>
 80076c2:	9a06      	ldr	r2, [sp, #24]
 80076c4:	f10b 0b01 	add.w	fp, fp, #1
 80076c8:	e7bb      	b.n	8007642 <_printf_float+0x2fe>
 80076ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076ce:	4631      	mov	r1, r6
 80076d0:	4628      	mov	r0, r5
 80076d2:	47b8      	blx	r7
 80076d4:	3001      	adds	r0, #1
 80076d6:	d1c0      	bne.n	800765a <_printf_float+0x316>
 80076d8:	e68f      	b.n	80073fa <_printf_float+0xb6>
 80076da:	9a06      	ldr	r2, [sp, #24]
 80076dc:	464b      	mov	r3, r9
 80076de:	4442      	add	r2, r8
 80076e0:	4631      	mov	r1, r6
 80076e2:	4628      	mov	r0, r5
 80076e4:	47b8      	blx	r7
 80076e6:	3001      	adds	r0, #1
 80076e8:	d1c3      	bne.n	8007672 <_printf_float+0x32e>
 80076ea:	e686      	b.n	80073fa <_printf_float+0xb6>
 80076ec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80076f0:	f1ba 0f01 	cmp.w	sl, #1
 80076f4:	dc01      	bgt.n	80076fa <_printf_float+0x3b6>
 80076f6:	07db      	lsls	r3, r3, #31
 80076f8:	d536      	bpl.n	8007768 <_printf_float+0x424>
 80076fa:	2301      	movs	r3, #1
 80076fc:	4642      	mov	r2, r8
 80076fe:	4631      	mov	r1, r6
 8007700:	4628      	mov	r0, r5
 8007702:	47b8      	blx	r7
 8007704:	3001      	adds	r0, #1
 8007706:	f43f ae78 	beq.w	80073fa <_printf_float+0xb6>
 800770a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800770e:	4631      	mov	r1, r6
 8007710:	4628      	mov	r0, r5
 8007712:	47b8      	blx	r7
 8007714:	3001      	adds	r0, #1
 8007716:	f43f ae70 	beq.w	80073fa <_printf_float+0xb6>
 800771a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800771e:	2200      	movs	r2, #0
 8007720:	2300      	movs	r3, #0
 8007722:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007726:	f7f9 f9d7 	bl	8000ad8 <__aeabi_dcmpeq>
 800772a:	b9c0      	cbnz	r0, 800775e <_printf_float+0x41a>
 800772c:	4653      	mov	r3, sl
 800772e:	f108 0201 	add.w	r2, r8, #1
 8007732:	4631      	mov	r1, r6
 8007734:	4628      	mov	r0, r5
 8007736:	47b8      	blx	r7
 8007738:	3001      	adds	r0, #1
 800773a:	d10c      	bne.n	8007756 <_printf_float+0x412>
 800773c:	e65d      	b.n	80073fa <_printf_float+0xb6>
 800773e:	2301      	movs	r3, #1
 8007740:	465a      	mov	r2, fp
 8007742:	4631      	mov	r1, r6
 8007744:	4628      	mov	r0, r5
 8007746:	47b8      	blx	r7
 8007748:	3001      	adds	r0, #1
 800774a:	f43f ae56 	beq.w	80073fa <_printf_float+0xb6>
 800774e:	f108 0801 	add.w	r8, r8, #1
 8007752:	45d0      	cmp	r8, sl
 8007754:	dbf3      	blt.n	800773e <_printf_float+0x3fa>
 8007756:	464b      	mov	r3, r9
 8007758:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800775c:	e6df      	b.n	800751e <_printf_float+0x1da>
 800775e:	f04f 0800 	mov.w	r8, #0
 8007762:	f104 0b1a 	add.w	fp, r4, #26
 8007766:	e7f4      	b.n	8007752 <_printf_float+0x40e>
 8007768:	2301      	movs	r3, #1
 800776a:	4642      	mov	r2, r8
 800776c:	e7e1      	b.n	8007732 <_printf_float+0x3ee>
 800776e:	2301      	movs	r3, #1
 8007770:	464a      	mov	r2, r9
 8007772:	4631      	mov	r1, r6
 8007774:	4628      	mov	r0, r5
 8007776:	47b8      	blx	r7
 8007778:	3001      	adds	r0, #1
 800777a:	f43f ae3e 	beq.w	80073fa <_printf_float+0xb6>
 800777e:	f108 0801 	add.w	r8, r8, #1
 8007782:	68e3      	ldr	r3, [r4, #12]
 8007784:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007786:	1a5b      	subs	r3, r3, r1
 8007788:	4543      	cmp	r3, r8
 800778a:	dcf0      	bgt.n	800776e <_printf_float+0x42a>
 800778c:	e6fc      	b.n	8007588 <_printf_float+0x244>
 800778e:	f04f 0800 	mov.w	r8, #0
 8007792:	f104 0919 	add.w	r9, r4, #25
 8007796:	e7f4      	b.n	8007782 <_printf_float+0x43e>

08007798 <_printf_common>:
 8007798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800779c:	4616      	mov	r6, r2
 800779e:	4698      	mov	r8, r3
 80077a0:	688a      	ldr	r2, [r1, #8]
 80077a2:	690b      	ldr	r3, [r1, #16]
 80077a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077a8:	4293      	cmp	r3, r2
 80077aa:	bfb8      	it	lt
 80077ac:	4613      	movlt	r3, r2
 80077ae:	6033      	str	r3, [r6, #0]
 80077b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80077b4:	4607      	mov	r7, r0
 80077b6:	460c      	mov	r4, r1
 80077b8:	b10a      	cbz	r2, 80077be <_printf_common+0x26>
 80077ba:	3301      	adds	r3, #1
 80077bc:	6033      	str	r3, [r6, #0]
 80077be:	6823      	ldr	r3, [r4, #0]
 80077c0:	0699      	lsls	r1, r3, #26
 80077c2:	bf42      	ittt	mi
 80077c4:	6833      	ldrmi	r3, [r6, #0]
 80077c6:	3302      	addmi	r3, #2
 80077c8:	6033      	strmi	r3, [r6, #0]
 80077ca:	6825      	ldr	r5, [r4, #0]
 80077cc:	f015 0506 	ands.w	r5, r5, #6
 80077d0:	d106      	bne.n	80077e0 <_printf_common+0x48>
 80077d2:	f104 0a19 	add.w	sl, r4, #25
 80077d6:	68e3      	ldr	r3, [r4, #12]
 80077d8:	6832      	ldr	r2, [r6, #0]
 80077da:	1a9b      	subs	r3, r3, r2
 80077dc:	42ab      	cmp	r3, r5
 80077de:	dc26      	bgt.n	800782e <_printf_common+0x96>
 80077e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80077e4:	6822      	ldr	r2, [r4, #0]
 80077e6:	3b00      	subs	r3, #0
 80077e8:	bf18      	it	ne
 80077ea:	2301      	movne	r3, #1
 80077ec:	0692      	lsls	r2, r2, #26
 80077ee:	d42b      	bmi.n	8007848 <_printf_common+0xb0>
 80077f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80077f4:	4641      	mov	r1, r8
 80077f6:	4638      	mov	r0, r7
 80077f8:	47c8      	blx	r9
 80077fa:	3001      	adds	r0, #1
 80077fc:	d01e      	beq.n	800783c <_printf_common+0xa4>
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	6922      	ldr	r2, [r4, #16]
 8007802:	f003 0306 	and.w	r3, r3, #6
 8007806:	2b04      	cmp	r3, #4
 8007808:	bf02      	ittt	eq
 800780a:	68e5      	ldreq	r5, [r4, #12]
 800780c:	6833      	ldreq	r3, [r6, #0]
 800780e:	1aed      	subeq	r5, r5, r3
 8007810:	68a3      	ldr	r3, [r4, #8]
 8007812:	bf0c      	ite	eq
 8007814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007818:	2500      	movne	r5, #0
 800781a:	4293      	cmp	r3, r2
 800781c:	bfc4      	itt	gt
 800781e:	1a9b      	subgt	r3, r3, r2
 8007820:	18ed      	addgt	r5, r5, r3
 8007822:	2600      	movs	r6, #0
 8007824:	341a      	adds	r4, #26
 8007826:	42b5      	cmp	r5, r6
 8007828:	d11a      	bne.n	8007860 <_printf_common+0xc8>
 800782a:	2000      	movs	r0, #0
 800782c:	e008      	b.n	8007840 <_printf_common+0xa8>
 800782e:	2301      	movs	r3, #1
 8007830:	4652      	mov	r2, sl
 8007832:	4641      	mov	r1, r8
 8007834:	4638      	mov	r0, r7
 8007836:	47c8      	blx	r9
 8007838:	3001      	adds	r0, #1
 800783a:	d103      	bne.n	8007844 <_printf_common+0xac>
 800783c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007844:	3501      	adds	r5, #1
 8007846:	e7c6      	b.n	80077d6 <_printf_common+0x3e>
 8007848:	18e1      	adds	r1, r4, r3
 800784a:	1c5a      	adds	r2, r3, #1
 800784c:	2030      	movs	r0, #48	@ 0x30
 800784e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007852:	4422      	add	r2, r4
 8007854:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007858:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800785c:	3302      	adds	r3, #2
 800785e:	e7c7      	b.n	80077f0 <_printf_common+0x58>
 8007860:	2301      	movs	r3, #1
 8007862:	4622      	mov	r2, r4
 8007864:	4641      	mov	r1, r8
 8007866:	4638      	mov	r0, r7
 8007868:	47c8      	blx	r9
 800786a:	3001      	adds	r0, #1
 800786c:	d0e6      	beq.n	800783c <_printf_common+0xa4>
 800786e:	3601      	adds	r6, #1
 8007870:	e7d9      	b.n	8007826 <_printf_common+0x8e>
	...

08007874 <_printf_i>:
 8007874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007878:	7e0f      	ldrb	r7, [r1, #24]
 800787a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800787c:	2f78      	cmp	r7, #120	@ 0x78
 800787e:	4691      	mov	r9, r2
 8007880:	4680      	mov	r8, r0
 8007882:	460c      	mov	r4, r1
 8007884:	469a      	mov	sl, r3
 8007886:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800788a:	d807      	bhi.n	800789c <_printf_i+0x28>
 800788c:	2f62      	cmp	r7, #98	@ 0x62
 800788e:	d80a      	bhi.n	80078a6 <_printf_i+0x32>
 8007890:	2f00      	cmp	r7, #0
 8007892:	f000 80d1 	beq.w	8007a38 <_printf_i+0x1c4>
 8007896:	2f58      	cmp	r7, #88	@ 0x58
 8007898:	f000 80b8 	beq.w	8007a0c <_printf_i+0x198>
 800789c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80078a4:	e03a      	b.n	800791c <_printf_i+0xa8>
 80078a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80078aa:	2b15      	cmp	r3, #21
 80078ac:	d8f6      	bhi.n	800789c <_printf_i+0x28>
 80078ae:	a101      	add	r1, pc, #4	@ (adr r1, 80078b4 <_printf_i+0x40>)
 80078b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078b4:	0800790d 	.word	0x0800790d
 80078b8:	08007921 	.word	0x08007921
 80078bc:	0800789d 	.word	0x0800789d
 80078c0:	0800789d 	.word	0x0800789d
 80078c4:	0800789d 	.word	0x0800789d
 80078c8:	0800789d 	.word	0x0800789d
 80078cc:	08007921 	.word	0x08007921
 80078d0:	0800789d 	.word	0x0800789d
 80078d4:	0800789d 	.word	0x0800789d
 80078d8:	0800789d 	.word	0x0800789d
 80078dc:	0800789d 	.word	0x0800789d
 80078e0:	08007a1f 	.word	0x08007a1f
 80078e4:	0800794b 	.word	0x0800794b
 80078e8:	080079d9 	.word	0x080079d9
 80078ec:	0800789d 	.word	0x0800789d
 80078f0:	0800789d 	.word	0x0800789d
 80078f4:	08007a41 	.word	0x08007a41
 80078f8:	0800789d 	.word	0x0800789d
 80078fc:	0800794b 	.word	0x0800794b
 8007900:	0800789d 	.word	0x0800789d
 8007904:	0800789d 	.word	0x0800789d
 8007908:	080079e1 	.word	0x080079e1
 800790c:	6833      	ldr	r3, [r6, #0]
 800790e:	1d1a      	adds	r2, r3, #4
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	6032      	str	r2, [r6, #0]
 8007914:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007918:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800791c:	2301      	movs	r3, #1
 800791e:	e09c      	b.n	8007a5a <_printf_i+0x1e6>
 8007920:	6833      	ldr	r3, [r6, #0]
 8007922:	6820      	ldr	r0, [r4, #0]
 8007924:	1d19      	adds	r1, r3, #4
 8007926:	6031      	str	r1, [r6, #0]
 8007928:	0606      	lsls	r6, r0, #24
 800792a:	d501      	bpl.n	8007930 <_printf_i+0xbc>
 800792c:	681d      	ldr	r5, [r3, #0]
 800792e:	e003      	b.n	8007938 <_printf_i+0xc4>
 8007930:	0645      	lsls	r5, r0, #25
 8007932:	d5fb      	bpl.n	800792c <_printf_i+0xb8>
 8007934:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007938:	2d00      	cmp	r5, #0
 800793a:	da03      	bge.n	8007944 <_printf_i+0xd0>
 800793c:	232d      	movs	r3, #45	@ 0x2d
 800793e:	426d      	negs	r5, r5
 8007940:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007944:	4858      	ldr	r0, [pc, #352]	@ (8007aa8 <_printf_i+0x234>)
 8007946:	230a      	movs	r3, #10
 8007948:	e011      	b.n	800796e <_printf_i+0xfa>
 800794a:	6821      	ldr	r1, [r4, #0]
 800794c:	6833      	ldr	r3, [r6, #0]
 800794e:	0608      	lsls	r0, r1, #24
 8007950:	f853 5b04 	ldr.w	r5, [r3], #4
 8007954:	d402      	bmi.n	800795c <_printf_i+0xe8>
 8007956:	0649      	lsls	r1, r1, #25
 8007958:	bf48      	it	mi
 800795a:	b2ad      	uxthmi	r5, r5
 800795c:	2f6f      	cmp	r7, #111	@ 0x6f
 800795e:	4852      	ldr	r0, [pc, #328]	@ (8007aa8 <_printf_i+0x234>)
 8007960:	6033      	str	r3, [r6, #0]
 8007962:	bf14      	ite	ne
 8007964:	230a      	movne	r3, #10
 8007966:	2308      	moveq	r3, #8
 8007968:	2100      	movs	r1, #0
 800796a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800796e:	6866      	ldr	r6, [r4, #4]
 8007970:	60a6      	str	r6, [r4, #8]
 8007972:	2e00      	cmp	r6, #0
 8007974:	db05      	blt.n	8007982 <_printf_i+0x10e>
 8007976:	6821      	ldr	r1, [r4, #0]
 8007978:	432e      	orrs	r6, r5
 800797a:	f021 0104 	bic.w	r1, r1, #4
 800797e:	6021      	str	r1, [r4, #0]
 8007980:	d04b      	beq.n	8007a1a <_printf_i+0x1a6>
 8007982:	4616      	mov	r6, r2
 8007984:	fbb5 f1f3 	udiv	r1, r5, r3
 8007988:	fb03 5711 	mls	r7, r3, r1, r5
 800798c:	5dc7      	ldrb	r7, [r0, r7]
 800798e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007992:	462f      	mov	r7, r5
 8007994:	42bb      	cmp	r3, r7
 8007996:	460d      	mov	r5, r1
 8007998:	d9f4      	bls.n	8007984 <_printf_i+0x110>
 800799a:	2b08      	cmp	r3, #8
 800799c:	d10b      	bne.n	80079b6 <_printf_i+0x142>
 800799e:	6823      	ldr	r3, [r4, #0]
 80079a0:	07df      	lsls	r7, r3, #31
 80079a2:	d508      	bpl.n	80079b6 <_printf_i+0x142>
 80079a4:	6923      	ldr	r3, [r4, #16]
 80079a6:	6861      	ldr	r1, [r4, #4]
 80079a8:	4299      	cmp	r1, r3
 80079aa:	bfde      	ittt	le
 80079ac:	2330      	movle	r3, #48	@ 0x30
 80079ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079b2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80079b6:	1b92      	subs	r2, r2, r6
 80079b8:	6122      	str	r2, [r4, #16]
 80079ba:	f8cd a000 	str.w	sl, [sp]
 80079be:	464b      	mov	r3, r9
 80079c0:	aa03      	add	r2, sp, #12
 80079c2:	4621      	mov	r1, r4
 80079c4:	4640      	mov	r0, r8
 80079c6:	f7ff fee7 	bl	8007798 <_printf_common>
 80079ca:	3001      	adds	r0, #1
 80079cc:	d14a      	bne.n	8007a64 <_printf_i+0x1f0>
 80079ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80079d2:	b004      	add	sp, #16
 80079d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079d8:	6823      	ldr	r3, [r4, #0]
 80079da:	f043 0320 	orr.w	r3, r3, #32
 80079de:	6023      	str	r3, [r4, #0]
 80079e0:	4832      	ldr	r0, [pc, #200]	@ (8007aac <_printf_i+0x238>)
 80079e2:	2778      	movs	r7, #120	@ 0x78
 80079e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80079e8:	6823      	ldr	r3, [r4, #0]
 80079ea:	6831      	ldr	r1, [r6, #0]
 80079ec:	061f      	lsls	r7, r3, #24
 80079ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80079f2:	d402      	bmi.n	80079fa <_printf_i+0x186>
 80079f4:	065f      	lsls	r7, r3, #25
 80079f6:	bf48      	it	mi
 80079f8:	b2ad      	uxthmi	r5, r5
 80079fa:	6031      	str	r1, [r6, #0]
 80079fc:	07d9      	lsls	r1, r3, #31
 80079fe:	bf44      	itt	mi
 8007a00:	f043 0320 	orrmi.w	r3, r3, #32
 8007a04:	6023      	strmi	r3, [r4, #0]
 8007a06:	b11d      	cbz	r5, 8007a10 <_printf_i+0x19c>
 8007a08:	2310      	movs	r3, #16
 8007a0a:	e7ad      	b.n	8007968 <_printf_i+0xf4>
 8007a0c:	4826      	ldr	r0, [pc, #152]	@ (8007aa8 <_printf_i+0x234>)
 8007a0e:	e7e9      	b.n	80079e4 <_printf_i+0x170>
 8007a10:	6823      	ldr	r3, [r4, #0]
 8007a12:	f023 0320 	bic.w	r3, r3, #32
 8007a16:	6023      	str	r3, [r4, #0]
 8007a18:	e7f6      	b.n	8007a08 <_printf_i+0x194>
 8007a1a:	4616      	mov	r6, r2
 8007a1c:	e7bd      	b.n	800799a <_printf_i+0x126>
 8007a1e:	6833      	ldr	r3, [r6, #0]
 8007a20:	6825      	ldr	r5, [r4, #0]
 8007a22:	6961      	ldr	r1, [r4, #20]
 8007a24:	1d18      	adds	r0, r3, #4
 8007a26:	6030      	str	r0, [r6, #0]
 8007a28:	062e      	lsls	r6, r5, #24
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	d501      	bpl.n	8007a32 <_printf_i+0x1be>
 8007a2e:	6019      	str	r1, [r3, #0]
 8007a30:	e002      	b.n	8007a38 <_printf_i+0x1c4>
 8007a32:	0668      	lsls	r0, r5, #25
 8007a34:	d5fb      	bpl.n	8007a2e <_printf_i+0x1ba>
 8007a36:	8019      	strh	r1, [r3, #0]
 8007a38:	2300      	movs	r3, #0
 8007a3a:	6123      	str	r3, [r4, #16]
 8007a3c:	4616      	mov	r6, r2
 8007a3e:	e7bc      	b.n	80079ba <_printf_i+0x146>
 8007a40:	6833      	ldr	r3, [r6, #0]
 8007a42:	1d1a      	adds	r2, r3, #4
 8007a44:	6032      	str	r2, [r6, #0]
 8007a46:	681e      	ldr	r6, [r3, #0]
 8007a48:	6862      	ldr	r2, [r4, #4]
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	4630      	mov	r0, r6
 8007a4e:	f7f8 fbc7 	bl	80001e0 <memchr>
 8007a52:	b108      	cbz	r0, 8007a58 <_printf_i+0x1e4>
 8007a54:	1b80      	subs	r0, r0, r6
 8007a56:	6060      	str	r0, [r4, #4]
 8007a58:	6863      	ldr	r3, [r4, #4]
 8007a5a:	6123      	str	r3, [r4, #16]
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a62:	e7aa      	b.n	80079ba <_printf_i+0x146>
 8007a64:	6923      	ldr	r3, [r4, #16]
 8007a66:	4632      	mov	r2, r6
 8007a68:	4649      	mov	r1, r9
 8007a6a:	4640      	mov	r0, r8
 8007a6c:	47d0      	blx	sl
 8007a6e:	3001      	adds	r0, #1
 8007a70:	d0ad      	beq.n	80079ce <_printf_i+0x15a>
 8007a72:	6823      	ldr	r3, [r4, #0]
 8007a74:	079b      	lsls	r3, r3, #30
 8007a76:	d413      	bmi.n	8007aa0 <_printf_i+0x22c>
 8007a78:	68e0      	ldr	r0, [r4, #12]
 8007a7a:	9b03      	ldr	r3, [sp, #12]
 8007a7c:	4298      	cmp	r0, r3
 8007a7e:	bfb8      	it	lt
 8007a80:	4618      	movlt	r0, r3
 8007a82:	e7a6      	b.n	80079d2 <_printf_i+0x15e>
 8007a84:	2301      	movs	r3, #1
 8007a86:	4632      	mov	r2, r6
 8007a88:	4649      	mov	r1, r9
 8007a8a:	4640      	mov	r0, r8
 8007a8c:	47d0      	blx	sl
 8007a8e:	3001      	adds	r0, #1
 8007a90:	d09d      	beq.n	80079ce <_printf_i+0x15a>
 8007a92:	3501      	adds	r5, #1
 8007a94:	68e3      	ldr	r3, [r4, #12]
 8007a96:	9903      	ldr	r1, [sp, #12]
 8007a98:	1a5b      	subs	r3, r3, r1
 8007a9a:	42ab      	cmp	r3, r5
 8007a9c:	dcf2      	bgt.n	8007a84 <_printf_i+0x210>
 8007a9e:	e7eb      	b.n	8007a78 <_printf_i+0x204>
 8007aa0:	2500      	movs	r5, #0
 8007aa2:	f104 0619 	add.w	r6, r4, #25
 8007aa6:	e7f5      	b.n	8007a94 <_printf_i+0x220>
 8007aa8:	0800a226 	.word	0x0800a226
 8007aac:	0800a237 	.word	0x0800a237

08007ab0 <std>:
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	b510      	push	{r4, lr}
 8007ab4:	4604      	mov	r4, r0
 8007ab6:	e9c0 3300 	strd	r3, r3, [r0]
 8007aba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007abe:	6083      	str	r3, [r0, #8]
 8007ac0:	8181      	strh	r1, [r0, #12]
 8007ac2:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ac4:	81c2      	strh	r2, [r0, #14]
 8007ac6:	6183      	str	r3, [r0, #24]
 8007ac8:	4619      	mov	r1, r3
 8007aca:	2208      	movs	r2, #8
 8007acc:	305c      	adds	r0, #92	@ 0x5c
 8007ace:	f000 fa8d 	bl	8007fec <memset>
 8007ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8007b08 <std+0x58>)
 8007ad4:	6263      	str	r3, [r4, #36]	@ 0x24
 8007ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8007b0c <std+0x5c>)
 8007ad8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007ada:	4b0d      	ldr	r3, [pc, #52]	@ (8007b10 <std+0x60>)
 8007adc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007ade:	4b0d      	ldr	r3, [pc, #52]	@ (8007b14 <std+0x64>)
 8007ae0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8007b18 <std+0x68>)
 8007ae4:	6224      	str	r4, [r4, #32]
 8007ae6:	429c      	cmp	r4, r3
 8007ae8:	d006      	beq.n	8007af8 <std+0x48>
 8007aea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007aee:	4294      	cmp	r4, r2
 8007af0:	d002      	beq.n	8007af8 <std+0x48>
 8007af2:	33d0      	adds	r3, #208	@ 0xd0
 8007af4:	429c      	cmp	r4, r3
 8007af6:	d105      	bne.n	8007b04 <std+0x54>
 8007af8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b00:	f000 baf0 	b.w	80080e4 <__retarget_lock_init_recursive>
 8007b04:	bd10      	pop	{r4, pc}
 8007b06:	bf00      	nop
 8007b08:	08007dc5 	.word	0x08007dc5
 8007b0c:	08007de7 	.word	0x08007de7
 8007b10:	08007e1f 	.word	0x08007e1f
 8007b14:	08007e43 	.word	0x08007e43
 8007b18:	2000046c 	.word	0x2000046c

08007b1c <stdio_exit_handler>:
 8007b1c:	4a02      	ldr	r2, [pc, #8]	@ (8007b28 <stdio_exit_handler+0xc>)
 8007b1e:	4903      	ldr	r1, [pc, #12]	@ (8007b2c <stdio_exit_handler+0x10>)
 8007b20:	4803      	ldr	r0, [pc, #12]	@ (8007b30 <stdio_exit_handler+0x14>)
 8007b22:	f000 b869 	b.w	8007bf8 <_fwalk_sglue>
 8007b26:	bf00      	nop
 8007b28:	20000024 	.word	0x20000024
 8007b2c:	08009cd1 	.word	0x08009cd1
 8007b30:	20000034 	.word	0x20000034

08007b34 <cleanup_stdio>:
 8007b34:	6841      	ldr	r1, [r0, #4]
 8007b36:	4b0c      	ldr	r3, [pc, #48]	@ (8007b68 <cleanup_stdio+0x34>)
 8007b38:	4299      	cmp	r1, r3
 8007b3a:	b510      	push	{r4, lr}
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	d001      	beq.n	8007b44 <cleanup_stdio+0x10>
 8007b40:	f002 f8c6 	bl	8009cd0 <_fflush_r>
 8007b44:	68a1      	ldr	r1, [r4, #8]
 8007b46:	4b09      	ldr	r3, [pc, #36]	@ (8007b6c <cleanup_stdio+0x38>)
 8007b48:	4299      	cmp	r1, r3
 8007b4a:	d002      	beq.n	8007b52 <cleanup_stdio+0x1e>
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f002 f8bf 	bl	8009cd0 <_fflush_r>
 8007b52:	68e1      	ldr	r1, [r4, #12]
 8007b54:	4b06      	ldr	r3, [pc, #24]	@ (8007b70 <cleanup_stdio+0x3c>)
 8007b56:	4299      	cmp	r1, r3
 8007b58:	d004      	beq.n	8007b64 <cleanup_stdio+0x30>
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b60:	f002 b8b6 	b.w	8009cd0 <_fflush_r>
 8007b64:	bd10      	pop	{r4, pc}
 8007b66:	bf00      	nop
 8007b68:	2000046c 	.word	0x2000046c
 8007b6c:	200004d4 	.word	0x200004d4
 8007b70:	2000053c 	.word	0x2000053c

08007b74 <global_stdio_init.part.0>:
 8007b74:	b510      	push	{r4, lr}
 8007b76:	4b0b      	ldr	r3, [pc, #44]	@ (8007ba4 <global_stdio_init.part.0+0x30>)
 8007b78:	4c0b      	ldr	r4, [pc, #44]	@ (8007ba8 <global_stdio_init.part.0+0x34>)
 8007b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8007bac <global_stdio_init.part.0+0x38>)
 8007b7c:	601a      	str	r2, [r3, #0]
 8007b7e:	4620      	mov	r0, r4
 8007b80:	2200      	movs	r2, #0
 8007b82:	2104      	movs	r1, #4
 8007b84:	f7ff ff94 	bl	8007ab0 <std>
 8007b88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	2109      	movs	r1, #9
 8007b90:	f7ff ff8e 	bl	8007ab0 <std>
 8007b94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b98:	2202      	movs	r2, #2
 8007b9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b9e:	2112      	movs	r1, #18
 8007ba0:	f7ff bf86 	b.w	8007ab0 <std>
 8007ba4:	200005a4 	.word	0x200005a4
 8007ba8:	2000046c 	.word	0x2000046c
 8007bac:	08007b1d 	.word	0x08007b1d

08007bb0 <__sfp_lock_acquire>:
 8007bb0:	4801      	ldr	r0, [pc, #4]	@ (8007bb8 <__sfp_lock_acquire+0x8>)
 8007bb2:	f000 ba98 	b.w	80080e6 <__retarget_lock_acquire_recursive>
 8007bb6:	bf00      	nop
 8007bb8:	200005ad 	.word	0x200005ad

08007bbc <__sfp_lock_release>:
 8007bbc:	4801      	ldr	r0, [pc, #4]	@ (8007bc4 <__sfp_lock_release+0x8>)
 8007bbe:	f000 ba93 	b.w	80080e8 <__retarget_lock_release_recursive>
 8007bc2:	bf00      	nop
 8007bc4:	200005ad 	.word	0x200005ad

08007bc8 <__sinit>:
 8007bc8:	b510      	push	{r4, lr}
 8007bca:	4604      	mov	r4, r0
 8007bcc:	f7ff fff0 	bl	8007bb0 <__sfp_lock_acquire>
 8007bd0:	6a23      	ldr	r3, [r4, #32]
 8007bd2:	b11b      	cbz	r3, 8007bdc <__sinit+0x14>
 8007bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bd8:	f7ff bff0 	b.w	8007bbc <__sfp_lock_release>
 8007bdc:	4b04      	ldr	r3, [pc, #16]	@ (8007bf0 <__sinit+0x28>)
 8007bde:	6223      	str	r3, [r4, #32]
 8007be0:	4b04      	ldr	r3, [pc, #16]	@ (8007bf4 <__sinit+0x2c>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1f5      	bne.n	8007bd4 <__sinit+0xc>
 8007be8:	f7ff ffc4 	bl	8007b74 <global_stdio_init.part.0>
 8007bec:	e7f2      	b.n	8007bd4 <__sinit+0xc>
 8007bee:	bf00      	nop
 8007bf0:	08007b35 	.word	0x08007b35
 8007bf4:	200005a4 	.word	0x200005a4

08007bf8 <_fwalk_sglue>:
 8007bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bfc:	4607      	mov	r7, r0
 8007bfe:	4688      	mov	r8, r1
 8007c00:	4614      	mov	r4, r2
 8007c02:	2600      	movs	r6, #0
 8007c04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c08:	f1b9 0901 	subs.w	r9, r9, #1
 8007c0c:	d505      	bpl.n	8007c1a <_fwalk_sglue+0x22>
 8007c0e:	6824      	ldr	r4, [r4, #0]
 8007c10:	2c00      	cmp	r4, #0
 8007c12:	d1f7      	bne.n	8007c04 <_fwalk_sglue+0xc>
 8007c14:	4630      	mov	r0, r6
 8007c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c1a:	89ab      	ldrh	r3, [r5, #12]
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d907      	bls.n	8007c30 <_fwalk_sglue+0x38>
 8007c20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c24:	3301      	adds	r3, #1
 8007c26:	d003      	beq.n	8007c30 <_fwalk_sglue+0x38>
 8007c28:	4629      	mov	r1, r5
 8007c2a:	4638      	mov	r0, r7
 8007c2c:	47c0      	blx	r8
 8007c2e:	4306      	orrs	r6, r0
 8007c30:	3568      	adds	r5, #104	@ 0x68
 8007c32:	e7e9      	b.n	8007c08 <_fwalk_sglue+0x10>

08007c34 <iprintf>:
 8007c34:	b40f      	push	{r0, r1, r2, r3}
 8007c36:	b507      	push	{r0, r1, r2, lr}
 8007c38:	4906      	ldr	r1, [pc, #24]	@ (8007c54 <iprintf+0x20>)
 8007c3a:	ab04      	add	r3, sp, #16
 8007c3c:	6808      	ldr	r0, [r1, #0]
 8007c3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c42:	6881      	ldr	r1, [r0, #8]
 8007c44:	9301      	str	r3, [sp, #4]
 8007c46:	f001 fea7 	bl	8009998 <_vfiprintf_r>
 8007c4a:	b003      	add	sp, #12
 8007c4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c50:	b004      	add	sp, #16
 8007c52:	4770      	bx	lr
 8007c54:	20000030 	.word	0x20000030

08007c58 <_puts_r>:
 8007c58:	6a03      	ldr	r3, [r0, #32]
 8007c5a:	b570      	push	{r4, r5, r6, lr}
 8007c5c:	6884      	ldr	r4, [r0, #8]
 8007c5e:	4605      	mov	r5, r0
 8007c60:	460e      	mov	r6, r1
 8007c62:	b90b      	cbnz	r3, 8007c68 <_puts_r+0x10>
 8007c64:	f7ff ffb0 	bl	8007bc8 <__sinit>
 8007c68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c6a:	07db      	lsls	r3, r3, #31
 8007c6c:	d405      	bmi.n	8007c7a <_puts_r+0x22>
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	0598      	lsls	r0, r3, #22
 8007c72:	d402      	bmi.n	8007c7a <_puts_r+0x22>
 8007c74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c76:	f000 fa36 	bl	80080e6 <__retarget_lock_acquire_recursive>
 8007c7a:	89a3      	ldrh	r3, [r4, #12]
 8007c7c:	0719      	lsls	r1, r3, #28
 8007c7e:	d502      	bpl.n	8007c86 <_puts_r+0x2e>
 8007c80:	6923      	ldr	r3, [r4, #16]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d135      	bne.n	8007cf2 <_puts_r+0x9a>
 8007c86:	4621      	mov	r1, r4
 8007c88:	4628      	mov	r0, r5
 8007c8a:	f000 f959 	bl	8007f40 <__swsetup_r>
 8007c8e:	b380      	cbz	r0, 8007cf2 <_puts_r+0x9a>
 8007c90:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007c94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c96:	07da      	lsls	r2, r3, #31
 8007c98:	d405      	bmi.n	8007ca6 <_puts_r+0x4e>
 8007c9a:	89a3      	ldrh	r3, [r4, #12]
 8007c9c:	059b      	lsls	r3, r3, #22
 8007c9e:	d402      	bmi.n	8007ca6 <_puts_r+0x4e>
 8007ca0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ca2:	f000 fa21 	bl	80080e8 <__retarget_lock_release_recursive>
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	bd70      	pop	{r4, r5, r6, pc}
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	da04      	bge.n	8007cb8 <_puts_r+0x60>
 8007cae:	69a2      	ldr	r2, [r4, #24]
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	dc17      	bgt.n	8007ce4 <_puts_r+0x8c>
 8007cb4:	290a      	cmp	r1, #10
 8007cb6:	d015      	beq.n	8007ce4 <_puts_r+0x8c>
 8007cb8:	6823      	ldr	r3, [r4, #0]
 8007cba:	1c5a      	adds	r2, r3, #1
 8007cbc:	6022      	str	r2, [r4, #0]
 8007cbe:	7019      	strb	r1, [r3, #0]
 8007cc0:	68a3      	ldr	r3, [r4, #8]
 8007cc2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	60a3      	str	r3, [r4, #8]
 8007cca:	2900      	cmp	r1, #0
 8007ccc:	d1ed      	bne.n	8007caa <_puts_r+0x52>
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	da11      	bge.n	8007cf6 <_puts_r+0x9e>
 8007cd2:	4622      	mov	r2, r4
 8007cd4:	210a      	movs	r1, #10
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	f000 f8f4 	bl	8007ec4 <__swbuf_r>
 8007cdc:	3001      	adds	r0, #1
 8007cde:	d0d7      	beq.n	8007c90 <_puts_r+0x38>
 8007ce0:	250a      	movs	r5, #10
 8007ce2:	e7d7      	b.n	8007c94 <_puts_r+0x3c>
 8007ce4:	4622      	mov	r2, r4
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f000 f8ec 	bl	8007ec4 <__swbuf_r>
 8007cec:	3001      	adds	r0, #1
 8007cee:	d1e7      	bne.n	8007cc0 <_puts_r+0x68>
 8007cf0:	e7ce      	b.n	8007c90 <_puts_r+0x38>
 8007cf2:	3e01      	subs	r6, #1
 8007cf4:	e7e4      	b.n	8007cc0 <_puts_r+0x68>
 8007cf6:	6823      	ldr	r3, [r4, #0]
 8007cf8:	1c5a      	adds	r2, r3, #1
 8007cfa:	6022      	str	r2, [r4, #0]
 8007cfc:	220a      	movs	r2, #10
 8007cfe:	701a      	strb	r2, [r3, #0]
 8007d00:	e7ee      	b.n	8007ce0 <_puts_r+0x88>
	...

08007d04 <puts>:
 8007d04:	4b02      	ldr	r3, [pc, #8]	@ (8007d10 <puts+0xc>)
 8007d06:	4601      	mov	r1, r0
 8007d08:	6818      	ldr	r0, [r3, #0]
 8007d0a:	f7ff bfa5 	b.w	8007c58 <_puts_r>
 8007d0e:	bf00      	nop
 8007d10:	20000030 	.word	0x20000030

08007d14 <sniprintf>:
 8007d14:	b40c      	push	{r2, r3}
 8007d16:	b530      	push	{r4, r5, lr}
 8007d18:	4b18      	ldr	r3, [pc, #96]	@ (8007d7c <sniprintf+0x68>)
 8007d1a:	1e0c      	subs	r4, r1, #0
 8007d1c:	681d      	ldr	r5, [r3, #0]
 8007d1e:	b09d      	sub	sp, #116	@ 0x74
 8007d20:	da08      	bge.n	8007d34 <sniprintf+0x20>
 8007d22:	238b      	movs	r3, #139	@ 0x8b
 8007d24:	602b      	str	r3, [r5, #0]
 8007d26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d2a:	b01d      	add	sp, #116	@ 0x74
 8007d2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d30:	b002      	add	sp, #8
 8007d32:	4770      	bx	lr
 8007d34:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007d38:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007d3c:	f04f 0300 	mov.w	r3, #0
 8007d40:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d42:	bf14      	ite	ne
 8007d44:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007d48:	4623      	moveq	r3, r4
 8007d4a:	9304      	str	r3, [sp, #16]
 8007d4c:	9307      	str	r3, [sp, #28]
 8007d4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d52:	9002      	str	r0, [sp, #8]
 8007d54:	9006      	str	r0, [sp, #24]
 8007d56:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007d5a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d5c:	ab21      	add	r3, sp, #132	@ 0x84
 8007d5e:	a902      	add	r1, sp, #8
 8007d60:	4628      	mov	r0, r5
 8007d62:	9301      	str	r3, [sp, #4]
 8007d64:	f001 fcf2 	bl	800974c <_svfiprintf_r>
 8007d68:	1c43      	adds	r3, r0, #1
 8007d6a:	bfbc      	itt	lt
 8007d6c:	238b      	movlt	r3, #139	@ 0x8b
 8007d6e:	602b      	strlt	r3, [r5, #0]
 8007d70:	2c00      	cmp	r4, #0
 8007d72:	d0da      	beq.n	8007d2a <sniprintf+0x16>
 8007d74:	9b02      	ldr	r3, [sp, #8]
 8007d76:	2200      	movs	r2, #0
 8007d78:	701a      	strb	r2, [r3, #0]
 8007d7a:	e7d6      	b.n	8007d2a <sniprintf+0x16>
 8007d7c:	20000030 	.word	0x20000030

08007d80 <siprintf>:
 8007d80:	b40e      	push	{r1, r2, r3}
 8007d82:	b510      	push	{r4, lr}
 8007d84:	b09d      	sub	sp, #116	@ 0x74
 8007d86:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007d88:	9002      	str	r0, [sp, #8]
 8007d8a:	9006      	str	r0, [sp, #24]
 8007d8c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007d90:	480a      	ldr	r0, [pc, #40]	@ (8007dbc <siprintf+0x3c>)
 8007d92:	9107      	str	r1, [sp, #28]
 8007d94:	9104      	str	r1, [sp, #16]
 8007d96:	490a      	ldr	r1, [pc, #40]	@ (8007dc0 <siprintf+0x40>)
 8007d98:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d9c:	9105      	str	r1, [sp, #20]
 8007d9e:	2400      	movs	r4, #0
 8007da0:	a902      	add	r1, sp, #8
 8007da2:	6800      	ldr	r0, [r0, #0]
 8007da4:	9301      	str	r3, [sp, #4]
 8007da6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007da8:	f001 fcd0 	bl	800974c <_svfiprintf_r>
 8007dac:	9b02      	ldr	r3, [sp, #8]
 8007dae:	701c      	strb	r4, [r3, #0]
 8007db0:	b01d      	add	sp, #116	@ 0x74
 8007db2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db6:	b003      	add	sp, #12
 8007db8:	4770      	bx	lr
 8007dba:	bf00      	nop
 8007dbc:	20000030 	.word	0x20000030
 8007dc0:	ffff0208 	.word	0xffff0208

08007dc4 <__sread>:
 8007dc4:	b510      	push	{r4, lr}
 8007dc6:	460c      	mov	r4, r1
 8007dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dcc:	f000 f93c 	bl	8008048 <_read_r>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	bfab      	itete	ge
 8007dd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007dd6:	89a3      	ldrhlt	r3, [r4, #12]
 8007dd8:	181b      	addge	r3, r3, r0
 8007dda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007dde:	bfac      	ite	ge
 8007de0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007de2:	81a3      	strhlt	r3, [r4, #12]
 8007de4:	bd10      	pop	{r4, pc}

08007de6 <__swrite>:
 8007de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dea:	461f      	mov	r7, r3
 8007dec:	898b      	ldrh	r3, [r1, #12]
 8007dee:	05db      	lsls	r3, r3, #23
 8007df0:	4605      	mov	r5, r0
 8007df2:	460c      	mov	r4, r1
 8007df4:	4616      	mov	r6, r2
 8007df6:	d505      	bpl.n	8007e04 <__swrite+0x1e>
 8007df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dfc:	2302      	movs	r3, #2
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f000 f910 	bl	8008024 <_lseek_r>
 8007e04:	89a3      	ldrh	r3, [r4, #12]
 8007e06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e0e:	81a3      	strh	r3, [r4, #12]
 8007e10:	4632      	mov	r2, r6
 8007e12:	463b      	mov	r3, r7
 8007e14:	4628      	mov	r0, r5
 8007e16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e1a:	f000 b927 	b.w	800806c <_write_r>

08007e1e <__sseek>:
 8007e1e:	b510      	push	{r4, lr}
 8007e20:	460c      	mov	r4, r1
 8007e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e26:	f000 f8fd 	bl	8008024 <_lseek_r>
 8007e2a:	1c43      	adds	r3, r0, #1
 8007e2c:	89a3      	ldrh	r3, [r4, #12]
 8007e2e:	bf15      	itete	ne
 8007e30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e3a:	81a3      	strheq	r3, [r4, #12]
 8007e3c:	bf18      	it	ne
 8007e3e:	81a3      	strhne	r3, [r4, #12]
 8007e40:	bd10      	pop	{r4, pc}

08007e42 <__sclose>:
 8007e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e46:	f000 b8dd 	b.w	8008004 <_close_r>

08007e4a <_vsniprintf_r>:
 8007e4a:	b530      	push	{r4, r5, lr}
 8007e4c:	4614      	mov	r4, r2
 8007e4e:	2c00      	cmp	r4, #0
 8007e50:	b09b      	sub	sp, #108	@ 0x6c
 8007e52:	4605      	mov	r5, r0
 8007e54:	461a      	mov	r2, r3
 8007e56:	da05      	bge.n	8007e64 <_vsniprintf_r+0x1a>
 8007e58:	238b      	movs	r3, #139	@ 0x8b
 8007e5a:	6003      	str	r3, [r0, #0]
 8007e5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e60:	b01b      	add	sp, #108	@ 0x6c
 8007e62:	bd30      	pop	{r4, r5, pc}
 8007e64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007e68:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007e6c:	f04f 0300 	mov.w	r3, #0
 8007e70:	9319      	str	r3, [sp, #100]	@ 0x64
 8007e72:	bf14      	ite	ne
 8007e74:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007e78:	4623      	moveq	r3, r4
 8007e7a:	9302      	str	r3, [sp, #8]
 8007e7c:	9305      	str	r3, [sp, #20]
 8007e7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007e82:	9100      	str	r1, [sp, #0]
 8007e84:	9104      	str	r1, [sp, #16]
 8007e86:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007e8a:	4669      	mov	r1, sp
 8007e8c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007e8e:	f001 fc5d 	bl	800974c <_svfiprintf_r>
 8007e92:	1c43      	adds	r3, r0, #1
 8007e94:	bfbc      	itt	lt
 8007e96:	238b      	movlt	r3, #139	@ 0x8b
 8007e98:	602b      	strlt	r3, [r5, #0]
 8007e9a:	2c00      	cmp	r4, #0
 8007e9c:	d0e0      	beq.n	8007e60 <_vsniprintf_r+0x16>
 8007e9e:	9b00      	ldr	r3, [sp, #0]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	701a      	strb	r2, [r3, #0]
 8007ea4:	e7dc      	b.n	8007e60 <_vsniprintf_r+0x16>
	...

08007ea8 <vsniprintf>:
 8007ea8:	b507      	push	{r0, r1, r2, lr}
 8007eaa:	9300      	str	r3, [sp, #0]
 8007eac:	4613      	mov	r3, r2
 8007eae:	460a      	mov	r2, r1
 8007eb0:	4601      	mov	r1, r0
 8007eb2:	4803      	ldr	r0, [pc, #12]	@ (8007ec0 <vsniprintf+0x18>)
 8007eb4:	6800      	ldr	r0, [r0, #0]
 8007eb6:	f7ff ffc8 	bl	8007e4a <_vsniprintf_r>
 8007eba:	b003      	add	sp, #12
 8007ebc:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ec0:	20000030 	.word	0x20000030

08007ec4 <__swbuf_r>:
 8007ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec6:	460e      	mov	r6, r1
 8007ec8:	4614      	mov	r4, r2
 8007eca:	4605      	mov	r5, r0
 8007ecc:	b118      	cbz	r0, 8007ed6 <__swbuf_r+0x12>
 8007ece:	6a03      	ldr	r3, [r0, #32]
 8007ed0:	b90b      	cbnz	r3, 8007ed6 <__swbuf_r+0x12>
 8007ed2:	f7ff fe79 	bl	8007bc8 <__sinit>
 8007ed6:	69a3      	ldr	r3, [r4, #24]
 8007ed8:	60a3      	str	r3, [r4, #8]
 8007eda:	89a3      	ldrh	r3, [r4, #12]
 8007edc:	071a      	lsls	r2, r3, #28
 8007ede:	d501      	bpl.n	8007ee4 <__swbuf_r+0x20>
 8007ee0:	6923      	ldr	r3, [r4, #16]
 8007ee2:	b943      	cbnz	r3, 8007ef6 <__swbuf_r+0x32>
 8007ee4:	4621      	mov	r1, r4
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	f000 f82a 	bl	8007f40 <__swsetup_r>
 8007eec:	b118      	cbz	r0, 8007ef6 <__swbuf_r+0x32>
 8007eee:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007ef2:	4638      	mov	r0, r7
 8007ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ef6:	6823      	ldr	r3, [r4, #0]
 8007ef8:	6922      	ldr	r2, [r4, #16]
 8007efa:	1a98      	subs	r0, r3, r2
 8007efc:	6963      	ldr	r3, [r4, #20]
 8007efe:	b2f6      	uxtb	r6, r6
 8007f00:	4283      	cmp	r3, r0
 8007f02:	4637      	mov	r7, r6
 8007f04:	dc05      	bgt.n	8007f12 <__swbuf_r+0x4e>
 8007f06:	4621      	mov	r1, r4
 8007f08:	4628      	mov	r0, r5
 8007f0a:	f001 fee1 	bl	8009cd0 <_fflush_r>
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	d1ed      	bne.n	8007eee <__swbuf_r+0x2a>
 8007f12:	68a3      	ldr	r3, [r4, #8]
 8007f14:	3b01      	subs	r3, #1
 8007f16:	60a3      	str	r3, [r4, #8]
 8007f18:	6823      	ldr	r3, [r4, #0]
 8007f1a:	1c5a      	adds	r2, r3, #1
 8007f1c:	6022      	str	r2, [r4, #0]
 8007f1e:	701e      	strb	r6, [r3, #0]
 8007f20:	6962      	ldr	r2, [r4, #20]
 8007f22:	1c43      	adds	r3, r0, #1
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d004      	beq.n	8007f32 <__swbuf_r+0x6e>
 8007f28:	89a3      	ldrh	r3, [r4, #12]
 8007f2a:	07db      	lsls	r3, r3, #31
 8007f2c:	d5e1      	bpl.n	8007ef2 <__swbuf_r+0x2e>
 8007f2e:	2e0a      	cmp	r6, #10
 8007f30:	d1df      	bne.n	8007ef2 <__swbuf_r+0x2e>
 8007f32:	4621      	mov	r1, r4
 8007f34:	4628      	mov	r0, r5
 8007f36:	f001 fecb 	bl	8009cd0 <_fflush_r>
 8007f3a:	2800      	cmp	r0, #0
 8007f3c:	d0d9      	beq.n	8007ef2 <__swbuf_r+0x2e>
 8007f3e:	e7d6      	b.n	8007eee <__swbuf_r+0x2a>

08007f40 <__swsetup_r>:
 8007f40:	b538      	push	{r3, r4, r5, lr}
 8007f42:	4b29      	ldr	r3, [pc, #164]	@ (8007fe8 <__swsetup_r+0xa8>)
 8007f44:	4605      	mov	r5, r0
 8007f46:	6818      	ldr	r0, [r3, #0]
 8007f48:	460c      	mov	r4, r1
 8007f4a:	b118      	cbz	r0, 8007f54 <__swsetup_r+0x14>
 8007f4c:	6a03      	ldr	r3, [r0, #32]
 8007f4e:	b90b      	cbnz	r3, 8007f54 <__swsetup_r+0x14>
 8007f50:	f7ff fe3a 	bl	8007bc8 <__sinit>
 8007f54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f58:	0719      	lsls	r1, r3, #28
 8007f5a:	d422      	bmi.n	8007fa2 <__swsetup_r+0x62>
 8007f5c:	06da      	lsls	r2, r3, #27
 8007f5e:	d407      	bmi.n	8007f70 <__swsetup_r+0x30>
 8007f60:	2209      	movs	r2, #9
 8007f62:	602a      	str	r2, [r5, #0]
 8007f64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f68:	81a3      	strh	r3, [r4, #12]
 8007f6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f6e:	e033      	b.n	8007fd8 <__swsetup_r+0x98>
 8007f70:	0758      	lsls	r0, r3, #29
 8007f72:	d512      	bpl.n	8007f9a <__swsetup_r+0x5a>
 8007f74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f76:	b141      	cbz	r1, 8007f8a <__swsetup_r+0x4a>
 8007f78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f7c:	4299      	cmp	r1, r3
 8007f7e:	d002      	beq.n	8007f86 <__swsetup_r+0x46>
 8007f80:	4628      	mov	r0, r5
 8007f82:	f000 ff0d 	bl	8008da0 <_free_r>
 8007f86:	2300      	movs	r3, #0
 8007f88:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f8a:	89a3      	ldrh	r3, [r4, #12]
 8007f8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f90:	81a3      	strh	r3, [r4, #12]
 8007f92:	2300      	movs	r3, #0
 8007f94:	6063      	str	r3, [r4, #4]
 8007f96:	6923      	ldr	r3, [r4, #16]
 8007f98:	6023      	str	r3, [r4, #0]
 8007f9a:	89a3      	ldrh	r3, [r4, #12]
 8007f9c:	f043 0308 	orr.w	r3, r3, #8
 8007fa0:	81a3      	strh	r3, [r4, #12]
 8007fa2:	6923      	ldr	r3, [r4, #16]
 8007fa4:	b94b      	cbnz	r3, 8007fba <__swsetup_r+0x7a>
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fb0:	d003      	beq.n	8007fba <__swsetup_r+0x7a>
 8007fb2:	4621      	mov	r1, r4
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	f001 fed9 	bl	8009d6c <__smakebuf_r>
 8007fba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fbe:	f013 0201 	ands.w	r2, r3, #1
 8007fc2:	d00a      	beq.n	8007fda <__swsetup_r+0x9a>
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	60a2      	str	r2, [r4, #8]
 8007fc8:	6962      	ldr	r2, [r4, #20]
 8007fca:	4252      	negs	r2, r2
 8007fcc:	61a2      	str	r2, [r4, #24]
 8007fce:	6922      	ldr	r2, [r4, #16]
 8007fd0:	b942      	cbnz	r2, 8007fe4 <__swsetup_r+0xa4>
 8007fd2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007fd6:	d1c5      	bne.n	8007f64 <__swsetup_r+0x24>
 8007fd8:	bd38      	pop	{r3, r4, r5, pc}
 8007fda:	0799      	lsls	r1, r3, #30
 8007fdc:	bf58      	it	pl
 8007fde:	6962      	ldrpl	r2, [r4, #20]
 8007fe0:	60a2      	str	r2, [r4, #8]
 8007fe2:	e7f4      	b.n	8007fce <__swsetup_r+0x8e>
 8007fe4:	2000      	movs	r0, #0
 8007fe6:	e7f7      	b.n	8007fd8 <__swsetup_r+0x98>
 8007fe8:	20000030 	.word	0x20000030

08007fec <memset>:
 8007fec:	4402      	add	r2, r0
 8007fee:	4603      	mov	r3, r0
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d100      	bne.n	8007ff6 <memset+0xa>
 8007ff4:	4770      	bx	lr
 8007ff6:	f803 1b01 	strb.w	r1, [r3], #1
 8007ffa:	e7f9      	b.n	8007ff0 <memset+0x4>

08007ffc <_localeconv_r>:
 8007ffc:	4800      	ldr	r0, [pc, #0]	@ (8008000 <_localeconv_r+0x4>)
 8007ffe:	4770      	bx	lr
 8008000:	20000170 	.word	0x20000170

08008004 <_close_r>:
 8008004:	b538      	push	{r3, r4, r5, lr}
 8008006:	4d06      	ldr	r5, [pc, #24]	@ (8008020 <_close_r+0x1c>)
 8008008:	2300      	movs	r3, #0
 800800a:	4604      	mov	r4, r0
 800800c:	4608      	mov	r0, r1
 800800e:	602b      	str	r3, [r5, #0]
 8008010:	f7fe fcbe 	bl	8006990 <_close>
 8008014:	1c43      	adds	r3, r0, #1
 8008016:	d102      	bne.n	800801e <_close_r+0x1a>
 8008018:	682b      	ldr	r3, [r5, #0]
 800801a:	b103      	cbz	r3, 800801e <_close_r+0x1a>
 800801c:	6023      	str	r3, [r4, #0]
 800801e:	bd38      	pop	{r3, r4, r5, pc}
 8008020:	200005a8 	.word	0x200005a8

08008024 <_lseek_r>:
 8008024:	b538      	push	{r3, r4, r5, lr}
 8008026:	4d07      	ldr	r5, [pc, #28]	@ (8008044 <_lseek_r+0x20>)
 8008028:	4604      	mov	r4, r0
 800802a:	4608      	mov	r0, r1
 800802c:	4611      	mov	r1, r2
 800802e:	2200      	movs	r2, #0
 8008030:	602a      	str	r2, [r5, #0]
 8008032:	461a      	mov	r2, r3
 8008034:	f7fe fc6d 	bl	8006912 <_lseek>
 8008038:	1c43      	adds	r3, r0, #1
 800803a:	d102      	bne.n	8008042 <_lseek_r+0x1e>
 800803c:	682b      	ldr	r3, [r5, #0]
 800803e:	b103      	cbz	r3, 8008042 <_lseek_r+0x1e>
 8008040:	6023      	str	r3, [r4, #0]
 8008042:	bd38      	pop	{r3, r4, r5, pc}
 8008044:	200005a8 	.word	0x200005a8

08008048 <_read_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4d07      	ldr	r5, [pc, #28]	@ (8008068 <_read_r+0x20>)
 800804c:	4604      	mov	r4, r0
 800804e:	4608      	mov	r0, r1
 8008050:	4611      	mov	r1, r2
 8008052:	2200      	movs	r2, #0
 8008054:	602a      	str	r2, [r5, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	f7fe fc05 	bl	8006866 <_read>
 800805c:	1c43      	adds	r3, r0, #1
 800805e:	d102      	bne.n	8008066 <_read_r+0x1e>
 8008060:	682b      	ldr	r3, [r5, #0]
 8008062:	b103      	cbz	r3, 8008066 <_read_r+0x1e>
 8008064:	6023      	str	r3, [r4, #0]
 8008066:	bd38      	pop	{r3, r4, r5, pc}
 8008068:	200005a8 	.word	0x200005a8

0800806c <_write_r>:
 800806c:	b538      	push	{r3, r4, r5, lr}
 800806e:	4d07      	ldr	r5, [pc, #28]	@ (800808c <_write_r+0x20>)
 8008070:	4604      	mov	r4, r0
 8008072:	4608      	mov	r0, r1
 8008074:	4611      	mov	r1, r2
 8008076:	2200      	movs	r2, #0
 8008078:	602a      	str	r2, [r5, #0]
 800807a:	461a      	mov	r2, r3
 800807c:	f7fe fc5b 	bl	8006936 <_write>
 8008080:	1c43      	adds	r3, r0, #1
 8008082:	d102      	bne.n	800808a <_write_r+0x1e>
 8008084:	682b      	ldr	r3, [r5, #0]
 8008086:	b103      	cbz	r3, 800808a <_write_r+0x1e>
 8008088:	6023      	str	r3, [r4, #0]
 800808a:	bd38      	pop	{r3, r4, r5, pc}
 800808c:	200005a8 	.word	0x200005a8

08008090 <__errno>:
 8008090:	4b01      	ldr	r3, [pc, #4]	@ (8008098 <__errno+0x8>)
 8008092:	6818      	ldr	r0, [r3, #0]
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	20000030 	.word	0x20000030

0800809c <__libc_init_array>:
 800809c:	b570      	push	{r4, r5, r6, lr}
 800809e:	4d0d      	ldr	r5, [pc, #52]	@ (80080d4 <__libc_init_array+0x38>)
 80080a0:	4c0d      	ldr	r4, [pc, #52]	@ (80080d8 <__libc_init_array+0x3c>)
 80080a2:	1b64      	subs	r4, r4, r5
 80080a4:	10a4      	asrs	r4, r4, #2
 80080a6:	2600      	movs	r6, #0
 80080a8:	42a6      	cmp	r6, r4
 80080aa:	d109      	bne.n	80080c0 <__libc_init_array+0x24>
 80080ac:	4d0b      	ldr	r5, [pc, #44]	@ (80080dc <__libc_init_array+0x40>)
 80080ae:	4c0c      	ldr	r4, [pc, #48]	@ (80080e0 <__libc_init_array+0x44>)
 80080b0:	f001 ffe2 	bl	800a078 <_init>
 80080b4:	1b64      	subs	r4, r4, r5
 80080b6:	10a4      	asrs	r4, r4, #2
 80080b8:	2600      	movs	r6, #0
 80080ba:	42a6      	cmp	r6, r4
 80080bc:	d105      	bne.n	80080ca <__libc_init_array+0x2e>
 80080be:	bd70      	pop	{r4, r5, r6, pc}
 80080c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80080c4:	4798      	blx	r3
 80080c6:	3601      	adds	r6, #1
 80080c8:	e7ee      	b.n	80080a8 <__libc_init_array+0xc>
 80080ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ce:	4798      	blx	r3
 80080d0:	3601      	adds	r6, #1
 80080d2:	e7f2      	b.n	80080ba <__libc_init_array+0x1e>
 80080d4:	0800a594 	.word	0x0800a594
 80080d8:	0800a594 	.word	0x0800a594
 80080dc:	0800a594 	.word	0x0800a594
 80080e0:	0800a598 	.word	0x0800a598

080080e4 <__retarget_lock_init_recursive>:
 80080e4:	4770      	bx	lr

080080e6 <__retarget_lock_acquire_recursive>:
 80080e6:	4770      	bx	lr

080080e8 <__retarget_lock_release_recursive>:
 80080e8:	4770      	bx	lr

080080ea <quorem>:
 80080ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ee:	6903      	ldr	r3, [r0, #16]
 80080f0:	690c      	ldr	r4, [r1, #16]
 80080f2:	42a3      	cmp	r3, r4
 80080f4:	4607      	mov	r7, r0
 80080f6:	db7e      	blt.n	80081f6 <quorem+0x10c>
 80080f8:	3c01      	subs	r4, #1
 80080fa:	f101 0814 	add.w	r8, r1, #20
 80080fe:	00a3      	lsls	r3, r4, #2
 8008100:	f100 0514 	add.w	r5, r0, #20
 8008104:	9300      	str	r3, [sp, #0]
 8008106:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800810a:	9301      	str	r3, [sp, #4]
 800810c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008110:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008114:	3301      	adds	r3, #1
 8008116:	429a      	cmp	r2, r3
 8008118:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800811c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008120:	d32e      	bcc.n	8008180 <quorem+0x96>
 8008122:	f04f 0a00 	mov.w	sl, #0
 8008126:	46c4      	mov	ip, r8
 8008128:	46ae      	mov	lr, r5
 800812a:	46d3      	mov	fp, sl
 800812c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008130:	b298      	uxth	r0, r3
 8008132:	fb06 a000 	mla	r0, r6, r0, sl
 8008136:	0c02      	lsrs	r2, r0, #16
 8008138:	0c1b      	lsrs	r3, r3, #16
 800813a:	fb06 2303 	mla	r3, r6, r3, r2
 800813e:	f8de 2000 	ldr.w	r2, [lr]
 8008142:	b280      	uxth	r0, r0
 8008144:	b292      	uxth	r2, r2
 8008146:	1a12      	subs	r2, r2, r0
 8008148:	445a      	add	r2, fp
 800814a:	f8de 0000 	ldr.w	r0, [lr]
 800814e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008152:	b29b      	uxth	r3, r3
 8008154:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008158:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800815c:	b292      	uxth	r2, r2
 800815e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008162:	45e1      	cmp	r9, ip
 8008164:	f84e 2b04 	str.w	r2, [lr], #4
 8008168:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800816c:	d2de      	bcs.n	800812c <quorem+0x42>
 800816e:	9b00      	ldr	r3, [sp, #0]
 8008170:	58eb      	ldr	r3, [r5, r3]
 8008172:	b92b      	cbnz	r3, 8008180 <quorem+0x96>
 8008174:	9b01      	ldr	r3, [sp, #4]
 8008176:	3b04      	subs	r3, #4
 8008178:	429d      	cmp	r5, r3
 800817a:	461a      	mov	r2, r3
 800817c:	d32f      	bcc.n	80081de <quorem+0xf4>
 800817e:	613c      	str	r4, [r7, #16]
 8008180:	4638      	mov	r0, r7
 8008182:	f001 f97f 	bl	8009484 <__mcmp>
 8008186:	2800      	cmp	r0, #0
 8008188:	db25      	blt.n	80081d6 <quorem+0xec>
 800818a:	4629      	mov	r1, r5
 800818c:	2000      	movs	r0, #0
 800818e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008192:	f8d1 c000 	ldr.w	ip, [r1]
 8008196:	fa1f fe82 	uxth.w	lr, r2
 800819a:	fa1f f38c 	uxth.w	r3, ip
 800819e:	eba3 030e 	sub.w	r3, r3, lr
 80081a2:	4403      	add	r3, r0
 80081a4:	0c12      	lsrs	r2, r2, #16
 80081a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80081aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081b4:	45c1      	cmp	r9, r8
 80081b6:	f841 3b04 	str.w	r3, [r1], #4
 80081ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80081be:	d2e6      	bcs.n	800818e <quorem+0xa4>
 80081c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081c8:	b922      	cbnz	r2, 80081d4 <quorem+0xea>
 80081ca:	3b04      	subs	r3, #4
 80081cc:	429d      	cmp	r5, r3
 80081ce:	461a      	mov	r2, r3
 80081d0:	d30b      	bcc.n	80081ea <quorem+0x100>
 80081d2:	613c      	str	r4, [r7, #16]
 80081d4:	3601      	adds	r6, #1
 80081d6:	4630      	mov	r0, r6
 80081d8:	b003      	add	sp, #12
 80081da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081de:	6812      	ldr	r2, [r2, #0]
 80081e0:	3b04      	subs	r3, #4
 80081e2:	2a00      	cmp	r2, #0
 80081e4:	d1cb      	bne.n	800817e <quorem+0x94>
 80081e6:	3c01      	subs	r4, #1
 80081e8:	e7c6      	b.n	8008178 <quorem+0x8e>
 80081ea:	6812      	ldr	r2, [r2, #0]
 80081ec:	3b04      	subs	r3, #4
 80081ee:	2a00      	cmp	r2, #0
 80081f0:	d1ef      	bne.n	80081d2 <quorem+0xe8>
 80081f2:	3c01      	subs	r4, #1
 80081f4:	e7ea      	b.n	80081cc <quorem+0xe2>
 80081f6:	2000      	movs	r0, #0
 80081f8:	e7ee      	b.n	80081d8 <quorem+0xee>
 80081fa:	0000      	movs	r0, r0
 80081fc:	0000      	movs	r0, r0
	...

08008200 <_dtoa_r>:
 8008200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008204:	69c7      	ldr	r7, [r0, #28]
 8008206:	b097      	sub	sp, #92	@ 0x5c
 8008208:	ed8d 0b04 	vstr	d0, [sp, #16]
 800820c:	ec55 4b10 	vmov	r4, r5, d0
 8008210:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008212:	9107      	str	r1, [sp, #28]
 8008214:	4681      	mov	r9, r0
 8008216:	920c      	str	r2, [sp, #48]	@ 0x30
 8008218:	9311      	str	r3, [sp, #68]	@ 0x44
 800821a:	b97f      	cbnz	r7, 800823c <_dtoa_r+0x3c>
 800821c:	2010      	movs	r0, #16
 800821e:	f000 fe09 	bl	8008e34 <malloc>
 8008222:	4602      	mov	r2, r0
 8008224:	f8c9 001c 	str.w	r0, [r9, #28]
 8008228:	b920      	cbnz	r0, 8008234 <_dtoa_r+0x34>
 800822a:	4ba9      	ldr	r3, [pc, #676]	@ (80084d0 <_dtoa_r+0x2d0>)
 800822c:	21ef      	movs	r1, #239	@ 0xef
 800822e:	48a9      	ldr	r0, [pc, #676]	@ (80084d4 <_dtoa_r+0x2d4>)
 8008230:	f001 fe32 	bl	8009e98 <__assert_func>
 8008234:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008238:	6007      	str	r7, [r0, #0]
 800823a:	60c7      	str	r7, [r0, #12]
 800823c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008240:	6819      	ldr	r1, [r3, #0]
 8008242:	b159      	cbz	r1, 800825c <_dtoa_r+0x5c>
 8008244:	685a      	ldr	r2, [r3, #4]
 8008246:	604a      	str	r2, [r1, #4]
 8008248:	2301      	movs	r3, #1
 800824a:	4093      	lsls	r3, r2
 800824c:	608b      	str	r3, [r1, #8]
 800824e:	4648      	mov	r0, r9
 8008250:	f000 fee6 	bl	8009020 <_Bfree>
 8008254:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008258:	2200      	movs	r2, #0
 800825a:	601a      	str	r2, [r3, #0]
 800825c:	1e2b      	subs	r3, r5, #0
 800825e:	bfb9      	ittee	lt
 8008260:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008264:	9305      	strlt	r3, [sp, #20]
 8008266:	2300      	movge	r3, #0
 8008268:	6033      	strge	r3, [r6, #0]
 800826a:	9f05      	ldr	r7, [sp, #20]
 800826c:	4b9a      	ldr	r3, [pc, #616]	@ (80084d8 <_dtoa_r+0x2d8>)
 800826e:	bfbc      	itt	lt
 8008270:	2201      	movlt	r2, #1
 8008272:	6032      	strlt	r2, [r6, #0]
 8008274:	43bb      	bics	r3, r7
 8008276:	d112      	bne.n	800829e <_dtoa_r+0x9e>
 8008278:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800827a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800827e:	6013      	str	r3, [r2, #0]
 8008280:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008284:	4323      	orrs	r3, r4
 8008286:	f000 855a 	beq.w	8008d3e <_dtoa_r+0xb3e>
 800828a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800828c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80084ec <_dtoa_r+0x2ec>
 8008290:	2b00      	cmp	r3, #0
 8008292:	f000 855c 	beq.w	8008d4e <_dtoa_r+0xb4e>
 8008296:	f10a 0303 	add.w	r3, sl, #3
 800829a:	f000 bd56 	b.w	8008d4a <_dtoa_r+0xb4a>
 800829e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80082a2:	2200      	movs	r2, #0
 80082a4:	ec51 0b17 	vmov	r0, r1, d7
 80082a8:	2300      	movs	r3, #0
 80082aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80082ae:	f7f8 fc13 	bl	8000ad8 <__aeabi_dcmpeq>
 80082b2:	4680      	mov	r8, r0
 80082b4:	b158      	cbz	r0, 80082ce <_dtoa_r+0xce>
 80082b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80082b8:	2301      	movs	r3, #1
 80082ba:	6013      	str	r3, [r2, #0]
 80082bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082be:	b113      	cbz	r3, 80082c6 <_dtoa_r+0xc6>
 80082c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80082c2:	4b86      	ldr	r3, [pc, #536]	@ (80084dc <_dtoa_r+0x2dc>)
 80082c4:	6013      	str	r3, [r2, #0]
 80082c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80084f0 <_dtoa_r+0x2f0>
 80082ca:	f000 bd40 	b.w	8008d4e <_dtoa_r+0xb4e>
 80082ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80082d2:	aa14      	add	r2, sp, #80	@ 0x50
 80082d4:	a915      	add	r1, sp, #84	@ 0x54
 80082d6:	4648      	mov	r0, r9
 80082d8:	f001 f984 	bl	80095e4 <__d2b>
 80082dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80082e0:	9002      	str	r0, [sp, #8]
 80082e2:	2e00      	cmp	r6, #0
 80082e4:	d078      	beq.n	80083d8 <_dtoa_r+0x1d8>
 80082e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80082ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80082f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80082fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008300:	4619      	mov	r1, r3
 8008302:	2200      	movs	r2, #0
 8008304:	4b76      	ldr	r3, [pc, #472]	@ (80084e0 <_dtoa_r+0x2e0>)
 8008306:	f7f7 ffc7 	bl	8000298 <__aeabi_dsub>
 800830a:	a36b      	add	r3, pc, #428	@ (adr r3, 80084b8 <_dtoa_r+0x2b8>)
 800830c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008310:	f7f8 f97a 	bl	8000608 <__aeabi_dmul>
 8008314:	a36a      	add	r3, pc, #424	@ (adr r3, 80084c0 <_dtoa_r+0x2c0>)
 8008316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831a:	f7f7 ffbf 	bl	800029c <__adddf3>
 800831e:	4604      	mov	r4, r0
 8008320:	4630      	mov	r0, r6
 8008322:	460d      	mov	r5, r1
 8008324:	f7f8 f906 	bl	8000534 <__aeabi_i2d>
 8008328:	a367      	add	r3, pc, #412	@ (adr r3, 80084c8 <_dtoa_r+0x2c8>)
 800832a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832e:	f7f8 f96b 	bl	8000608 <__aeabi_dmul>
 8008332:	4602      	mov	r2, r0
 8008334:	460b      	mov	r3, r1
 8008336:	4620      	mov	r0, r4
 8008338:	4629      	mov	r1, r5
 800833a:	f7f7 ffaf 	bl	800029c <__adddf3>
 800833e:	4604      	mov	r4, r0
 8008340:	460d      	mov	r5, r1
 8008342:	f7f8 fc11 	bl	8000b68 <__aeabi_d2iz>
 8008346:	2200      	movs	r2, #0
 8008348:	4607      	mov	r7, r0
 800834a:	2300      	movs	r3, #0
 800834c:	4620      	mov	r0, r4
 800834e:	4629      	mov	r1, r5
 8008350:	f7f8 fbcc 	bl	8000aec <__aeabi_dcmplt>
 8008354:	b140      	cbz	r0, 8008368 <_dtoa_r+0x168>
 8008356:	4638      	mov	r0, r7
 8008358:	f7f8 f8ec 	bl	8000534 <__aeabi_i2d>
 800835c:	4622      	mov	r2, r4
 800835e:	462b      	mov	r3, r5
 8008360:	f7f8 fbba 	bl	8000ad8 <__aeabi_dcmpeq>
 8008364:	b900      	cbnz	r0, 8008368 <_dtoa_r+0x168>
 8008366:	3f01      	subs	r7, #1
 8008368:	2f16      	cmp	r7, #22
 800836a:	d852      	bhi.n	8008412 <_dtoa_r+0x212>
 800836c:	4b5d      	ldr	r3, [pc, #372]	@ (80084e4 <_dtoa_r+0x2e4>)
 800836e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008376:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800837a:	f7f8 fbb7 	bl	8000aec <__aeabi_dcmplt>
 800837e:	2800      	cmp	r0, #0
 8008380:	d049      	beq.n	8008416 <_dtoa_r+0x216>
 8008382:	3f01      	subs	r7, #1
 8008384:	2300      	movs	r3, #0
 8008386:	9310      	str	r3, [sp, #64]	@ 0x40
 8008388:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800838a:	1b9b      	subs	r3, r3, r6
 800838c:	1e5a      	subs	r2, r3, #1
 800838e:	bf45      	ittet	mi
 8008390:	f1c3 0301 	rsbmi	r3, r3, #1
 8008394:	9300      	strmi	r3, [sp, #0]
 8008396:	2300      	movpl	r3, #0
 8008398:	2300      	movmi	r3, #0
 800839a:	9206      	str	r2, [sp, #24]
 800839c:	bf54      	ite	pl
 800839e:	9300      	strpl	r3, [sp, #0]
 80083a0:	9306      	strmi	r3, [sp, #24]
 80083a2:	2f00      	cmp	r7, #0
 80083a4:	db39      	blt.n	800841a <_dtoa_r+0x21a>
 80083a6:	9b06      	ldr	r3, [sp, #24]
 80083a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80083aa:	443b      	add	r3, r7
 80083ac:	9306      	str	r3, [sp, #24]
 80083ae:	2300      	movs	r3, #0
 80083b0:	9308      	str	r3, [sp, #32]
 80083b2:	9b07      	ldr	r3, [sp, #28]
 80083b4:	2b09      	cmp	r3, #9
 80083b6:	d863      	bhi.n	8008480 <_dtoa_r+0x280>
 80083b8:	2b05      	cmp	r3, #5
 80083ba:	bfc4      	itt	gt
 80083bc:	3b04      	subgt	r3, #4
 80083be:	9307      	strgt	r3, [sp, #28]
 80083c0:	9b07      	ldr	r3, [sp, #28]
 80083c2:	f1a3 0302 	sub.w	r3, r3, #2
 80083c6:	bfcc      	ite	gt
 80083c8:	2400      	movgt	r4, #0
 80083ca:	2401      	movle	r4, #1
 80083cc:	2b03      	cmp	r3, #3
 80083ce:	d863      	bhi.n	8008498 <_dtoa_r+0x298>
 80083d0:	e8df f003 	tbb	[pc, r3]
 80083d4:	2b375452 	.word	0x2b375452
 80083d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80083dc:	441e      	add	r6, r3
 80083de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80083e2:	2b20      	cmp	r3, #32
 80083e4:	bfc1      	itttt	gt
 80083e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80083ea:	409f      	lslgt	r7, r3
 80083ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80083f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80083f4:	bfd6      	itet	le
 80083f6:	f1c3 0320 	rsble	r3, r3, #32
 80083fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80083fe:	fa04 f003 	lslle.w	r0, r4, r3
 8008402:	f7f8 f887 	bl	8000514 <__aeabi_ui2d>
 8008406:	2201      	movs	r2, #1
 8008408:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800840c:	3e01      	subs	r6, #1
 800840e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008410:	e776      	b.n	8008300 <_dtoa_r+0x100>
 8008412:	2301      	movs	r3, #1
 8008414:	e7b7      	b.n	8008386 <_dtoa_r+0x186>
 8008416:	9010      	str	r0, [sp, #64]	@ 0x40
 8008418:	e7b6      	b.n	8008388 <_dtoa_r+0x188>
 800841a:	9b00      	ldr	r3, [sp, #0]
 800841c:	1bdb      	subs	r3, r3, r7
 800841e:	9300      	str	r3, [sp, #0]
 8008420:	427b      	negs	r3, r7
 8008422:	9308      	str	r3, [sp, #32]
 8008424:	2300      	movs	r3, #0
 8008426:	930d      	str	r3, [sp, #52]	@ 0x34
 8008428:	e7c3      	b.n	80083b2 <_dtoa_r+0x1b2>
 800842a:	2301      	movs	r3, #1
 800842c:	9309      	str	r3, [sp, #36]	@ 0x24
 800842e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008430:	eb07 0b03 	add.w	fp, r7, r3
 8008434:	f10b 0301 	add.w	r3, fp, #1
 8008438:	2b01      	cmp	r3, #1
 800843a:	9303      	str	r3, [sp, #12]
 800843c:	bfb8      	it	lt
 800843e:	2301      	movlt	r3, #1
 8008440:	e006      	b.n	8008450 <_dtoa_r+0x250>
 8008442:	2301      	movs	r3, #1
 8008444:	9309      	str	r3, [sp, #36]	@ 0x24
 8008446:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008448:	2b00      	cmp	r3, #0
 800844a:	dd28      	ble.n	800849e <_dtoa_r+0x29e>
 800844c:	469b      	mov	fp, r3
 800844e:	9303      	str	r3, [sp, #12]
 8008450:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008454:	2100      	movs	r1, #0
 8008456:	2204      	movs	r2, #4
 8008458:	f102 0514 	add.w	r5, r2, #20
 800845c:	429d      	cmp	r5, r3
 800845e:	d926      	bls.n	80084ae <_dtoa_r+0x2ae>
 8008460:	6041      	str	r1, [r0, #4]
 8008462:	4648      	mov	r0, r9
 8008464:	f000 fd9c 	bl	8008fa0 <_Balloc>
 8008468:	4682      	mov	sl, r0
 800846a:	2800      	cmp	r0, #0
 800846c:	d142      	bne.n	80084f4 <_dtoa_r+0x2f4>
 800846e:	4b1e      	ldr	r3, [pc, #120]	@ (80084e8 <_dtoa_r+0x2e8>)
 8008470:	4602      	mov	r2, r0
 8008472:	f240 11af 	movw	r1, #431	@ 0x1af
 8008476:	e6da      	b.n	800822e <_dtoa_r+0x2e>
 8008478:	2300      	movs	r3, #0
 800847a:	e7e3      	b.n	8008444 <_dtoa_r+0x244>
 800847c:	2300      	movs	r3, #0
 800847e:	e7d5      	b.n	800842c <_dtoa_r+0x22c>
 8008480:	2401      	movs	r4, #1
 8008482:	2300      	movs	r3, #0
 8008484:	9307      	str	r3, [sp, #28]
 8008486:	9409      	str	r4, [sp, #36]	@ 0x24
 8008488:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800848c:	2200      	movs	r2, #0
 800848e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008492:	2312      	movs	r3, #18
 8008494:	920c      	str	r2, [sp, #48]	@ 0x30
 8008496:	e7db      	b.n	8008450 <_dtoa_r+0x250>
 8008498:	2301      	movs	r3, #1
 800849a:	9309      	str	r3, [sp, #36]	@ 0x24
 800849c:	e7f4      	b.n	8008488 <_dtoa_r+0x288>
 800849e:	f04f 0b01 	mov.w	fp, #1
 80084a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80084a6:	465b      	mov	r3, fp
 80084a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80084ac:	e7d0      	b.n	8008450 <_dtoa_r+0x250>
 80084ae:	3101      	adds	r1, #1
 80084b0:	0052      	lsls	r2, r2, #1
 80084b2:	e7d1      	b.n	8008458 <_dtoa_r+0x258>
 80084b4:	f3af 8000 	nop.w
 80084b8:	636f4361 	.word	0x636f4361
 80084bc:	3fd287a7 	.word	0x3fd287a7
 80084c0:	8b60c8b3 	.word	0x8b60c8b3
 80084c4:	3fc68a28 	.word	0x3fc68a28
 80084c8:	509f79fb 	.word	0x509f79fb
 80084cc:	3fd34413 	.word	0x3fd34413
 80084d0:	0800a255 	.word	0x0800a255
 80084d4:	0800a26c 	.word	0x0800a26c
 80084d8:	7ff00000 	.word	0x7ff00000
 80084dc:	0800a225 	.word	0x0800a225
 80084e0:	3ff80000 	.word	0x3ff80000
 80084e4:	0800a3c0 	.word	0x0800a3c0
 80084e8:	0800a2c4 	.word	0x0800a2c4
 80084ec:	0800a251 	.word	0x0800a251
 80084f0:	0800a224 	.word	0x0800a224
 80084f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80084f8:	6018      	str	r0, [r3, #0]
 80084fa:	9b03      	ldr	r3, [sp, #12]
 80084fc:	2b0e      	cmp	r3, #14
 80084fe:	f200 80a1 	bhi.w	8008644 <_dtoa_r+0x444>
 8008502:	2c00      	cmp	r4, #0
 8008504:	f000 809e 	beq.w	8008644 <_dtoa_r+0x444>
 8008508:	2f00      	cmp	r7, #0
 800850a:	dd33      	ble.n	8008574 <_dtoa_r+0x374>
 800850c:	4b9c      	ldr	r3, [pc, #624]	@ (8008780 <_dtoa_r+0x580>)
 800850e:	f007 020f 	and.w	r2, r7, #15
 8008512:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008516:	ed93 7b00 	vldr	d7, [r3]
 800851a:	05f8      	lsls	r0, r7, #23
 800851c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008520:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008524:	d516      	bpl.n	8008554 <_dtoa_r+0x354>
 8008526:	4b97      	ldr	r3, [pc, #604]	@ (8008784 <_dtoa_r+0x584>)
 8008528:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800852c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008530:	f7f8 f994 	bl	800085c <__aeabi_ddiv>
 8008534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008538:	f004 040f 	and.w	r4, r4, #15
 800853c:	2603      	movs	r6, #3
 800853e:	4d91      	ldr	r5, [pc, #580]	@ (8008784 <_dtoa_r+0x584>)
 8008540:	b954      	cbnz	r4, 8008558 <_dtoa_r+0x358>
 8008542:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008546:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800854a:	f7f8 f987 	bl	800085c <__aeabi_ddiv>
 800854e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008552:	e028      	b.n	80085a6 <_dtoa_r+0x3a6>
 8008554:	2602      	movs	r6, #2
 8008556:	e7f2      	b.n	800853e <_dtoa_r+0x33e>
 8008558:	07e1      	lsls	r1, r4, #31
 800855a:	d508      	bpl.n	800856e <_dtoa_r+0x36e>
 800855c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008560:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008564:	f7f8 f850 	bl	8000608 <__aeabi_dmul>
 8008568:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800856c:	3601      	adds	r6, #1
 800856e:	1064      	asrs	r4, r4, #1
 8008570:	3508      	adds	r5, #8
 8008572:	e7e5      	b.n	8008540 <_dtoa_r+0x340>
 8008574:	f000 80af 	beq.w	80086d6 <_dtoa_r+0x4d6>
 8008578:	427c      	negs	r4, r7
 800857a:	4b81      	ldr	r3, [pc, #516]	@ (8008780 <_dtoa_r+0x580>)
 800857c:	4d81      	ldr	r5, [pc, #516]	@ (8008784 <_dtoa_r+0x584>)
 800857e:	f004 020f 	and.w	r2, r4, #15
 8008582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800858e:	f7f8 f83b 	bl	8000608 <__aeabi_dmul>
 8008592:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008596:	1124      	asrs	r4, r4, #4
 8008598:	2300      	movs	r3, #0
 800859a:	2602      	movs	r6, #2
 800859c:	2c00      	cmp	r4, #0
 800859e:	f040 808f 	bne.w	80086c0 <_dtoa_r+0x4c0>
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1d3      	bne.n	800854e <_dtoa_r+0x34e>
 80085a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80085a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f000 8094 	beq.w	80086da <_dtoa_r+0x4da>
 80085b2:	4b75      	ldr	r3, [pc, #468]	@ (8008788 <_dtoa_r+0x588>)
 80085b4:	2200      	movs	r2, #0
 80085b6:	4620      	mov	r0, r4
 80085b8:	4629      	mov	r1, r5
 80085ba:	f7f8 fa97 	bl	8000aec <__aeabi_dcmplt>
 80085be:	2800      	cmp	r0, #0
 80085c0:	f000 808b 	beq.w	80086da <_dtoa_r+0x4da>
 80085c4:	9b03      	ldr	r3, [sp, #12]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	f000 8087 	beq.w	80086da <_dtoa_r+0x4da>
 80085cc:	f1bb 0f00 	cmp.w	fp, #0
 80085d0:	dd34      	ble.n	800863c <_dtoa_r+0x43c>
 80085d2:	4620      	mov	r0, r4
 80085d4:	4b6d      	ldr	r3, [pc, #436]	@ (800878c <_dtoa_r+0x58c>)
 80085d6:	2200      	movs	r2, #0
 80085d8:	4629      	mov	r1, r5
 80085da:	f7f8 f815 	bl	8000608 <__aeabi_dmul>
 80085de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085e2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80085e6:	3601      	adds	r6, #1
 80085e8:	465c      	mov	r4, fp
 80085ea:	4630      	mov	r0, r6
 80085ec:	f7f7 ffa2 	bl	8000534 <__aeabi_i2d>
 80085f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085f4:	f7f8 f808 	bl	8000608 <__aeabi_dmul>
 80085f8:	4b65      	ldr	r3, [pc, #404]	@ (8008790 <_dtoa_r+0x590>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	f7f7 fe4e 	bl	800029c <__adddf3>
 8008600:	4605      	mov	r5, r0
 8008602:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008606:	2c00      	cmp	r4, #0
 8008608:	d16a      	bne.n	80086e0 <_dtoa_r+0x4e0>
 800860a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800860e:	4b61      	ldr	r3, [pc, #388]	@ (8008794 <_dtoa_r+0x594>)
 8008610:	2200      	movs	r2, #0
 8008612:	f7f7 fe41 	bl	8000298 <__aeabi_dsub>
 8008616:	4602      	mov	r2, r0
 8008618:	460b      	mov	r3, r1
 800861a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800861e:	462a      	mov	r2, r5
 8008620:	4633      	mov	r3, r6
 8008622:	f7f8 fa81 	bl	8000b28 <__aeabi_dcmpgt>
 8008626:	2800      	cmp	r0, #0
 8008628:	f040 8298 	bne.w	8008b5c <_dtoa_r+0x95c>
 800862c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008630:	462a      	mov	r2, r5
 8008632:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008636:	f7f8 fa59 	bl	8000aec <__aeabi_dcmplt>
 800863a:	bb38      	cbnz	r0, 800868c <_dtoa_r+0x48c>
 800863c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008640:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008644:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008646:	2b00      	cmp	r3, #0
 8008648:	f2c0 8157 	blt.w	80088fa <_dtoa_r+0x6fa>
 800864c:	2f0e      	cmp	r7, #14
 800864e:	f300 8154 	bgt.w	80088fa <_dtoa_r+0x6fa>
 8008652:	4b4b      	ldr	r3, [pc, #300]	@ (8008780 <_dtoa_r+0x580>)
 8008654:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008658:	ed93 7b00 	vldr	d7, [r3]
 800865c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800865e:	2b00      	cmp	r3, #0
 8008660:	ed8d 7b00 	vstr	d7, [sp]
 8008664:	f280 80e5 	bge.w	8008832 <_dtoa_r+0x632>
 8008668:	9b03      	ldr	r3, [sp, #12]
 800866a:	2b00      	cmp	r3, #0
 800866c:	f300 80e1 	bgt.w	8008832 <_dtoa_r+0x632>
 8008670:	d10c      	bne.n	800868c <_dtoa_r+0x48c>
 8008672:	4b48      	ldr	r3, [pc, #288]	@ (8008794 <_dtoa_r+0x594>)
 8008674:	2200      	movs	r2, #0
 8008676:	ec51 0b17 	vmov	r0, r1, d7
 800867a:	f7f7 ffc5 	bl	8000608 <__aeabi_dmul>
 800867e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008682:	f7f8 fa47 	bl	8000b14 <__aeabi_dcmpge>
 8008686:	2800      	cmp	r0, #0
 8008688:	f000 8266 	beq.w	8008b58 <_dtoa_r+0x958>
 800868c:	2400      	movs	r4, #0
 800868e:	4625      	mov	r5, r4
 8008690:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008692:	4656      	mov	r6, sl
 8008694:	ea6f 0803 	mvn.w	r8, r3
 8008698:	2700      	movs	r7, #0
 800869a:	4621      	mov	r1, r4
 800869c:	4648      	mov	r0, r9
 800869e:	f000 fcbf 	bl	8009020 <_Bfree>
 80086a2:	2d00      	cmp	r5, #0
 80086a4:	f000 80bd 	beq.w	8008822 <_dtoa_r+0x622>
 80086a8:	b12f      	cbz	r7, 80086b6 <_dtoa_r+0x4b6>
 80086aa:	42af      	cmp	r7, r5
 80086ac:	d003      	beq.n	80086b6 <_dtoa_r+0x4b6>
 80086ae:	4639      	mov	r1, r7
 80086b0:	4648      	mov	r0, r9
 80086b2:	f000 fcb5 	bl	8009020 <_Bfree>
 80086b6:	4629      	mov	r1, r5
 80086b8:	4648      	mov	r0, r9
 80086ba:	f000 fcb1 	bl	8009020 <_Bfree>
 80086be:	e0b0      	b.n	8008822 <_dtoa_r+0x622>
 80086c0:	07e2      	lsls	r2, r4, #31
 80086c2:	d505      	bpl.n	80086d0 <_dtoa_r+0x4d0>
 80086c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086c8:	f7f7 ff9e 	bl	8000608 <__aeabi_dmul>
 80086cc:	3601      	adds	r6, #1
 80086ce:	2301      	movs	r3, #1
 80086d0:	1064      	asrs	r4, r4, #1
 80086d2:	3508      	adds	r5, #8
 80086d4:	e762      	b.n	800859c <_dtoa_r+0x39c>
 80086d6:	2602      	movs	r6, #2
 80086d8:	e765      	b.n	80085a6 <_dtoa_r+0x3a6>
 80086da:	9c03      	ldr	r4, [sp, #12]
 80086dc:	46b8      	mov	r8, r7
 80086de:	e784      	b.n	80085ea <_dtoa_r+0x3ea>
 80086e0:	4b27      	ldr	r3, [pc, #156]	@ (8008780 <_dtoa_r+0x580>)
 80086e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80086e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086ec:	4454      	add	r4, sl
 80086ee:	2900      	cmp	r1, #0
 80086f0:	d054      	beq.n	800879c <_dtoa_r+0x59c>
 80086f2:	4929      	ldr	r1, [pc, #164]	@ (8008798 <_dtoa_r+0x598>)
 80086f4:	2000      	movs	r0, #0
 80086f6:	f7f8 f8b1 	bl	800085c <__aeabi_ddiv>
 80086fa:	4633      	mov	r3, r6
 80086fc:	462a      	mov	r2, r5
 80086fe:	f7f7 fdcb 	bl	8000298 <__aeabi_dsub>
 8008702:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008706:	4656      	mov	r6, sl
 8008708:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800870c:	f7f8 fa2c 	bl	8000b68 <__aeabi_d2iz>
 8008710:	4605      	mov	r5, r0
 8008712:	f7f7 ff0f 	bl	8000534 <__aeabi_i2d>
 8008716:	4602      	mov	r2, r0
 8008718:	460b      	mov	r3, r1
 800871a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800871e:	f7f7 fdbb 	bl	8000298 <__aeabi_dsub>
 8008722:	3530      	adds	r5, #48	@ 0x30
 8008724:	4602      	mov	r2, r0
 8008726:	460b      	mov	r3, r1
 8008728:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800872c:	f806 5b01 	strb.w	r5, [r6], #1
 8008730:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008734:	f7f8 f9da 	bl	8000aec <__aeabi_dcmplt>
 8008738:	2800      	cmp	r0, #0
 800873a:	d172      	bne.n	8008822 <_dtoa_r+0x622>
 800873c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008740:	4911      	ldr	r1, [pc, #68]	@ (8008788 <_dtoa_r+0x588>)
 8008742:	2000      	movs	r0, #0
 8008744:	f7f7 fda8 	bl	8000298 <__aeabi_dsub>
 8008748:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800874c:	f7f8 f9ce 	bl	8000aec <__aeabi_dcmplt>
 8008750:	2800      	cmp	r0, #0
 8008752:	f040 80b4 	bne.w	80088be <_dtoa_r+0x6be>
 8008756:	42a6      	cmp	r6, r4
 8008758:	f43f af70 	beq.w	800863c <_dtoa_r+0x43c>
 800875c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008760:	4b0a      	ldr	r3, [pc, #40]	@ (800878c <_dtoa_r+0x58c>)
 8008762:	2200      	movs	r2, #0
 8008764:	f7f7 ff50 	bl	8000608 <__aeabi_dmul>
 8008768:	4b08      	ldr	r3, [pc, #32]	@ (800878c <_dtoa_r+0x58c>)
 800876a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800876e:	2200      	movs	r2, #0
 8008770:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008774:	f7f7 ff48 	bl	8000608 <__aeabi_dmul>
 8008778:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800877c:	e7c4      	b.n	8008708 <_dtoa_r+0x508>
 800877e:	bf00      	nop
 8008780:	0800a3c0 	.word	0x0800a3c0
 8008784:	0800a398 	.word	0x0800a398
 8008788:	3ff00000 	.word	0x3ff00000
 800878c:	40240000 	.word	0x40240000
 8008790:	401c0000 	.word	0x401c0000
 8008794:	40140000 	.word	0x40140000
 8008798:	3fe00000 	.word	0x3fe00000
 800879c:	4631      	mov	r1, r6
 800879e:	4628      	mov	r0, r5
 80087a0:	f7f7 ff32 	bl	8000608 <__aeabi_dmul>
 80087a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80087a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80087aa:	4656      	mov	r6, sl
 80087ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087b0:	f7f8 f9da 	bl	8000b68 <__aeabi_d2iz>
 80087b4:	4605      	mov	r5, r0
 80087b6:	f7f7 febd 	bl	8000534 <__aeabi_i2d>
 80087ba:	4602      	mov	r2, r0
 80087bc:	460b      	mov	r3, r1
 80087be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087c2:	f7f7 fd69 	bl	8000298 <__aeabi_dsub>
 80087c6:	3530      	adds	r5, #48	@ 0x30
 80087c8:	f806 5b01 	strb.w	r5, [r6], #1
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	42a6      	cmp	r6, r4
 80087d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80087d6:	f04f 0200 	mov.w	r2, #0
 80087da:	d124      	bne.n	8008826 <_dtoa_r+0x626>
 80087dc:	4baf      	ldr	r3, [pc, #700]	@ (8008a9c <_dtoa_r+0x89c>)
 80087de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80087e2:	f7f7 fd5b 	bl	800029c <__adddf3>
 80087e6:	4602      	mov	r2, r0
 80087e8:	460b      	mov	r3, r1
 80087ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087ee:	f7f8 f99b 	bl	8000b28 <__aeabi_dcmpgt>
 80087f2:	2800      	cmp	r0, #0
 80087f4:	d163      	bne.n	80088be <_dtoa_r+0x6be>
 80087f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80087fa:	49a8      	ldr	r1, [pc, #672]	@ (8008a9c <_dtoa_r+0x89c>)
 80087fc:	2000      	movs	r0, #0
 80087fe:	f7f7 fd4b 	bl	8000298 <__aeabi_dsub>
 8008802:	4602      	mov	r2, r0
 8008804:	460b      	mov	r3, r1
 8008806:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800880a:	f7f8 f96f 	bl	8000aec <__aeabi_dcmplt>
 800880e:	2800      	cmp	r0, #0
 8008810:	f43f af14 	beq.w	800863c <_dtoa_r+0x43c>
 8008814:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008816:	1e73      	subs	r3, r6, #1
 8008818:	9313      	str	r3, [sp, #76]	@ 0x4c
 800881a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800881e:	2b30      	cmp	r3, #48	@ 0x30
 8008820:	d0f8      	beq.n	8008814 <_dtoa_r+0x614>
 8008822:	4647      	mov	r7, r8
 8008824:	e03b      	b.n	800889e <_dtoa_r+0x69e>
 8008826:	4b9e      	ldr	r3, [pc, #632]	@ (8008aa0 <_dtoa_r+0x8a0>)
 8008828:	f7f7 feee 	bl	8000608 <__aeabi_dmul>
 800882c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008830:	e7bc      	b.n	80087ac <_dtoa_r+0x5ac>
 8008832:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008836:	4656      	mov	r6, sl
 8008838:	e9dd 2300 	ldrd	r2, r3, [sp]
 800883c:	4620      	mov	r0, r4
 800883e:	4629      	mov	r1, r5
 8008840:	f7f8 f80c 	bl	800085c <__aeabi_ddiv>
 8008844:	f7f8 f990 	bl	8000b68 <__aeabi_d2iz>
 8008848:	4680      	mov	r8, r0
 800884a:	f7f7 fe73 	bl	8000534 <__aeabi_i2d>
 800884e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008852:	f7f7 fed9 	bl	8000608 <__aeabi_dmul>
 8008856:	4602      	mov	r2, r0
 8008858:	460b      	mov	r3, r1
 800885a:	4620      	mov	r0, r4
 800885c:	4629      	mov	r1, r5
 800885e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008862:	f7f7 fd19 	bl	8000298 <__aeabi_dsub>
 8008866:	f806 4b01 	strb.w	r4, [r6], #1
 800886a:	9d03      	ldr	r5, [sp, #12]
 800886c:	eba6 040a 	sub.w	r4, r6, sl
 8008870:	42a5      	cmp	r5, r4
 8008872:	4602      	mov	r2, r0
 8008874:	460b      	mov	r3, r1
 8008876:	d133      	bne.n	80088e0 <_dtoa_r+0x6e0>
 8008878:	f7f7 fd10 	bl	800029c <__adddf3>
 800887c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008880:	4604      	mov	r4, r0
 8008882:	460d      	mov	r5, r1
 8008884:	f7f8 f950 	bl	8000b28 <__aeabi_dcmpgt>
 8008888:	b9c0      	cbnz	r0, 80088bc <_dtoa_r+0x6bc>
 800888a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800888e:	4620      	mov	r0, r4
 8008890:	4629      	mov	r1, r5
 8008892:	f7f8 f921 	bl	8000ad8 <__aeabi_dcmpeq>
 8008896:	b110      	cbz	r0, 800889e <_dtoa_r+0x69e>
 8008898:	f018 0f01 	tst.w	r8, #1
 800889c:	d10e      	bne.n	80088bc <_dtoa_r+0x6bc>
 800889e:	9902      	ldr	r1, [sp, #8]
 80088a0:	4648      	mov	r0, r9
 80088a2:	f000 fbbd 	bl	8009020 <_Bfree>
 80088a6:	2300      	movs	r3, #0
 80088a8:	7033      	strb	r3, [r6, #0]
 80088aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80088ac:	3701      	adds	r7, #1
 80088ae:	601f      	str	r7, [r3, #0]
 80088b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f000 824b 	beq.w	8008d4e <_dtoa_r+0xb4e>
 80088b8:	601e      	str	r6, [r3, #0]
 80088ba:	e248      	b.n	8008d4e <_dtoa_r+0xb4e>
 80088bc:	46b8      	mov	r8, r7
 80088be:	4633      	mov	r3, r6
 80088c0:	461e      	mov	r6, r3
 80088c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088c6:	2a39      	cmp	r2, #57	@ 0x39
 80088c8:	d106      	bne.n	80088d8 <_dtoa_r+0x6d8>
 80088ca:	459a      	cmp	sl, r3
 80088cc:	d1f8      	bne.n	80088c0 <_dtoa_r+0x6c0>
 80088ce:	2230      	movs	r2, #48	@ 0x30
 80088d0:	f108 0801 	add.w	r8, r8, #1
 80088d4:	f88a 2000 	strb.w	r2, [sl]
 80088d8:	781a      	ldrb	r2, [r3, #0]
 80088da:	3201      	adds	r2, #1
 80088dc:	701a      	strb	r2, [r3, #0]
 80088de:	e7a0      	b.n	8008822 <_dtoa_r+0x622>
 80088e0:	4b6f      	ldr	r3, [pc, #444]	@ (8008aa0 <_dtoa_r+0x8a0>)
 80088e2:	2200      	movs	r2, #0
 80088e4:	f7f7 fe90 	bl	8000608 <__aeabi_dmul>
 80088e8:	2200      	movs	r2, #0
 80088ea:	2300      	movs	r3, #0
 80088ec:	4604      	mov	r4, r0
 80088ee:	460d      	mov	r5, r1
 80088f0:	f7f8 f8f2 	bl	8000ad8 <__aeabi_dcmpeq>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d09f      	beq.n	8008838 <_dtoa_r+0x638>
 80088f8:	e7d1      	b.n	800889e <_dtoa_r+0x69e>
 80088fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088fc:	2a00      	cmp	r2, #0
 80088fe:	f000 80ea 	beq.w	8008ad6 <_dtoa_r+0x8d6>
 8008902:	9a07      	ldr	r2, [sp, #28]
 8008904:	2a01      	cmp	r2, #1
 8008906:	f300 80cd 	bgt.w	8008aa4 <_dtoa_r+0x8a4>
 800890a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800890c:	2a00      	cmp	r2, #0
 800890e:	f000 80c1 	beq.w	8008a94 <_dtoa_r+0x894>
 8008912:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008916:	9c08      	ldr	r4, [sp, #32]
 8008918:	9e00      	ldr	r6, [sp, #0]
 800891a:	9a00      	ldr	r2, [sp, #0]
 800891c:	441a      	add	r2, r3
 800891e:	9200      	str	r2, [sp, #0]
 8008920:	9a06      	ldr	r2, [sp, #24]
 8008922:	2101      	movs	r1, #1
 8008924:	441a      	add	r2, r3
 8008926:	4648      	mov	r0, r9
 8008928:	9206      	str	r2, [sp, #24]
 800892a:	f000 fc2d 	bl	8009188 <__i2b>
 800892e:	4605      	mov	r5, r0
 8008930:	b166      	cbz	r6, 800894c <_dtoa_r+0x74c>
 8008932:	9b06      	ldr	r3, [sp, #24]
 8008934:	2b00      	cmp	r3, #0
 8008936:	dd09      	ble.n	800894c <_dtoa_r+0x74c>
 8008938:	42b3      	cmp	r3, r6
 800893a:	9a00      	ldr	r2, [sp, #0]
 800893c:	bfa8      	it	ge
 800893e:	4633      	movge	r3, r6
 8008940:	1ad2      	subs	r2, r2, r3
 8008942:	9200      	str	r2, [sp, #0]
 8008944:	9a06      	ldr	r2, [sp, #24]
 8008946:	1af6      	subs	r6, r6, r3
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	9306      	str	r3, [sp, #24]
 800894c:	9b08      	ldr	r3, [sp, #32]
 800894e:	b30b      	cbz	r3, 8008994 <_dtoa_r+0x794>
 8008950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008952:	2b00      	cmp	r3, #0
 8008954:	f000 80c6 	beq.w	8008ae4 <_dtoa_r+0x8e4>
 8008958:	2c00      	cmp	r4, #0
 800895a:	f000 80c0 	beq.w	8008ade <_dtoa_r+0x8de>
 800895e:	4629      	mov	r1, r5
 8008960:	4622      	mov	r2, r4
 8008962:	4648      	mov	r0, r9
 8008964:	f000 fcc8 	bl	80092f8 <__pow5mult>
 8008968:	9a02      	ldr	r2, [sp, #8]
 800896a:	4601      	mov	r1, r0
 800896c:	4605      	mov	r5, r0
 800896e:	4648      	mov	r0, r9
 8008970:	f000 fc20 	bl	80091b4 <__multiply>
 8008974:	9902      	ldr	r1, [sp, #8]
 8008976:	4680      	mov	r8, r0
 8008978:	4648      	mov	r0, r9
 800897a:	f000 fb51 	bl	8009020 <_Bfree>
 800897e:	9b08      	ldr	r3, [sp, #32]
 8008980:	1b1b      	subs	r3, r3, r4
 8008982:	9308      	str	r3, [sp, #32]
 8008984:	f000 80b1 	beq.w	8008aea <_dtoa_r+0x8ea>
 8008988:	9a08      	ldr	r2, [sp, #32]
 800898a:	4641      	mov	r1, r8
 800898c:	4648      	mov	r0, r9
 800898e:	f000 fcb3 	bl	80092f8 <__pow5mult>
 8008992:	9002      	str	r0, [sp, #8]
 8008994:	2101      	movs	r1, #1
 8008996:	4648      	mov	r0, r9
 8008998:	f000 fbf6 	bl	8009188 <__i2b>
 800899c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800899e:	4604      	mov	r4, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f000 81d8 	beq.w	8008d56 <_dtoa_r+0xb56>
 80089a6:	461a      	mov	r2, r3
 80089a8:	4601      	mov	r1, r0
 80089aa:	4648      	mov	r0, r9
 80089ac:	f000 fca4 	bl	80092f8 <__pow5mult>
 80089b0:	9b07      	ldr	r3, [sp, #28]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	4604      	mov	r4, r0
 80089b6:	f300 809f 	bgt.w	8008af8 <_dtoa_r+0x8f8>
 80089ba:	9b04      	ldr	r3, [sp, #16]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f040 8097 	bne.w	8008af0 <_dtoa_r+0x8f0>
 80089c2:	9b05      	ldr	r3, [sp, #20]
 80089c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	f040 8093 	bne.w	8008af4 <_dtoa_r+0x8f4>
 80089ce:	9b05      	ldr	r3, [sp, #20]
 80089d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80089d4:	0d1b      	lsrs	r3, r3, #20
 80089d6:	051b      	lsls	r3, r3, #20
 80089d8:	b133      	cbz	r3, 80089e8 <_dtoa_r+0x7e8>
 80089da:	9b00      	ldr	r3, [sp, #0]
 80089dc:	3301      	adds	r3, #1
 80089de:	9300      	str	r3, [sp, #0]
 80089e0:	9b06      	ldr	r3, [sp, #24]
 80089e2:	3301      	adds	r3, #1
 80089e4:	9306      	str	r3, [sp, #24]
 80089e6:	2301      	movs	r3, #1
 80089e8:	9308      	str	r3, [sp, #32]
 80089ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	f000 81b8 	beq.w	8008d62 <_dtoa_r+0xb62>
 80089f2:	6923      	ldr	r3, [r4, #16]
 80089f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089f8:	6918      	ldr	r0, [r3, #16]
 80089fa:	f000 fb79 	bl	80090f0 <__hi0bits>
 80089fe:	f1c0 0020 	rsb	r0, r0, #32
 8008a02:	9b06      	ldr	r3, [sp, #24]
 8008a04:	4418      	add	r0, r3
 8008a06:	f010 001f 	ands.w	r0, r0, #31
 8008a0a:	f000 8082 	beq.w	8008b12 <_dtoa_r+0x912>
 8008a0e:	f1c0 0320 	rsb	r3, r0, #32
 8008a12:	2b04      	cmp	r3, #4
 8008a14:	dd73      	ble.n	8008afe <_dtoa_r+0x8fe>
 8008a16:	9b00      	ldr	r3, [sp, #0]
 8008a18:	f1c0 001c 	rsb	r0, r0, #28
 8008a1c:	4403      	add	r3, r0
 8008a1e:	9300      	str	r3, [sp, #0]
 8008a20:	9b06      	ldr	r3, [sp, #24]
 8008a22:	4403      	add	r3, r0
 8008a24:	4406      	add	r6, r0
 8008a26:	9306      	str	r3, [sp, #24]
 8008a28:	9b00      	ldr	r3, [sp, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	dd05      	ble.n	8008a3a <_dtoa_r+0x83a>
 8008a2e:	9902      	ldr	r1, [sp, #8]
 8008a30:	461a      	mov	r2, r3
 8008a32:	4648      	mov	r0, r9
 8008a34:	f000 fcba 	bl	80093ac <__lshift>
 8008a38:	9002      	str	r0, [sp, #8]
 8008a3a:	9b06      	ldr	r3, [sp, #24]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	dd05      	ble.n	8008a4c <_dtoa_r+0x84c>
 8008a40:	4621      	mov	r1, r4
 8008a42:	461a      	mov	r2, r3
 8008a44:	4648      	mov	r0, r9
 8008a46:	f000 fcb1 	bl	80093ac <__lshift>
 8008a4a:	4604      	mov	r4, r0
 8008a4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d061      	beq.n	8008b16 <_dtoa_r+0x916>
 8008a52:	9802      	ldr	r0, [sp, #8]
 8008a54:	4621      	mov	r1, r4
 8008a56:	f000 fd15 	bl	8009484 <__mcmp>
 8008a5a:	2800      	cmp	r0, #0
 8008a5c:	da5b      	bge.n	8008b16 <_dtoa_r+0x916>
 8008a5e:	2300      	movs	r3, #0
 8008a60:	9902      	ldr	r1, [sp, #8]
 8008a62:	220a      	movs	r2, #10
 8008a64:	4648      	mov	r0, r9
 8008a66:	f000 fafd 	bl	8009064 <__multadd>
 8008a6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a6c:	9002      	str	r0, [sp, #8]
 8008a6e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f000 8177 	beq.w	8008d66 <_dtoa_r+0xb66>
 8008a78:	4629      	mov	r1, r5
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	220a      	movs	r2, #10
 8008a7e:	4648      	mov	r0, r9
 8008a80:	f000 faf0 	bl	8009064 <__multadd>
 8008a84:	f1bb 0f00 	cmp.w	fp, #0
 8008a88:	4605      	mov	r5, r0
 8008a8a:	dc6f      	bgt.n	8008b6c <_dtoa_r+0x96c>
 8008a8c:	9b07      	ldr	r3, [sp, #28]
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	dc49      	bgt.n	8008b26 <_dtoa_r+0x926>
 8008a92:	e06b      	b.n	8008b6c <_dtoa_r+0x96c>
 8008a94:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a9a:	e73c      	b.n	8008916 <_dtoa_r+0x716>
 8008a9c:	3fe00000 	.word	0x3fe00000
 8008aa0:	40240000 	.word	0x40240000
 8008aa4:	9b03      	ldr	r3, [sp, #12]
 8008aa6:	1e5c      	subs	r4, r3, #1
 8008aa8:	9b08      	ldr	r3, [sp, #32]
 8008aaa:	42a3      	cmp	r3, r4
 8008aac:	db09      	blt.n	8008ac2 <_dtoa_r+0x8c2>
 8008aae:	1b1c      	subs	r4, r3, r4
 8008ab0:	9b03      	ldr	r3, [sp, #12]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	f6bf af30 	bge.w	8008918 <_dtoa_r+0x718>
 8008ab8:	9b00      	ldr	r3, [sp, #0]
 8008aba:	9a03      	ldr	r2, [sp, #12]
 8008abc:	1a9e      	subs	r6, r3, r2
 8008abe:	2300      	movs	r3, #0
 8008ac0:	e72b      	b.n	800891a <_dtoa_r+0x71a>
 8008ac2:	9b08      	ldr	r3, [sp, #32]
 8008ac4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008ac6:	9408      	str	r4, [sp, #32]
 8008ac8:	1ae3      	subs	r3, r4, r3
 8008aca:	441a      	add	r2, r3
 8008acc:	9e00      	ldr	r6, [sp, #0]
 8008ace:	9b03      	ldr	r3, [sp, #12]
 8008ad0:	920d      	str	r2, [sp, #52]	@ 0x34
 8008ad2:	2400      	movs	r4, #0
 8008ad4:	e721      	b.n	800891a <_dtoa_r+0x71a>
 8008ad6:	9c08      	ldr	r4, [sp, #32]
 8008ad8:	9e00      	ldr	r6, [sp, #0]
 8008ada:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008adc:	e728      	b.n	8008930 <_dtoa_r+0x730>
 8008ade:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008ae2:	e751      	b.n	8008988 <_dtoa_r+0x788>
 8008ae4:	9a08      	ldr	r2, [sp, #32]
 8008ae6:	9902      	ldr	r1, [sp, #8]
 8008ae8:	e750      	b.n	800898c <_dtoa_r+0x78c>
 8008aea:	f8cd 8008 	str.w	r8, [sp, #8]
 8008aee:	e751      	b.n	8008994 <_dtoa_r+0x794>
 8008af0:	2300      	movs	r3, #0
 8008af2:	e779      	b.n	80089e8 <_dtoa_r+0x7e8>
 8008af4:	9b04      	ldr	r3, [sp, #16]
 8008af6:	e777      	b.n	80089e8 <_dtoa_r+0x7e8>
 8008af8:	2300      	movs	r3, #0
 8008afa:	9308      	str	r3, [sp, #32]
 8008afc:	e779      	b.n	80089f2 <_dtoa_r+0x7f2>
 8008afe:	d093      	beq.n	8008a28 <_dtoa_r+0x828>
 8008b00:	9a00      	ldr	r2, [sp, #0]
 8008b02:	331c      	adds	r3, #28
 8008b04:	441a      	add	r2, r3
 8008b06:	9200      	str	r2, [sp, #0]
 8008b08:	9a06      	ldr	r2, [sp, #24]
 8008b0a:	441a      	add	r2, r3
 8008b0c:	441e      	add	r6, r3
 8008b0e:	9206      	str	r2, [sp, #24]
 8008b10:	e78a      	b.n	8008a28 <_dtoa_r+0x828>
 8008b12:	4603      	mov	r3, r0
 8008b14:	e7f4      	b.n	8008b00 <_dtoa_r+0x900>
 8008b16:	9b03      	ldr	r3, [sp, #12]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	46b8      	mov	r8, r7
 8008b1c:	dc20      	bgt.n	8008b60 <_dtoa_r+0x960>
 8008b1e:	469b      	mov	fp, r3
 8008b20:	9b07      	ldr	r3, [sp, #28]
 8008b22:	2b02      	cmp	r3, #2
 8008b24:	dd1e      	ble.n	8008b64 <_dtoa_r+0x964>
 8008b26:	f1bb 0f00 	cmp.w	fp, #0
 8008b2a:	f47f adb1 	bne.w	8008690 <_dtoa_r+0x490>
 8008b2e:	4621      	mov	r1, r4
 8008b30:	465b      	mov	r3, fp
 8008b32:	2205      	movs	r2, #5
 8008b34:	4648      	mov	r0, r9
 8008b36:	f000 fa95 	bl	8009064 <__multadd>
 8008b3a:	4601      	mov	r1, r0
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	9802      	ldr	r0, [sp, #8]
 8008b40:	f000 fca0 	bl	8009484 <__mcmp>
 8008b44:	2800      	cmp	r0, #0
 8008b46:	f77f ada3 	ble.w	8008690 <_dtoa_r+0x490>
 8008b4a:	4656      	mov	r6, sl
 8008b4c:	2331      	movs	r3, #49	@ 0x31
 8008b4e:	f806 3b01 	strb.w	r3, [r6], #1
 8008b52:	f108 0801 	add.w	r8, r8, #1
 8008b56:	e59f      	b.n	8008698 <_dtoa_r+0x498>
 8008b58:	9c03      	ldr	r4, [sp, #12]
 8008b5a:	46b8      	mov	r8, r7
 8008b5c:	4625      	mov	r5, r4
 8008b5e:	e7f4      	b.n	8008b4a <_dtoa_r+0x94a>
 8008b60:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f000 8101 	beq.w	8008d6e <_dtoa_r+0xb6e>
 8008b6c:	2e00      	cmp	r6, #0
 8008b6e:	dd05      	ble.n	8008b7c <_dtoa_r+0x97c>
 8008b70:	4629      	mov	r1, r5
 8008b72:	4632      	mov	r2, r6
 8008b74:	4648      	mov	r0, r9
 8008b76:	f000 fc19 	bl	80093ac <__lshift>
 8008b7a:	4605      	mov	r5, r0
 8008b7c:	9b08      	ldr	r3, [sp, #32]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d05c      	beq.n	8008c3c <_dtoa_r+0xa3c>
 8008b82:	6869      	ldr	r1, [r5, #4]
 8008b84:	4648      	mov	r0, r9
 8008b86:	f000 fa0b 	bl	8008fa0 <_Balloc>
 8008b8a:	4606      	mov	r6, r0
 8008b8c:	b928      	cbnz	r0, 8008b9a <_dtoa_r+0x99a>
 8008b8e:	4b82      	ldr	r3, [pc, #520]	@ (8008d98 <_dtoa_r+0xb98>)
 8008b90:	4602      	mov	r2, r0
 8008b92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b96:	f7ff bb4a 	b.w	800822e <_dtoa_r+0x2e>
 8008b9a:	692a      	ldr	r2, [r5, #16]
 8008b9c:	3202      	adds	r2, #2
 8008b9e:	0092      	lsls	r2, r2, #2
 8008ba0:	f105 010c 	add.w	r1, r5, #12
 8008ba4:	300c      	adds	r0, #12
 8008ba6:	f001 f969 	bl	8009e7c <memcpy>
 8008baa:	2201      	movs	r2, #1
 8008bac:	4631      	mov	r1, r6
 8008bae:	4648      	mov	r0, r9
 8008bb0:	f000 fbfc 	bl	80093ac <__lshift>
 8008bb4:	f10a 0301 	add.w	r3, sl, #1
 8008bb8:	9300      	str	r3, [sp, #0]
 8008bba:	eb0a 030b 	add.w	r3, sl, fp
 8008bbe:	9308      	str	r3, [sp, #32]
 8008bc0:	9b04      	ldr	r3, [sp, #16]
 8008bc2:	f003 0301 	and.w	r3, r3, #1
 8008bc6:	462f      	mov	r7, r5
 8008bc8:	9306      	str	r3, [sp, #24]
 8008bca:	4605      	mov	r5, r0
 8008bcc:	9b00      	ldr	r3, [sp, #0]
 8008bce:	9802      	ldr	r0, [sp, #8]
 8008bd0:	4621      	mov	r1, r4
 8008bd2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8008bd6:	f7ff fa88 	bl	80080ea <quorem>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	3330      	adds	r3, #48	@ 0x30
 8008bde:	9003      	str	r0, [sp, #12]
 8008be0:	4639      	mov	r1, r7
 8008be2:	9802      	ldr	r0, [sp, #8]
 8008be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008be6:	f000 fc4d 	bl	8009484 <__mcmp>
 8008bea:	462a      	mov	r2, r5
 8008bec:	9004      	str	r0, [sp, #16]
 8008bee:	4621      	mov	r1, r4
 8008bf0:	4648      	mov	r0, r9
 8008bf2:	f000 fc63 	bl	80094bc <__mdiff>
 8008bf6:	68c2      	ldr	r2, [r0, #12]
 8008bf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bfa:	4606      	mov	r6, r0
 8008bfc:	bb02      	cbnz	r2, 8008c40 <_dtoa_r+0xa40>
 8008bfe:	4601      	mov	r1, r0
 8008c00:	9802      	ldr	r0, [sp, #8]
 8008c02:	f000 fc3f 	bl	8009484 <__mcmp>
 8008c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c08:	4602      	mov	r2, r0
 8008c0a:	4631      	mov	r1, r6
 8008c0c:	4648      	mov	r0, r9
 8008c0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008c10:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c12:	f000 fa05 	bl	8009020 <_Bfree>
 8008c16:	9b07      	ldr	r3, [sp, #28]
 8008c18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008c1a:	9e00      	ldr	r6, [sp, #0]
 8008c1c:	ea42 0103 	orr.w	r1, r2, r3
 8008c20:	9b06      	ldr	r3, [sp, #24]
 8008c22:	4319      	orrs	r1, r3
 8008c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c26:	d10d      	bne.n	8008c44 <_dtoa_r+0xa44>
 8008c28:	2b39      	cmp	r3, #57	@ 0x39
 8008c2a:	d027      	beq.n	8008c7c <_dtoa_r+0xa7c>
 8008c2c:	9a04      	ldr	r2, [sp, #16]
 8008c2e:	2a00      	cmp	r2, #0
 8008c30:	dd01      	ble.n	8008c36 <_dtoa_r+0xa36>
 8008c32:	9b03      	ldr	r3, [sp, #12]
 8008c34:	3331      	adds	r3, #49	@ 0x31
 8008c36:	f88b 3000 	strb.w	r3, [fp]
 8008c3a:	e52e      	b.n	800869a <_dtoa_r+0x49a>
 8008c3c:	4628      	mov	r0, r5
 8008c3e:	e7b9      	b.n	8008bb4 <_dtoa_r+0x9b4>
 8008c40:	2201      	movs	r2, #1
 8008c42:	e7e2      	b.n	8008c0a <_dtoa_r+0xa0a>
 8008c44:	9904      	ldr	r1, [sp, #16]
 8008c46:	2900      	cmp	r1, #0
 8008c48:	db04      	blt.n	8008c54 <_dtoa_r+0xa54>
 8008c4a:	9807      	ldr	r0, [sp, #28]
 8008c4c:	4301      	orrs	r1, r0
 8008c4e:	9806      	ldr	r0, [sp, #24]
 8008c50:	4301      	orrs	r1, r0
 8008c52:	d120      	bne.n	8008c96 <_dtoa_r+0xa96>
 8008c54:	2a00      	cmp	r2, #0
 8008c56:	ddee      	ble.n	8008c36 <_dtoa_r+0xa36>
 8008c58:	9902      	ldr	r1, [sp, #8]
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	4648      	mov	r0, r9
 8008c60:	f000 fba4 	bl	80093ac <__lshift>
 8008c64:	4621      	mov	r1, r4
 8008c66:	9002      	str	r0, [sp, #8]
 8008c68:	f000 fc0c 	bl	8009484 <__mcmp>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	9b00      	ldr	r3, [sp, #0]
 8008c70:	dc02      	bgt.n	8008c78 <_dtoa_r+0xa78>
 8008c72:	d1e0      	bne.n	8008c36 <_dtoa_r+0xa36>
 8008c74:	07da      	lsls	r2, r3, #31
 8008c76:	d5de      	bpl.n	8008c36 <_dtoa_r+0xa36>
 8008c78:	2b39      	cmp	r3, #57	@ 0x39
 8008c7a:	d1da      	bne.n	8008c32 <_dtoa_r+0xa32>
 8008c7c:	2339      	movs	r3, #57	@ 0x39
 8008c7e:	f88b 3000 	strb.w	r3, [fp]
 8008c82:	4633      	mov	r3, r6
 8008c84:	461e      	mov	r6, r3
 8008c86:	3b01      	subs	r3, #1
 8008c88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008c8c:	2a39      	cmp	r2, #57	@ 0x39
 8008c8e:	d04e      	beq.n	8008d2e <_dtoa_r+0xb2e>
 8008c90:	3201      	adds	r2, #1
 8008c92:	701a      	strb	r2, [r3, #0]
 8008c94:	e501      	b.n	800869a <_dtoa_r+0x49a>
 8008c96:	2a00      	cmp	r2, #0
 8008c98:	dd03      	ble.n	8008ca2 <_dtoa_r+0xaa2>
 8008c9a:	2b39      	cmp	r3, #57	@ 0x39
 8008c9c:	d0ee      	beq.n	8008c7c <_dtoa_r+0xa7c>
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	e7c9      	b.n	8008c36 <_dtoa_r+0xa36>
 8008ca2:	9a00      	ldr	r2, [sp, #0]
 8008ca4:	9908      	ldr	r1, [sp, #32]
 8008ca6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008caa:	428a      	cmp	r2, r1
 8008cac:	d028      	beq.n	8008d00 <_dtoa_r+0xb00>
 8008cae:	9902      	ldr	r1, [sp, #8]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	220a      	movs	r2, #10
 8008cb4:	4648      	mov	r0, r9
 8008cb6:	f000 f9d5 	bl	8009064 <__multadd>
 8008cba:	42af      	cmp	r7, r5
 8008cbc:	9002      	str	r0, [sp, #8]
 8008cbe:	f04f 0300 	mov.w	r3, #0
 8008cc2:	f04f 020a 	mov.w	r2, #10
 8008cc6:	4639      	mov	r1, r7
 8008cc8:	4648      	mov	r0, r9
 8008cca:	d107      	bne.n	8008cdc <_dtoa_r+0xadc>
 8008ccc:	f000 f9ca 	bl	8009064 <__multadd>
 8008cd0:	4607      	mov	r7, r0
 8008cd2:	4605      	mov	r5, r0
 8008cd4:	9b00      	ldr	r3, [sp, #0]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	9300      	str	r3, [sp, #0]
 8008cda:	e777      	b.n	8008bcc <_dtoa_r+0x9cc>
 8008cdc:	f000 f9c2 	bl	8009064 <__multadd>
 8008ce0:	4629      	mov	r1, r5
 8008ce2:	4607      	mov	r7, r0
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	220a      	movs	r2, #10
 8008ce8:	4648      	mov	r0, r9
 8008cea:	f000 f9bb 	bl	8009064 <__multadd>
 8008cee:	4605      	mov	r5, r0
 8008cf0:	e7f0      	b.n	8008cd4 <_dtoa_r+0xad4>
 8008cf2:	f1bb 0f00 	cmp.w	fp, #0
 8008cf6:	bfcc      	ite	gt
 8008cf8:	465e      	movgt	r6, fp
 8008cfa:	2601      	movle	r6, #1
 8008cfc:	4456      	add	r6, sl
 8008cfe:	2700      	movs	r7, #0
 8008d00:	9902      	ldr	r1, [sp, #8]
 8008d02:	9300      	str	r3, [sp, #0]
 8008d04:	2201      	movs	r2, #1
 8008d06:	4648      	mov	r0, r9
 8008d08:	f000 fb50 	bl	80093ac <__lshift>
 8008d0c:	4621      	mov	r1, r4
 8008d0e:	9002      	str	r0, [sp, #8]
 8008d10:	f000 fbb8 	bl	8009484 <__mcmp>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	dcb4      	bgt.n	8008c82 <_dtoa_r+0xa82>
 8008d18:	d102      	bne.n	8008d20 <_dtoa_r+0xb20>
 8008d1a:	9b00      	ldr	r3, [sp, #0]
 8008d1c:	07db      	lsls	r3, r3, #31
 8008d1e:	d4b0      	bmi.n	8008c82 <_dtoa_r+0xa82>
 8008d20:	4633      	mov	r3, r6
 8008d22:	461e      	mov	r6, r3
 8008d24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d28:	2a30      	cmp	r2, #48	@ 0x30
 8008d2a:	d0fa      	beq.n	8008d22 <_dtoa_r+0xb22>
 8008d2c:	e4b5      	b.n	800869a <_dtoa_r+0x49a>
 8008d2e:	459a      	cmp	sl, r3
 8008d30:	d1a8      	bne.n	8008c84 <_dtoa_r+0xa84>
 8008d32:	2331      	movs	r3, #49	@ 0x31
 8008d34:	f108 0801 	add.w	r8, r8, #1
 8008d38:	f88a 3000 	strb.w	r3, [sl]
 8008d3c:	e4ad      	b.n	800869a <_dtoa_r+0x49a>
 8008d3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008d9c <_dtoa_r+0xb9c>
 8008d44:	b11b      	cbz	r3, 8008d4e <_dtoa_r+0xb4e>
 8008d46:	f10a 0308 	add.w	r3, sl, #8
 8008d4a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008d4c:	6013      	str	r3, [r2, #0]
 8008d4e:	4650      	mov	r0, sl
 8008d50:	b017      	add	sp, #92	@ 0x5c
 8008d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d56:	9b07      	ldr	r3, [sp, #28]
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	f77f ae2e 	ble.w	80089ba <_dtoa_r+0x7ba>
 8008d5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d60:	9308      	str	r3, [sp, #32]
 8008d62:	2001      	movs	r0, #1
 8008d64:	e64d      	b.n	8008a02 <_dtoa_r+0x802>
 8008d66:	f1bb 0f00 	cmp.w	fp, #0
 8008d6a:	f77f aed9 	ble.w	8008b20 <_dtoa_r+0x920>
 8008d6e:	4656      	mov	r6, sl
 8008d70:	9802      	ldr	r0, [sp, #8]
 8008d72:	4621      	mov	r1, r4
 8008d74:	f7ff f9b9 	bl	80080ea <quorem>
 8008d78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008d7c:	f806 3b01 	strb.w	r3, [r6], #1
 8008d80:	eba6 020a 	sub.w	r2, r6, sl
 8008d84:	4593      	cmp	fp, r2
 8008d86:	ddb4      	ble.n	8008cf2 <_dtoa_r+0xaf2>
 8008d88:	9902      	ldr	r1, [sp, #8]
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	220a      	movs	r2, #10
 8008d8e:	4648      	mov	r0, r9
 8008d90:	f000 f968 	bl	8009064 <__multadd>
 8008d94:	9002      	str	r0, [sp, #8]
 8008d96:	e7eb      	b.n	8008d70 <_dtoa_r+0xb70>
 8008d98:	0800a2c4 	.word	0x0800a2c4
 8008d9c:	0800a248 	.word	0x0800a248

08008da0 <_free_r>:
 8008da0:	b538      	push	{r3, r4, r5, lr}
 8008da2:	4605      	mov	r5, r0
 8008da4:	2900      	cmp	r1, #0
 8008da6:	d041      	beq.n	8008e2c <_free_r+0x8c>
 8008da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dac:	1f0c      	subs	r4, r1, #4
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	bfb8      	it	lt
 8008db2:	18e4      	addlt	r4, r4, r3
 8008db4:	f000 f8e8 	bl	8008f88 <__malloc_lock>
 8008db8:	4a1d      	ldr	r2, [pc, #116]	@ (8008e30 <_free_r+0x90>)
 8008dba:	6813      	ldr	r3, [r2, #0]
 8008dbc:	b933      	cbnz	r3, 8008dcc <_free_r+0x2c>
 8008dbe:	6063      	str	r3, [r4, #4]
 8008dc0:	6014      	str	r4, [r2, #0]
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dc8:	f000 b8e4 	b.w	8008f94 <__malloc_unlock>
 8008dcc:	42a3      	cmp	r3, r4
 8008dce:	d908      	bls.n	8008de2 <_free_r+0x42>
 8008dd0:	6820      	ldr	r0, [r4, #0]
 8008dd2:	1821      	adds	r1, r4, r0
 8008dd4:	428b      	cmp	r3, r1
 8008dd6:	bf01      	itttt	eq
 8008dd8:	6819      	ldreq	r1, [r3, #0]
 8008dda:	685b      	ldreq	r3, [r3, #4]
 8008ddc:	1809      	addeq	r1, r1, r0
 8008dde:	6021      	streq	r1, [r4, #0]
 8008de0:	e7ed      	b.n	8008dbe <_free_r+0x1e>
 8008de2:	461a      	mov	r2, r3
 8008de4:	685b      	ldr	r3, [r3, #4]
 8008de6:	b10b      	cbz	r3, 8008dec <_free_r+0x4c>
 8008de8:	42a3      	cmp	r3, r4
 8008dea:	d9fa      	bls.n	8008de2 <_free_r+0x42>
 8008dec:	6811      	ldr	r1, [r2, #0]
 8008dee:	1850      	adds	r0, r2, r1
 8008df0:	42a0      	cmp	r0, r4
 8008df2:	d10b      	bne.n	8008e0c <_free_r+0x6c>
 8008df4:	6820      	ldr	r0, [r4, #0]
 8008df6:	4401      	add	r1, r0
 8008df8:	1850      	adds	r0, r2, r1
 8008dfa:	4283      	cmp	r3, r0
 8008dfc:	6011      	str	r1, [r2, #0]
 8008dfe:	d1e0      	bne.n	8008dc2 <_free_r+0x22>
 8008e00:	6818      	ldr	r0, [r3, #0]
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	6053      	str	r3, [r2, #4]
 8008e06:	4408      	add	r0, r1
 8008e08:	6010      	str	r0, [r2, #0]
 8008e0a:	e7da      	b.n	8008dc2 <_free_r+0x22>
 8008e0c:	d902      	bls.n	8008e14 <_free_r+0x74>
 8008e0e:	230c      	movs	r3, #12
 8008e10:	602b      	str	r3, [r5, #0]
 8008e12:	e7d6      	b.n	8008dc2 <_free_r+0x22>
 8008e14:	6820      	ldr	r0, [r4, #0]
 8008e16:	1821      	adds	r1, r4, r0
 8008e18:	428b      	cmp	r3, r1
 8008e1a:	bf04      	itt	eq
 8008e1c:	6819      	ldreq	r1, [r3, #0]
 8008e1e:	685b      	ldreq	r3, [r3, #4]
 8008e20:	6063      	str	r3, [r4, #4]
 8008e22:	bf04      	itt	eq
 8008e24:	1809      	addeq	r1, r1, r0
 8008e26:	6021      	streq	r1, [r4, #0]
 8008e28:	6054      	str	r4, [r2, #4]
 8008e2a:	e7ca      	b.n	8008dc2 <_free_r+0x22>
 8008e2c:	bd38      	pop	{r3, r4, r5, pc}
 8008e2e:	bf00      	nop
 8008e30:	200005b4 	.word	0x200005b4

08008e34 <malloc>:
 8008e34:	4b02      	ldr	r3, [pc, #8]	@ (8008e40 <malloc+0xc>)
 8008e36:	4601      	mov	r1, r0
 8008e38:	6818      	ldr	r0, [r3, #0]
 8008e3a:	f000 b825 	b.w	8008e88 <_malloc_r>
 8008e3e:	bf00      	nop
 8008e40:	20000030 	.word	0x20000030

08008e44 <sbrk_aligned>:
 8008e44:	b570      	push	{r4, r5, r6, lr}
 8008e46:	4e0f      	ldr	r6, [pc, #60]	@ (8008e84 <sbrk_aligned+0x40>)
 8008e48:	460c      	mov	r4, r1
 8008e4a:	6831      	ldr	r1, [r6, #0]
 8008e4c:	4605      	mov	r5, r0
 8008e4e:	b911      	cbnz	r1, 8008e56 <sbrk_aligned+0x12>
 8008e50:	f001 f804 	bl	8009e5c <_sbrk_r>
 8008e54:	6030      	str	r0, [r6, #0]
 8008e56:	4621      	mov	r1, r4
 8008e58:	4628      	mov	r0, r5
 8008e5a:	f000 ffff 	bl	8009e5c <_sbrk_r>
 8008e5e:	1c43      	adds	r3, r0, #1
 8008e60:	d103      	bne.n	8008e6a <sbrk_aligned+0x26>
 8008e62:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008e66:	4620      	mov	r0, r4
 8008e68:	bd70      	pop	{r4, r5, r6, pc}
 8008e6a:	1cc4      	adds	r4, r0, #3
 8008e6c:	f024 0403 	bic.w	r4, r4, #3
 8008e70:	42a0      	cmp	r0, r4
 8008e72:	d0f8      	beq.n	8008e66 <sbrk_aligned+0x22>
 8008e74:	1a21      	subs	r1, r4, r0
 8008e76:	4628      	mov	r0, r5
 8008e78:	f000 fff0 	bl	8009e5c <_sbrk_r>
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	d1f2      	bne.n	8008e66 <sbrk_aligned+0x22>
 8008e80:	e7ef      	b.n	8008e62 <sbrk_aligned+0x1e>
 8008e82:	bf00      	nop
 8008e84:	200005b0 	.word	0x200005b0

08008e88 <_malloc_r>:
 8008e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e8c:	1ccd      	adds	r5, r1, #3
 8008e8e:	f025 0503 	bic.w	r5, r5, #3
 8008e92:	3508      	adds	r5, #8
 8008e94:	2d0c      	cmp	r5, #12
 8008e96:	bf38      	it	cc
 8008e98:	250c      	movcc	r5, #12
 8008e9a:	2d00      	cmp	r5, #0
 8008e9c:	4606      	mov	r6, r0
 8008e9e:	db01      	blt.n	8008ea4 <_malloc_r+0x1c>
 8008ea0:	42a9      	cmp	r1, r5
 8008ea2:	d904      	bls.n	8008eae <_malloc_r+0x26>
 8008ea4:	230c      	movs	r3, #12
 8008ea6:	6033      	str	r3, [r6, #0]
 8008ea8:	2000      	movs	r0, #0
 8008eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f84 <_malloc_r+0xfc>
 8008eb2:	f000 f869 	bl	8008f88 <__malloc_lock>
 8008eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8008eba:	461c      	mov	r4, r3
 8008ebc:	bb44      	cbnz	r4, 8008f10 <_malloc_r+0x88>
 8008ebe:	4629      	mov	r1, r5
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f7ff ffbf 	bl	8008e44 <sbrk_aligned>
 8008ec6:	1c43      	adds	r3, r0, #1
 8008ec8:	4604      	mov	r4, r0
 8008eca:	d158      	bne.n	8008f7e <_malloc_r+0xf6>
 8008ecc:	f8d8 4000 	ldr.w	r4, [r8]
 8008ed0:	4627      	mov	r7, r4
 8008ed2:	2f00      	cmp	r7, #0
 8008ed4:	d143      	bne.n	8008f5e <_malloc_r+0xd6>
 8008ed6:	2c00      	cmp	r4, #0
 8008ed8:	d04b      	beq.n	8008f72 <_malloc_r+0xea>
 8008eda:	6823      	ldr	r3, [r4, #0]
 8008edc:	4639      	mov	r1, r7
 8008ede:	4630      	mov	r0, r6
 8008ee0:	eb04 0903 	add.w	r9, r4, r3
 8008ee4:	f000 ffba 	bl	8009e5c <_sbrk_r>
 8008ee8:	4581      	cmp	r9, r0
 8008eea:	d142      	bne.n	8008f72 <_malloc_r+0xea>
 8008eec:	6821      	ldr	r1, [r4, #0]
 8008eee:	1a6d      	subs	r5, r5, r1
 8008ef0:	4629      	mov	r1, r5
 8008ef2:	4630      	mov	r0, r6
 8008ef4:	f7ff ffa6 	bl	8008e44 <sbrk_aligned>
 8008ef8:	3001      	adds	r0, #1
 8008efa:	d03a      	beq.n	8008f72 <_malloc_r+0xea>
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	442b      	add	r3, r5
 8008f00:	6023      	str	r3, [r4, #0]
 8008f02:	f8d8 3000 	ldr.w	r3, [r8]
 8008f06:	685a      	ldr	r2, [r3, #4]
 8008f08:	bb62      	cbnz	r2, 8008f64 <_malloc_r+0xdc>
 8008f0a:	f8c8 7000 	str.w	r7, [r8]
 8008f0e:	e00f      	b.n	8008f30 <_malloc_r+0xa8>
 8008f10:	6822      	ldr	r2, [r4, #0]
 8008f12:	1b52      	subs	r2, r2, r5
 8008f14:	d420      	bmi.n	8008f58 <_malloc_r+0xd0>
 8008f16:	2a0b      	cmp	r2, #11
 8008f18:	d917      	bls.n	8008f4a <_malloc_r+0xc2>
 8008f1a:	1961      	adds	r1, r4, r5
 8008f1c:	42a3      	cmp	r3, r4
 8008f1e:	6025      	str	r5, [r4, #0]
 8008f20:	bf18      	it	ne
 8008f22:	6059      	strne	r1, [r3, #4]
 8008f24:	6863      	ldr	r3, [r4, #4]
 8008f26:	bf08      	it	eq
 8008f28:	f8c8 1000 	streq.w	r1, [r8]
 8008f2c:	5162      	str	r2, [r4, r5]
 8008f2e:	604b      	str	r3, [r1, #4]
 8008f30:	4630      	mov	r0, r6
 8008f32:	f000 f82f 	bl	8008f94 <__malloc_unlock>
 8008f36:	f104 000b 	add.w	r0, r4, #11
 8008f3a:	1d23      	adds	r3, r4, #4
 8008f3c:	f020 0007 	bic.w	r0, r0, #7
 8008f40:	1ac2      	subs	r2, r0, r3
 8008f42:	bf1c      	itt	ne
 8008f44:	1a1b      	subne	r3, r3, r0
 8008f46:	50a3      	strne	r3, [r4, r2]
 8008f48:	e7af      	b.n	8008eaa <_malloc_r+0x22>
 8008f4a:	6862      	ldr	r2, [r4, #4]
 8008f4c:	42a3      	cmp	r3, r4
 8008f4e:	bf0c      	ite	eq
 8008f50:	f8c8 2000 	streq.w	r2, [r8]
 8008f54:	605a      	strne	r2, [r3, #4]
 8008f56:	e7eb      	b.n	8008f30 <_malloc_r+0xa8>
 8008f58:	4623      	mov	r3, r4
 8008f5a:	6864      	ldr	r4, [r4, #4]
 8008f5c:	e7ae      	b.n	8008ebc <_malloc_r+0x34>
 8008f5e:	463c      	mov	r4, r7
 8008f60:	687f      	ldr	r7, [r7, #4]
 8008f62:	e7b6      	b.n	8008ed2 <_malloc_r+0x4a>
 8008f64:	461a      	mov	r2, r3
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	42a3      	cmp	r3, r4
 8008f6a:	d1fb      	bne.n	8008f64 <_malloc_r+0xdc>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	6053      	str	r3, [r2, #4]
 8008f70:	e7de      	b.n	8008f30 <_malloc_r+0xa8>
 8008f72:	230c      	movs	r3, #12
 8008f74:	6033      	str	r3, [r6, #0]
 8008f76:	4630      	mov	r0, r6
 8008f78:	f000 f80c 	bl	8008f94 <__malloc_unlock>
 8008f7c:	e794      	b.n	8008ea8 <_malloc_r+0x20>
 8008f7e:	6005      	str	r5, [r0, #0]
 8008f80:	e7d6      	b.n	8008f30 <_malloc_r+0xa8>
 8008f82:	bf00      	nop
 8008f84:	200005b4 	.word	0x200005b4

08008f88 <__malloc_lock>:
 8008f88:	4801      	ldr	r0, [pc, #4]	@ (8008f90 <__malloc_lock+0x8>)
 8008f8a:	f7ff b8ac 	b.w	80080e6 <__retarget_lock_acquire_recursive>
 8008f8e:	bf00      	nop
 8008f90:	200005ac 	.word	0x200005ac

08008f94 <__malloc_unlock>:
 8008f94:	4801      	ldr	r0, [pc, #4]	@ (8008f9c <__malloc_unlock+0x8>)
 8008f96:	f7ff b8a7 	b.w	80080e8 <__retarget_lock_release_recursive>
 8008f9a:	bf00      	nop
 8008f9c:	200005ac 	.word	0x200005ac

08008fa0 <_Balloc>:
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	69c6      	ldr	r6, [r0, #28]
 8008fa4:	4604      	mov	r4, r0
 8008fa6:	460d      	mov	r5, r1
 8008fa8:	b976      	cbnz	r6, 8008fc8 <_Balloc+0x28>
 8008faa:	2010      	movs	r0, #16
 8008fac:	f7ff ff42 	bl	8008e34 <malloc>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	61e0      	str	r0, [r4, #28]
 8008fb4:	b920      	cbnz	r0, 8008fc0 <_Balloc+0x20>
 8008fb6:	4b18      	ldr	r3, [pc, #96]	@ (8009018 <_Balloc+0x78>)
 8008fb8:	4818      	ldr	r0, [pc, #96]	@ (800901c <_Balloc+0x7c>)
 8008fba:	216b      	movs	r1, #107	@ 0x6b
 8008fbc:	f000 ff6c 	bl	8009e98 <__assert_func>
 8008fc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fc4:	6006      	str	r6, [r0, #0]
 8008fc6:	60c6      	str	r6, [r0, #12]
 8008fc8:	69e6      	ldr	r6, [r4, #28]
 8008fca:	68f3      	ldr	r3, [r6, #12]
 8008fcc:	b183      	cbz	r3, 8008ff0 <_Balloc+0x50>
 8008fce:	69e3      	ldr	r3, [r4, #28]
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008fd6:	b9b8      	cbnz	r0, 8009008 <_Balloc+0x68>
 8008fd8:	2101      	movs	r1, #1
 8008fda:	fa01 f605 	lsl.w	r6, r1, r5
 8008fde:	1d72      	adds	r2, r6, #5
 8008fe0:	0092      	lsls	r2, r2, #2
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	f000 ff76 	bl	8009ed4 <_calloc_r>
 8008fe8:	b160      	cbz	r0, 8009004 <_Balloc+0x64>
 8008fea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008fee:	e00e      	b.n	800900e <_Balloc+0x6e>
 8008ff0:	2221      	movs	r2, #33	@ 0x21
 8008ff2:	2104      	movs	r1, #4
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	f000 ff6d 	bl	8009ed4 <_calloc_r>
 8008ffa:	69e3      	ldr	r3, [r4, #28]
 8008ffc:	60f0      	str	r0, [r6, #12]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1e4      	bne.n	8008fce <_Balloc+0x2e>
 8009004:	2000      	movs	r0, #0
 8009006:	bd70      	pop	{r4, r5, r6, pc}
 8009008:	6802      	ldr	r2, [r0, #0]
 800900a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800900e:	2300      	movs	r3, #0
 8009010:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009014:	e7f7      	b.n	8009006 <_Balloc+0x66>
 8009016:	bf00      	nop
 8009018:	0800a255 	.word	0x0800a255
 800901c:	0800a2d5 	.word	0x0800a2d5

08009020 <_Bfree>:
 8009020:	b570      	push	{r4, r5, r6, lr}
 8009022:	69c6      	ldr	r6, [r0, #28]
 8009024:	4605      	mov	r5, r0
 8009026:	460c      	mov	r4, r1
 8009028:	b976      	cbnz	r6, 8009048 <_Bfree+0x28>
 800902a:	2010      	movs	r0, #16
 800902c:	f7ff ff02 	bl	8008e34 <malloc>
 8009030:	4602      	mov	r2, r0
 8009032:	61e8      	str	r0, [r5, #28]
 8009034:	b920      	cbnz	r0, 8009040 <_Bfree+0x20>
 8009036:	4b09      	ldr	r3, [pc, #36]	@ (800905c <_Bfree+0x3c>)
 8009038:	4809      	ldr	r0, [pc, #36]	@ (8009060 <_Bfree+0x40>)
 800903a:	218f      	movs	r1, #143	@ 0x8f
 800903c:	f000 ff2c 	bl	8009e98 <__assert_func>
 8009040:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009044:	6006      	str	r6, [r0, #0]
 8009046:	60c6      	str	r6, [r0, #12]
 8009048:	b13c      	cbz	r4, 800905a <_Bfree+0x3a>
 800904a:	69eb      	ldr	r3, [r5, #28]
 800904c:	6862      	ldr	r2, [r4, #4]
 800904e:	68db      	ldr	r3, [r3, #12]
 8009050:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009054:	6021      	str	r1, [r4, #0]
 8009056:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800905a:	bd70      	pop	{r4, r5, r6, pc}
 800905c:	0800a255 	.word	0x0800a255
 8009060:	0800a2d5 	.word	0x0800a2d5

08009064 <__multadd>:
 8009064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009068:	690d      	ldr	r5, [r1, #16]
 800906a:	4607      	mov	r7, r0
 800906c:	460c      	mov	r4, r1
 800906e:	461e      	mov	r6, r3
 8009070:	f101 0c14 	add.w	ip, r1, #20
 8009074:	2000      	movs	r0, #0
 8009076:	f8dc 3000 	ldr.w	r3, [ip]
 800907a:	b299      	uxth	r1, r3
 800907c:	fb02 6101 	mla	r1, r2, r1, r6
 8009080:	0c1e      	lsrs	r6, r3, #16
 8009082:	0c0b      	lsrs	r3, r1, #16
 8009084:	fb02 3306 	mla	r3, r2, r6, r3
 8009088:	b289      	uxth	r1, r1
 800908a:	3001      	adds	r0, #1
 800908c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009090:	4285      	cmp	r5, r0
 8009092:	f84c 1b04 	str.w	r1, [ip], #4
 8009096:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800909a:	dcec      	bgt.n	8009076 <__multadd+0x12>
 800909c:	b30e      	cbz	r6, 80090e2 <__multadd+0x7e>
 800909e:	68a3      	ldr	r3, [r4, #8]
 80090a0:	42ab      	cmp	r3, r5
 80090a2:	dc19      	bgt.n	80090d8 <__multadd+0x74>
 80090a4:	6861      	ldr	r1, [r4, #4]
 80090a6:	4638      	mov	r0, r7
 80090a8:	3101      	adds	r1, #1
 80090aa:	f7ff ff79 	bl	8008fa0 <_Balloc>
 80090ae:	4680      	mov	r8, r0
 80090b0:	b928      	cbnz	r0, 80090be <__multadd+0x5a>
 80090b2:	4602      	mov	r2, r0
 80090b4:	4b0c      	ldr	r3, [pc, #48]	@ (80090e8 <__multadd+0x84>)
 80090b6:	480d      	ldr	r0, [pc, #52]	@ (80090ec <__multadd+0x88>)
 80090b8:	21ba      	movs	r1, #186	@ 0xba
 80090ba:	f000 feed 	bl	8009e98 <__assert_func>
 80090be:	6922      	ldr	r2, [r4, #16]
 80090c0:	3202      	adds	r2, #2
 80090c2:	f104 010c 	add.w	r1, r4, #12
 80090c6:	0092      	lsls	r2, r2, #2
 80090c8:	300c      	adds	r0, #12
 80090ca:	f000 fed7 	bl	8009e7c <memcpy>
 80090ce:	4621      	mov	r1, r4
 80090d0:	4638      	mov	r0, r7
 80090d2:	f7ff ffa5 	bl	8009020 <_Bfree>
 80090d6:	4644      	mov	r4, r8
 80090d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090dc:	3501      	adds	r5, #1
 80090de:	615e      	str	r6, [r3, #20]
 80090e0:	6125      	str	r5, [r4, #16]
 80090e2:	4620      	mov	r0, r4
 80090e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090e8:	0800a2c4 	.word	0x0800a2c4
 80090ec:	0800a2d5 	.word	0x0800a2d5

080090f0 <__hi0bits>:
 80090f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80090f4:	4603      	mov	r3, r0
 80090f6:	bf36      	itet	cc
 80090f8:	0403      	lslcc	r3, r0, #16
 80090fa:	2000      	movcs	r0, #0
 80090fc:	2010      	movcc	r0, #16
 80090fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009102:	bf3c      	itt	cc
 8009104:	021b      	lslcc	r3, r3, #8
 8009106:	3008      	addcc	r0, #8
 8009108:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800910c:	bf3c      	itt	cc
 800910e:	011b      	lslcc	r3, r3, #4
 8009110:	3004      	addcc	r0, #4
 8009112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009116:	bf3c      	itt	cc
 8009118:	009b      	lslcc	r3, r3, #2
 800911a:	3002      	addcc	r0, #2
 800911c:	2b00      	cmp	r3, #0
 800911e:	db05      	blt.n	800912c <__hi0bits+0x3c>
 8009120:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009124:	f100 0001 	add.w	r0, r0, #1
 8009128:	bf08      	it	eq
 800912a:	2020      	moveq	r0, #32
 800912c:	4770      	bx	lr

0800912e <__lo0bits>:
 800912e:	6803      	ldr	r3, [r0, #0]
 8009130:	4602      	mov	r2, r0
 8009132:	f013 0007 	ands.w	r0, r3, #7
 8009136:	d00b      	beq.n	8009150 <__lo0bits+0x22>
 8009138:	07d9      	lsls	r1, r3, #31
 800913a:	d421      	bmi.n	8009180 <__lo0bits+0x52>
 800913c:	0798      	lsls	r0, r3, #30
 800913e:	bf49      	itett	mi
 8009140:	085b      	lsrmi	r3, r3, #1
 8009142:	089b      	lsrpl	r3, r3, #2
 8009144:	2001      	movmi	r0, #1
 8009146:	6013      	strmi	r3, [r2, #0]
 8009148:	bf5c      	itt	pl
 800914a:	6013      	strpl	r3, [r2, #0]
 800914c:	2002      	movpl	r0, #2
 800914e:	4770      	bx	lr
 8009150:	b299      	uxth	r1, r3
 8009152:	b909      	cbnz	r1, 8009158 <__lo0bits+0x2a>
 8009154:	0c1b      	lsrs	r3, r3, #16
 8009156:	2010      	movs	r0, #16
 8009158:	b2d9      	uxtb	r1, r3
 800915a:	b909      	cbnz	r1, 8009160 <__lo0bits+0x32>
 800915c:	3008      	adds	r0, #8
 800915e:	0a1b      	lsrs	r3, r3, #8
 8009160:	0719      	lsls	r1, r3, #28
 8009162:	bf04      	itt	eq
 8009164:	091b      	lsreq	r3, r3, #4
 8009166:	3004      	addeq	r0, #4
 8009168:	0799      	lsls	r1, r3, #30
 800916a:	bf04      	itt	eq
 800916c:	089b      	lsreq	r3, r3, #2
 800916e:	3002      	addeq	r0, #2
 8009170:	07d9      	lsls	r1, r3, #31
 8009172:	d403      	bmi.n	800917c <__lo0bits+0x4e>
 8009174:	085b      	lsrs	r3, r3, #1
 8009176:	f100 0001 	add.w	r0, r0, #1
 800917a:	d003      	beq.n	8009184 <__lo0bits+0x56>
 800917c:	6013      	str	r3, [r2, #0]
 800917e:	4770      	bx	lr
 8009180:	2000      	movs	r0, #0
 8009182:	4770      	bx	lr
 8009184:	2020      	movs	r0, #32
 8009186:	4770      	bx	lr

08009188 <__i2b>:
 8009188:	b510      	push	{r4, lr}
 800918a:	460c      	mov	r4, r1
 800918c:	2101      	movs	r1, #1
 800918e:	f7ff ff07 	bl	8008fa0 <_Balloc>
 8009192:	4602      	mov	r2, r0
 8009194:	b928      	cbnz	r0, 80091a2 <__i2b+0x1a>
 8009196:	4b05      	ldr	r3, [pc, #20]	@ (80091ac <__i2b+0x24>)
 8009198:	4805      	ldr	r0, [pc, #20]	@ (80091b0 <__i2b+0x28>)
 800919a:	f240 1145 	movw	r1, #325	@ 0x145
 800919e:	f000 fe7b 	bl	8009e98 <__assert_func>
 80091a2:	2301      	movs	r3, #1
 80091a4:	6144      	str	r4, [r0, #20]
 80091a6:	6103      	str	r3, [r0, #16]
 80091a8:	bd10      	pop	{r4, pc}
 80091aa:	bf00      	nop
 80091ac:	0800a2c4 	.word	0x0800a2c4
 80091b0:	0800a2d5 	.word	0x0800a2d5

080091b4 <__multiply>:
 80091b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b8:	4617      	mov	r7, r2
 80091ba:	690a      	ldr	r2, [r1, #16]
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	429a      	cmp	r2, r3
 80091c0:	bfa8      	it	ge
 80091c2:	463b      	movge	r3, r7
 80091c4:	4689      	mov	r9, r1
 80091c6:	bfa4      	itt	ge
 80091c8:	460f      	movge	r7, r1
 80091ca:	4699      	movge	r9, r3
 80091cc:	693d      	ldr	r5, [r7, #16]
 80091ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	6879      	ldr	r1, [r7, #4]
 80091d6:	eb05 060a 	add.w	r6, r5, sl
 80091da:	42b3      	cmp	r3, r6
 80091dc:	b085      	sub	sp, #20
 80091de:	bfb8      	it	lt
 80091e0:	3101      	addlt	r1, #1
 80091e2:	f7ff fedd 	bl	8008fa0 <_Balloc>
 80091e6:	b930      	cbnz	r0, 80091f6 <__multiply+0x42>
 80091e8:	4602      	mov	r2, r0
 80091ea:	4b41      	ldr	r3, [pc, #260]	@ (80092f0 <__multiply+0x13c>)
 80091ec:	4841      	ldr	r0, [pc, #260]	@ (80092f4 <__multiply+0x140>)
 80091ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80091f2:	f000 fe51 	bl	8009e98 <__assert_func>
 80091f6:	f100 0414 	add.w	r4, r0, #20
 80091fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80091fe:	4623      	mov	r3, r4
 8009200:	2200      	movs	r2, #0
 8009202:	4573      	cmp	r3, lr
 8009204:	d320      	bcc.n	8009248 <__multiply+0x94>
 8009206:	f107 0814 	add.w	r8, r7, #20
 800920a:	f109 0114 	add.w	r1, r9, #20
 800920e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009212:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009216:	9302      	str	r3, [sp, #8]
 8009218:	1beb      	subs	r3, r5, r7
 800921a:	3b15      	subs	r3, #21
 800921c:	f023 0303 	bic.w	r3, r3, #3
 8009220:	3304      	adds	r3, #4
 8009222:	3715      	adds	r7, #21
 8009224:	42bd      	cmp	r5, r7
 8009226:	bf38      	it	cc
 8009228:	2304      	movcc	r3, #4
 800922a:	9301      	str	r3, [sp, #4]
 800922c:	9b02      	ldr	r3, [sp, #8]
 800922e:	9103      	str	r1, [sp, #12]
 8009230:	428b      	cmp	r3, r1
 8009232:	d80c      	bhi.n	800924e <__multiply+0x9a>
 8009234:	2e00      	cmp	r6, #0
 8009236:	dd03      	ble.n	8009240 <__multiply+0x8c>
 8009238:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800923c:	2b00      	cmp	r3, #0
 800923e:	d055      	beq.n	80092ec <__multiply+0x138>
 8009240:	6106      	str	r6, [r0, #16]
 8009242:	b005      	add	sp, #20
 8009244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009248:	f843 2b04 	str.w	r2, [r3], #4
 800924c:	e7d9      	b.n	8009202 <__multiply+0x4e>
 800924e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009252:	f1ba 0f00 	cmp.w	sl, #0
 8009256:	d01f      	beq.n	8009298 <__multiply+0xe4>
 8009258:	46c4      	mov	ip, r8
 800925a:	46a1      	mov	r9, r4
 800925c:	2700      	movs	r7, #0
 800925e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009262:	f8d9 3000 	ldr.w	r3, [r9]
 8009266:	fa1f fb82 	uxth.w	fp, r2
 800926a:	b29b      	uxth	r3, r3
 800926c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009270:	443b      	add	r3, r7
 8009272:	f8d9 7000 	ldr.w	r7, [r9]
 8009276:	0c12      	lsrs	r2, r2, #16
 8009278:	0c3f      	lsrs	r7, r7, #16
 800927a:	fb0a 7202 	mla	r2, sl, r2, r7
 800927e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009282:	b29b      	uxth	r3, r3
 8009284:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009288:	4565      	cmp	r5, ip
 800928a:	f849 3b04 	str.w	r3, [r9], #4
 800928e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009292:	d8e4      	bhi.n	800925e <__multiply+0xaa>
 8009294:	9b01      	ldr	r3, [sp, #4]
 8009296:	50e7      	str	r7, [r4, r3]
 8009298:	9b03      	ldr	r3, [sp, #12]
 800929a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800929e:	3104      	adds	r1, #4
 80092a0:	f1b9 0f00 	cmp.w	r9, #0
 80092a4:	d020      	beq.n	80092e8 <__multiply+0x134>
 80092a6:	6823      	ldr	r3, [r4, #0]
 80092a8:	4647      	mov	r7, r8
 80092aa:	46a4      	mov	ip, r4
 80092ac:	f04f 0a00 	mov.w	sl, #0
 80092b0:	f8b7 b000 	ldrh.w	fp, [r7]
 80092b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80092b8:	fb09 220b 	mla	r2, r9, fp, r2
 80092bc:	4452      	add	r2, sl
 80092be:	b29b      	uxth	r3, r3
 80092c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092c4:	f84c 3b04 	str.w	r3, [ip], #4
 80092c8:	f857 3b04 	ldr.w	r3, [r7], #4
 80092cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092d0:	f8bc 3000 	ldrh.w	r3, [ip]
 80092d4:	fb09 330a 	mla	r3, r9, sl, r3
 80092d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80092dc:	42bd      	cmp	r5, r7
 80092de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092e2:	d8e5      	bhi.n	80092b0 <__multiply+0xfc>
 80092e4:	9a01      	ldr	r2, [sp, #4]
 80092e6:	50a3      	str	r3, [r4, r2]
 80092e8:	3404      	adds	r4, #4
 80092ea:	e79f      	b.n	800922c <__multiply+0x78>
 80092ec:	3e01      	subs	r6, #1
 80092ee:	e7a1      	b.n	8009234 <__multiply+0x80>
 80092f0:	0800a2c4 	.word	0x0800a2c4
 80092f4:	0800a2d5 	.word	0x0800a2d5

080092f8 <__pow5mult>:
 80092f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092fc:	4615      	mov	r5, r2
 80092fe:	f012 0203 	ands.w	r2, r2, #3
 8009302:	4607      	mov	r7, r0
 8009304:	460e      	mov	r6, r1
 8009306:	d007      	beq.n	8009318 <__pow5mult+0x20>
 8009308:	4c25      	ldr	r4, [pc, #148]	@ (80093a0 <__pow5mult+0xa8>)
 800930a:	3a01      	subs	r2, #1
 800930c:	2300      	movs	r3, #0
 800930e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009312:	f7ff fea7 	bl	8009064 <__multadd>
 8009316:	4606      	mov	r6, r0
 8009318:	10ad      	asrs	r5, r5, #2
 800931a:	d03d      	beq.n	8009398 <__pow5mult+0xa0>
 800931c:	69fc      	ldr	r4, [r7, #28]
 800931e:	b97c      	cbnz	r4, 8009340 <__pow5mult+0x48>
 8009320:	2010      	movs	r0, #16
 8009322:	f7ff fd87 	bl	8008e34 <malloc>
 8009326:	4602      	mov	r2, r0
 8009328:	61f8      	str	r0, [r7, #28]
 800932a:	b928      	cbnz	r0, 8009338 <__pow5mult+0x40>
 800932c:	4b1d      	ldr	r3, [pc, #116]	@ (80093a4 <__pow5mult+0xac>)
 800932e:	481e      	ldr	r0, [pc, #120]	@ (80093a8 <__pow5mult+0xb0>)
 8009330:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009334:	f000 fdb0 	bl	8009e98 <__assert_func>
 8009338:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800933c:	6004      	str	r4, [r0, #0]
 800933e:	60c4      	str	r4, [r0, #12]
 8009340:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009344:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009348:	b94c      	cbnz	r4, 800935e <__pow5mult+0x66>
 800934a:	f240 2171 	movw	r1, #625	@ 0x271
 800934e:	4638      	mov	r0, r7
 8009350:	f7ff ff1a 	bl	8009188 <__i2b>
 8009354:	2300      	movs	r3, #0
 8009356:	f8c8 0008 	str.w	r0, [r8, #8]
 800935a:	4604      	mov	r4, r0
 800935c:	6003      	str	r3, [r0, #0]
 800935e:	f04f 0900 	mov.w	r9, #0
 8009362:	07eb      	lsls	r3, r5, #31
 8009364:	d50a      	bpl.n	800937c <__pow5mult+0x84>
 8009366:	4631      	mov	r1, r6
 8009368:	4622      	mov	r2, r4
 800936a:	4638      	mov	r0, r7
 800936c:	f7ff ff22 	bl	80091b4 <__multiply>
 8009370:	4631      	mov	r1, r6
 8009372:	4680      	mov	r8, r0
 8009374:	4638      	mov	r0, r7
 8009376:	f7ff fe53 	bl	8009020 <_Bfree>
 800937a:	4646      	mov	r6, r8
 800937c:	106d      	asrs	r5, r5, #1
 800937e:	d00b      	beq.n	8009398 <__pow5mult+0xa0>
 8009380:	6820      	ldr	r0, [r4, #0]
 8009382:	b938      	cbnz	r0, 8009394 <__pow5mult+0x9c>
 8009384:	4622      	mov	r2, r4
 8009386:	4621      	mov	r1, r4
 8009388:	4638      	mov	r0, r7
 800938a:	f7ff ff13 	bl	80091b4 <__multiply>
 800938e:	6020      	str	r0, [r4, #0]
 8009390:	f8c0 9000 	str.w	r9, [r0]
 8009394:	4604      	mov	r4, r0
 8009396:	e7e4      	b.n	8009362 <__pow5mult+0x6a>
 8009398:	4630      	mov	r0, r6
 800939a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800939e:	bf00      	nop
 80093a0:	0800a388 	.word	0x0800a388
 80093a4:	0800a255 	.word	0x0800a255
 80093a8:	0800a2d5 	.word	0x0800a2d5

080093ac <__lshift>:
 80093ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093b0:	460c      	mov	r4, r1
 80093b2:	6849      	ldr	r1, [r1, #4]
 80093b4:	6923      	ldr	r3, [r4, #16]
 80093b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093ba:	68a3      	ldr	r3, [r4, #8]
 80093bc:	4607      	mov	r7, r0
 80093be:	4691      	mov	r9, r2
 80093c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093c4:	f108 0601 	add.w	r6, r8, #1
 80093c8:	42b3      	cmp	r3, r6
 80093ca:	db0b      	blt.n	80093e4 <__lshift+0x38>
 80093cc:	4638      	mov	r0, r7
 80093ce:	f7ff fde7 	bl	8008fa0 <_Balloc>
 80093d2:	4605      	mov	r5, r0
 80093d4:	b948      	cbnz	r0, 80093ea <__lshift+0x3e>
 80093d6:	4602      	mov	r2, r0
 80093d8:	4b28      	ldr	r3, [pc, #160]	@ (800947c <__lshift+0xd0>)
 80093da:	4829      	ldr	r0, [pc, #164]	@ (8009480 <__lshift+0xd4>)
 80093dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80093e0:	f000 fd5a 	bl	8009e98 <__assert_func>
 80093e4:	3101      	adds	r1, #1
 80093e6:	005b      	lsls	r3, r3, #1
 80093e8:	e7ee      	b.n	80093c8 <__lshift+0x1c>
 80093ea:	2300      	movs	r3, #0
 80093ec:	f100 0114 	add.w	r1, r0, #20
 80093f0:	f100 0210 	add.w	r2, r0, #16
 80093f4:	4618      	mov	r0, r3
 80093f6:	4553      	cmp	r3, sl
 80093f8:	db33      	blt.n	8009462 <__lshift+0xb6>
 80093fa:	6920      	ldr	r0, [r4, #16]
 80093fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009400:	f104 0314 	add.w	r3, r4, #20
 8009404:	f019 091f 	ands.w	r9, r9, #31
 8009408:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800940c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009410:	d02b      	beq.n	800946a <__lshift+0xbe>
 8009412:	f1c9 0e20 	rsb	lr, r9, #32
 8009416:	468a      	mov	sl, r1
 8009418:	2200      	movs	r2, #0
 800941a:	6818      	ldr	r0, [r3, #0]
 800941c:	fa00 f009 	lsl.w	r0, r0, r9
 8009420:	4310      	orrs	r0, r2
 8009422:	f84a 0b04 	str.w	r0, [sl], #4
 8009426:	f853 2b04 	ldr.w	r2, [r3], #4
 800942a:	459c      	cmp	ip, r3
 800942c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009430:	d8f3      	bhi.n	800941a <__lshift+0x6e>
 8009432:	ebac 0304 	sub.w	r3, ip, r4
 8009436:	3b15      	subs	r3, #21
 8009438:	f023 0303 	bic.w	r3, r3, #3
 800943c:	3304      	adds	r3, #4
 800943e:	f104 0015 	add.w	r0, r4, #21
 8009442:	4560      	cmp	r0, ip
 8009444:	bf88      	it	hi
 8009446:	2304      	movhi	r3, #4
 8009448:	50ca      	str	r2, [r1, r3]
 800944a:	b10a      	cbz	r2, 8009450 <__lshift+0xa4>
 800944c:	f108 0602 	add.w	r6, r8, #2
 8009450:	3e01      	subs	r6, #1
 8009452:	4638      	mov	r0, r7
 8009454:	612e      	str	r6, [r5, #16]
 8009456:	4621      	mov	r1, r4
 8009458:	f7ff fde2 	bl	8009020 <_Bfree>
 800945c:	4628      	mov	r0, r5
 800945e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009462:	f842 0f04 	str.w	r0, [r2, #4]!
 8009466:	3301      	adds	r3, #1
 8009468:	e7c5      	b.n	80093f6 <__lshift+0x4a>
 800946a:	3904      	subs	r1, #4
 800946c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009470:	f841 2f04 	str.w	r2, [r1, #4]!
 8009474:	459c      	cmp	ip, r3
 8009476:	d8f9      	bhi.n	800946c <__lshift+0xc0>
 8009478:	e7ea      	b.n	8009450 <__lshift+0xa4>
 800947a:	bf00      	nop
 800947c:	0800a2c4 	.word	0x0800a2c4
 8009480:	0800a2d5 	.word	0x0800a2d5

08009484 <__mcmp>:
 8009484:	690a      	ldr	r2, [r1, #16]
 8009486:	4603      	mov	r3, r0
 8009488:	6900      	ldr	r0, [r0, #16]
 800948a:	1a80      	subs	r0, r0, r2
 800948c:	b530      	push	{r4, r5, lr}
 800948e:	d10e      	bne.n	80094ae <__mcmp+0x2a>
 8009490:	3314      	adds	r3, #20
 8009492:	3114      	adds	r1, #20
 8009494:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009498:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800949c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094a4:	4295      	cmp	r5, r2
 80094a6:	d003      	beq.n	80094b0 <__mcmp+0x2c>
 80094a8:	d205      	bcs.n	80094b6 <__mcmp+0x32>
 80094aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80094ae:	bd30      	pop	{r4, r5, pc}
 80094b0:	42a3      	cmp	r3, r4
 80094b2:	d3f3      	bcc.n	800949c <__mcmp+0x18>
 80094b4:	e7fb      	b.n	80094ae <__mcmp+0x2a>
 80094b6:	2001      	movs	r0, #1
 80094b8:	e7f9      	b.n	80094ae <__mcmp+0x2a>
	...

080094bc <__mdiff>:
 80094bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c0:	4689      	mov	r9, r1
 80094c2:	4606      	mov	r6, r0
 80094c4:	4611      	mov	r1, r2
 80094c6:	4648      	mov	r0, r9
 80094c8:	4614      	mov	r4, r2
 80094ca:	f7ff ffdb 	bl	8009484 <__mcmp>
 80094ce:	1e05      	subs	r5, r0, #0
 80094d0:	d112      	bne.n	80094f8 <__mdiff+0x3c>
 80094d2:	4629      	mov	r1, r5
 80094d4:	4630      	mov	r0, r6
 80094d6:	f7ff fd63 	bl	8008fa0 <_Balloc>
 80094da:	4602      	mov	r2, r0
 80094dc:	b928      	cbnz	r0, 80094ea <__mdiff+0x2e>
 80094de:	4b3f      	ldr	r3, [pc, #252]	@ (80095dc <__mdiff+0x120>)
 80094e0:	f240 2137 	movw	r1, #567	@ 0x237
 80094e4:	483e      	ldr	r0, [pc, #248]	@ (80095e0 <__mdiff+0x124>)
 80094e6:	f000 fcd7 	bl	8009e98 <__assert_func>
 80094ea:	2301      	movs	r3, #1
 80094ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094f0:	4610      	mov	r0, r2
 80094f2:	b003      	add	sp, #12
 80094f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f8:	bfbc      	itt	lt
 80094fa:	464b      	movlt	r3, r9
 80094fc:	46a1      	movlt	r9, r4
 80094fe:	4630      	mov	r0, r6
 8009500:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009504:	bfba      	itte	lt
 8009506:	461c      	movlt	r4, r3
 8009508:	2501      	movlt	r5, #1
 800950a:	2500      	movge	r5, #0
 800950c:	f7ff fd48 	bl	8008fa0 <_Balloc>
 8009510:	4602      	mov	r2, r0
 8009512:	b918      	cbnz	r0, 800951c <__mdiff+0x60>
 8009514:	4b31      	ldr	r3, [pc, #196]	@ (80095dc <__mdiff+0x120>)
 8009516:	f240 2145 	movw	r1, #581	@ 0x245
 800951a:	e7e3      	b.n	80094e4 <__mdiff+0x28>
 800951c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009520:	6926      	ldr	r6, [r4, #16]
 8009522:	60c5      	str	r5, [r0, #12]
 8009524:	f109 0310 	add.w	r3, r9, #16
 8009528:	f109 0514 	add.w	r5, r9, #20
 800952c:	f104 0e14 	add.w	lr, r4, #20
 8009530:	f100 0b14 	add.w	fp, r0, #20
 8009534:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009538:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800953c:	9301      	str	r3, [sp, #4]
 800953e:	46d9      	mov	r9, fp
 8009540:	f04f 0c00 	mov.w	ip, #0
 8009544:	9b01      	ldr	r3, [sp, #4]
 8009546:	f85e 0b04 	ldr.w	r0, [lr], #4
 800954a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800954e:	9301      	str	r3, [sp, #4]
 8009550:	fa1f f38a 	uxth.w	r3, sl
 8009554:	4619      	mov	r1, r3
 8009556:	b283      	uxth	r3, r0
 8009558:	1acb      	subs	r3, r1, r3
 800955a:	0c00      	lsrs	r0, r0, #16
 800955c:	4463      	add	r3, ip
 800955e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009562:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009566:	b29b      	uxth	r3, r3
 8009568:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800956c:	4576      	cmp	r6, lr
 800956e:	f849 3b04 	str.w	r3, [r9], #4
 8009572:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009576:	d8e5      	bhi.n	8009544 <__mdiff+0x88>
 8009578:	1b33      	subs	r3, r6, r4
 800957a:	3b15      	subs	r3, #21
 800957c:	f023 0303 	bic.w	r3, r3, #3
 8009580:	3415      	adds	r4, #21
 8009582:	3304      	adds	r3, #4
 8009584:	42a6      	cmp	r6, r4
 8009586:	bf38      	it	cc
 8009588:	2304      	movcc	r3, #4
 800958a:	441d      	add	r5, r3
 800958c:	445b      	add	r3, fp
 800958e:	461e      	mov	r6, r3
 8009590:	462c      	mov	r4, r5
 8009592:	4544      	cmp	r4, r8
 8009594:	d30e      	bcc.n	80095b4 <__mdiff+0xf8>
 8009596:	f108 0103 	add.w	r1, r8, #3
 800959a:	1b49      	subs	r1, r1, r5
 800959c:	f021 0103 	bic.w	r1, r1, #3
 80095a0:	3d03      	subs	r5, #3
 80095a2:	45a8      	cmp	r8, r5
 80095a4:	bf38      	it	cc
 80095a6:	2100      	movcc	r1, #0
 80095a8:	440b      	add	r3, r1
 80095aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095ae:	b191      	cbz	r1, 80095d6 <__mdiff+0x11a>
 80095b0:	6117      	str	r7, [r2, #16]
 80095b2:	e79d      	b.n	80094f0 <__mdiff+0x34>
 80095b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80095b8:	46e6      	mov	lr, ip
 80095ba:	0c08      	lsrs	r0, r1, #16
 80095bc:	fa1c fc81 	uxtah	ip, ip, r1
 80095c0:	4471      	add	r1, lr
 80095c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095c6:	b289      	uxth	r1, r1
 80095c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095cc:	f846 1b04 	str.w	r1, [r6], #4
 80095d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095d4:	e7dd      	b.n	8009592 <__mdiff+0xd6>
 80095d6:	3f01      	subs	r7, #1
 80095d8:	e7e7      	b.n	80095aa <__mdiff+0xee>
 80095da:	bf00      	nop
 80095dc:	0800a2c4 	.word	0x0800a2c4
 80095e0:	0800a2d5 	.word	0x0800a2d5

080095e4 <__d2b>:
 80095e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095e8:	460f      	mov	r7, r1
 80095ea:	2101      	movs	r1, #1
 80095ec:	ec59 8b10 	vmov	r8, r9, d0
 80095f0:	4616      	mov	r6, r2
 80095f2:	f7ff fcd5 	bl	8008fa0 <_Balloc>
 80095f6:	4604      	mov	r4, r0
 80095f8:	b930      	cbnz	r0, 8009608 <__d2b+0x24>
 80095fa:	4602      	mov	r2, r0
 80095fc:	4b23      	ldr	r3, [pc, #140]	@ (800968c <__d2b+0xa8>)
 80095fe:	4824      	ldr	r0, [pc, #144]	@ (8009690 <__d2b+0xac>)
 8009600:	f240 310f 	movw	r1, #783	@ 0x30f
 8009604:	f000 fc48 	bl	8009e98 <__assert_func>
 8009608:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800960c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009610:	b10d      	cbz	r5, 8009616 <__d2b+0x32>
 8009612:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009616:	9301      	str	r3, [sp, #4]
 8009618:	f1b8 0300 	subs.w	r3, r8, #0
 800961c:	d023      	beq.n	8009666 <__d2b+0x82>
 800961e:	4668      	mov	r0, sp
 8009620:	9300      	str	r3, [sp, #0]
 8009622:	f7ff fd84 	bl	800912e <__lo0bits>
 8009626:	e9dd 1200 	ldrd	r1, r2, [sp]
 800962a:	b1d0      	cbz	r0, 8009662 <__d2b+0x7e>
 800962c:	f1c0 0320 	rsb	r3, r0, #32
 8009630:	fa02 f303 	lsl.w	r3, r2, r3
 8009634:	430b      	orrs	r3, r1
 8009636:	40c2      	lsrs	r2, r0
 8009638:	6163      	str	r3, [r4, #20]
 800963a:	9201      	str	r2, [sp, #4]
 800963c:	9b01      	ldr	r3, [sp, #4]
 800963e:	61a3      	str	r3, [r4, #24]
 8009640:	2b00      	cmp	r3, #0
 8009642:	bf0c      	ite	eq
 8009644:	2201      	moveq	r2, #1
 8009646:	2202      	movne	r2, #2
 8009648:	6122      	str	r2, [r4, #16]
 800964a:	b1a5      	cbz	r5, 8009676 <__d2b+0x92>
 800964c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009650:	4405      	add	r5, r0
 8009652:	603d      	str	r5, [r7, #0]
 8009654:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009658:	6030      	str	r0, [r6, #0]
 800965a:	4620      	mov	r0, r4
 800965c:	b003      	add	sp, #12
 800965e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009662:	6161      	str	r1, [r4, #20]
 8009664:	e7ea      	b.n	800963c <__d2b+0x58>
 8009666:	a801      	add	r0, sp, #4
 8009668:	f7ff fd61 	bl	800912e <__lo0bits>
 800966c:	9b01      	ldr	r3, [sp, #4]
 800966e:	6163      	str	r3, [r4, #20]
 8009670:	3020      	adds	r0, #32
 8009672:	2201      	movs	r2, #1
 8009674:	e7e8      	b.n	8009648 <__d2b+0x64>
 8009676:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800967a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800967e:	6038      	str	r0, [r7, #0]
 8009680:	6918      	ldr	r0, [r3, #16]
 8009682:	f7ff fd35 	bl	80090f0 <__hi0bits>
 8009686:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800968a:	e7e5      	b.n	8009658 <__d2b+0x74>
 800968c:	0800a2c4 	.word	0x0800a2c4
 8009690:	0800a2d5 	.word	0x0800a2d5

08009694 <__ssputs_r>:
 8009694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009698:	688e      	ldr	r6, [r1, #8]
 800969a:	461f      	mov	r7, r3
 800969c:	42be      	cmp	r6, r7
 800969e:	680b      	ldr	r3, [r1, #0]
 80096a0:	4682      	mov	sl, r0
 80096a2:	460c      	mov	r4, r1
 80096a4:	4690      	mov	r8, r2
 80096a6:	d82d      	bhi.n	8009704 <__ssputs_r+0x70>
 80096a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096b0:	d026      	beq.n	8009700 <__ssputs_r+0x6c>
 80096b2:	6965      	ldr	r5, [r4, #20]
 80096b4:	6909      	ldr	r1, [r1, #16]
 80096b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096ba:	eba3 0901 	sub.w	r9, r3, r1
 80096be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096c2:	1c7b      	adds	r3, r7, #1
 80096c4:	444b      	add	r3, r9
 80096c6:	106d      	asrs	r5, r5, #1
 80096c8:	429d      	cmp	r5, r3
 80096ca:	bf38      	it	cc
 80096cc:	461d      	movcc	r5, r3
 80096ce:	0553      	lsls	r3, r2, #21
 80096d0:	d527      	bpl.n	8009722 <__ssputs_r+0x8e>
 80096d2:	4629      	mov	r1, r5
 80096d4:	f7ff fbd8 	bl	8008e88 <_malloc_r>
 80096d8:	4606      	mov	r6, r0
 80096da:	b360      	cbz	r0, 8009736 <__ssputs_r+0xa2>
 80096dc:	6921      	ldr	r1, [r4, #16]
 80096de:	464a      	mov	r2, r9
 80096e0:	f000 fbcc 	bl	8009e7c <memcpy>
 80096e4:	89a3      	ldrh	r3, [r4, #12]
 80096e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096ee:	81a3      	strh	r3, [r4, #12]
 80096f0:	6126      	str	r6, [r4, #16]
 80096f2:	6165      	str	r5, [r4, #20]
 80096f4:	444e      	add	r6, r9
 80096f6:	eba5 0509 	sub.w	r5, r5, r9
 80096fa:	6026      	str	r6, [r4, #0]
 80096fc:	60a5      	str	r5, [r4, #8]
 80096fe:	463e      	mov	r6, r7
 8009700:	42be      	cmp	r6, r7
 8009702:	d900      	bls.n	8009706 <__ssputs_r+0x72>
 8009704:	463e      	mov	r6, r7
 8009706:	6820      	ldr	r0, [r4, #0]
 8009708:	4632      	mov	r2, r6
 800970a:	4641      	mov	r1, r8
 800970c:	f000 fb6a 	bl	8009de4 <memmove>
 8009710:	68a3      	ldr	r3, [r4, #8]
 8009712:	1b9b      	subs	r3, r3, r6
 8009714:	60a3      	str	r3, [r4, #8]
 8009716:	6823      	ldr	r3, [r4, #0]
 8009718:	4433      	add	r3, r6
 800971a:	6023      	str	r3, [r4, #0]
 800971c:	2000      	movs	r0, #0
 800971e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009722:	462a      	mov	r2, r5
 8009724:	f000 fbfc 	bl	8009f20 <_realloc_r>
 8009728:	4606      	mov	r6, r0
 800972a:	2800      	cmp	r0, #0
 800972c:	d1e0      	bne.n	80096f0 <__ssputs_r+0x5c>
 800972e:	6921      	ldr	r1, [r4, #16]
 8009730:	4650      	mov	r0, sl
 8009732:	f7ff fb35 	bl	8008da0 <_free_r>
 8009736:	230c      	movs	r3, #12
 8009738:	f8ca 3000 	str.w	r3, [sl]
 800973c:	89a3      	ldrh	r3, [r4, #12]
 800973e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009742:	81a3      	strh	r3, [r4, #12]
 8009744:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009748:	e7e9      	b.n	800971e <__ssputs_r+0x8a>
	...

0800974c <_svfiprintf_r>:
 800974c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009750:	4698      	mov	r8, r3
 8009752:	898b      	ldrh	r3, [r1, #12]
 8009754:	061b      	lsls	r3, r3, #24
 8009756:	b09d      	sub	sp, #116	@ 0x74
 8009758:	4607      	mov	r7, r0
 800975a:	460d      	mov	r5, r1
 800975c:	4614      	mov	r4, r2
 800975e:	d510      	bpl.n	8009782 <_svfiprintf_r+0x36>
 8009760:	690b      	ldr	r3, [r1, #16]
 8009762:	b973      	cbnz	r3, 8009782 <_svfiprintf_r+0x36>
 8009764:	2140      	movs	r1, #64	@ 0x40
 8009766:	f7ff fb8f 	bl	8008e88 <_malloc_r>
 800976a:	6028      	str	r0, [r5, #0]
 800976c:	6128      	str	r0, [r5, #16]
 800976e:	b930      	cbnz	r0, 800977e <_svfiprintf_r+0x32>
 8009770:	230c      	movs	r3, #12
 8009772:	603b      	str	r3, [r7, #0]
 8009774:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009778:	b01d      	add	sp, #116	@ 0x74
 800977a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800977e:	2340      	movs	r3, #64	@ 0x40
 8009780:	616b      	str	r3, [r5, #20]
 8009782:	2300      	movs	r3, #0
 8009784:	9309      	str	r3, [sp, #36]	@ 0x24
 8009786:	2320      	movs	r3, #32
 8009788:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800978c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009790:	2330      	movs	r3, #48	@ 0x30
 8009792:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009930 <_svfiprintf_r+0x1e4>
 8009796:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800979a:	f04f 0901 	mov.w	r9, #1
 800979e:	4623      	mov	r3, r4
 80097a0:	469a      	mov	sl, r3
 80097a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097a6:	b10a      	cbz	r2, 80097ac <_svfiprintf_r+0x60>
 80097a8:	2a25      	cmp	r2, #37	@ 0x25
 80097aa:	d1f9      	bne.n	80097a0 <_svfiprintf_r+0x54>
 80097ac:	ebba 0b04 	subs.w	fp, sl, r4
 80097b0:	d00b      	beq.n	80097ca <_svfiprintf_r+0x7e>
 80097b2:	465b      	mov	r3, fp
 80097b4:	4622      	mov	r2, r4
 80097b6:	4629      	mov	r1, r5
 80097b8:	4638      	mov	r0, r7
 80097ba:	f7ff ff6b 	bl	8009694 <__ssputs_r>
 80097be:	3001      	adds	r0, #1
 80097c0:	f000 80a7 	beq.w	8009912 <_svfiprintf_r+0x1c6>
 80097c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097c6:	445a      	add	r2, fp
 80097c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80097ca:	f89a 3000 	ldrb.w	r3, [sl]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	f000 809f 	beq.w	8009912 <_svfiprintf_r+0x1c6>
 80097d4:	2300      	movs	r3, #0
 80097d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097de:	f10a 0a01 	add.w	sl, sl, #1
 80097e2:	9304      	str	r3, [sp, #16]
 80097e4:	9307      	str	r3, [sp, #28]
 80097e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80097ec:	4654      	mov	r4, sl
 80097ee:	2205      	movs	r2, #5
 80097f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097f4:	484e      	ldr	r0, [pc, #312]	@ (8009930 <_svfiprintf_r+0x1e4>)
 80097f6:	f7f6 fcf3 	bl	80001e0 <memchr>
 80097fa:	9a04      	ldr	r2, [sp, #16]
 80097fc:	b9d8      	cbnz	r0, 8009836 <_svfiprintf_r+0xea>
 80097fe:	06d0      	lsls	r0, r2, #27
 8009800:	bf44      	itt	mi
 8009802:	2320      	movmi	r3, #32
 8009804:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009808:	0711      	lsls	r1, r2, #28
 800980a:	bf44      	itt	mi
 800980c:	232b      	movmi	r3, #43	@ 0x2b
 800980e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009812:	f89a 3000 	ldrb.w	r3, [sl]
 8009816:	2b2a      	cmp	r3, #42	@ 0x2a
 8009818:	d015      	beq.n	8009846 <_svfiprintf_r+0xfa>
 800981a:	9a07      	ldr	r2, [sp, #28]
 800981c:	4654      	mov	r4, sl
 800981e:	2000      	movs	r0, #0
 8009820:	f04f 0c0a 	mov.w	ip, #10
 8009824:	4621      	mov	r1, r4
 8009826:	f811 3b01 	ldrb.w	r3, [r1], #1
 800982a:	3b30      	subs	r3, #48	@ 0x30
 800982c:	2b09      	cmp	r3, #9
 800982e:	d94b      	bls.n	80098c8 <_svfiprintf_r+0x17c>
 8009830:	b1b0      	cbz	r0, 8009860 <_svfiprintf_r+0x114>
 8009832:	9207      	str	r2, [sp, #28]
 8009834:	e014      	b.n	8009860 <_svfiprintf_r+0x114>
 8009836:	eba0 0308 	sub.w	r3, r0, r8
 800983a:	fa09 f303 	lsl.w	r3, r9, r3
 800983e:	4313      	orrs	r3, r2
 8009840:	9304      	str	r3, [sp, #16]
 8009842:	46a2      	mov	sl, r4
 8009844:	e7d2      	b.n	80097ec <_svfiprintf_r+0xa0>
 8009846:	9b03      	ldr	r3, [sp, #12]
 8009848:	1d19      	adds	r1, r3, #4
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	9103      	str	r1, [sp, #12]
 800984e:	2b00      	cmp	r3, #0
 8009850:	bfbb      	ittet	lt
 8009852:	425b      	neglt	r3, r3
 8009854:	f042 0202 	orrlt.w	r2, r2, #2
 8009858:	9307      	strge	r3, [sp, #28]
 800985a:	9307      	strlt	r3, [sp, #28]
 800985c:	bfb8      	it	lt
 800985e:	9204      	strlt	r2, [sp, #16]
 8009860:	7823      	ldrb	r3, [r4, #0]
 8009862:	2b2e      	cmp	r3, #46	@ 0x2e
 8009864:	d10a      	bne.n	800987c <_svfiprintf_r+0x130>
 8009866:	7863      	ldrb	r3, [r4, #1]
 8009868:	2b2a      	cmp	r3, #42	@ 0x2a
 800986a:	d132      	bne.n	80098d2 <_svfiprintf_r+0x186>
 800986c:	9b03      	ldr	r3, [sp, #12]
 800986e:	1d1a      	adds	r2, r3, #4
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	9203      	str	r2, [sp, #12]
 8009874:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009878:	3402      	adds	r4, #2
 800987a:	9305      	str	r3, [sp, #20]
 800987c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009940 <_svfiprintf_r+0x1f4>
 8009880:	7821      	ldrb	r1, [r4, #0]
 8009882:	2203      	movs	r2, #3
 8009884:	4650      	mov	r0, sl
 8009886:	f7f6 fcab 	bl	80001e0 <memchr>
 800988a:	b138      	cbz	r0, 800989c <_svfiprintf_r+0x150>
 800988c:	9b04      	ldr	r3, [sp, #16]
 800988e:	eba0 000a 	sub.w	r0, r0, sl
 8009892:	2240      	movs	r2, #64	@ 0x40
 8009894:	4082      	lsls	r2, r0
 8009896:	4313      	orrs	r3, r2
 8009898:	3401      	adds	r4, #1
 800989a:	9304      	str	r3, [sp, #16]
 800989c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098a0:	4824      	ldr	r0, [pc, #144]	@ (8009934 <_svfiprintf_r+0x1e8>)
 80098a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098a6:	2206      	movs	r2, #6
 80098a8:	f7f6 fc9a 	bl	80001e0 <memchr>
 80098ac:	2800      	cmp	r0, #0
 80098ae:	d036      	beq.n	800991e <_svfiprintf_r+0x1d2>
 80098b0:	4b21      	ldr	r3, [pc, #132]	@ (8009938 <_svfiprintf_r+0x1ec>)
 80098b2:	bb1b      	cbnz	r3, 80098fc <_svfiprintf_r+0x1b0>
 80098b4:	9b03      	ldr	r3, [sp, #12]
 80098b6:	3307      	adds	r3, #7
 80098b8:	f023 0307 	bic.w	r3, r3, #7
 80098bc:	3308      	adds	r3, #8
 80098be:	9303      	str	r3, [sp, #12]
 80098c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098c2:	4433      	add	r3, r6
 80098c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80098c6:	e76a      	b.n	800979e <_svfiprintf_r+0x52>
 80098c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80098cc:	460c      	mov	r4, r1
 80098ce:	2001      	movs	r0, #1
 80098d0:	e7a8      	b.n	8009824 <_svfiprintf_r+0xd8>
 80098d2:	2300      	movs	r3, #0
 80098d4:	3401      	adds	r4, #1
 80098d6:	9305      	str	r3, [sp, #20]
 80098d8:	4619      	mov	r1, r3
 80098da:	f04f 0c0a 	mov.w	ip, #10
 80098de:	4620      	mov	r0, r4
 80098e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098e4:	3a30      	subs	r2, #48	@ 0x30
 80098e6:	2a09      	cmp	r2, #9
 80098e8:	d903      	bls.n	80098f2 <_svfiprintf_r+0x1a6>
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d0c6      	beq.n	800987c <_svfiprintf_r+0x130>
 80098ee:	9105      	str	r1, [sp, #20]
 80098f0:	e7c4      	b.n	800987c <_svfiprintf_r+0x130>
 80098f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80098f6:	4604      	mov	r4, r0
 80098f8:	2301      	movs	r3, #1
 80098fa:	e7f0      	b.n	80098de <_svfiprintf_r+0x192>
 80098fc:	ab03      	add	r3, sp, #12
 80098fe:	9300      	str	r3, [sp, #0]
 8009900:	462a      	mov	r2, r5
 8009902:	4b0e      	ldr	r3, [pc, #56]	@ (800993c <_svfiprintf_r+0x1f0>)
 8009904:	a904      	add	r1, sp, #16
 8009906:	4638      	mov	r0, r7
 8009908:	f7fd fd1c 	bl	8007344 <_printf_float>
 800990c:	1c42      	adds	r2, r0, #1
 800990e:	4606      	mov	r6, r0
 8009910:	d1d6      	bne.n	80098c0 <_svfiprintf_r+0x174>
 8009912:	89ab      	ldrh	r3, [r5, #12]
 8009914:	065b      	lsls	r3, r3, #25
 8009916:	f53f af2d 	bmi.w	8009774 <_svfiprintf_r+0x28>
 800991a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800991c:	e72c      	b.n	8009778 <_svfiprintf_r+0x2c>
 800991e:	ab03      	add	r3, sp, #12
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	462a      	mov	r2, r5
 8009924:	4b05      	ldr	r3, [pc, #20]	@ (800993c <_svfiprintf_r+0x1f0>)
 8009926:	a904      	add	r1, sp, #16
 8009928:	4638      	mov	r0, r7
 800992a:	f7fd ffa3 	bl	8007874 <_printf_i>
 800992e:	e7ed      	b.n	800990c <_svfiprintf_r+0x1c0>
 8009930:	0800a32e 	.word	0x0800a32e
 8009934:	0800a338 	.word	0x0800a338
 8009938:	08007345 	.word	0x08007345
 800993c:	08009695 	.word	0x08009695
 8009940:	0800a334 	.word	0x0800a334

08009944 <__sfputc_r>:
 8009944:	6893      	ldr	r3, [r2, #8]
 8009946:	3b01      	subs	r3, #1
 8009948:	2b00      	cmp	r3, #0
 800994a:	b410      	push	{r4}
 800994c:	6093      	str	r3, [r2, #8]
 800994e:	da08      	bge.n	8009962 <__sfputc_r+0x1e>
 8009950:	6994      	ldr	r4, [r2, #24]
 8009952:	42a3      	cmp	r3, r4
 8009954:	db01      	blt.n	800995a <__sfputc_r+0x16>
 8009956:	290a      	cmp	r1, #10
 8009958:	d103      	bne.n	8009962 <__sfputc_r+0x1e>
 800995a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800995e:	f7fe bab1 	b.w	8007ec4 <__swbuf_r>
 8009962:	6813      	ldr	r3, [r2, #0]
 8009964:	1c58      	adds	r0, r3, #1
 8009966:	6010      	str	r0, [r2, #0]
 8009968:	7019      	strb	r1, [r3, #0]
 800996a:	4608      	mov	r0, r1
 800996c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009970:	4770      	bx	lr

08009972 <__sfputs_r>:
 8009972:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009974:	4606      	mov	r6, r0
 8009976:	460f      	mov	r7, r1
 8009978:	4614      	mov	r4, r2
 800997a:	18d5      	adds	r5, r2, r3
 800997c:	42ac      	cmp	r4, r5
 800997e:	d101      	bne.n	8009984 <__sfputs_r+0x12>
 8009980:	2000      	movs	r0, #0
 8009982:	e007      	b.n	8009994 <__sfputs_r+0x22>
 8009984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009988:	463a      	mov	r2, r7
 800998a:	4630      	mov	r0, r6
 800998c:	f7ff ffda 	bl	8009944 <__sfputc_r>
 8009990:	1c43      	adds	r3, r0, #1
 8009992:	d1f3      	bne.n	800997c <__sfputs_r+0xa>
 8009994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009998 <_vfiprintf_r>:
 8009998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800999c:	460d      	mov	r5, r1
 800999e:	b09d      	sub	sp, #116	@ 0x74
 80099a0:	4614      	mov	r4, r2
 80099a2:	4698      	mov	r8, r3
 80099a4:	4606      	mov	r6, r0
 80099a6:	b118      	cbz	r0, 80099b0 <_vfiprintf_r+0x18>
 80099a8:	6a03      	ldr	r3, [r0, #32]
 80099aa:	b90b      	cbnz	r3, 80099b0 <_vfiprintf_r+0x18>
 80099ac:	f7fe f90c 	bl	8007bc8 <__sinit>
 80099b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099b2:	07d9      	lsls	r1, r3, #31
 80099b4:	d405      	bmi.n	80099c2 <_vfiprintf_r+0x2a>
 80099b6:	89ab      	ldrh	r3, [r5, #12]
 80099b8:	059a      	lsls	r2, r3, #22
 80099ba:	d402      	bmi.n	80099c2 <_vfiprintf_r+0x2a>
 80099bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099be:	f7fe fb92 	bl	80080e6 <__retarget_lock_acquire_recursive>
 80099c2:	89ab      	ldrh	r3, [r5, #12]
 80099c4:	071b      	lsls	r3, r3, #28
 80099c6:	d501      	bpl.n	80099cc <_vfiprintf_r+0x34>
 80099c8:	692b      	ldr	r3, [r5, #16]
 80099ca:	b99b      	cbnz	r3, 80099f4 <_vfiprintf_r+0x5c>
 80099cc:	4629      	mov	r1, r5
 80099ce:	4630      	mov	r0, r6
 80099d0:	f7fe fab6 	bl	8007f40 <__swsetup_r>
 80099d4:	b170      	cbz	r0, 80099f4 <_vfiprintf_r+0x5c>
 80099d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099d8:	07dc      	lsls	r4, r3, #31
 80099da:	d504      	bpl.n	80099e6 <_vfiprintf_r+0x4e>
 80099dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099e0:	b01d      	add	sp, #116	@ 0x74
 80099e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e6:	89ab      	ldrh	r3, [r5, #12]
 80099e8:	0598      	lsls	r0, r3, #22
 80099ea:	d4f7      	bmi.n	80099dc <_vfiprintf_r+0x44>
 80099ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099ee:	f7fe fb7b 	bl	80080e8 <__retarget_lock_release_recursive>
 80099f2:	e7f3      	b.n	80099dc <_vfiprintf_r+0x44>
 80099f4:	2300      	movs	r3, #0
 80099f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80099f8:	2320      	movs	r3, #32
 80099fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80099fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a02:	2330      	movs	r3, #48	@ 0x30
 8009a04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009bb4 <_vfiprintf_r+0x21c>
 8009a08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a0c:	f04f 0901 	mov.w	r9, #1
 8009a10:	4623      	mov	r3, r4
 8009a12:	469a      	mov	sl, r3
 8009a14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a18:	b10a      	cbz	r2, 8009a1e <_vfiprintf_r+0x86>
 8009a1a:	2a25      	cmp	r2, #37	@ 0x25
 8009a1c:	d1f9      	bne.n	8009a12 <_vfiprintf_r+0x7a>
 8009a1e:	ebba 0b04 	subs.w	fp, sl, r4
 8009a22:	d00b      	beq.n	8009a3c <_vfiprintf_r+0xa4>
 8009a24:	465b      	mov	r3, fp
 8009a26:	4622      	mov	r2, r4
 8009a28:	4629      	mov	r1, r5
 8009a2a:	4630      	mov	r0, r6
 8009a2c:	f7ff ffa1 	bl	8009972 <__sfputs_r>
 8009a30:	3001      	adds	r0, #1
 8009a32:	f000 80a7 	beq.w	8009b84 <_vfiprintf_r+0x1ec>
 8009a36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a38:	445a      	add	r2, fp
 8009a3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a3c:	f89a 3000 	ldrb.w	r3, [sl]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	f000 809f 	beq.w	8009b84 <_vfiprintf_r+0x1ec>
 8009a46:	2300      	movs	r3, #0
 8009a48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a50:	f10a 0a01 	add.w	sl, sl, #1
 8009a54:	9304      	str	r3, [sp, #16]
 8009a56:	9307      	str	r3, [sp, #28]
 8009a58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a5e:	4654      	mov	r4, sl
 8009a60:	2205      	movs	r2, #5
 8009a62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a66:	4853      	ldr	r0, [pc, #332]	@ (8009bb4 <_vfiprintf_r+0x21c>)
 8009a68:	f7f6 fbba 	bl	80001e0 <memchr>
 8009a6c:	9a04      	ldr	r2, [sp, #16]
 8009a6e:	b9d8      	cbnz	r0, 8009aa8 <_vfiprintf_r+0x110>
 8009a70:	06d1      	lsls	r1, r2, #27
 8009a72:	bf44      	itt	mi
 8009a74:	2320      	movmi	r3, #32
 8009a76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a7a:	0713      	lsls	r3, r2, #28
 8009a7c:	bf44      	itt	mi
 8009a7e:	232b      	movmi	r3, #43	@ 0x2b
 8009a80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a84:	f89a 3000 	ldrb.w	r3, [sl]
 8009a88:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a8a:	d015      	beq.n	8009ab8 <_vfiprintf_r+0x120>
 8009a8c:	9a07      	ldr	r2, [sp, #28]
 8009a8e:	4654      	mov	r4, sl
 8009a90:	2000      	movs	r0, #0
 8009a92:	f04f 0c0a 	mov.w	ip, #10
 8009a96:	4621      	mov	r1, r4
 8009a98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a9c:	3b30      	subs	r3, #48	@ 0x30
 8009a9e:	2b09      	cmp	r3, #9
 8009aa0:	d94b      	bls.n	8009b3a <_vfiprintf_r+0x1a2>
 8009aa2:	b1b0      	cbz	r0, 8009ad2 <_vfiprintf_r+0x13a>
 8009aa4:	9207      	str	r2, [sp, #28]
 8009aa6:	e014      	b.n	8009ad2 <_vfiprintf_r+0x13a>
 8009aa8:	eba0 0308 	sub.w	r3, r0, r8
 8009aac:	fa09 f303 	lsl.w	r3, r9, r3
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	9304      	str	r3, [sp, #16]
 8009ab4:	46a2      	mov	sl, r4
 8009ab6:	e7d2      	b.n	8009a5e <_vfiprintf_r+0xc6>
 8009ab8:	9b03      	ldr	r3, [sp, #12]
 8009aba:	1d19      	adds	r1, r3, #4
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	9103      	str	r1, [sp, #12]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	bfbb      	ittet	lt
 8009ac4:	425b      	neglt	r3, r3
 8009ac6:	f042 0202 	orrlt.w	r2, r2, #2
 8009aca:	9307      	strge	r3, [sp, #28]
 8009acc:	9307      	strlt	r3, [sp, #28]
 8009ace:	bfb8      	it	lt
 8009ad0:	9204      	strlt	r2, [sp, #16]
 8009ad2:	7823      	ldrb	r3, [r4, #0]
 8009ad4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ad6:	d10a      	bne.n	8009aee <_vfiprintf_r+0x156>
 8009ad8:	7863      	ldrb	r3, [r4, #1]
 8009ada:	2b2a      	cmp	r3, #42	@ 0x2a
 8009adc:	d132      	bne.n	8009b44 <_vfiprintf_r+0x1ac>
 8009ade:	9b03      	ldr	r3, [sp, #12]
 8009ae0:	1d1a      	adds	r2, r3, #4
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	9203      	str	r2, [sp, #12]
 8009ae6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009aea:	3402      	adds	r4, #2
 8009aec:	9305      	str	r3, [sp, #20]
 8009aee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009bc4 <_vfiprintf_r+0x22c>
 8009af2:	7821      	ldrb	r1, [r4, #0]
 8009af4:	2203      	movs	r2, #3
 8009af6:	4650      	mov	r0, sl
 8009af8:	f7f6 fb72 	bl	80001e0 <memchr>
 8009afc:	b138      	cbz	r0, 8009b0e <_vfiprintf_r+0x176>
 8009afe:	9b04      	ldr	r3, [sp, #16]
 8009b00:	eba0 000a 	sub.w	r0, r0, sl
 8009b04:	2240      	movs	r2, #64	@ 0x40
 8009b06:	4082      	lsls	r2, r0
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	3401      	adds	r4, #1
 8009b0c:	9304      	str	r3, [sp, #16]
 8009b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b12:	4829      	ldr	r0, [pc, #164]	@ (8009bb8 <_vfiprintf_r+0x220>)
 8009b14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b18:	2206      	movs	r2, #6
 8009b1a:	f7f6 fb61 	bl	80001e0 <memchr>
 8009b1e:	2800      	cmp	r0, #0
 8009b20:	d03f      	beq.n	8009ba2 <_vfiprintf_r+0x20a>
 8009b22:	4b26      	ldr	r3, [pc, #152]	@ (8009bbc <_vfiprintf_r+0x224>)
 8009b24:	bb1b      	cbnz	r3, 8009b6e <_vfiprintf_r+0x1d6>
 8009b26:	9b03      	ldr	r3, [sp, #12]
 8009b28:	3307      	adds	r3, #7
 8009b2a:	f023 0307 	bic.w	r3, r3, #7
 8009b2e:	3308      	adds	r3, #8
 8009b30:	9303      	str	r3, [sp, #12]
 8009b32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b34:	443b      	add	r3, r7
 8009b36:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b38:	e76a      	b.n	8009a10 <_vfiprintf_r+0x78>
 8009b3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b3e:	460c      	mov	r4, r1
 8009b40:	2001      	movs	r0, #1
 8009b42:	e7a8      	b.n	8009a96 <_vfiprintf_r+0xfe>
 8009b44:	2300      	movs	r3, #0
 8009b46:	3401      	adds	r4, #1
 8009b48:	9305      	str	r3, [sp, #20]
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	f04f 0c0a 	mov.w	ip, #10
 8009b50:	4620      	mov	r0, r4
 8009b52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b56:	3a30      	subs	r2, #48	@ 0x30
 8009b58:	2a09      	cmp	r2, #9
 8009b5a:	d903      	bls.n	8009b64 <_vfiprintf_r+0x1cc>
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d0c6      	beq.n	8009aee <_vfiprintf_r+0x156>
 8009b60:	9105      	str	r1, [sp, #20]
 8009b62:	e7c4      	b.n	8009aee <_vfiprintf_r+0x156>
 8009b64:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b68:	4604      	mov	r4, r0
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	e7f0      	b.n	8009b50 <_vfiprintf_r+0x1b8>
 8009b6e:	ab03      	add	r3, sp, #12
 8009b70:	9300      	str	r3, [sp, #0]
 8009b72:	462a      	mov	r2, r5
 8009b74:	4b12      	ldr	r3, [pc, #72]	@ (8009bc0 <_vfiprintf_r+0x228>)
 8009b76:	a904      	add	r1, sp, #16
 8009b78:	4630      	mov	r0, r6
 8009b7a:	f7fd fbe3 	bl	8007344 <_printf_float>
 8009b7e:	4607      	mov	r7, r0
 8009b80:	1c78      	adds	r0, r7, #1
 8009b82:	d1d6      	bne.n	8009b32 <_vfiprintf_r+0x19a>
 8009b84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b86:	07d9      	lsls	r1, r3, #31
 8009b88:	d405      	bmi.n	8009b96 <_vfiprintf_r+0x1fe>
 8009b8a:	89ab      	ldrh	r3, [r5, #12]
 8009b8c:	059a      	lsls	r2, r3, #22
 8009b8e:	d402      	bmi.n	8009b96 <_vfiprintf_r+0x1fe>
 8009b90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b92:	f7fe faa9 	bl	80080e8 <__retarget_lock_release_recursive>
 8009b96:	89ab      	ldrh	r3, [r5, #12]
 8009b98:	065b      	lsls	r3, r3, #25
 8009b9a:	f53f af1f 	bmi.w	80099dc <_vfiprintf_r+0x44>
 8009b9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ba0:	e71e      	b.n	80099e0 <_vfiprintf_r+0x48>
 8009ba2:	ab03      	add	r3, sp, #12
 8009ba4:	9300      	str	r3, [sp, #0]
 8009ba6:	462a      	mov	r2, r5
 8009ba8:	4b05      	ldr	r3, [pc, #20]	@ (8009bc0 <_vfiprintf_r+0x228>)
 8009baa:	a904      	add	r1, sp, #16
 8009bac:	4630      	mov	r0, r6
 8009bae:	f7fd fe61 	bl	8007874 <_printf_i>
 8009bb2:	e7e4      	b.n	8009b7e <_vfiprintf_r+0x1e6>
 8009bb4:	0800a32e 	.word	0x0800a32e
 8009bb8:	0800a338 	.word	0x0800a338
 8009bbc:	08007345 	.word	0x08007345
 8009bc0:	08009973 	.word	0x08009973
 8009bc4:	0800a334 	.word	0x0800a334

08009bc8 <__sflush_r>:
 8009bc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd0:	0716      	lsls	r6, r2, #28
 8009bd2:	4605      	mov	r5, r0
 8009bd4:	460c      	mov	r4, r1
 8009bd6:	d454      	bmi.n	8009c82 <__sflush_r+0xba>
 8009bd8:	684b      	ldr	r3, [r1, #4]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	dc02      	bgt.n	8009be4 <__sflush_r+0x1c>
 8009bde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	dd48      	ble.n	8009c76 <__sflush_r+0xae>
 8009be4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009be6:	2e00      	cmp	r6, #0
 8009be8:	d045      	beq.n	8009c76 <__sflush_r+0xae>
 8009bea:	2300      	movs	r3, #0
 8009bec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009bf0:	682f      	ldr	r7, [r5, #0]
 8009bf2:	6a21      	ldr	r1, [r4, #32]
 8009bf4:	602b      	str	r3, [r5, #0]
 8009bf6:	d030      	beq.n	8009c5a <__sflush_r+0x92>
 8009bf8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009bfa:	89a3      	ldrh	r3, [r4, #12]
 8009bfc:	0759      	lsls	r1, r3, #29
 8009bfe:	d505      	bpl.n	8009c0c <__sflush_r+0x44>
 8009c00:	6863      	ldr	r3, [r4, #4]
 8009c02:	1ad2      	subs	r2, r2, r3
 8009c04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c06:	b10b      	cbz	r3, 8009c0c <__sflush_r+0x44>
 8009c08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009c0a:	1ad2      	subs	r2, r2, r3
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c10:	6a21      	ldr	r1, [r4, #32]
 8009c12:	4628      	mov	r0, r5
 8009c14:	47b0      	blx	r6
 8009c16:	1c43      	adds	r3, r0, #1
 8009c18:	89a3      	ldrh	r3, [r4, #12]
 8009c1a:	d106      	bne.n	8009c2a <__sflush_r+0x62>
 8009c1c:	6829      	ldr	r1, [r5, #0]
 8009c1e:	291d      	cmp	r1, #29
 8009c20:	d82b      	bhi.n	8009c7a <__sflush_r+0xb2>
 8009c22:	4a2a      	ldr	r2, [pc, #168]	@ (8009ccc <__sflush_r+0x104>)
 8009c24:	40ca      	lsrs	r2, r1
 8009c26:	07d6      	lsls	r6, r2, #31
 8009c28:	d527      	bpl.n	8009c7a <__sflush_r+0xb2>
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	6062      	str	r2, [r4, #4]
 8009c2e:	04d9      	lsls	r1, r3, #19
 8009c30:	6922      	ldr	r2, [r4, #16]
 8009c32:	6022      	str	r2, [r4, #0]
 8009c34:	d504      	bpl.n	8009c40 <__sflush_r+0x78>
 8009c36:	1c42      	adds	r2, r0, #1
 8009c38:	d101      	bne.n	8009c3e <__sflush_r+0x76>
 8009c3a:	682b      	ldr	r3, [r5, #0]
 8009c3c:	b903      	cbnz	r3, 8009c40 <__sflush_r+0x78>
 8009c3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009c40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c42:	602f      	str	r7, [r5, #0]
 8009c44:	b1b9      	cbz	r1, 8009c76 <__sflush_r+0xae>
 8009c46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c4a:	4299      	cmp	r1, r3
 8009c4c:	d002      	beq.n	8009c54 <__sflush_r+0x8c>
 8009c4e:	4628      	mov	r0, r5
 8009c50:	f7ff f8a6 	bl	8008da0 <_free_r>
 8009c54:	2300      	movs	r3, #0
 8009c56:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c58:	e00d      	b.n	8009c76 <__sflush_r+0xae>
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	47b0      	blx	r6
 8009c60:	4602      	mov	r2, r0
 8009c62:	1c50      	adds	r0, r2, #1
 8009c64:	d1c9      	bne.n	8009bfa <__sflush_r+0x32>
 8009c66:	682b      	ldr	r3, [r5, #0]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d0c6      	beq.n	8009bfa <__sflush_r+0x32>
 8009c6c:	2b1d      	cmp	r3, #29
 8009c6e:	d001      	beq.n	8009c74 <__sflush_r+0xac>
 8009c70:	2b16      	cmp	r3, #22
 8009c72:	d11e      	bne.n	8009cb2 <__sflush_r+0xea>
 8009c74:	602f      	str	r7, [r5, #0]
 8009c76:	2000      	movs	r0, #0
 8009c78:	e022      	b.n	8009cc0 <__sflush_r+0xf8>
 8009c7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c7e:	b21b      	sxth	r3, r3
 8009c80:	e01b      	b.n	8009cba <__sflush_r+0xf2>
 8009c82:	690f      	ldr	r7, [r1, #16]
 8009c84:	2f00      	cmp	r7, #0
 8009c86:	d0f6      	beq.n	8009c76 <__sflush_r+0xae>
 8009c88:	0793      	lsls	r3, r2, #30
 8009c8a:	680e      	ldr	r6, [r1, #0]
 8009c8c:	bf08      	it	eq
 8009c8e:	694b      	ldreq	r3, [r1, #20]
 8009c90:	600f      	str	r7, [r1, #0]
 8009c92:	bf18      	it	ne
 8009c94:	2300      	movne	r3, #0
 8009c96:	eba6 0807 	sub.w	r8, r6, r7
 8009c9a:	608b      	str	r3, [r1, #8]
 8009c9c:	f1b8 0f00 	cmp.w	r8, #0
 8009ca0:	dde9      	ble.n	8009c76 <__sflush_r+0xae>
 8009ca2:	6a21      	ldr	r1, [r4, #32]
 8009ca4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009ca6:	4643      	mov	r3, r8
 8009ca8:	463a      	mov	r2, r7
 8009caa:	4628      	mov	r0, r5
 8009cac:	47b0      	blx	r6
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	dc08      	bgt.n	8009cc4 <__sflush_r+0xfc>
 8009cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cba:	81a3      	strh	r3, [r4, #12]
 8009cbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cc4:	4407      	add	r7, r0
 8009cc6:	eba8 0800 	sub.w	r8, r8, r0
 8009cca:	e7e7      	b.n	8009c9c <__sflush_r+0xd4>
 8009ccc:	20400001 	.word	0x20400001

08009cd0 <_fflush_r>:
 8009cd0:	b538      	push	{r3, r4, r5, lr}
 8009cd2:	690b      	ldr	r3, [r1, #16]
 8009cd4:	4605      	mov	r5, r0
 8009cd6:	460c      	mov	r4, r1
 8009cd8:	b913      	cbnz	r3, 8009ce0 <_fflush_r+0x10>
 8009cda:	2500      	movs	r5, #0
 8009cdc:	4628      	mov	r0, r5
 8009cde:	bd38      	pop	{r3, r4, r5, pc}
 8009ce0:	b118      	cbz	r0, 8009cea <_fflush_r+0x1a>
 8009ce2:	6a03      	ldr	r3, [r0, #32]
 8009ce4:	b90b      	cbnz	r3, 8009cea <_fflush_r+0x1a>
 8009ce6:	f7fd ff6f 	bl	8007bc8 <__sinit>
 8009cea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d0f3      	beq.n	8009cda <_fflush_r+0xa>
 8009cf2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009cf4:	07d0      	lsls	r0, r2, #31
 8009cf6:	d404      	bmi.n	8009d02 <_fflush_r+0x32>
 8009cf8:	0599      	lsls	r1, r3, #22
 8009cfa:	d402      	bmi.n	8009d02 <_fflush_r+0x32>
 8009cfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cfe:	f7fe f9f2 	bl	80080e6 <__retarget_lock_acquire_recursive>
 8009d02:	4628      	mov	r0, r5
 8009d04:	4621      	mov	r1, r4
 8009d06:	f7ff ff5f 	bl	8009bc8 <__sflush_r>
 8009d0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d0c:	07da      	lsls	r2, r3, #31
 8009d0e:	4605      	mov	r5, r0
 8009d10:	d4e4      	bmi.n	8009cdc <_fflush_r+0xc>
 8009d12:	89a3      	ldrh	r3, [r4, #12]
 8009d14:	059b      	lsls	r3, r3, #22
 8009d16:	d4e1      	bmi.n	8009cdc <_fflush_r+0xc>
 8009d18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d1a:	f7fe f9e5 	bl	80080e8 <__retarget_lock_release_recursive>
 8009d1e:	e7dd      	b.n	8009cdc <_fflush_r+0xc>

08009d20 <__swhatbuf_r>:
 8009d20:	b570      	push	{r4, r5, r6, lr}
 8009d22:	460c      	mov	r4, r1
 8009d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d28:	2900      	cmp	r1, #0
 8009d2a:	b096      	sub	sp, #88	@ 0x58
 8009d2c:	4615      	mov	r5, r2
 8009d2e:	461e      	mov	r6, r3
 8009d30:	da0d      	bge.n	8009d4e <__swhatbuf_r+0x2e>
 8009d32:	89a3      	ldrh	r3, [r4, #12]
 8009d34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d38:	f04f 0100 	mov.w	r1, #0
 8009d3c:	bf14      	ite	ne
 8009d3e:	2340      	movne	r3, #64	@ 0x40
 8009d40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009d44:	2000      	movs	r0, #0
 8009d46:	6031      	str	r1, [r6, #0]
 8009d48:	602b      	str	r3, [r5, #0]
 8009d4a:	b016      	add	sp, #88	@ 0x58
 8009d4c:	bd70      	pop	{r4, r5, r6, pc}
 8009d4e:	466a      	mov	r2, sp
 8009d50:	f000 f862 	bl	8009e18 <_fstat_r>
 8009d54:	2800      	cmp	r0, #0
 8009d56:	dbec      	blt.n	8009d32 <__swhatbuf_r+0x12>
 8009d58:	9901      	ldr	r1, [sp, #4]
 8009d5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d62:	4259      	negs	r1, r3
 8009d64:	4159      	adcs	r1, r3
 8009d66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d6a:	e7eb      	b.n	8009d44 <__swhatbuf_r+0x24>

08009d6c <__smakebuf_r>:
 8009d6c:	898b      	ldrh	r3, [r1, #12]
 8009d6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d70:	079d      	lsls	r5, r3, #30
 8009d72:	4606      	mov	r6, r0
 8009d74:	460c      	mov	r4, r1
 8009d76:	d507      	bpl.n	8009d88 <__smakebuf_r+0x1c>
 8009d78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d7c:	6023      	str	r3, [r4, #0]
 8009d7e:	6123      	str	r3, [r4, #16]
 8009d80:	2301      	movs	r3, #1
 8009d82:	6163      	str	r3, [r4, #20]
 8009d84:	b003      	add	sp, #12
 8009d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d88:	ab01      	add	r3, sp, #4
 8009d8a:	466a      	mov	r2, sp
 8009d8c:	f7ff ffc8 	bl	8009d20 <__swhatbuf_r>
 8009d90:	9f00      	ldr	r7, [sp, #0]
 8009d92:	4605      	mov	r5, r0
 8009d94:	4639      	mov	r1, r7
 8009d96:	4630      	mov	r0, r6
 8009d98:	f7ff f876 	bl	8008e88 <_malloc_r>
 8009d9c:	b948      	cbnz	r0, 8009db2 <__smakebuf_r+0x46>
 8009d9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009da2:	059a      	lsls	r2, r3, #22
 8009da4:	d4ee      	bmi.n	8009d84 <__smakebuf_r+0x18>
 8009da6:	f023 0303 	bic.w	r3, r3, #3
 8009daa:	f043 0302 	orr.w	r3, r3, #2
 8009dae:	81a3      	strh	r3, [r4, #12]
 8009db0:	e7e2      	b.n	8009d78 <__smakebuf_r+0xc>
 8009db2:	89a3      	ldrh	r3, [r4, #12]
 8009db4:	6020      	str	r0, [r4, #0]
 8009db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dba:	81a3      	strh	r3, [r4, #12]
 8009dbc:	9b01      	ldr	r3, [sp, #4]
 8009dbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009dc2:	b15b      	cbz	r3, 8009ddc <__smakebuf_r+0x70>
 8009dc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dc8:	4630      	mov	r0, r6
 8009dca:	f000 f837 	bl	8009e3c <_isatty_r>
 8009dce:	b128      	cbz	r0, 8009ddc <__smakebuf_r+0x70>
 8009dd0:	89a3      	ldrh	r3, [r4, #12]
 8009dd2:	f023 0303 	bic.w	r3, r3, #3
 8009dd6:	f043 0301 	orr.w	r3, r3, #1
 8009dda:	81a3      	strh	r3, [r4, #12]
 8009ddc:	89a3      	ldrh	r3, [r4, #12]
 8009dde:	431d      	orrs	r5, r3
 8009de0:	81a5      	strh	r5, [r4, #12]
 8009de2:	e7cf      	b.n	8009d84 <__smakebuf_r+0x18>

08009de4 <memmove>:
 8009de4:	4288      	cmp	r0, r1
 8009de6:	b510      	push	{r4, lr}
 8009de8:	eb01 0402 	add.w	r4, r1, r2
 8009dec:	d902      	bls.n	8009df4 <memmove+0x10>
 8009dee:	4284      	cmp	r4, r0
 8009df0:	4623      	mov	r3, r4
 8009df2:	d807      	bhi.n	8009e04 <memmove+0x20>
 8009df4:	1e43      	subs	r3, r0, #1
 8009df6:	42a1      	cmp	r1, r4
 8009df8:	d008      	beq.n	8009e0c <memmove+0x28>
 8009dfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e02:	e7f8      	b.n	8009df6 <memmove+0x12>
 8009e04:	4402      	add	r2, r0
 8009e06:	4601      	mov	r1, r0
 8009e08:	428a      	cmp	r2, r1
 8009e0a:	d100      	bne.n	8009e0e <memmove+0x2a>
 8009e0c:	bd10      	pop	{r4, pc}
 8009e0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e16:	e7f7      	b.n	8009e08 <memmove+0x24>

08009e18 <_fstat_r>:
 8009e18:	b538      	push	{r3, r4, r5, lr}
 8009e1a:	4d07      	ldr	r5, [pc, #28]	@ (8009e38 <_fstat_r+0x20>)
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4604      	mov	r4, r0
 8009e20:	4608      	mov	r0, r1
 8009e22:	4611      	mov	r1, r2
 8009e24:	602b      	str	r3, [r5, #0]
 8009e26:	f7fc fdfc 	bl	8006a22 <_fstat>
 8009e2a:	1c43      	adds	r3, r0, #1
 8009e2c:	d102      	bne.n	8009e34 <_fstat_r+0x1c>
 8009e2e:	682b      	ldr	r3, [r5, #0]
 8009e30:	b103      	cbz	r3, 8009e34 <_fstat_r+0x1c>
 8009e32:	6023      	str	r3, [r4, #0]
 8009e34:	bd38      	pop	{r3, r4, r5, pc}
 8009e36:	bf00      	nop
 8009e38:	200005a8 	.word	0x200005a8

08009e3c <_isatty_r>:
 8009e3c:	b538      	push	{r3, r4, r5, lr}
 8009e3e:	4d06      	ldr	r5, [pc, #24]	@ (8009e58 <_isatty_r+0x1c>)
 8009e40:	2300      	movs	r3, #0
 8009e42:	4604      	mov	r4, r0
 8009e44:	4608      	mov	r0, r1
 8009e46:	602b      	str	r3, [r5, #0]
 8009e48:	f7fc fdf9 	bl	8006a3e <_isatty>
 8009e4c:	1c43      	adds	r3, r0, #1
 8009e4e:	d102      	bne.n	8009e56 <_isatty_r+0x1a>
 8009e50:	682b      	ldr	r3, [r5, #0]
 8009e52:	b103      	cbz	r3, 8009e56 <_isatty_r+0x1a>
 8009e54:	6023      	str	r3, [r4, #0]
 8009e56:	bd38      	pop	{r3, r4, r5, pc}
 8009e58:	200005a8 	.word	0x200005a8

08009e5c <_sbrk_r>:
 8009e5c:	b538      	push	{r3, r4, r5, lr}
 8009e5e:	4d06      	ldr	r5, [pc, #24]	@ (8009e78 <_sbrk_r+0x1c>)
 8009e60:	2300      	movs	r3, #0
 8009e62:	4604      	mov	r4, r0
 8009e64:	4608      	mov	r0, r1
 8009e66:	602b      	str	r3, [r5, #0]
 8009e68:	f7f7 ff38 	bl	8001cdc <_sbrk>
 8009e6c:	1c43      	adds	r3, r0, #1
 8009e6e:	d102      	bne.n	8009e76 <_sbrk_r+0x1a>
 8009e70:	682b      	ldr	r3, [r5, #0]
 8009e72:	b103      	cbz	r3, 8009e76 <_sbrk_r+0x1a>
 8009e74:	6023      	str	r3, [r4, #0]
 8009e76:	bd38      	pop	{r3, r4, r5, pc}
 8009e78:	200005a8 	.word	0x200005a8

08009e7c <memcpy>:
 8009e7c:	440a      	add	r2, r1
 8009e7e:	4291      	cmp	r1, r2
 8009e80:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009e84:	d100      	bne.n	8009e88 <memcpy+0xc>
 8009e86:	4770      	bx	lr
 8009e88:	b510      	push	{r4, lr}
 8009e8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e92:	4291      	cmp	r1, r2
 8009e94:	d1f9      	bne.n	8009e8a <memcpy+0xe>
 8009e96:	bd10      	pop	{r4, pc}

08009e98 <__assert_func>:
 8009e98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e9a:	4614      	mov	r4, r2
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	4b09      	ldr	r3, [pc, #36]	@ (8009ec4 <__assert_func+0x2c>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4605      	mov	r5, r0
 8009ea4:	68d8      	ldr	r0, [r3, #12]
 8009ea6:	b14c      	cbz	r4, 8009ebc <__assert_func+0x24>
 8009ea8:	4b07      	ldr	r3, [pc, #28]	@ (8009ec8 <__assert_func+0x30>)
 8009eaa:	9100      	str	r1, [sp, #0]
 8009eac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009eb0:	4906      	ldr	r1, [pc, #24]	@ (8009ecc <__assert_func+0x34>)
 8009eb2:	462b      	mov	r3, r5
 8009eb4:	f000 f870 	bl	8009f98 <fiprintf>
 8009eb8:	f000 f880 	bl	8009fbc <abort>
 8009ebc:	4b04      	ldr	r3, [pc, #16]	@ (8009ed0 <__assert_func+0x38>)
 8009ebe:	461c      	mov	r4, r3
 8009ec0:	e7f3      	b.n	8009eaa <__assert_func+0x12>
 8009ec2:	bf00      	nop
 8009ec4:	20000030 	.word	0x20000030
 8009ec8:	0800a349 	.word	0x0800a349
 8009ecc:	0800a356 	.word	0x0800a356
 8009ed0:	0800a384 	.word	0x0800a384

08009ed4 <_calloc_r>:
 8009ed4:	b570      	push	{r4, r5, r6, lr}
 8009ed6:	fba1 5402 	umull	r5, r4, r1, r2
 8009eda:	b934      	cbnz	r4, 8009eea <_calloc_r+0x16>
 8009edc:	4629      	mov	r1, r5
 8009ede:	f7fe ffd3 	bl	8008e88 <_malloc_r>
 8009ee2:	4606      	mov	r6, r0
 8009ee4:	b928      	cbnz	r0, 8009ef2 <_calloc_r+0x1e>
 8009ee6:	4630      	mov	r0, r6
 8009ee8:	bd70      	pop	{r4, r5, r6, pc}
 8009eea:	220c      	movs	r2, #12
 8009eec:	6002      	str	r2, [r0, #0]
 8009eee:	2600      	movs	r6, #0
 8009ef0:	e7f9      	b.n	8009ee6 <_calloc_r+0x12>
 8009ef2:	462a      	mov	r2, r5
 8009ef4:	4621      	mov	r1, r4
 8009ef6:	f7fe f879 	bl	8007fec <memset>
 8009efa:	e7f4      	b.n	8009ee6 <_calloc_r+0x12>

08009efc <__ascii_mbtowc>:
 8009efc:	b082      	sub	sp, #8
 8009efe:	b901      	cbnz	r1, 8009f02 <__ascii_mbtowc+0x6>
 8009f00:	a901      	add	r1, sp, #4
 8009f02:	b142      	cbz	r2, 8009f16 <__ascii_mbtowc+0x1a>
 8009f04:	b14b      	cbz	r3, 8009f1a <__ascii_mbtowc+0x1e>
 8009f06:	7813      	ldrb	r3, [r2, #0]
 8009f08:	600b      	str	r3, [r1, #0]
 8009f0a:	7812      	ldrb	r2, [r2, #0]
 8009f0c:	1e10      	subs	r0, r2, #0
 8009f0e:	bf18      	it	ne
 8009f10:	2001      	movne	r0, #1
 8009f12:	b002      	add	sp, #8
 8009f14:	4770      	bx	lr
 8009f16:	4610      	mov	r0, r2
 8009f18:	e7fb      	b.n	8009f12 <__ascii_mbtowc+0x16>
 8009f1a:	f06f 0001 	mvn.w	r0, #1
 8009f1e:	e7f8      	b.n	8009f12 <__ascii_mbtowc+0x16>

08009f20 <_realloc_r>:
 8009f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f24:	4607      	mov	r7, r0
 8009f26:	4614      	mov	r4, r2
 8009f28:	460d      	mov	r5, r1
 8009f2a:	b921      	cbnz	r1, 8009f36 <_realloc_r+0x16>
 8009f2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f30:	4611      	mov	r1, r2
 8009f32:	f7fe bfa9 	b.w	8008e88 <_malloc_r>
 8009f36:	b92a      	cbnz	r2, 8009f44 <_realloc_r+0x24>
 8009f38:	f7fe ff32 	bl	8008da0 <_free_r>
 8009f3c:	4625      	mov	r5, r4
 8009f3e:	4628      	mov	r0, r5
 8009f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f44:	f000 f841 	bl	8009fca <_malloc_usable_size_r>
 8009f48:	4284      	cmp	r4, r0
 8009f4a:	4606      	mov	r6, r0
 8009f4c:	d802      	bhi.n	8009f54 <_realloc_r+0x34>
 8009f4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f52:	d8f4      	bhi.n	8009f3e <_realloc_r+0x1e>
 8009f54:	4621      	mov	r1, r4
 8009f56:	4638      	mov	r0, r7
 8009f58:	f7fe ff96 	bl	8008e88 <_malloc_r>
 8009f5c:	4680      	mov	r8, r0
 8009f5e:	b908      	cbnz	r0, 8009f64 <_realloc_r+0x44>
 8009f60:	4645      	mov	r5, r8
 8009f62:	e7ec      	b.n	8009f3e <_realloc_r+0x1e>
 8009f64:	42b4      	cmp	r4, r6
 8009f66:	4622      	mov	r2, r4
 8009f68:	4629      	mov	r1, r5
 8009f6a:	bf28      	it	cs
 8009f6c:	4632      	movcs	r2, r6
 8009f6e:	f7ff ff85 	bl	8009e7c <memcpy>
 8009f72:	4629      	mov	r1, r5
 8009f74:	4638      	mov	r0, r7
 8009f76:	f7fe ff13 	bl	8008da0 <_free_r>
 8009f7a:	e7f1      	b.n	8009f60 <_realloc_r+0x40>

08009f7c <__ascii_wctomb>:
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	4608      	mov	r0, r1
 8009f80:	b141      	cbz	r1, 8009f94 <__ascii_wctomb+0x18>
 8009f82:	2aff      	cmp	r2, #255	@ 0xff
 8009f84:	d904      	bls.n	8009f90 <__ascii_wctomb+0x14>
 8009f86:	228a      	movs	r2, #138	@ 0x8a
 8009f88:	601a      	str	r2, [r3, #0]
 8009f8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f8e:	4770      	bx	lr
 8009f90:	700a      	strb	r2, [r1, #0]
 8009f92:	2001      	movs	r0, #1
 8009f94:	4770      	bx	lr
	...

08009f98 <fiprintf>:
 8009f98:	b40e      	push	{r1, r2, r3}
 8009f9a:	b503      	push	{r0, r1, lr}
 8009f9c:	4601      	mov	r1, r0
 8009f9e:	ab03      	add	r3, sp, #12
 8009fa0:	4805      	ldr	r0, [pc, #20]	@ (8009fb8 <fiprintf+0x20>)
 8009fa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fa6:	6800      	ldr	r0, [r0, #0]
 8009fa8:	9301      	str	r3, [sp, #4]
 8009faa:	f7ff fcf5 	bl	8009998 <_vfiprintf_r>
 8009fae:	b002      	add	sp, #8
 8009fb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fb4:	b003      	add	sp, #12
 8009fb6:	4770      	bx	lr
 8009fb8:	20000030 	.word	0x20000030

08009fbc <abort>:
 8009fbc:	b508      	push	{r3, lr}
 8009fbe:	2006      	movs	r0, #6
 8009fc0:	f000 f834 	bl	800a02c <raise>
 8009fc4:	2001      	movs	r0, #1
 8009fc6:	f000 f855 	bl	800a074 <_exit>

08009fca <_malloc_usable_size_r>:
 8009fca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fce:	1f18      	subs	r0, r3, #4
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	bfbc      	itt	lt
 8009fd4:	580b      	ldrlt	r3, [r1, r0]
 8009fd6:	18c0      	addlt	r0, r0, r3
 8009fd8:	4770      	bx	lr

08009fda <_raise_r>:
 8009fda:	291f      	cmp	r1, #31
 8009fdc:	b538      	push	{r3, r4, r5, lr}
 8009fde:	4605      	mov	r5, r0
 8009fe0:	460c      	mov	r4, r1
 8009fe2:	d904      	bls.n	8009fee <_raise_r+0x14>
 8009fe4:	2316      	movs	r3, #22
 8009fe6:	6003      	str	r3, [r0, #0]
 8009fe8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fec:	bd38      	pop	{r3, r4, r5, pc}
 8009fee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ff0:	b112      	cbz	r2, 8009ff8 <_raise_r+0x1e>
 8009ff2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ff6:	b94b      	cbnz	r3, 800a00c <_raise_r+0x32>
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	f000 f831 	bl	800a060 <_getpid_r>
 8009ffe:	4622      	mov	r2, r4
 800a000:	4601      	mov	r1, r0
 800a002:	4628      	mov	r0, r5
 800a004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a008:	f000 b818 	b.w	800a03c <_kill_r>
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d00a      	beq.n	800a026 <_raise_r+0x4c>
 800a010:	1c59      	adds	r1, r3, #1
 800a012:	d103      	bne.n	800a01c <_raise_r+0x42>
 800a014:	2316      	movs	r3, #22
 800a016:	6003      	str	r3, [r0, #0]
 800a018:	2001      	movs	r0, #1
 800a01a:	e7e7      	b.n	8009fec <_raise_r+0x12>
 800a01c:	2100      	movs	r1, #0
 800a01e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a022:	4620      	mov	r0, r4
 800a024:	4798      	blx	r3
 800a026:	2000      	movs	r0, #0
 800a028:	e7e0      	b.n	8009fec <_raise_r+0x12>
	...

0800a02c <raise>:
 800a02c:	4b02      	ldr	r3, [pc, #8]	@ (800a038 <raise+0xc>)
 800a02e:	4601      	mov	r1, r0
 800a030:	6818      	ldr	r0, [r3, #0]
 800a032:	f7ff bfd2 	b.w	8009fda <_raise_r>
 800a036:	bf00      	nop
 800a038:	20000030 	.word	0x20000030

0800a03c <_kill_r>:
 800a03c:	b538      	push	{r3, r4, r5, lr}
 800a03e:	4d07      	ldr	r5, [pc, #28]	@ (800a05c <_kill_r+0x20>)
 800a040:	2300      	movs	r3, #0
 800a042:	4604      	mov	r4, r0
 800a044:	4608      	mov	r0, r1
 800a046:	4611      	mov	r1, r2
 800a048:	602b      	str	r3, [r5, #0]
 800a04a:	f000 f80b 	bl	800a064 <_kill>
 800a04e:	1c43      	adds	r3, r0, #1
 800a050:	d102      	bne.n	800a058 <_kill_r+0x1c>
 800a052:	682b      	ldr	r3, [r5, #0]
 800a054:	b103      	cbz	r3, 800a058 <_kill_r+0x1c>
 800a056:	6023      	str	r3, [r4, #0]
 800a058:	bd38      	pop	{r3, r4, r5, pc}
 800a05a:	bf00      	nop
 800a05c:	200005a8 	.word	0x200005a8

0800a060 <_getpid_r>:
 800a060:	f7fc bcbc 	b.w	80069dc <_getpid>

0800a064 <_kill>:
 800a064:	4b02      	ldr	r3, [pc, #8]	@ (800a070 <_kill+0xc>)
 800a066:	2258      	movs	r2, #88	@ 0x58
 800a068:	601a      	str	r2, [r3, #0]
 800a06a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a06e:	4770      	bx	lr
 800a070:	200005a8 	.word	0x200005a8

0800a074 <_exit>:
 800a074:	e7fe      	b.n	800a074 <_exit>
	...

0800a078 <_init>:
 800a078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a07a:	bf00      	nop
 800a07c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a07e:	bc08      	pop	{r3}
 800a080:	469e      	mov	lr, r3
 800a082:	4770      	bx	lr

0800a084 <_fini>:
 800a084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a086:	bf00      	nop
 800a088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a08a:	bc08      	pop	{r3}
 800a08c:	469e      	mov	lr, r3
 800a08e:	4770      	bx	lr
