/// Auto-generated bit field definitions for SYSCFG
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f0::syscfg {

using namespace alloy::hal::bitfields;

// ============================================================================
// SYSCFG Bit Field Definitions
// ============================================================================

/// CFGR1 - configuration register 1
namespace cfgr1 {
    /// Memory mapping selection bits
    /// Position: 0, Width: 2
    using MEM_MODE = BitField<0, 2>;
    constexpr uint32_t MEM_MODE_Pos = 0;
    constexpr uint32_t MEM_MODE_Msk = MEM_MODE::mask;

    /// ADC DMA remapping bit
    /// Position: 8, Width: 1
    using ADC_DMA_RMP = BitField<8, 1>;
    constexpr uint32_t ADC_DMA_RMP_Pos = 8;
    constexpr uint32_t ADC_DMA_RMP_Msk = ADC_DMA_RMP::mask;

    /// USART1_TX DMA remapping bit
    /// Position: 9, Width: 1
    using USART1_TX_DMA_RMP = BitField<9, 1>;
    constexpr uint32_t USART1_TX_DMA_RMP_Pos = 9;
    constexpr uint32_t USART1_TX_DMA_RMP_Msk = USART1_TX_DMA_RMP::mask;

    /// USART1_RX DMA request remapping bit
    /// Position: 10, Width: 1
    using USART1_RX_DMA_RMP = BitField<10, 1>;
    constexpr uint32_t USART1_RX_DMA_RMP_Pos = 10;
    constexpr uint32_t USART1_RX_DMA_RMP_Msk = USART1_RX_DMA_RMP::mask;

    /// TIM16 DMA request remapping bit
    /// Position: 11, Width: 1
    using TIM16_DMA_RMP = BitField<11, 1>;
    constexpr uint32_t TIM16_DMA_RMP_Pos = 11;
    constexpr uint32_t TIM16_DMA_RMP_Msk = TIM16_DMA_RMP::mask;

    /// TIM17 DMA request remapping bit
    /// Position: 12, Width: 1
    using TIM17_DMA_RMP = BitField<12, 1>;
    constexpr uint32_t TIM17_DMA_RMP_Pos = 12;
    constexpr uint32_t TIM17_DMA_RMP_Msk = TIM17_DMA_RMP::mask;

    /// Fast Mode Plus (FM plus) driving capability activation bits.
    /// Position: 16, Width: 1
    using I2C_PB6_FM = BitField<16, 1>;
    constexpr uint32_t I2C_PB6_FM_Pos = 16;
    constexpr uint32_t I2C_PB6_FM_Msk = I2C_PB6_FM::mask;

    /// Fast Mode Plus (FM+) driving capability activation bits.
    /// Position: 17, Width: 1
    using I2C_PB7_FM = BitField<17, 1>;
    constexpr uint32_t I2C_PB7_FM_Pos = 17;
    constexpr uint32_t I2C_PB7_FM_Msk = I2C_PB7_FM::mask;

    /// Fast Mode Plus (FM+) driving capability activation bits.
    /// Position: 18, Width: 1
    using I2C_PB8_FM = BitField<18, 1>;
    constexpr uint32_t I2C_PB8_FM_Pos = 18;
    constexpr uint32_t I2C_PB8_FM_Msk = I2C_PB8_FM::mask;

    /// Fast Mode Plus (FM+) driving capability activation bits.
    /// Position: 19, Width: 1
    using I2C_PB9_FM = BitField<19, 1>;
    constexpr uint32_t I2C_PB9_FM_Pos = 19;
    constexpr uint32_t I2C_PB9_FM_Msk = I2C_PB9_FM::mask;

    /// FM+ driving capability activation for I2C1
    /// Position: 20, Width: 1
    using I2C1_FM_plus = BitField<20, 1>;
    constexpr uint32_t I2C1_FM_plus_Pos = 20;
    constexpr uint32_t I2C1_FM_plus_Msk = I2C1_FM_plus::mask;

    /// FM+ driving capability activation for I2C2
    /// Position: 21, Width: 1
    using I2C2_FM_plus = BitField<21, 1>;
    constexpr uint32_t I2C2_FM_plus_Pos = 21;
    constexpr uint32_t I2C2_FM_plus_Msk = I2C2_FM_plus::mask;

    /// SPI2 DMA request remapping bit
    /// Position: 24, Width: 1
    using SPI2_DMA_RMP = BitField<24, 1>;
    constexpr uint32_t SPI2_DMA_RMP_Pos = 24;
    constexpr uint32_t SPI2_DMA_RMP_Msk = SPI2_DMA_RMP::mask;

    /// USART2 DMA request remapping bit
    /// Position: 25, Width: 1
    using USART2_DMA_RMP = BitField<25, 1>;
    constexpr uint32_t USART2_DMA_RMP_Pos = 25;
    constexpr uint32_t USART2_DMA_RMP_Msk = USART2_DMA_RMP::mask;

    /// USART3 DMA request remapping bit
    /// Position: 26, Width: 1
    using USART3_DMA_RMP = BitField<26, 1>;
    constexpr uint32_t USART3_DMA_RMP_Pos = 26;
    constexpr uint32_t USART3_DMA_RMP_Msk = USART3_DMA_RMP::mask;

    /// I2C1 DMA request remapping bit
    /// Position: 27, Width: 1
    using I2C1_DMA_RMP = BitField<27, 1>;
    constexpr uint32_t I2C1_DMA_RMP_Pos = 27;
    constexpr uint32_t I2C1_DMA_RMP_Msk = I2C1_DMA_RMP::mask;

    /// TIM1 DMA request remapping bit
    /// Position: 28, Width: 1
    using TIM1_DMA_RMP = BitField<28, 1>;
    constexpr uint32_t TIM1_DMA_RMP_Pos = 28;
    constexpr uint32_t TIM1_DMA_RMP_Msk = TIM1_DMA_RMP::mask;

    /// TIM2 DMA request remapping bit
    /// Position: 29, Width: 1
    using TIM2_DMA_RMP = BitField<29, 1>;
    constexpr uint32_t TIM2_DMA_RMP_Pos = 29;
    constexpr uint32_t TIM2_DMA_RMP_Msk = TIM2_DMA_RMP::mask;

    /// TIM3 DMA request remapping bit
    /// Position: 30, Width: 1
    using TIM3_DMA_RMP = BitField<30, 1>;
    constexpr uint32_t TIM3_DMA_RMP_Pos = 30;
    constexpr uint32_t TIM3_DMA_RMP_Msk = TIM3_DMA_RMP::mask;

}  // namespace cfgr1

/// EXTICR1 - external interrupt configuration register 1
namespace exticr1 {
    /// EXTI 0 configuration bits
    /// Position: 0, Width: 4
    using EXTI0 = BitField<0, 4>;
    constexpr uint32_t EXTI0_Pos = 0;
    constexpr uint32_t EXTI0_Msk = EXTI0::mask;

    /// EXTI 1 configuration bits
    /// Position: 4, Width: 4
    using EXTI1 = BitField<4, 4>;
    constexpr uint32_t EXTI1_Pos = 4;
    constexpr uint32_t EXTI1_Msk = EXTI1::mask;

    /// EXTI 2 configuration bits
    /// Position: 8, Width: 4
    using EXTI2 = BitField<8, 4>;
    constexpr uint32_t EXTI2_Pos = 8;
    constexpr uint32_t EXTI2_Msk = EXTI2::mask;

    /// EXTI 3 configuration bits
    /// Position: 12, Width: 4
    using EXTI3 = BitField<12, 4>;
    constexpr uint32_t EXTI3_Pos = 12;
    constexpr uint32_t EXTI3_Msk = EXTI3::mask;

}  // namespace exticr1

/// EXTICR2 - external interrupt configuration register 2
namespace exticr2 {
    /// EXTI 4 configuration bits
    /// Position: 0, Width: 4
    using EXTI4 = BitField<0, 4>;
    constexpr uint32_t EXTI4_Pos = 0;
    constexpr uint32_t EXTI4_Msk = EXTI4::mask;

    /// EXTI 5 configuration bits
    /// Position: 4, Width: 4
    using EXTI5 = BitField<4, 4>;
    constexpr uint32_t EXTI5_Pos = 4;
    constexpr uint32_t EXTI5_Msk = EXTI5::mask;

    /// EXTI 6 configuration bits
    /// Position: 8, Width: 4
    using EXTI6 = BitField<8, 4>;
    constexpr uint32_t EXTI6_Pos = 8;
    constexpr uint32_t EXTI6_Msk = EXTI6::mask;

    /// EXTI 7 configuration bits
    /// Position: 12, Width: 4
    using EXTI7 = BitField<12, 4>;
    constexpr uint32_t EXTI7_Pos = 12;
    constexpr uint32_t EXTI7_Msk = EXTI7::mask;

}  // namespace exticr2

/// EXTICR3 - external interrupt configuration register 3
namespace exticr3 {
    /// EXTI 8 configuration bits
    /// Position: 0, Width: 4
    using EXTI8 = BitField<0, 4>;
    constexpr uint32_t EXTI8_Pos = 0;
    constexpr uint32_t EXTI8_Msk = EXTI8::mask;

    /// EXTI 9 configuration bits
    /// Position: 4, Width: 4
    using EXTI9 = BitField<4, 4>;
    constexpr uint32_t EXTI9_Pos = 4;
    constexpr uint32_t EXTI9_Msk = EXTI9::mask;

    /// EXTI 10 configuration bits
    /// Position: 8, Width: 4
    using EXTI10 = BitField<8, 4>;
    constexpr uint32_t EXTI10_Pos = 8;
    constexpr uint32_t EXTI10_Msk = EXTI10::mask;

    /// EXTI 11 configuration bits
    /// Position: 12, Width: 4
    using EXTI11 = BitField<12, 4>;
    constexpr uint32_t EXTI11_Pos = 12;
    constexpr uint32_t EXTI11_Msk = EXTI11::mask;

}  // namespace exticr3

/// EXTICR4 - external interrupt configuration register 4
namespace exticr4 {
    /// EXTI 12 configuration bits
    /// Position: 0, Width: 4
    using EXTI12 = BitField<0, 4>;
    constexpr uint32_t EXTI12_Pos = 0;
    constexpr uint32_t EXTI12_Msk = EXTI12::mask;

    /// EXTI 13 configuration bits
    /// Position: 4, Width: 4
    using EXTI13 = BitField<4, 4>;
    constexpr uint32_t EXTI13_Pos = 4;
    constexpr uint32_t EXTI13_Msk = EXTI13::mask;

    /// EXTI 14 configuration bits
    /// Position: 8, Width: 4
    using EXTI14 = BitField<8, 4>;
    constexpr uint32_t EXTI14_Pos = 8;
    constexpr uint32_t EXTI14_Msk = EXTI14::mask;

    /// EXTI 15 configuration bits
    /// Position: 12, Width: 4
    using EXTI15 = BitField<12, 4>;
    constexpr uint32_t EXTI15_Pos = 12;
    constexpr uint32_t EXTI15_Msk = EXTI15::mask;

}  // namespace exticr4

/// CFGR2 - configuration register 2
namespace cfgr2 {
    /// Cortex-M0 LOCKUP bit enable bit
    /// Position: 0, Width: 1
    using LOCUP_LOCK = BitField<0, 1>;
    constexpr uint32_t LOCUP_LOCK_Pos = 0;
    constexpr uint32_t LOCUP_LOCK_Msk = LOCUP_LOCK::mask;

    /// SRAM parity lock bit
    /// Position: 1, Width: 1
    using SRAM_PARITY_LOCK = BitField<1, 1>;
    constexpr uint32_t SRAM_PARITY_LOCK_Pos = 1;
    constexpr uint32_t SRAM_PARITY_LOCK_Msk = SRAM_PARITY_LOCK::mask;

    /// PVD lock enable bit
    /// Position: 2, Width: 1
    using PVD_LOCK = BitField<2, 1>;
    constexpr uint32_t PVD_LOCK_Pos = 2;
    constexpr uint32_t PVD_LOCK_Msk = PVD_LOCK::mask;

    /// SRAM parity flag
    /// Position: 8, Width: 1
    using SRAM_PEF = BitField<8, 1>;
    constexpr uint32_t SRAM_PEF_Pos = 8;
    constexpr uint32_t SRAM_PEF_Msk = SRAM_PEF::mask;

}  // namespace cfgr2

}  // namespace alloy::hal::st::stm32f0::syscfg
