==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../Cpp/src/lineAlgorithms.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 375.645 ; gain = 0.086 ; free physical = 149 ; free virtual = 2676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 375.645 ; gain = 0.086 ; free physical = 149 ; free virtual = 2676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 506.426 ; gain = 130.867 ; free physical = 164 ; free virtual = 2662
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'abs' into 'dda' (../../Cpp/src/lineAlgorithms.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'round' into 'dda' (../../Cpp/src/lineAlgorithms.cpp:121) automatically.
INFO: [XFORM 203-602] Inlining function 'putPixel' into 'dda' (../../Cpp/src/lineAlgorithms.cpp:123) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 506.426 ; gain = 130.867 ; free physical = 120 ; free virtual = 2625
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'round' (../../Cpp/src/lineAlgorithms.cpp:150) automatically.
INFO: [XFORM 203-602] Inlining function 'abs' into 'dda' (../../Cpp/src/lineAlgorithms.cpp:108) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../Cpp/src/lineAlgorithms.cpp:147:17) to (../../Cpp/src/lineAlgorithms.cpp:153:1) in function 'round'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'round' into 'dda' (../../Cpp/src/lineAlgorithms.cpp:121) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 569.750 ; gain = 194.191 ; free physical = 147 ; free virtual = 2600
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 569.750 ; gain = 194.191 ; free physical = 131 ; free virtual = 2588
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dda' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.47 seconds; current allocated memory: 183.977 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 184.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dda/x0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dda/y0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dda/x1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dda/y1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dda/xp' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dda/yp' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dda' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dda_fadd_32ns_32ns_32_5_full_dsp_1' to 'dda_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dda_fdiv_32ns_32ns_32_12_1' to 'dda_fdiv_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dda_sitofp_32ns_32_5_1' to 'dda_sitofp_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dda_fpext_32ns_64_1_1' to 'dda_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dda_fcmp_32ns_32ns_1_1_1' to 'dda_fcmp_32ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dda_dadd_64ns_64ns_64_6_full_dsp_1' to 'dda_dadd_64ns_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dda_dadd_64ns_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dda_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dda_fcmp_32ns_32nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dda_fdiv_32ns_32ncud': 2 instance(s).
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

