{"version":"1.1.0","info":[["/Users/zixt/verilog/mcpu-pipeline/cpu/control/Controller.sv",[[[[[["#AnonymousStructUnion0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion3"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion3"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion4"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion4"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["#AnonymousStructUnion6",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion6"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion7"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion7"],["struct_union_member"]]]]],[[["#AnonymousStructUnion8",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion8"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion8"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion9"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion10"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion10"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion10"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["Controller",[[1,0],[8,2]],[[1,7],[1,17]],[],["module"]],[176,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["Controller"],["port","input"]],["reset",[[3,4],[3,15]],[[3,10],[3,15]],["Controller"],["port","input"]],["i_stallDetect",[[4,4],[4,41]],[[4,28],[4,41]],["Controller"],["port","IStallDetect.Controller"]],["i_controller",[[5,4],[5,39]],[[5,27],[5,39]],["Controller"],["port","IController.Controller"]],["i_cp0",[[6,4],[6,25]],[[6,20],[6,25]],["Controller"],["port","ICP0.Controller"]],["i_branchCorrect",[[7,4],[7,45]],[[7,30],[7,45]],["Controller"],["port","IBranchCorrect.Controller"]],["aluop",[[9,4],[9,19]],[[9,14],[9,19]],["Controller"],["variable","wire"]],["branchType",[[10,4],[10,24]],[[10,14],[10,24]],["Controller"],["variable","wire"]],["MDFunc",[[10,4],[10,31]],[[10,25],[10,31]],["Controller"],["variable","branchType"]],["op",[[12,4],[12,17]],[[12,15],[12,17]],["Controller"],["variable","wire"]],["func",[[12,4],[12,22]],[[12,18],[12,22]],["Controller"],["variable","op"]],["rs",[[13,4],[13,17]],[[13,15],[13,17]],["Controller"],["variable","wire"]],["rt",[[13,4],[13,20]],[[13,18],[13,20]],["Controller"],["variable","rs"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion0"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion1"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion2"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion3"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion4"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion5"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion6"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion7"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion8"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion9"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion10"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/control/FORWARD.sv",[[[[[["FORWARD",[[1,0],[12,2]],[[1,7],[1,14]],[],["module"]],[31,9]],[[["MEM_BACK",[[2,4],[2,24]],[[2,16],[2,24]],["FORWARD"],["port","input"]],["WB_BACK",[[3,4],[3,23]],[[3,16],[3,23]],["FORWARD"],["port","input"]],["USE_MEM_BACK",[[4,4],[4,22]],[[4,10],[4,22]],["FORWARD"],["port","input"]],["USE_WB_BACK",[[5,4],[5,21]],[[5,10],[5,21]],["FORWARD"],["port","input"]],["rs",[[6,4],[6,17]],[[6,15],[6,17]],["FORWARD"],["port","input"]],["rt",[[7,4],[7,17]],[[7,15],[7,17]],["FORWARD"],["port","input"]],["rd1",[[8,4],[8,19]],[[8,16],[8,19]],["FORWARD"],["port","input"]],["rd2",[[9,4],[9,19]],[[9,16],[9,19]],["FORWARD"],["port","input"]],["f_rd1",[[10,4],[10,23]],[[10,18],[10,23]],["FORWARD"],["port","output"]],["f_rd2",[[11,4],[11,23]],[[11,18],[11,23]],["FORWARD"],["port","output"]],["WB_Wd",[[13,4],[13,21]],[[13,16],[13,21]],["FORWARD"],["variable","wire"]],["MEM_Wd",[[13,4],[13,28]],[[13,22],[13,28]],["FORWARD"],["variable","WB_Wd"]],["WB_rd",[[14,4],[14,20]],[[14,15],[14,20]],["FORWARD"],["variable","wire"]],["MEM_rd",[[14,4],[14,27]],[[14,21],[14,27]],["FORWARD"],["variable","WB_rd"]]]]]],null,null,null,[["fmatch",[[0,0],[1,0]],[[0,8],[0,14]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/control/HazardDetect.sv",[[[[[["StallDetect",[[1,0],[3,2]],[[1,7],[1,18]],[],["module"]],[8,9]],[[["i_stallDetect",[[2,4],[2,42]],[[2,29],[2,42]],["StallDetect"],["port","IStallDetect.StallDetect"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/CP0.sv",[[[[[["#AnonymousStructUnion11",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion11"],["struct_union_member"]]]]],[[["#AnonymousStructUnion12",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion12"],["struct_union_member"]]]]],[[["#AnonymousStructUnion13",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion13"],["struct_union_member"]]]]],[[["#AnonymousStructUnion14",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion14"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion14"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion14"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion14"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion14"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion14"],["struct_union_member"]]]]],[[["#AnonymousStructUnion15",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion15"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion15"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion15"],["struct_union_member"]]]]],[[["#AnonymousStructUnion16",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion16"],["struct_union_member"]]]]],[[["#AnonymousStructUnion17",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion17"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion17"],["struct_union_member"]]]]],[[["#AnonymousStructUnion18",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion18"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion18"],["struct_union_member"]]]]],[[["#AnonymousStructUnion19",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion19"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion19"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion19"],["struct_union_member"]]]]],[[["#AnonymousStructUnion20",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion20"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion20"],["struct_union_member"]]]]],[[["#AnonymousStructUnion21",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion21"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion21"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion21"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["CP0",[[1,0],[6,2]],[[1,7],[1,10]],[],["module"]],[56,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["CP0"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["CP0"],["port","input"]],["i_cp0",[[4,4],[4,20]],[[4,15],[4,20]],["CP0"],["port","ICP0.CP0"]],["i_bridge",[[5,4],[5,24]],[[5,16],[5,24]],["CP0"],["port","IBridge.CP0"]],["HWInt",[[7,4],[7,19]],[[7,14],[7,19]],["CP0"],["variable","wire"]],["ID_PCP1",[[8,4],[8,23]],[[8,16],[8,23]],["CP0"],["variable","wire"]],["EX_DATA",[[9,4],[9,23]],[[9,16],[9,23]],["CP0"],["variable","wire"]],["CP0_CTRL",[[10,4],[10,22]],[[10,14],[10,22]],["CP0"],["variable","wire"]],["DIn",[[17,4],[17,18]],[[17,15],[17,18]],["CP0"],["variable","wire"]],["Sel",[[18,4],[18,18]],[[18,15],[18,18]],["CP0"],["variable","wire"]],["Wen",[[19,4],[19,12]],[[19,9],[19,12]],["CP0"],["variable","wire"]],["IM",[[22,4],[22,17]],[[22,15],[22,17]],["CP0"],["variable","reg"]],["EXL",[[23,4],[23,11]],[[23,8],[23,11]],["CP0"],["variable","reg"]],["IE",[[23,4],[23,14]],[[23,12],[23,14]],["CP0"],["variable","EXL"]],["hwint_pend",[[24,4],[24,25]],[[24,15],[24,25]],["CP0"],["variable","reg"]],["PrID",[[25,4],[25,18]],[[25,14],[25,18]],["CP0"],["variable","reg"]],["SR",[[26,4],[26,17]],[[26,15],[26,17]],["CP0"],["variable","wire"]],["Cause",[[27,4],[27,20]],[[27,15],[27,20]],["CP0"],["variable","wire"]],["Dout",[[28,4],[28,19]],[[28,15],[28,19]],["CP0"],["variable","wire"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion11"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion12"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion13"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion14"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion15"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion16"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion17"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion18"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion19"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion20"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion21"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/ALU.sv",[[[[[["ALU",[[0,0],[7,17]],[[0,7],[0,10]],[],["module"]],[37,8]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["ALU"],["port","input"]],["B",[[2,4],[2,17]],[[2,16],[2,17]],["ALU"],["port","input"]],["sa",[[3,4],[3,18]],[[3,16],[3,18]],["ALU"],["port","input"]],["F",[[4,4],[4,16]],[[4,15],[4,16]],["ALU"],["port","input"]],["C",[[5,4],[5,21]],[[5,20],[5,21]],["ALU"],["port","reg"]],["sum",[[6,4],[6,20]],[[6,17],[6,20]],["ALU"],["port","output"]],["zero",[[7,4],[7,15]],[[7,11],[7,15]],["ALU"],["port","output"]],["sll",[[8,4],[8,19]],[[8,16],[8,19]],["ALU"],["variable","wire"]],["srl",[[8,4],[8,23]],[[8,20],[8,23]],["ALU"],["variable","sll"]],["sra",[[8,4],[8,27]],[[8,24],[8,27]],["ALU"],["variable","srl"]],["sllv",[[8,4],[8,32]],[[8,28],[8,32]],["ALU"],["variable","sra"]],["srlv",[[8,4],[8,37]],[[8,33],[8,37]],["ALU"],["variable","sllv"]],["srav",[[8,4],[8,42]],[[8,38],[8,42]],["ALU"],["variable","srlv"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/EX.sv",[[[[[["#AnonymousStructUnion22",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion22"],["struct_union_member"]]]]],[[["#AnonymousStructUnion23",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion23"],["struct_union_member"]]]]],[[["#AnonymousStructUnion24",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion24"],["struct_union_member"]]]]],[[["#AnonymousStructUnion25",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion25"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion25"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion25"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion25"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion25"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion25"],["struct_union_member"]]]]],[[["#AnonymousStructUnion26",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion26"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion26"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion26"],["struct_union_member"]]]]],[[["#AnonymousStructUnion27",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion27"],["struct_union_member"]]]]],[[["#AnonymousStructUnion28",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion28"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion28"],["struct_union_member"]]]]],[[["#AnonymousStructUnion29",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion29"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion29"],["struct_union_member"]]]]],[[["#AnonymousStructUnion30",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion30"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion30"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion30"],["struct_union_member"]]]]],[[["#AnonymousStructUnion31",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion31"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion31"],["struct_union_member"]]]]],[[["#AnonymousStructUnion32",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion32"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion32"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion32"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["EX",[[1,0],[12,2]],[[1,7],[1,9]],[],["module"]],[110,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["EX"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["EX"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["EX"],["port","IController.EX"]],["i_id_ex",[[5,4],[5,21]],[[5,14],[5,21]],["EX"],["port","IID_EX.EX"]],["i_ex_mem",[[6,4],[6,23]],[[6,15],[6,23]],["EX"],["port","IEX_MEM.EX"]],["i_bypass",[[7,4],[7,23]],[[7,15],[7,23]],["EX"],["port","IBypass.EX"]],["i_cp0",[[8,4],[8,17]],[[8,12],[8,17]],["EX"],["port","ICP0.EX"]],["i_bridge",[[9,4],[9,27]],[[9,19],[9,27]],["EX"],["port","IBridge.Access"]],["i_stallDetect",[[10,4],[10,33]],[[10,20],[10,33]],["EX"],["port","IStallDetect.EX"]],["i_branchCorrect",[[11,4],[11,37]],[[11,22],[11,37]],["EX"],["port","IBranchCorrect.EX"]],["aluop",[[13,4],[13,19]],[[13,14],[13,19]],["EX"],["variable","wire"]],["MDFunc",[[14,4],[14,20]],[[14,14],[14,20]],["EX"],["variable","wire"]],["branchType",[[14,4],[14,31]],[[14,21],[14,31]],["EX"],["variable","MDFunc"]],["PCP1",[[17,4],[17,20]],[[17,16],[17,20]],["EX"],["variable","wire"]],["instr",[[18,4],[18,20]],[[18,15],[18,20]],["EX"],["variable","wire"]],["rd1",[[18,4],[18,24]],[[18,21],[18,24]],["EX"],["variable","instr"]],["rd2",[[18,4],[18,28]],[[18,25],[18,28]],["EX"],["variable","rd1"]],["EXTB",[[18,4],[18,33]],[[18,29],[18,33]],["EX"],["variable","rd2"]],["f_rd1",[[21,4],[21,19]],[[21,14],[21,19]],["EX"],["variable","wire"]],["f_rd2",[[21,4],[21,25]],[[21,20],[21,25]],["EX"],["variable","f_rd1"]],["ALUB",[[21,4],[21,30]],[[21,26],[21,30]],["EX"],["variable","f_rd2"]],["ALUC",[[21,4],[21,35]],[[21,31],[21,35]],["EX"],["variable","ALUB"]],["EXout",[[21,4],[21,41]],[[21,36],[21,41]],["EX"],["variable","ALUC"]],["MDHI",[[21,4],[21,46]],[[21,42],[21,46]],["EX"],["variable","EXout"]],["MDLO",[[21,4],[21,51]],[[21,47],[21,51]],["EX"],["variable","MDHI"]],["zero",[[28,4],[28,13]],[[28,9],[28,13]],["EX"],["variable","wire"]],["accessAddr",[[29,4],[29,24]],[[29,14],[29,24]],["EX"],["variable","wire"]],["u_EX_FORWARD",[[31,4],[42,5]],[[31,12],[31,24]],["EX"],["instance","FORWARD"]],["u_BRANCH",[[47,5],[52,6]],[[47,12],[47,20]],["EX"],["instance","BRANCH"]],["ALU",[[54,4],[62,5]],[[54,8],[54,11]],["EX"],["instance","ALU"]],["u_Access",[[73,4],[82,5]],[[73,11],[73,19]],["EX"],["instance","Access"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion22"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion23"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion24"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion25"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion26"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion27"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion28"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion29"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion30"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion31"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion32"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/MDProc.sv",[[[[[["MDPROC",[[0,0],[8,2]],[[0,7],[0,13]],[],["module"]],[33,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["MDPROC"],["port","input"]],["isSign",[[2,4],[2,16]],[[2,10],[2,16]],["MDPROC"],["port","input"]],["A",[[3,4],[3,17]],[[3,16],[3,17]],["MDPROC"],["port","input"]],["B",[[4,4],[4,17]],[[4,16],[4,17]],["MDPROC"],["port","input"]],["F",[[5,4],[5,17]],[[5,16],[5,17]],["MDPROC"],["port","input"]],["O_HI",[[6,4],[6,21]],[[6,17],[6,21]],["MDPROC"],["port","output"]],["O_LO",[[7,4],[7,21]],[[7,17],[7,21]],["MDPROC"],["port","output"]],["hifo",[[9,4],[9,18]],[[9,14],[9,18]],["MDPROC"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/BRANCH.sv",[[[[[["BRANCH",[[1,0],[6,2]],[[1,7],[1,13]],[],["module"]],[13,9]],[[["rd1",[[2,4],[2,19]],[[2,16],[2,19]],["BRANCH"],["port","input"]],["rd2",[[3,4],[3,19]],[[3,16],[3,19]],["BRANCH"],["port","input"]],["branchType",[[4,4],[4,26]],[[4,16],[4,26]],["BRANCH"],["port","input"]],["branchAvail",[[5,4],[5,22]],[[5,11],[5,22]],["BRANCH"],["port","output"]]]]]],null,null,null,[["match",[[0,0],[1,0]],[[0,8],[0,13]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/EXT.sv",[[[[[["EXT",[[0,0],[5,2]],[[0,7],[0,10]],[],["module"]],[8,9]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["EXT"],["port","input"]],["extop",[[2,4],[2,15]],[[2,10],[2,15]],["EXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["EXT"],["port","input"]],["B",[[4,4],[4,18]],[[4,17],[4,18]],["EXT"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/GPR.sv",[[[[[["GPR",[[0,0],[9,23]],[[0,7],[0,10]],[],["module"]],[32,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["GPR"],["port","input"]],["reset",[[2,4],[2,15]],[[2,10],[2,15]],["GPR"],["port","input"]],["regWrite",[[3,4],[3,18]],[[3,10],[3,18]],["GPR"],["port","input"]],["rs",[[4,4],[4,19]],[[4,17],[4,19]],["GPR"],["port","input"]],["rt",[[5,4],[5,19]],[[5,17],[5,19]],["GPR"],["port","input"]],["rw",[[6,4],[6,19]],[[6,17],[6,19]],["GPR"],["port","input"]],["Wd",[[7,4],[7,19]],[[7,17],[7,19]],["GPR"],["port","input"]],["rd1",[[8,4],[8,21]],[[8,18],[8,21]],["GPR"],["port","output"]],["rd2",[[9,4],[9,21]],[[9,18],[9,21]],["GPR"],["port","output"]],["register",[[10,4],[10,28]],[[10,14],[10,22]],["GPR"],["variable","reg"]],["i",[[14,4],[14,13]],[[14,12],[14,13]],["GPR"],["variable","integer"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/ID.sv",[[[[[["#AnonymousStructUnion33",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion33"],["struct_union_member"]]]]],[[["#AnonymousStructUnion34",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion34"],["struct_union_member"]]]]],[[["#AnonymousStructUnion35",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion35"],["struct_union_member"]]]]],[[["#AnonymousStructUnion36",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion36"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion36"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion36"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion36"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion36"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion36"],["struct_union_member"]]]]],[[["#AnonymousStructUnion37",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion37"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion37"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion37"],["struct_union_member"]]]]],[[["#AnonymousStructUnion38",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion38"],["struct_union_member"]]]]],[[["#AnonymousStructUnion39",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion39"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion39"],["struct_union_member"]]]]],[[["#AnonymousStructUnion40",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion40"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion40"],["struct_union_member"]]]]],[[["#AnonymousStructUnion41",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion41"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion41"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion41"],["struct_union_member"]]]]],[[["#AnonymousStructUnion42",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion42"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion42"],["struct_union_member"]]]]],[[["#AnonymousStructUnion43",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion43"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion43"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion43"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["ID",[[1,0],[10,2]],[[1,7],[1,9]],[],["module"]],[110,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["ID"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["ID"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["ID"],["port","IController.ID"]],["i_if_id",[[5,4],[5,21]],[[5,14],[5,21]],["ID"],["port","IIF_ID.ID"]],["i_bypass",[[6,4],[6,23]],[[6,15],[6,23]],["ID"],["port","IBypass.ID"]],["i_cp0",[[7,4],[7,17]],[[7,12],[7,17]],["ID"],["port","ICP0.ID"]],["i_id_ex",[[8,4],[8,21]],[[8,14],[8,21]],["ID"],["port","IID_EX.ID"]],["i_stallDetect",[[9,4],[9,33]],[[9,20],[9,33]],["ID"],["port","IStallDetect.ID"]],["branchType",[[11,4],[11,24]],[[11,14],[11,24]],["ID"],["variable","wire"]],["PCP1",[[13,4],[13,20]],[[13,16],[13,20]],["ID"],["variable","wire"]],["instr",[[14,4],[14,21]],[[14,16],[14,21]],["ID"],["variable","wire"]],["WB_Wd",[[20,4],[20,21]],[[20,16],[20,21]],["ID"],["variable","wire"]],["WB_rw",[[21,4],[21,20]],[[21,15],[21,20]],["ID"],["variable","wire"]],["rd1",[[24,4],[24,18]],[[24,15],[24,18]],["ID"],["variable","wire"]],["rd2",[[24,4],[24,22]],[[24,19],[24,22]],["ID"],["variable","rd1"]],["EXTB",[[24,4],[24,27]],[[24,23],[24,27]],["ID"],["variable","rd2"]],["GPR",[[26,4],[36,5]],[[26,8],[26,11]],["ID"],["instance","GPR"]],["EXT",[[38,4],[43,5]],[[38,8],[38,11]],["ID"],["instance","EXT"]],["f_rd1",[[45,4],[45,22]],[[45,17],[45,22]],["ID"],["variable","wire"]],["f_rd2",[[46,4],[46,22]],[[46,17],[46,22]],["ID"],["variable","wire"]],["u_ID_FORWARD",[[48,4],[59,5]],[[48,12],[48,24]],["ID"],["instance","FORWARD"]],["u_BRANCH",[[63,5],[68,6]],[[63,12],[63,20]],["ID"],["instance","BRANCH"]],["branchAvail",[[70,4],[70,41]],[[70,16],[70,27]],["ID"],["variable","wire"]],["jpc",[[71,4],[83,5]],[[71,8],[71,11]],["ID"],["instance","jpc"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion33"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion34"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion35"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion36"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion37"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion38"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion39"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion40"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion41"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion42"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion43"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/npc.sv",[[[[[["jpc",[[2,0],[13,27]],[[2,7],[2,10]],[],["module"]],[20,9]],[[["PC",[[3,4],[3,23]],[[3,21],[3,23]],["jpc"],["port","wire"]],["branchAvail",[[4,4],[4,21]],[[4,10],[4,21]],["jpc"],["port","input"]],["jmp",[[5,4],[5,13]],[[5,10],[5,13]],["jpc"],["port","input"]],["NPCFromGPR",[[6,4],[6,20]],[[6,10],[6,20]],["jpc"],["port","input"]],["NPCFromEPC",[[7,4],[7,20]],[[7,10],[7,20]],["jpc"],["port","input"]],["goExceptionHandler",[[8,4],[8,28]],[[8,10],[8,28]],["jpc"],["port","input"]],["EPC",[[9,4],[9,24]],[[9,21],[9,24]],["jpc"],["port","wire"]],["offset",[[10,4],[10,27]],[[10,21],[10,27]],["jpc"],["port","wire"]],["instr_index",[[11,4],[11,32]],[[11,21],[11,32]],["jpc"],["port","wire"]],["reg_index",[[12,4],[12,30]],[[12,21],[12,30]],["jpc"],["port","wire"]],["JPC",[[13,4],[13,25]],[[13,22],[13,25]],["jpc"],["port","wire"]]]]]],null,null,null,[["ExceptionHandlerAddr",[[0,0],[1,0]],[[0,8],[0,28]],["source.systemverilog"],["macro"]],["npcmatch",[[1,0],[2,0]],[[1,8],[1,16]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/IF.sv",[[[[[["#AnonymousStructUnion44",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion44"],["struct_union_member"]]]]],[[["#AnonymousStructUnion45",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion45"],["struct_union_member"]]]]],[[["#AnonymousStructUnion46",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion46"],["struct_union_member"]]]]],[[["#AnonymousStructUnion47",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion47"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion47"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion47"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion47"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion47"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion47"],["struct_union_member"]]]]],[[["#AnonymousStructUnion48",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion48"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion48"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion48"],["struct_union_member"]]]]],[[["#AnonymousStructUnion49",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion49"],["struct_union_member"]]]]],[[["#AnonymousStructUnion50",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion50"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion50"],["struct_union_member"]]]]],[[["#AnonymousStructUnion51",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion51"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion51"],["struct_union_member"]]]]],[[["#AnonymousStructUnion52",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion52"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion52"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion52"],["struct_union_member"]]]]],[[["#AnonymousStructUnion53",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion53"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion53"],["struct_union_member"]]]]],[[["#AnonymousStructUnion54",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion54"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion54"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion54"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["IF",[[1,0],[7,2]],[[1,7],[1,9]],[],["module"]],[56,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["IF"],["port","input"]],["rst",[[3,4],[3,13]],[[3,10],[3,13]],["IF"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["IF"],["port","IController.IF"]],["i_if_id",[[5,4],[5,21]],[[5,14],[5,21]],["IF"],["port","IIF_ID.IF"]],["i_branchCorrect",[[6,4],[6,37]],[[6,22],[6,37]],["IF"],["port","IBranchCorrect.IF"]],["reg_index",[[8,4],[8,24]],[[8,15],[8,24]],["IF"],["variable","wire"]],["EX_instr",[[9,4],[9,23]],[[9,15],[9,23]],["IF"],["variable","wire"]],["IF_PC",[[10,4],[10,20]],[[10,15],[10,20]],["IF"],["variable","wire"]],["NPC",[[10,4],[10,24]],[[10,21],[10,24]],["IF"],["variable","IF_PC"]],["IF_instr",[[11,4],[11,23]],[[11,15],[11,23]],["IF"],["variable","wire"]],["pc",[[15,4],[21,5]],[[15,7],[15,9]],["IF"],["instance","pc"]],["IM",[[22,4],[27,5]],[[22,7],[22,9]],["IF"],["instance","IM"]],["ID_instr",[[29,4],[29,23]],[[29,15],[29,23]],["IF"],["variable","reg"]],["firstFetch",[[30,4],[30,18]],[[30,8],[30,18]],["IF"],["variable","reg"]],["ID_PCP1",[[51,4],[51,23]],[[51,16],[51,23]],["IF"],["variable","wire"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion44"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion45"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion46"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion47"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion48"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion49"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion50"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion51"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion52"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion53"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion54"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/IM.sv",[[[[[["IM",[[0,0],[4,27]],[[0,7],[0,9]],[],["module"]],[18,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["IM"],["port","input"]],["ce",[[2,4],[2,12]],[[2,10],[2,12]],["IM"],["port","input"]],["addr",[[3,4],[3,20]],[[3,16],[3,20]],["IM"],["port","input"]],["instruct",[[4,4],[4,25]],[[4,17],[4,25]],["IM"],["port","output"]],["index",[[5,4],[5,20]],[[5,15],[5,20]],["IM"],["variable","wire"]],["u_imrom",[[8,4],[15,5]],[[8,11],[8,18]],["IM"],["instance","im_rom"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/pc.sv",[[[[[["pc",[[1,0],[6,25]],[[1,7],[1,9]],[],["module"]],[30,8]],[[["NPC",[[2,4],[2,24]],[[2,21],[2,24]],["pc"],["port","wire"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["pc"],["port","input"]],["reset",[[4,4],[4,15]],[[4,10],[4,15]],["pc"],["port","input"]],["PCWrite",[[5,4],[5,17]],[[5,10],[5,17]],["pc"],["port","input"]],["PC",[[6,4],[6,23]],[[6,21],[6,23]],["pc"],["port","reg"]],["line",[[10,4],[10,20]],[[10,16],[10,20]],["pc"],["variable","wire"]],["clkCnt",[[12,4],[12,20]],[[12,12],[12,18]],["pc"],["variable","integer"]],["fCnt",[[12,4],[12,27]],[[12,21],[12,25]],["pc"],["variable","clkCnt"]]]]]],null,null,null,[["START_ADDR",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/BEEXT.sv",[[[[[["BEEXT",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[9,9]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["BEEXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["BEEXT"],["port","input"]],["low_addr",[[3,4],[3,23]],[[3,15],[3,23]],["BEEXT"],["port","input"]],["be",[[4,4],[4,18]],[[4,16],[4,18]],["BEEXT"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/MEM.sv",[[[[[["#AnonymousStructUnion55",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion55"],["struct_union_member"]]]]],[[["#AnonymousStructUnion56",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion56"],["struct_union_member"]]]]],[[["#AnonymousStructUnion57",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion57"],["struct_union_member"]]]]],[[["#AnonymousStructUnion58",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion58"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion58"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion58"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion58"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion58"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion58"],["struct_union_member"]]]]],[[["#AnonymousStructUnion59",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion59"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion59"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion59"],["struct_union_member"]]]]],[[["#AnonymousStructUnion60",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion60"],["struct_union_member"]]]]],[[["#AnonymousStructUnion61",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion61"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion61"],["struct_union_member"]]]]],[[["#AnonymousStructUnion62",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion62"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion62"],["struct_union_member"]]]]],[[["#AnonymousStructUnion63",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion63"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion63"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion63"],["struct_union_member"]]]]],[[["#AnonymousStructUnion64",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion64"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion64"],["struct_union_member"]]]]],[[["#AnonymousStructUnion65",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion65"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion65"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion65"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["MEM",[[1,0],[11,2]],[[1,7],[1,10]],[],["module"]],[51,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["MEM"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["MEM"],["port","input"]],["i_controller",[[4,4],[4,39]],[[4,27],[4,39]],["MEM"],["port","IController.Controller"]],["i_bridge",[[5,4],[5,24]],[[5,16],[5,24]],["MEM"],["port","IBridge.MEM"]],["i_ex_mem",[[6,4],[6,24]],[[6,16],[6,24]],["MEM"],["port","IEX_MEM.MEM"]],["i_mem_wb",[[7,4],[7,24]],[[7,16],[7,24]],["MEM"],["port","IMEM_WB.MEM"]],["i_bypass",[[8,4],[8,24]],[[8,16],[8,24]],["MEM"],["port","IBypass.MEM"]],["i_stallDetect",[[9,4],[9,34]],[[9,21],[9,34]],["MEM"],["port","IStallDetect.MEM"]],["i_branchCorrect",[[10,4],[10,38]],[[10,23],[10,38]],["MEM"],["port","IBranchCorrect.MEM"]],["EXout",[[12,4],[12,21]],[[12,16],[12,21]],["MEM"],["variable","wire"]],["MEMout",[[21,4],[21,21]],[[21,15],[21,21]],["MEM"],["variable","wire"]],["EXT_MEMout",[[21,4],[21,32]],[[21,22],[21,32]],["MEM"],["variable","MEMout"]],["U_DREXT",[[26,4],[33,5]],[[26,10],[26,17]],["MEM"],["instance","DREXT"]],["WB_Wd",[[34,4],[34,20]],[[34,15],[34,20]],["MEM"],["variable","wire"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion55"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion56"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion57"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion58"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion59"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion60"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion61"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion62"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion63"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion64"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion65"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/WB/DREXT.sv",[[[[[["DREXT",[[0,0],[6,28]],[[0,7],[0,12]],[],["module"]],[16,8]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["DREXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["DREXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["DREXT"],["port","input"]],["low_addr",[[4,4],[4,23]],[[4,15],[4,23]],["DREXT"],["port","input"]],["in_data",[[5,4],[5,24]],[[5,17],[5,24]],["DREXT"],["port","input"]],["out_data",[[6,4],[6,26]],[[6,18],[6,26]],["DREXT"],["port","output"]],["_byte",[[7,4],[7,20]],[[7,15],[7,20]],["DREXT"],["variable","wire"]],["half",[[8,4],[8,20]],[[8,16],[8,20]],["DREXT"],["variable","wire"]],["shift_bit",[[9,4],[9,24]],[[9,15],[9,24]],["DREXT"],["variable","wire"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/WB/WB.sv",[[[[[["#AnonymousStructUnion66",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion66"],["struct_union_member"]]]]],[[["#AnonymousStructUnion67",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion67"],["struct_union_member"]]]]],[[["#AnonymousStructUnion68",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion68"],["struct_union_member"]]]]],[[["#AnonymousStructUnion69",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion69"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion69"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion69"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion69"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion69"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion69"],["struct_union_member"]]]]],[[["#AnonymousStructUnion70",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion70"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion70"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion70"],["struct_union_member"]]]]],[[["#AnonymousStructUnion71",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion71"],["struct_union_member"]]]]],[[["#AnonymousStructUnion72",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion72"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion72"],["struct_union_member"]]]]],[[["#AnonymousStructUnion73",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion73"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion73"],["struct_union_member"]]]]],[[["#AnonymousStructUnion74",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion74"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion74"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion74"],["struct_union_member"]]]]],[[["#AnonymousStructUnion75",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion75"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion75"],["struct_union_member"]]]]],[[["#AnonymousStructUnion76",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion76"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion76"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion76"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,7]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["WB",[[2,0],[7,2]],[[2,7],[2,9]],[],["module"]],[10,9]],[[["clk",[[3,4],[3,18]],[[3,15],[3,18]],["WB"],["port","input"]],["rst",[[4,4],[4,18]],[[4,15],[4,18]],["WB"],["port","input"]],["i_mem_wb",[[5,4],[5,23]],[[5,15],[5,23]],["WB"],["port","IMEM_WB.WB"]],["i_bypass",[[6,4],[6,23]],[[6,15],[6,23]],["WB"],["port","IBypass.WB"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion66"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion67"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion68"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion69"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion70"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion71"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion72"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion73"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion74"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion75"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion76"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/mips.sv",[[[[[["#AnonymousStructUnion77",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion77"],["struct_union_member"]]]]],[[["#AnonymousStructUnion78",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion78"],["struct_union_member"]]]]],[[["#AnonymousStructUnion79",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion79"],["struct_union_member"]]]]],[[["#AnonymousStructUnion80",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion80"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion80"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion80"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion80"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion80"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion80"],["struct_union_member"]]]]],[[["#AnonymousStructUnion81",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion81"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion81"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion81"],["struct_union_member"]]]]],[[["#AnonymousStructUnion82",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion82"],["struct_union_member"]]]]],[[["#AnonymousStructUnion83",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion83"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion83"],["struct_union_member"]]]]],[[["#AnonymousStructUnion84",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion84"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion84"],["struct_union_member"]]]]],[[["#AnonymousStructUnion85",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion85"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion85"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion85"],["struct_union_member"]]]]],[[["#AnonymousStructUnion86",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion86"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion86"],["struct_union_member"]]]]],[[["#AnonymousStructUnion87",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion87"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion87"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion87"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["mips",[[1,0],[5,2]],[[1,7],[1,11]],[],["module"]],[94,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["mips"],["port","input"]],["rst",[[3,4],[3,13]],[[3,10],[3,13]],["mips"],["port","input"]],["i_bridge",[[4,4],[4,24]],[[4,16],[4,24]],["mips"],["port","IBridge.CPU"]],["i_controller",[[7,4],[7,33]],[[7,16],[7,28]],["mips"],["instance","IController"]],["i_if_id",[[8,4],[8,28]],[[8,16],[8,23]],["mips"],["instance","IIF_ID"]],["i_id_ex",[[9,4],[9,28]],[[9,16],[9,23]],["mips"],["instance","IID_EX"]],["i_ex_mem",[[10,4],[10,29]],[[10,16],[10,24]],["mips"],["instance","IEX_MEM"]],["i_mem_wb",[[11,4],[11,29]],[[11,16],[11,24]],["mips"],["instance","IMEM_WB"]],["i_bypass",[[12,4],[12,29]],[[12,16],[12,24]],["mips"],["instance","IBypass"]],["i_cp0",[[13,4],[13,26]],[[13,16],[13,21]],["mips"],["instance","ICP0"]],["i_stallDetect",[[14,4],[14,35]],[[14,17],[14,30]],["mips"],["instance","IStallDetect"]],["i_branchCorrect",[[15,4],[15,39]],[[15,19],[15,34]],["mips"],["instance","IBranchCorrect"]],["u_IF",[[17,4],[23,5]],[[17,7],[17,11]],["mips"],["instance","IF"]],["u_Controller",[[25,4],[32,5]],[[25,15],[25,27]],["mips"],["instance","Controller"]],["u_ID",[[39,4],[48,5]],[[39,7],[39,11]],["mips"],["instance","ID"]],["u_EX",[[52,4],[63,5]],[[52,7],[52,11]],["mips"],["instance","EX"]],["u_MEM",[[65,4],[75,5]],[[65,8],[65,13]],["mips"],["instance","MEM"]],["u_WB",[[78,4],[83,5]],[[78,7],[78,11]],["mips"],["instance","WB"]],["u_CP0",[[87,4],[92,5]],[[87,8],[87,13]],["mips"],["instance","CP0"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion77"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion78"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion79"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion80"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion81"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion82"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion83"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion84"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion85"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion86"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion87"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/sim/sim_dm_ram.sv",[[[[[["dm_ram",[[0,0],[7,2]],[[0,7],[0,13]],[],["module"]],[26,9]],[[["addra",[[1,4],[1,20]],[[1,15],[1,20]],["dm_ram"],["port","input"]],["ena",[[2,4],[2,13]],[[2,10],[2,13]],["dm_ram"],["port","input"]],["wea",[[3,4],[3,18]],[[3,15],[3,18]],["dm_ram"],["port","input"]],["clka",[[4,4],[4,14]],[[4,10],[4,14]],["dm_ram"],["port","input"]],["dina",[[5,4],[5,21]],[[5,17],[5,21]],["dm_ram"],["port","input"]],["douta",[[6,4],[6,26]],[[6,21],[6,26]],["dm_ram"],["port","reg"]],["ram",[[8,4],[8,25]],[[8,14],[8,17]],["dm_ram"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/sim/sim_im_rom.sv",[[[[[["im_rom",[[0,0],[6,27]],[[0,7],[0,13]],[],["module"]],[14,9]],[[["clka",[[1,4],[1,19]],[[1,15],[1,19]],["im_rom"],["port","input"]],["addra",[[2,4],[2,21]],[[2,16],[2,21]],["im_rom"],["port","input"]],["wea",[[3,4],[3,13]],[[3,10],[3,13]],["im_rom"],["port","input"]],["dina",[[4,4],[4,20]],[[4,16],[4,20]],["im_rom"],["port","input"]],["ena",[[5,4],[5,13]],[[5,10],[5,13]],["im_rom"],["port","input"]],["douta",[[6,4],[6,25]],[[6,20],[6,25]],["im_rom"],["port","reg"]],["rom",[[7,4],[7,25]],[[7,14],[7,17]],["im_rom"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/BRIDGE.sv",[[[[[["BRIDGE",[[5,0],[16,2]],[[5,7],[5,13]],[],["module"]],[65,9]],[[["clk",[[6,4],[6,13]],[[6,10],[6,13]],["BRIDGE"],["port","input"]],["PrAddrWire",[[7,4],[7,31]],[[7,21],[7,31]],["BRIDGE"],["port","input"]],["PrWDWire",[[8,4],[8,29]],[[8,21],[8,29]],["BRIDGE"],["port","input"]],["PrBEWire",[[9,4],[9,29]],[[9,21],[9,29]],["BRIDGE"],["port","input"]],["WeCPUWire",[[10,4],[10,29]],[[10,20],[10,29]],["BRIDGE"],["port","input"]],["PrRD",[[11,4],[11,25]],[[11,21],[11,25]],["BRIDGE"],["port","output"]],["HWInt",[[12,4],[12,21]],[[12,16],[12,21]],["BRIDGE"],["port","output"]],["o_led",[[13,4],[13,21]],[[13,16],[13,21]],["BRIDGE"],["port","output"]],["seg7_seg",[[14,4],[14,24]],[[14,16],[14,24]],["BRIDGE"],["port","output"]],["seg7_select",[[15,4],[15,27]],[[15,16],[15,27]],["BRIDGE"],["port","output"]],["PrAddr",[[17,4],[17,20]],[[17,14],[17,20]],["BRIDGE"],["variable","reg"]],["PrWD",[[18,4],[18,18]],[[18,14],[18,18]],["BRIDGE"],["variable","reg"]],["PrBE",[[19,4],[19,17]],[[19,13],[19,17]],["BRIDGE"],["variable","reg"]],["WeCPU",[[20,4],[20,13]],[[20,8],[20,13]],["BRIDGE"],["variable","reg"]],["DEV_Addr",[[27,4],[27,36]],[[27,28],[27,36]],["BRIDGE"],["variable","wire"]],["DEV0_RD",[[28,4],[28,23]],[[28,16],[28,23]],["BRIDGE"],["variable","wire"]],["DEV1_RD",[[28,4],[28,31]],[[28,24],[28,31]],["BRIDGE"],["variable","DEV0_RD"]],["DEV2_RD",[[28,4],[28,39]],[[28,32],[28,39]],["BRIDGE"],["variable","DEV1_RD"]],["DEV_WD",[[28,4],[28,46]],[[28,40],[28,46]],["BRIDGE"],["variable","DEV2_RD"]],["WeDEV",[[29,4],[29,21]],[[29,16],[29,21]],["BRIDGE"],["variable","wire"]],["u_counter",[[40,4],[45,5]],[[40,12],[40,21]],["BRIDGE"],["instance","counter"]],["U_screenBoard",[[47,4],[52,5]],[[47,16],[47,29]],["BRIDGE"],["instance","screenBoard"]],["u_seg7",[[54,4],[63,5]],[[54,9],[54,15]],["BRIDGE"],["instance","seg7"]]]]]],null,null,null,[["DevMaxLoAddr",[[0,0],[1,0]],[[0,8],[0,20]],["source.systemverilog"],["macro"]],["DEV0_LO_ADDR",[[1,0],[2,0]],[[1,8],[1,20]],["source.systemverilog"],["macro"]],["DEV1_LO_ADDR",[[2,0],[3,0]],[[2,8],[2,20]],["source.systemverilog"],["macro"]],["DEV2_LO_ADDR",[[3,0],[5,0]],[[3,8],[3,20]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/counter.sv",[[[[[["counter",[[0,0],[5,2]],[[0,7],[0,14]],[],["module"]],[18,9]],[[["D",[[1,4],[1,17]],[[1,16],[1,17]],["counter"],["port","input"]],["WE",[[2,4],[2,12]],[[2,10],[2,12]],["counter"],["port","input"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["counter"],["port","input"]],["INT",[[4,4],[4,14]],[[4,11],[4,14]],["counter"],["port","output"]],["cnt",[[6,4],[6,17]],[[6,14],[6,17]],["counter"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/screenBoard.sv",[[[[[["screenBoard",[[0,0],[6,2]],[[0,7],[0,18]],[],["module"]],[16,9]],[[["D",[[1,4],[1,17]],[[1,16],[1,17]],["screenBoard"],["port","input"]],["WE",[[2,4],[2,12]],[[2,10],[2,12]],["screenBoard"],["port","input"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["screenBoard"],["port","input"]],["show",[[4,4],[4,24]],[[4,20],[4,24]],["screenBoard"],["port","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/seg7.sv",[[[[[["seg7",[[22,0],[31,2]],[[22,7],[22,11]],[],["module"]],[84,8]],[[["D",[[23,4],[23,17]],[[23,16],[23,17]],["seg7"],["port","input"]],["A",[[24,4],[24,11]],[[24,10],[24,11]],["seg7"],["port","input"]],["be",[[25,4],[25,17]],[[25,15],[25,17]],["seg7"],["port","input"]],["clk",[[26,4],[26,13]],[[26,10],[26,13]],["seg7"],["port","input"]],["we",[[27,4],[27,12]],[[27,10],[27,12]],["seg7"],["port","input"]],["Dout",[[28,4],[28,21]],[[28,17],[28,21]],["seg7"],["port","output"]],["seg",[[29,4],[29,22]],[[29,19],[29,22]],["seg7"],["port","reg"]],["select",[[30,4],[30,25]],[[30,19],[30,25]],["seg7"],["port","reg"]],["ram",[[32,4],[32,22]],[[32,14],[32,17]],["seg7"],["variable","reg"]],["cnt",[[33,4],[33,21]],[[33,16],[33,19]],["seg7"],["variable","reg"]],["pause",[[34,4],[34,20]],[[34,13],[34,18]],["seg7"],["variable","reg"]],["lightDig",[[35,4],[35,22]],[[35,14],[35,22]],["seg7"],["variable","wire"]],["newSeg",[[37,4],[37,21]],[[37,15],[37,21]],["seg7"],["variable","wire"]],["newSelect",[[37,4],[37,31]],[[37,22],[37,31]],["seg7"],["variable","newSeg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/iverilog/tb.sv",[[[[[["tb",[[1,0],[1,12]],[[1,7],[1,9]],[],["module"]],[33,8]],[[["clk",[[2,1],[2,8]],[[2,5],[2,8]],["tb"],["variable","reg"]],["reset",[[3,4],[3,13]],[[3,8],[3,13]],["tb"],["variable","reg"]],["_time",[[4,4],[4,22]],[[4,15],[4,20]],["tb"],["variable","reg"]],["led",[[5,4],[5,17]],[[5,14],[5,17]],["tb"],["variable","wire"]],["top",[[7,4],[11,5]],[[7,8],[7,11]],["tb"],["instance","top"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/top.sv",[[[[[["#AnonymousStructUnion88",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion88"],["struct_union_member"]]]]],[[["#AnonymousStructUnion89",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion89"],["struct_union_member"]]]]],[[["#AnonymousStructUnion90",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion90"],["struct_union_member"]]]]],[[["#AnonymousStructUnion91",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[20,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[20,0]]],[[["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,15],[14,25]]],["#AnonymousStructUnion91"],["struct_union_member"]],["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,45],[15,51]]],["#AnonymousStructUnion91"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,15],[16,20]]],["#AnonymousStructUnion91"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,10],[17,16]]],["#AnonymousStructUnion91"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,15],[18,21]]],["#AnonymousStructUnion91"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,4],[19,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,17],[19,23]]],["#AnonymousStructUnion91"],["struct_union_member"]]]]],[[["#AnonymousStructUnion92",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[25,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,8],[21,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[25,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,32],[22,42]]],["#AnonymousStructUnion92"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,15],[23,25]]],["#AnonymousStructUnion92"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,4],[24,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,16],[24,22]]],["#AnonymousStructUnion92"],["struct_union_member"]]]]],[[["#AnonymousStructUnion93",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[28,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,8],[26,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[28,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,4],[27,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,17],[27,23]]],["#AnonymousStructUnion93"],["struct_union_member"]]]]],[[["#AnonymousStructUnion94",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[33,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,8],[30,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[33,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,23]]],["#AnonymousStructUnion94"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,4],[32,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,16],[32,24]]],["#AnonymousStructUnion94"],["struct_union_member"]]]]],[[["#AnonymousStructUnion95",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[37,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,8],[34,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[37,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,16],[35,20]]],["#AnonymousStructUnion95"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,4],[36,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,34],[36,38]]],["#AnonymousStructUnion95"],["struct_union_member"]]]]],[[["#AnonymousStructUnion96",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[42,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,8],[38,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[42,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,16],[39,20]]],["#AnonymousStructUnion96"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,4],[40,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,16],[40,18]]],["#AnonymousStructUnion96"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,4],[41,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[41,17],[41,22]]],["#AnonymousStructUnion96"],["struct_union_member"]]]]],[[["#AnonymousStructUnion97",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[47,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,8],[44,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[47,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,4],[45,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,17],[45,22]]],["#AnonymousStructUnion97"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,4],[46,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,16],[46,18]]],["#AnonymousStructUnion97"],["struct_union_member"]]]]],[[["#AnonymousStructUnion98",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[52,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,8],[48,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[52,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,10],[49,18]]],["#AnonymousStructUnion98"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,4],[50,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,16],[50,18]]],["#AnonymousStructUnion98"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,4],[51,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,15],[51,17]]],["#AnonymousStructUnion98"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,0],[53,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,10],[53,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[77,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,22],[53,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,28],[53,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,16],[55,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,18],[56,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,18],[57,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,10],[59,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,19],[59,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,28],[59,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,37],[59,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,47],[59,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,17],[61,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,4],[63,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[63,18],[63,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,4],[64,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[64,17],[64,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[71,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,12],[69,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[71,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,29],[69,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,32],[69,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,37],[69,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,40],[69,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,23],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,38],[70,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,46],[70,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,54],[70,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,63],[70,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,23],[71,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,39],[71,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,48],[71,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,57],[71,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,12],[72,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,21],[72,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,30],[72,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,30],[73,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,38],[73,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,46],[73,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,55],[73,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,15],[74,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,12],[75,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,15],[75,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[75,21],[75,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,12],[76,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[76,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,16],[76,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,22],[76,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,0],[78,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[98,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,23],[78,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,29],[78,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,22],[79,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,16],[81,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,10],[82,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,4],[85,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[85,10],[85,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,10],[86,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,16],[86,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,21],[86,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,4],[86,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[86,31],[86,42]]],["IStallDetect"],["variable","Branch_EX"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,4],[87,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[87,10],[87,27]]],["IStallDetect"],["variable","logic"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,12],[93,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[93,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,23],[93,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,29],[93,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,35],[93,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[93,42],[93,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,12],[94,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,57]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,15],[94,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,22],[94,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,28],[94,33]]],["IStallDetect","ID"],["port","ID_rs"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,34],[94,57]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[94,40],[94,57]]],["IStallDetect","ID"],["port","input"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,12],[95,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[95,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,15],[95,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,22],[95,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,28],[95,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,40],[95,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,12],[96,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[96,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,16],[96,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,23],[96,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,30],[96,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,0],[99,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,10],[99,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[105,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,17],[99,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,23],[99,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,4],[100,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,17],[100,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,4],[101,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[101,16],[101,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,4],[102,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,10],[102,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,12],[103,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[103,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,15],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,21],[103,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,25],[103,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,34],[103,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,41],[103,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,12],[104,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[104,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,15],[104,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,21],[104,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,29],[104,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,36],[104,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,40],[104,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["IBranchCorrect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,0],[106,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,10],[106,24]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[114,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,25],[106,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,31],[106,34]]],["IBranchCorrect"],["port","input"]],["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,16],[107,29]]],["IBranchCorrect"],["variable","logic"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,4],[107,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,30],[107,44]]],["IBranchCorrect"],["variable","correctPCAtEX"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,4],[108,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,21]]],["IBranchCorrect"],["variable","logic"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,4],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,10],[109,22]]],["IBranchCorrect"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,75]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,12],[110,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[110,74]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,15],[110,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,21],[110,34]]],["IBranchCorrect","IF"],["port","input"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,35],[110,46]]],["IBranchCorrect","IF"],["port","correctPCAtEX"]],["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,47],[110,61]]],["IBranchCorrect","IF"],["port","correctAtEX"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,62],[110,74]]],["IBranchCorrect","IF"],["port","correctPCAtMEM"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,12],[111,14]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[111,47]]],[[["correctPCAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,15],[111,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,22],[111,35]]],["IBranchCorrect","EX"],["port","output"]],["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,36],[111,47]]],["IBranchCorrect","EX"],["port","correctPCAtEX"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,12],[112,15]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[112,50]]],[[["correctPCAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,16],[112,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,23],[112,37]]],["IBranchCorrect","MEM"],["port","output"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,38],[112,50]]],["IBranchCorrect","MEM"],["port","correctPCAtMEM"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,12],[113,22]]],["IBranchCorrect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[113,53]]],[[["correctAtEX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,23],[113,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,29],[113,40]]],["IBranchCorrect","Controller"],["port","input"]],["correctAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,41],[113,53]]],["IBranchCorrect","Controller"],["port","correctAtEX"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,0],[115,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,10],[115,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[123,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,17],[115,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,23],[115,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,4],[116,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,4],[117,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,18],[117,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,4],[118,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,17],[118,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,4],[119,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,17],[119,24]]],["IID_EX"],["variable","type_EX_DATA"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,10],[120,23]]],["IID_EX"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,4],[120,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[120,24],[120,41]]],["IID_EX"],["variable","exBranchAvail"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,12],[121,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[121,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,15],[121,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,22],[121,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,30],[121,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,39],[121,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,47],[121,54]]],["IID_EX","ID"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,55],[121,68]]],["IID_EX","ID"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,69],[121,86]]],["IID_EX","ID"],["port","exBranchAvail"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,12],[122,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[122,86]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,15],[122,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,22],[122,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,30],[122,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,39],[122,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,47],[122,54]]],["IID_EX","EX"],["port","WB_CTRL"]],["exBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,55],[122,68]]],["IID_EX","EX"],["port","EX_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,69],[122,86]]],["IID_EX","EX"],["port","exBranchAvail"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,0],[124,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,10],[124,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[133,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,18],[124,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,24],[124,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,18],[125,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,4],[126,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,17],[126,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,4],[127,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,18],[127,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,10],[128,24]]],["IEX_MEM"],["variable","logic"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,4],[128,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[128,25],[128,42]]],["IEX_MEM"],["variable","memBranchAvail"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,4],[129,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,15],[129,25]]],["IEX_MEM"],["variable","logic"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,16],[130,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,12],[131,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[131,97]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,15],[131,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,22],[131,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,31],[131,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,39],[131,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,48],[131,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,54],[131,71]]],["IEX_MEM","EX"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,72],[131,86]]],["IEX_MEM","EX"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,87],[131,97]]],["IEX_MEM","EX"],["port","memBranchAvail"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,99]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,12],[132,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[132,98]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,16],[132,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,23],[132,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,32],[132,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,40],[132,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,49],[132,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]],["branchCommitAtMEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,55],[132,72]]],["IEX_MEM","MEM"],["port","DMout"]],["memBranchAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,73],[132,87]]],["IEX_MEM","MEM"],["port","branchCommitAtMEM"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,88],[132,98]]],["IEX_MEM","MEM"],["port","memBranchAvail"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,0],[134,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,10],[134,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[140,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,18],[134,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,24],[134,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,4],[135,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,17],[135,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,4],[136,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[136,17],[136,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,12],[138,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[138,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,16],[138,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,23],[138,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,31],[138,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,12],[139,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[139,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,15],[139,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,22],[139,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,30],[139,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,0],[141,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,10],[141,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,18],[141,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,24],[141,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,16],[142,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,4],[142,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,21],[142,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,4],[143,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[143,16],[143,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,4],[144,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,15],[144,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,15],[145,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,10],[146,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[148,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,12],[147,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[148,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,16],[147,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,22],[147,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,27],[147,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,16],[148,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,23],[148,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,28],[148,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,35],[148,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,40],[148,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,12],[149,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[149,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,19],[149,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,26],[149,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,31],[149,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,38],[149,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,43],[149,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[150,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,12],[151,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,22],[151,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,0],[153,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,10],[153,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,18],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,24],[153,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,21],[154,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,4],[154,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,30],[154,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,12],[155,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,15],[155,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,21],[155,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[155,30],[155,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,12],[156,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[156,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,15],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,21],[156,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,30],[156,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,12],[157,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[157,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,16],[157,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,23],[157,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,22],[158,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,0],[160,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,10],[160,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[21,17]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,15],[160,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,21],[160,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,4],[161,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,16],[161,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,4],[162,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[162,17],[162,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,4],[163,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,16],[163,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,14],[165,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,9],[166,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[168,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,12],[167,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[168,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,22],[167,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,30],[167,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,40],[167,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,16],[168,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,23],[168,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,30],[168,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,34],[168,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,12],[169,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[169,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,23],[169,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,29],[169,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,36],[169,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,43],[169,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[170,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,15],[170,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,21],[170,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,25],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,32],[170,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,12],[171,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,15],[171,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,21],[171,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,31],[171,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,38],[171,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["top",[[22,0],[29,6]],[[22,7],[22,10]],[],["module"]],[52,9]],[[["clk",[[23,4],[23,13]],[[23,10],[23,13]],["top"],["port","input"]],["rst",[[24,4],[24,13]],[[24,10],[24,13]],["top"],["port","input"]],["led",[[25,4],[25,19]],[[25,16],[25,19]],["top"],["port","output"]],["seg7_seg",[[26,4],[26,24]],[[26,16],[26,24]],["top"],["port","output"]],["seg7_seg1",[[27,4],[27,25]],[[27,16],[27,25]],["top"],["port","output"]],["seg7_select",[[28,4],[28,27]],[[28,16],[28,27]],["top"],["port","output"]],["i_bridge",[[31,4],[31,25]],[[31,12],[31,20]],["top"],["instance","IBridge"]],["mips",[[32,4],[36,5]],[[32,9],[32,13]],["top"],["instance","mips"]],["u_BRIDGE",[[39,4],[50,5]],[[39,11],[39,19]],["top"],["instance","BRIDGE"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion88"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion89"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion90"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[20,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,2],[20,14]]],[],["typedef","#AnonymousStructUnion91"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,0],[25,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,2],[25,14]]],[],["typedef","#AnonymousStructUnion92"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,0],[28,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[28,2],[28,15]]],[],["typedef","#AnonymousStructUnion93"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,0],[33,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,2],[33,14]]],[],["typedef","#AnonymousStructUnion94"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,0],[37,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,2],[37,14]]],[],["typedef","#AnonymousStructUnion95"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,0],[42,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,2],[42,15]]],[],["typedef","#AnonymousStructUnion96"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,0],[47,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,2],[47,14]]],[],["typedef","#AnonymousStructUnion97"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,0],[52,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,2],[52,18]]],[],["typedef","#AnonymousStructUnion98"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[null,[],null,null,[["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["PIPELINE_INTERFACES_H",[[1,0],[2,0]],[[1,8],[1,29]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/jpc.sv",[[[[[["jpc",[[2,0],[13,27]],[[2,7],[2,10]],[],["module"]],[20,9]],[[["PC",[[3,4],[3,23]],[[3,21],[3,23]],["jpc"],["port","wire"]],["branchAvail",[[4,4],[4,21]],[[4,10],[4,21]],["jpc"],["port","input"]],["jmp",[[5,4],[5,13]],[[5,10],[5,13]],["jpc"],["port","input"]],["NPCFromGPR",[[6,4],[6,20]],[[6,10],[6,20]],["jpc"],["port","input"]],["NPCFromEPC",[[7,4],[7,20]],[[7,10],[7,20]],["jpc"],["port","input"]],["goExceptionHandler",[[8,4],[8,28]],[[8,10],[8,28]],["jpc"],["port","input"]],["EPC",[[9,4],[9,24]],[[9,21],[9,24]],["jpc"],["port","wire"]],["offset",[[10,4],[10,27]],[[10,21],[10,27]],["jpc"],["port","wire"]],["instr_index",[[11,4],[11,32]],[[11,21],[11,32]],["jpc"],["port","wire"]],["reg_index",[[12,4],[12,30]],[[12,21],[12,30]],["jpc"],["port","wire"]],["JPC",[[13,4],[13,25]],[[13,22],[13,25]],["jpc"],["port","wire"]]]]]],null,null,null,[["ExceptionHandlerAddr",[[0,0],[1,0]],[[0,8],[0,28]],["source.systemverilog"],["macro"]],["npcmatch",[[1,0],[2,0]],[[1,8],[1,16]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/compileInfo",[[],null,0]],["/Users/zixt/verilog/mcpu-pipeline/verilator/compileInfo",[[],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/control/StallDetect.sv",[[[[[["StallDetect",[[1,0],[3,2]],[[1,7],[1,18]],[],["module"]],[5,9]],[[["i_stallDetect",[[2,4],[2,42]],[[2,29],[2,42]],["StallDetect"],["port","IStallDetect.StallDetect"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/newMEM.sv",[[[[[["MEM",[[1,0],[14,2]],[[1,7],[1,10]],[],["module"]],[67,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["MEM"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["MEM"],["port","input"]],["i_controller",[[4,4],[4,39]],[[4,27],[4,39]],["MEM"],["port","IController.Controller"]],["PrRD",[[5,4],[5,20]],[[5,16],[5,20]],["MEM"],["port","input"]],["PrAddr",[[6,4],[6,23]],[[6,17],[6,23]],["MEM"],["port","output"]],["PrWD",[[7,4],[7,21]],[[7,17],[7,21]],["MEM"],["port","output"]],["PrBE",[[8,4],[8,20]],[[8,16],[8,20]],["MEM"],["port","output"]],["IOWrite",[[9,4],[9,18]],[[9,11],[9,18]],["MEM"],["port","output"]],["i_ex_mem",[[10,4],[10,24]],[[10,16],[10,24]],["MEM"],["port","IEX_MEM.MEM"]],["i_mem_wb",[[11,4],[11,24]],[[11,16],[11,24]],["MEM"],["port","IMEM_WB.MEM"]],["i_bypass",[[12,4],[12,24]],[[12,16],[12,24]],["MEM"],["port","IBypass.MEM"]],["i_stallDetect",[[13,4],[13,34]],[[13,21],[13,34]],["MEM"],["port","IStallDetect.MEM"]],["EXout",[[16,4],[16,19]],[[16,14],[16,19]],["MEM"],["variable","wire"]],["rd2",[[16,4],[16,23]],[[16,20],[16,23]],["MEM"],["variable","EXout"]],["MEMout",[[16,4],[16,30]],[[16,24],[16,30]],["MEM"],["variable","rd2"]],["rw",[[17,4],[17,15]],[[17,13],[17,15]],["MEM"],["variable","wire"]],["be",[[22,4],[22,16]],[[22,14],[22,16]],["MEM"],["variable","wire"]],["U_BEEXT",[[23,4],[28,5]],[[23,10],[23,17]],["MEM"],["instance","BEEXT"]],["u_dm_ram",[[40,4],[47,5]],[[40,11],[40,19]],["MEM"],["instance","dm_ram"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/MEM.svs",[[[[[["MEM",[[1,0],[18,2]],[[1,7],[1,10]],[],["module"]],[77,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["MEM"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["MEM"],["port","input"]],["i_controller",[[4,4],[4,39]],[[4,27],[4,39]],["MEM"],["port","IController.Controller"]],["MEM_CTRL",[[5,4],[5,18]],[[5,10],[5,18]],["MEM"],["port","input"]],["PrRD",[[6,4],[6,20]],[[6,16],[6,20]],["MEM"],["port","input"]],["PrAddr",[[7,4],[7,23]],[[7,17],[7,23]],["MEM"],["port","output"]],["PrWD",[[8,4],[8,21]],[[8,17],[8,21]],["MEM"],["port","output"]],["PrBE",[[9,4],[9,20]],[[9,16],[9,20]],["MEM"],["port","output"]],["IOWrite",[[10,4],[10,18]],[[10,11],[10,18]],["MEM"],["port","output"]],["WB_CTRL",[[11,4],[11,22]],[[11,15],[11,22]],["MEM"],["port","input"]],["pre_MEM_DATA",[[12,4],[12,28]],[[12,16],[12,28]],["MEM"],["port","input"]],["MEM_DATA",[[13,4],[13,24]],[[13,16],[13,24]],["MEM"],["port","input"]],["o_WB_CTRL",[[14,4],[14,28]],[[14,19],[14,28]],["MEM"],["port","reg"]],["o_WB_DATA",[[15,4],[15,29]],[[15,20],[15,29]],["MEM"],["port","reg"]],["i_bypass",[[16,4],[16,24]],[[16,16],[16,24]],["MEM"],["port","IBypass.MEM"]],["i_stallDetect",[[17,4],[17,34]],[[17,21],[17,34]],["MEM"],["port","IStallDetect.MEM"]],["EXout",[[21,4],[21,19]],[[21,14],[21,19]],["MEM"],["variable","wire"]],["rd2",[[21,4],[21,23]],[[21,20],[21,23]],["MEM"],["variable","EXout"]],["MEMout",[[21,4],[21,30]],[[21,24],[21,30]],["MEM"],["variable","rd2"]],["preEXout",[[21,4],[21,39]],[[21,31],[21,39]],["MEM"],["variable","MEMout"]],["prerd2",[[21,4],[21,46]],[[21,40],[21,46]],["MEM"],["variable","preEXout"]],["rw",[[22,4],[22,15]],[[22,13],[22,15]],["MEM"],["variable","wire"]],["Dout",[[28,4],[28,18]],[[28,14],[28,18]],["MEM"],["variable","wire"]],["be",[[29,4],[29,16]],[[29,14],[29,16]],["MEM"],["variable","wire"]],["U_BEEXT",[[30,4],[35,5]],[[30,10],[30,17]],["MEM"],["instance","BEEXT"]],["u_dm_ram",[[47,4],[54,5]],[[47,11],[47,19]],["MEM"],["instance","dm_ram"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/BEEXT.sv",[[[[[["BEEXT",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[9,9]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["BEEXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["BEEXT"],["port","input"]],["low_addr",[[3,4],[3,23]],[[3,15],[3,23]],["BEEXT"],["port","input"]],["be",[[4,4],[4,18]],[[4,16],[4,18]],["BEEXT"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/Access.sv",[[[[[["Access",[[0,0],[9,2]],[[0,7],[0,13]],[],["module"]],[31,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["Access"],["port","input"]],["memWrite",[[2,4],[2,18]],[[2,10],[2,18]],["Access"],["port","input"]],["isDMByte",[[3,4],[3,18]],[[3,10],[3,18]],["Access"],["port","input"]],["isDMHalf",[[4,4],[4,18]],[[4,10],[4,18]],["Access"],["port","input"]],["addr",[[5,4],[5,20]],[[5,16],[5,20]],["Access"],["port","input"]],["f_rd2",[[6,4],[6,21]],[[6,16],[6,21]],["Access"],["port","input"]],["i_bridge",[[7,4],[7,27]],[[7,19],[7,27]],["Access"],["port","IBridge.Access"]],["DMout",[[8,4],[8,22]],[[8,17],[8,22]],["Access"],["port","output"]],["be",[[10,4],[10,16]],[[10,14],[10,16]],["Access"],["variable","wire"]],["U_BEEXT",[[11,4],[16,5]],[[11,10],[11,17]],["Access"],["instance","BEEXT"]],["u_dm_ram",[[19,4],[26,5]],[[19,11],[19,19]],["Access"],["instance","dm_ram"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/DREXT.sv",[[[[[["DREXT",[[0,0],[6,28]],[[0,7],[0,12]],[],["module"]],[16,8]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["DREXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["DREXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["DREXT"],["port","input"]],["low_addr",[[4,4],[4,23]],[[4,15],[4,23]],["DREXT"],["port","input"]],["in_data",[[5,4],[5,24]],[[5,17],[5,24]],["DREXT"],["port","input"]],["out_data",[[6,4],[6,26]],[[6,18],[6,26]],["DREXT"],["port","output"]],["_byte",[[7,4],[7,20]],[[7,15],[7,20]],["DREXT"],["variable","wire"]],["half",[[8,4],[8,20]],[[8,16],[8,20]],["DREXT"],["variable","wire"]],["shift_bit",[[9,4],[9,24]],[[9,15],[9,24]],["DREXT"],["variable","wire"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/FIFO.sv",[[[[[["FIFO",[[0,0],[15,2]],[[0,7],[0,11]],[],["module"]],[39,9]],[[["WIDTH",[[2,4],[2,24]],[[2,14],[2,19]],["FIFO"],["parameter-port","parameter"]],["DEPTH",[[3,4],[3,23]],[[3,14],[3,19]],["FIFO"],["parameter-port","parameter"]],["PTR_WIDTH",[[4,4],[4,25]],[[4,14],[4,23]],["FIFO"],["parameter-port","parameter"]],["clk",[[7,4],[7,13]],[[7,10],[7,13]],["FIFO"],["port","input"]],["rst",[[8,4],[8,13]],[[8,10],[8,13]],["FIFO"],["port","input"]],["wen",[[9,4],[9,13]],[[9,10],[9,13]],["FIFO"],["port","input"]],["wData",[[10,4],[10,27]],[[10,22],[10,27]],["FIFO"],["port","input"]],["pop",[[11,4],[11,13]],[[11,10],[11,13]],["FIFO"],["port","input"]],["rData",[[12,4],[12,28]],[[12,23],[12,28]],["FIFO"],["port","output"]],["isFull",[[13,4],[13,17]],[[13,11],[13,17]],["FIFO"],["port","output"]],["isEmpty",[[14,4],[14,18]],[[14,11],[14,18]],["FIFO"],["port","output"]],["wStat",[[16,4],[16,29]],[[16,22],[16,27]],["FIFO"],["variable","reg"]],["rStat",[[16,4],[16,37]],[[16,30],[16,35]],["FIFO"],["variable","wStat"]],["wPtr",[[17,4],[17,50]],[[17,25],[17,29]],["FIFO"],["variable","wire"]],["rPtr",[[17,4],[18,50]],[[18,25],[18,29]],["FIFO"],["variable","wPtr"]],["ram",[[19,4],[19,34]],[[19,20],[19,23]],["FIFO"],["variable","reg"]]]]]]],null,0]]]}