PZ: a data compressor

This algorithm and its implementation are under development.

The sort algorithm currently used was published by Intel Research [1] using
the SSE4.1 instruction set. Our sort implementation is slower variant using
only the SSE2 instruction set.


[1] J. Chhugani, A. D. Nguyen, V. W. Lee, W. Macy, M. Hagog, Y.-K. Chen,A.
    Baransi, S. Kumar, and P. Dubey. Efficient implementation of sorting
    on multi-core simd cpu architecture. PVLDB, 1(2):1313â€“1324, 2008
