<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
    <html xmlns="http://www.w3.org/1999/xhtml">
    <head>
    <meta http-equiv="Content-Type" content="text/html&nbsp;charset=ISO-8859-1" />
    <style>
    body { background-color: #fff; color: #333; }
    body, p, ol, ul, td, tr, th  {
      font-family: verdana, arial, helvetica, sans-serif;
      font-size:   13px;
      line-height: 18px;
    }
    ul, li, button, p {
      list-style-type:none;
      text-align: left;
      margin: 0px;
      margin-top: 0px;
      margin-bottom: 0px;
      padding-left: 0px;
      padding-right: 0px;
    }
    pre {
      background-color: #eee;
      padding: 10px;
      font-size: 11px;
    }
    table {
      border-collapse: separate;
      border-spacing: 2px;
    }
    table  tr{
      background-color: #f0f0f0; 
    }
    table  th{
     if(_analysis->getPostFpga()){   
       background-color: #90EE90; 
      }
     else{
        background-color: #48d1cc; 
      }
    }
    table td {
      margin-top: 0px;
      margin-bottom: 0px;
      vertical-align: top;
    }
    table td.middle {
      margin-top: 0px;
      margin-bottom: 0px;
      vertical-align: top;
      word-spacing: 10px;
    }
    table  tr.odd{
      background-color:  #add8e6;  
    }
    table  tr {
      background-color: #f0f0f0;
    }
    table  tr:hover {
      background-color: #bffefe;
    }
    .collapsible {
      background-color:  #add8e6;
      cursor: pointer;
      border: none;
      -moz-user-select: text;
    }
    .active, .collapsible:hover {
      background-color: #48d1cc;
    }
    .content {
      max-height: 0;
      overflow: hidden;
      transition: max-height 0.2s ease-out;
    }
    </style>
    <title align="center">zTime Report: Critical paths</title>
          </head>
          <body>
          <div id="title" class="title">
            <p><h1>zTime Report: Critical paths</h1></p>
          <p><h2>Date: Wed May 14 21:27:34 2025
</h2></p></div>
          <p><h3>Version: S-2021.09-2-TZ-20240507_Full64</h3></p></div>
          <div id="content" class="content">
          </div>
          <table class=tablesorter><tbody>
<thead>
<tr>
<th class="slack" width=60px title"Required time - Delay">Slack</th>
<th width=130px title="Maximal arrival time possible on the path">Required Time</th>
<th width=60px title="Timing path length">Delay</th>
<th width=40px title="Total number of FPGAs on the path">Fpga</th>
<th class="clock-domains" width=130px title=\"Source Clock domain and Target Clock domain \">Clock domains <br/> <small>From -&gt; To</small></th>
<th class="ports" title="Source port and Target port">Ports <br/> <small>From -> To</small></th>
<th title="Sum of XDRs">Sum of XDRs</th>
<th class="details" title="Path details">Details</th>
</thead>
</tr>
<tr>
<td>0 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>161 ns</td>
<td>3</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0_M0_F1.F01_ts_clkbus_out[6] <br/>  -&gt;  <br/> U0_M0_F1.F01_ts_clkbus_in[5]</td>
<td>2</td>
	<td id="p0">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td style="background-color:#FFD0CF">126 ns</td><td>126 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: F01_ts_clkbus_out[6]" id="0" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3207ps)</p>', '0');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3207ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (93ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_191095/O (LUT1) (397ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (373ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/I4 (LUT6) (1128ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/O (LUT6) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290414/O (LUT5) (254ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290413/O (LUT6) (204ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290412/O (LUT6) (409ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290407/O (LUT5) (153ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290406/O (LUT2) (516ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290488/O (LUT4) (686ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290512/O (LUT2) (287ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290511/O (LUT3) (226ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290507/O (LUT4) (547ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327544/O (LUT5) (344ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327543/O (LUT5) (439ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327542/O (LUT2) (610ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327553/O (LUT2) (1153ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n344874/O (LUT2) (318ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n360286/O (LUT2) (328ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fch_pc_nxt\[12\]/O (LUT3) (907ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_ifu/u_rl_ifu_fetcher/sqnod_fa0_addr\[12\]/O (LUT5) (218ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/S[1] (CARRY8) (1535ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CO[7] (CARRY8) (238ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290596/O (LUT3) (363ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290599/O (LUT2) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290598/O (LUT3) (146ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290590/O (LUT6) (384ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_ic_rf_addr\[31\]/O (LUT6) (538ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290588/O (LUT5) (449ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_7hks5db3aol21/O (LUT6) (865ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_ahb_haddr\[31\]/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290582/O (LUT4) (624ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284616/O (LUT6) (468ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284615/O (LUT4) (471ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284614/O (LUT6) (349ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291087/O (LUT5) (1068ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291097/O (LUT5) (570ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291105/O (LUT6) (1149ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291103/O (LUT6) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291312/O (LUT6) (475ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291315/O (LUT6) (716ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291310/O (LUT4) (388ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291309/O (LUT6) (145ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_4/O (LUT4) (1070ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291307/O (LUT2) (581ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291306/O (LUT6) (224ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291305/O (LUT6) (509ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291304/O (LUT5) (644ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n294858/O (LUT3) (1373ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293826/O (LUT6) (821ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293825/O (LUT3) (776ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293824/O (LUT2) (1731ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/u_axi2ibp_axi_buffer\.sqnod_i_axi_wready/O (LUT2) (1927ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_7lz2b42g05lj1/O (LUT6) (998ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_e8ffpv9twrfa3/O (LUT5) (323ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_ieh33qprpziz1/O (LUT5) (458ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_1mrcsur1ssn61/O (LUT2) (681ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_9fku9ppisui01/O (LUT5) (448ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_mux_sel_sqnod21179/O (LUT3) (162ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_2vax4a9tubw93/O (LUT4) (333ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod29635/CO[7] (CARRY8) (257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_disable_xtor__sqnet11398/O (LUT2) (1079ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_1/O (LUT2) (597ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_5/O (LUT6) (189ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_13/O (LUT3) (1686ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT2) (235ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3207ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/F01_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT2) (235ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td>13 ns</td><td>131 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="F01_ts_clkbus_in[6]->F01_ts_clkbus_out[5]" id="1" onclick="javascript:replaceButtonText('<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p><p>->design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7009ps)</p>', '1');"><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p><p>->design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7009ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/DIFFINBUF_INST/DIFF_IN_N (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/DIFFINBUF_INST/O (DIFFINBUF) (750ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/LVDSDES/ld_0/D (LDCE) (1788ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_tic_clk_ready_out/O (LUT2) (2831ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7009ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps) </p><p>-&gt;design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7009ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td></td><td>149 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: F01_ts_clkbus_in[5]" id="2" onclick="javascript:replaceButtonText('<p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/zebuclk_jtag_clk_UNIT0_MOD0_F1_dup/zebu_filter_data_ts_g_en/zdelay_regFilter/D (FDRE) (5218ps)</p>', '2');"><p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/zebuclk_jtag_clk_UNIT0_MOD0_F1_dup/zebu_filter_data_ts_g_en/zdelay_regFilter/D (FDRE) (5218ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/DIFFINBUF_INST/DIFF_IN_P (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/DIFFINBUF_INST/O (DIFFINBUF) (727ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/LVDSDES/ld_0/D (LDCE) (1666ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (4600ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/zebuclk_jtag_clk_UNIT0_MOD0_F1_dup/zebu_filter_data_ts_g_en/zdelay_regFilter/D (FDRE) (5218ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_in_5</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (4600ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/zebuclk_jtag_clk_UNIT0_MOD0_F1_dup/zebu_filter_data_ts_g_en/zdelay_regFilter/D (FDRE) (5218ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>13 ns</td><td>161 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>1 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>161 ns</td>
<td>3</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> Clock  : A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)</td>
<td>U0_M0_F1.zcbsplt_4615901352719420397 <br/>  -&gt;  <br/> U0_M0_F1.F01_ts_clkbus_in[8]</td>
<td>2</td>
	<td id="p1">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td style="background-color:#FFD0CF">99 ns</td><td>99 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: zcbsplt_4615901352719420397" id="3" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3905ps)</p>', '3');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3905ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (93ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_191095/O (LUT1) (397ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (373ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/I4 (LUT6) (1128ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/O (LUT6) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290414/O (LUT5) (254ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290413/O (LUT6) (204ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290412/O (LUT6) (409ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290407/O (LUT5) (153ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290406/O (LUT2) (516ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290488/O (LUT4) (686ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290352/O (LUT4) (264ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290351/O (LUT2) (784ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290350/O (LUT3) (899ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290505/O (LUT5) (140ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n288419/O (LUT6) (555ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n288418/O (LUT6) (436ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284621/O (LUT6) (657ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284620/O (LUT4) (1154ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n336351/O (LUT4) (341ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n342514/O (LUT4) (481ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_sys_logic_opt_374196/O (LUT6) (264ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n354708/O (LUT2) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ke866ubspsea2/O (LUT2) (154ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_exu/u_rl_halt_mgr/zebu_mux_sel_gb_sys_halt_r/O (LUT6) (320ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3905ps)</li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_exu/u_rl_halt_mgr/zebu_mux_sel_gb_sys_halt_r/O (LUT6) (320ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td>23 ns</td><td>104 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="zcbsplt_4615901352719420397->F01_ts_clkbus_out[8]" id="4" onclick="javascript:replaceButtonText('<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6879ps)</p>', '4');"><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6879ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/DIFFINBUF_INST/DIFF_IN_P (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/DIFFINBUF_INST/O (DIFFINBUF) (750ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/LVDSDES/ld_0/D (LDCE) (1737ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/sqnod_core0_pc\[16\]/O (LUT2) (1298ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_4/A0 (SRL16E) (435ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_4/Q (SRL16E) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/n87/O (LUT5) (245ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/and/O (LUT4) (227ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_12/O (LUT2) (6144ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_3/O (LUT5) (254ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_1/O (LUT6) (298ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0/O (LUT4) (367ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zplts_iwa_ts_g_ready_prd\.lut_and_0/O (LUT6) (1567ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zplts_iwa_ts_g_ready_prd\.lut_and_2/O (LUT3) (451ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zebu_ts_g_ready_prd_mid_zpl_box_is/rm_ctrl/zplts_out_pclk_ready_out_INST_0/O (LUT5) (389ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_pclk_ready_out/lut_and_1/O (LUT5) (509ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_pclk_ready_out/lut_and_2/O (LUT3) (467ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6879ps)</li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>design/U0_M0_F0/U0_M0_F0_core/sqnod_core0_pc\[16\]/O (LUT2) (1298ps) </p><p>-&gt;design/U0_M0_F0/zplts_iwa_pclk_ready_out/lut_and_2/O (LUT3) (467ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td></td><td>132 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: F01_ts_clkbus_in[8]" id="5" onclick="javascript:replaceButtonText('<p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_en_reg_replica/D (FDRE) (1548ps)</p>', '5');"><p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_en_reg_replica/D (FDRE) (1548ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/DIFFINBUF_INST/DIFF_IN_P (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/DIFFINBUF_INST/O (DIFFINBUF) (724ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/LVDSDES/ld_0/D (LDCE) (1668ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_en_i_2/O (LUT3) (4847ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_en_reg_replica/D (FDRE) (1548ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_in_8</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_en_i_2/O (LUT3) (4847ps) </p><p>-&gt;design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_en_reg_replica/D (FDRE) (1548ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td style="background-color:#FFD0CF">29 ns</td><td>161 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain + clock skew</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>9 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>153 ns</td>
<td>2</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> Clock  : A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)</td>
<td>U0_M0_F1.zcbsplt_4615901352719420397 <br/>  -&gt;  <br/> U0_M0_F0.zcbsplt_4615901352719420397</td>
<td>1</td>
	<td id="p2">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td style="background-color:#FFD0CF">99 ns</td><td>99 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: zcbsplt_4615901352719420397" id="6" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3905ps)</p>', '6');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3905ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (93ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_191095/O (LUT1) (397ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (373ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/I4 (LUT6) (1128ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/O (LUT6) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290414/O (LUT5) (254ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290413/O (LUT6) (204ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290412/O (LUT6) (409ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290407/O (LUT5) (153ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290406/O (LUT2) (516ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290488/O (LUT4) (686ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290352/O (LUT4) (264ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290351/O (LUT2) (784ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290350/O (LUT3) (899ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290505/O (LUT5) (140ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n288419/O (LUT6) (555ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n288418/O (LUT6) (436ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284621/O (LUT6) (657ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284620/O (LUT4) (1154ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n336351/O (LUT4) (341ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n342514/O (LUT4) (481ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_sys_logic_opt_374196/O (LUT6) (264ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n354708/O (LUT2) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ke866ubspsea2/O (LUT2) (154ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_exu/u_rl_halt_mgr/zebu_mux_sel_gb_sys_halt_r/O (LUT6) (320ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3905ps)</li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_exu/u_rl_halt_mgr/zebu_mux_sel_gb_sys_halt_r/O (LUT6) (320ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>104 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: zcbsplt_4615901352719420397" id="7" onclick="javascript:replaceButtonText('<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</p>', '7');"><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/DIFFINBUF_INST/DIFF_IN_P (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/DIFFINBUF_INST/O (DIFFINBUF) (750ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/LVDSDES/ld_0/D (LDCE) (1737ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/sqnod_core0_pc\[16\]/O (LUT2) (1298ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_4/A0 (SRL16E) (435ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_4/Q (SRL16E) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/n87/O (LUT5) (245ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/and/O (LUT4) (227ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_12/O (LUT2) (6144ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_3/O (LUT5) (254ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/dclk_posedge_ready\[1\]_INST_0_i_4/O (LUT4) (570ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/dclk_negedge_ready\[1\]_INST_0_i_2/O (LUT6) (346ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/dclk_negedge_ready\[1\]_INST_0_i_1/O (LUT6) (338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/dclk_negedge_ready\[1\]_INST_0/O (LUT2) (589ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zcgAnd_dclk_negedge_ready\[1\]/lut_and_0/O (LUT3) (1990ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zcgAnd_dclk_negedge_ready\[1\]/lut_and_1/O (LUT2) (355ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen_i_3/O (LUT3) (884ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/edge_ready_out\[1\]_INST_0/O (LUT3) (222ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0_i_1/O (LUT6) (342ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (349ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter\[7\]_i_12/O (LUT3) (7699ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/S[5] (CARRY8) (12ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/CO[7] (CARRY8) (197ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[39\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[39\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[47\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[47\]_i_1/O[1] (CARRY8) (97ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_251/O (LUT1) (419ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_252/O (LUT1) (277ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_253/O (LUT1) (407ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_254/O (LUT1) (364ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_255/O (LUT1) (457ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_256/O (LUT1) (488ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>design/U0_M0_F0/U0_M0_F0_core/sqnod_core0_pc\[16\]/O (LUT2) (1298ps) </p><p>-&gt;design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td style="background-color:#FFD0CF">49 ns</td><td>153 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain + clock skew</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>13 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>148 ns</td>
<td>2</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0_M0_F1.F01_ts_clkbus_out[6] <br/>  -&gt;  <br/> U0_M0_F0.F01_ts_clkbus_in[6]</td>
<td>1</td>
	<td id="p3">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td style="background-color:#FFD0CF">126 ns</td><td>126 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: F01_ts_clkbus_out[6]" id="8" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3207ps)</p>', '8');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3207ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (93ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_191095/O (LUT1) (397ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (373ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/I4 (LUT6) (1128ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/O (LUT6) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290414/O (LUT5) (254ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290413/O (LUT6) (204ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290412/O (LUT6) (409ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290407/O (LUT5) (153ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290406/O (LUT2) (516ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290488/O (LUT4) (686ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290512/O (LUT2) (287ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290511/O (LUT3) (226ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290507/O (LUT4) (547ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327544/O (LUT5) (344ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327543/O (LUT5) (439ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327542/O (LUT2) (610ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327553/O (LUT2) (1153ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n344874/O (LUT2) (318ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n360286/O (LUT2) (328ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fch_pc_nxt\[12\]/O (LUT3) (907ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_ifu/u_rl_ifu_fetcher/sqnod_fa0_addr\[12\]/O (LUT5) (218ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/S[1] (CARRY8) (1535ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CO[7] (CARRY8) (238ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290596/O (LUT3) (363ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290599/O (LUT2) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290598/O (LUT3) (146ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290590/O (LUT6) (384ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_ic_rf_addr\[31\]/O (LUT6) (538ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290588/O (LUT5) (449ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_7hks5db3aol21/O (LUT6) (865ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_ahb_haddr\[31\]/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290582/O (LUT4) (624ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284616/O (LUT6) (468ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284615/O (LUT4) (471ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284614/O (LUT6) (349ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291087/O (LUT5) (1068ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291097/O (LUT5) (570ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291105/O (LUT6) (1149ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291103/O (LUT6) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291312/O (LUT6) (475ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291315/O (LUT6) (716ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291310/O (LUT4) (388ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291309/O (LUT6) (145ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_4/O (LUT4) (1070ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291307/O (LUT2) (581ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291306/O (LUT6) (224ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291305/O (LUT6) (509ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291304/O (LUT5) (644ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n294858/O (LUT3) (1373ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293826/O (LUT6) (821ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293825/O (LUT3) (776ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293824/O (LUT2) (1731ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/u_axi2ibp_axi_buffer\.sqnod_i_axi_wready/O (LUT2) (1927ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_7lz2b42g05lj1/O (LUT6) (998ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_e8ffpv9twrfa3/O (LUT5) (323ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_ieh33qprpziz1/O (LUT5) (458ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_1mrcsur1ssn61/O (LUT2) (681ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_9fku9ppisui01/O (LUT5) (448ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_mux_sel_sqnod21179/O (LUT3) (162ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_2vax4a9tubw93/O (LUT4) (333ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod29635/CO[7] (CARRY8) (257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_disable_xtor__sqnet11398/O (LUT2) (1079ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_1/O (LUT2) (597ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_5/O (LUT6) (189ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_13/O (LUT3) (1686ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT2) (235ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (3207ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/F01_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT2) (235ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>131 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: F01_ts_clkbus_in[6]" id="9" onclick="javascript:replaceButtonText('<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</p>', '9');"><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/DIFFINBUF_INST/DIFF_IN_N (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/DIFFINBUF_INST/O (DIFFINBUF) (750ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/LVDSDES/ld_0/D (LDCE) (1788ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_tic_clk_ready_out/O (LUT2) (2831ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (580ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter\[7\]_i_12/O (LUT3) (7699ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/S[5] (CARRY8) (12ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/CO[7] (CARRY8) (197ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[39\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[39\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[47\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[47\]_i_1/O[1] (CARRY8) (97ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_251/O (LUT1) (419ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_252/O (LUT1) (277ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_253/O (LUT1) (407ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_254/O (LUT1) (364ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_255/O (LUT1) (457ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_256/O (LUT1) (488ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>design/U0_M0_F0/zplts_iwa_tic_clk_ready_out/O (LUT2) (2831ps) </p><p>-&gt;design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>18 ns</td><td>148 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>38 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>124 ns</td>
<td>1</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.ic_tag_mem_clk (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D</td>
<td>0</td>
	<td id="p4">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>124 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="10" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D (FDRE) (82ps)</p>', '10');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D (FDRE) (82ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (93ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_191095/O (LUT1) (397ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (373ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/I4 (LUT6) (1128ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290417/O (LUT6) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290414/O (LUT5) (254ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290413/O (LUT6) (204ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290412/O (LUT6) (409ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290407/O (LUT5) (153ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290406/O (LUT2) (516ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290488/O (LUT4) (686ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290512/O (LUT2) (287ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290511/O (LUT3) (226ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290507/O (LUT4) (547ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327544/O (LUT5) (344ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327543/O (LUT5) (439ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327542/O (LUT2) (610ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n327553/O (LUT2) (1153ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n344874/O (LUT2) (318ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n360286/O (LUT2) (328ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fch_pc_nxt\[12\]/O (LUT3) (907ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_ifu/u_rl_ifu_fetcher/sqnod_fa0_addr\[12\]/O (LUT5) (218ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/S[1] (CARRY8) (1535ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CO[7] (CARRY8) (238ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290596/O (LUT3) (363ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290599/O (LUT2) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290598/O (LUT3) (146ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290590/O (LUT6) (384ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_ic_rf_addr\[31\]/O (LUT6) (538ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290588/O (LUT5) (449ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_7hks5db3aol21/O (LUT6) (865ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_ahb_haddr\[31\]/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n290582/O (LUT4) (624ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284616/O (LUT6) (468ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284615/O (LUT4) (471ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284614/O (LUT6) (349ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291087/O (LUT5) (1068ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291097/O (LUT5) (570ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291105/O (LUT6) (1149ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291103/O (LUT6) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291312/O (LUT6) (475ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291315/O (LUT6) (716ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291310/O (LUT4) (388ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291309/O (LUT6) (145ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_4/O (LUT4) (1070ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291307/O (LUT2) (581ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291306/O (LUT6) (224ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291305/O (LUT6) (509ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291304/O (LUT5) (644ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n294858/O (LUT3) (1373ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293826/O (LUT6) (821ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293825/O (LUT3) (776ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293824/O (LUT2) (1731ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/u_axi2ibp_axi_buffer\.sqnod_i_axi_wready/O (LUT2) (1927ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_xwxl7klm53nb/O (LUT2) (1434ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_8r8a3nrt1x7q/O (LUT5) (413ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_ki40blnq7cue2/O (LUT2) (201ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_4vh11pqepler2/O (LUT4) (733ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_mux_sel_sqnod17345/O (LUT3) (162ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_disable_xtor__sqnet8484/O (LUT2) (514ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/prdbox_wrapper/prdMsgCtrl_001_111/transmitReady_out_INST_0/O (LUT6) (1166ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_INST_0/O (LUT2) (935ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_status_0/fifo_full_nxt_INST_0_i_3/O (LUT5) (896ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_status_0/n87/O (LUT5) (426ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_status_0/fifo_full_nxt_INST_0/O (LUT2) (172ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_i_1/O (LUT3) (707ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D (FDRE) (82ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_dpi__wrDataFifo_out_port/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D (FDRE) (82ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>124 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>59 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>103 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.ialb_mss_clkctrl.u_mss_clk_gen.u_alb_mss_clkctrl_clkgate.clk_out-Pos (posedge)</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R</td>
<td>0</td>
	<td id="p5">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>103 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="11" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R (FDRE) (431ps)</p>', '11');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R (FDRE) (431ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (3078ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_8_ZMEM_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod32390/O (LUT6) (1131ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[39\]_0/O (LUT5) (580ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284154/O (LUT4) (2343ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284105/O (LUT5) (1663ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284293/O (LUT3) (520ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284292/O (LUT4) (522ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284296/O (LUT2) (464ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284100/O (LUT2) (333ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284424/O (LUT5) (240ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284433/O (LUT4) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284445/O (LUT4) (360ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284444/O (LUT6) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284443/O (LUT6) (783ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284093/O (LUT5) (319ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284092/O (LUT2) (351ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291671/O (LUT2) (933ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291670/O (LUT4) (767ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291669/O (LUT4) (1357ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291672/O (LUT4) (1310ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291666/O (LUT6) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291658/O (LUT6) (324ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291657/O (LUT4) (1085ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_1/O (LUT5) (114ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291655/O (LUT2) (645ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291654/O (LUT6) (295ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n295290/O (LUT5) (799ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n295289/O (LUT3) (275ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n295288/O (LUT6) (241ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293826/O (LUT6) (266ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293825/O (LUT3) (776ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n293824/O (LUT2) (1731ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/u_axi2ibp_axi_buffer\.sqnod_i_axi_wready/O (LUT2) (1927ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_xwxl7klm53nb/O (LUT2) (1434ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_1o6732uottxw2/O (LUT2) (657ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_8wuttnu4vio73/O (LUT6) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_rrq9jzyg57x5/O (LUT3) (396ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_zdr_U0_M0_F1\.U0_M0_F1_core\.core_chip_dut\.icore_sys\.izebu_axi_xtor\.master_node_i\.sqnet30156_AND_U0_M0_F1\.U0_M0_F1_core\.core_chip_dut\.icore_sys\.izebu_axi_xtor\.master_node_i\.zebu_xtor_mcp_clk_bb_0\.O/O (LUT2) (500ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R (FDRE) (431ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R (FDRE) (431ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>103 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>60 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>102 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.i_mem_clk (posedge)</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D</td>
<td>0</td>
	<td id="p6">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>102 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="12" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D (FDRE) (0ps)</p>', '12');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D (FDRE) (0ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (3078ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_8_ZMEM_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod32390/O (LUT6) (1131ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[39\]_0/O (LUT5) (580ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284154/O (LUT4) (2343ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284105/O (LUT5) (1663ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284293/O (LUT3) (520ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284292/O (LUT4) (522ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284296/O (LUT2) (464ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284100/O (LUT2) (333ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284424/O (LUT5) (240ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284433/O (LUT4) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284445/O (LUT4) (360ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284444/O (LUT6) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284443/O (LUT6) (783ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284093/O (LUT5) (319ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284092/O (LUT2) (351ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291671/O (LUT2) (933ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291670/O (LUT4) (767ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291669/O (LUT4) (1357ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291682/O (LUT6) (1257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292188/O (LUT5) (218ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292185/O (LUT6) (380ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292194/O (LUT6) (690ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292193/O (LUT6) (1345ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292182/O (LUT3) (1030ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314190/O (LUT5) (532ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314189/O (LUT5) (1034ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314188/O (LUT5) (592ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314622/O (LUT6) (430ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314776/O (LUT2) (1116ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_data\[143\]_0/O (LUT6) (1236ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_wr_mask\[14\]/O (LUT4) (383ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_wgv42u1ybfjv2/O (LUT5) (340ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/n1303/O (LUT4) (1391ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/n1302/O (LUT5) (304ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/zfast_2o00mq85hoji/O (LUT5) (142ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/unnamed_132547/O (LUT1) (595ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r min driver clock constraint: 82ns async port: 0ns minDriverClock: 82ns sync port: 164ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_ctrl/out (SDF_Mem_Cell_work_reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0_ctrl) (192ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r min driver clock constraint: 82ns async port: 0ns minDriverClock: 82ns sync port: 164ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D (FDRE) (0ps)</acronym></li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D (FDRE) (0ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>102 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>61 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>101 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.i_mss_clk (posedge)<br/>Clear  : zebu_top.core_chip_dut.i_rst_a</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_cpy_r\[29\]/D</td>
<td>0</td>
	<td id="p7">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>101 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="13" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_cpy_r\[29\]/D (FDRE) (368ps)</p>', '13');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_cpy_r\[29\]/D (FDRE) (368ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (3078ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_8_ZMEM_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod32390/O (LUT6) (1131ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[39\]_0/O (LUT5) (580ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284154/O (LUT4) (2343ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284105/O (LUT5) (1663ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284293/O (LUT3) (520ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284292/O (LUT4) (522ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284296/O (LUT2) (464ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284100/O (LUT2) (333ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284424/O (LUT5) (240ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284433/O (LUT4) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284445/O (LUT4) (360ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284444/O (LUT6) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284443/O (LUT6) (783ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284093/O (LUT5) (319ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284092/O (LUT2) (351ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291671/O (LUT2) (933ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291670/O (LUT4) (767ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291669/O (LUT4) (1357ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291672/O (LUT4) (1310ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291666/O (LUT6) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n295295/O (LUT6) (437ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n298861/O (LUT6) (822ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n298860/O (LUT6) (480ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n298867/O (LUT5) (718ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n298857/O (LUT6) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n370104/O (LUT6) (1092ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n370100/O (LUT6) (221ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n384220/O (LUT3) (789ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n384219/O (LUT2) (458ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n386135/O (LUT4) (2620ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n403216/O (LUT2) (1424ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fifo_dep_gt_1_occp_nxt\[29\]_3_2/O (LUT5) (1228ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_cpy_r\[29\]/D (FDRE) (368ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_cpy_r\[29\]/D (FDRE) (368ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>101 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>62 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>100 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.i_mss_clk (posedge)</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_ibp_buf_inst/u_mss_mem_wr_chnl_bypbuf/u_alb_mss_mem_fifo/fifo_dep_gt_1_rf_r\[0\]\[59\]/CE</td>
<td>0</td>
	<td id="p8">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>100 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="14" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_ibp_buf_inst/u_mss_mem_wr_chnl_bypbuf/u_alb_mss_mem_fifo/fifo_dep_gt_1_rf_r\[0\]\[59\]/CE (FDRE) (2112ps)</p>', '14');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_ibp_buf_inst/u_mss_mem_wr_chnl_bypbuf/u_alb_mss_mem_fifo/fifo_dep_gt_1_rf_r\[0\]\[59\]/CE (FDRE) (2112ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (3078ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_8_ZMEM_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod32390/O (LUT6) (1131ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[39\]_0/O (LUT5) (580ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284154/O (LUT4) (2343ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284105/O (LUT5) (1663ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284293/O (LUT3) (520ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284292/O (LUT4) (522ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284296/O (LUT2) (464ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284100/O (LUT2) (333ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284424/O (LUT5) (240ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284433/O (LUT4) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284445/O (LUT4) (360ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284444/O (LUT6) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284443/O (LUT6) (783ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284093/O (LUT5) (319ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284092/O (LUT2) (351ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291671/O (LUT2) (933ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291670/O (LUT4) (767ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291669/O (LUT4) (1357ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291682/O (LUT6) (1257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292188/O (LUT5) (218ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292185/O (LUT6) (380ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292194/O (LUT6) (690ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292193/O (LUT6) (1345ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n292182/O (LUT3) (1030ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314190/O (LUT5) (532ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314189/O (LUT5) (1034ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314188/O (LUT5) (592ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n314622/O (LUT6) (430ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n329291/O (LUT4) (997ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n385440/O (LUT3) (464ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zebu_zdr_U0_M0_F1\.U0_M0_F1_core\.core_chip_dut\.icore_sys\.ialb_mss_mem\.u_ibp_buf_inst\.u_mss_mem_wr_chnl_bypbuf\.u_alb_mss_mem_fifo\.zfast_afpm42wj9tj6_AND_U0_M0_F1\.U0_M0_F1_core\.zClockCone_UNIT0\\\.MOD0\\\.F1\.zebu_top\\\.core_chip_dut\\\.icore_sys\\\.ialb_mss_clkctrl\\\.u_mss_clk_gen\\\.u_alb_mss_clkctrl_clkgate\\\.zebu_edgeDetector_clk_out\.posReady\.O/O (LUT3) (422ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_ibp_buf_inst/u_mss_mem_wr_chnl_bypbuf/u_alb_mss_mem_fifo/fifo_dep_gt_1_rf_r\[0\]\[59\]/CE (FDRE) (2112ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_ibp_buf_inst/u_mss_mem_wr_chnl_bypbuf/u_alb_mss_mem_fifo/fifo_dep_gt_1_rf_r\[0\]\[59\]/CE (FDRE) (2112ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>100 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>62 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>100 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.i_mss_clk (posedge)<br/>Preset : zebu_top.core_chip_dut.i_rst_a</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/D</td>
<td>0</td>
	<td id="p9">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>100 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="15" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/D (FDSE) (228ps)</p>', '15');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/D (FDSE) (228ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (3078ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_8_ZMEM_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod32390/O (LUT6) (1131ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[39\]_0/O (LUT5) (580ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284154/O (LUT4) (2343ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284105/O (LUT5) (1663ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284293/O (LUT3) (520ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284292/O (LUT4) (522ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284296/O (LUT2) (464ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284100/O (LUT2) (333ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284424/O (LUT5) (240ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284433/O (LUT4) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284445/O (LUT4) (360ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284444/O (LUT6) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284443/O (LUT6) (783ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284093/O (LUT5) (319ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284092/O (LUT2) (351ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291671/O (LUT2) (933ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291670/O (LUT4) (767ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291669/O (LUT4) (1357ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291672/O (LUT4) (1310ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291666/O (LUT6) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n295295/O (LUT6) (437ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n298861/O (LUT6) (822ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n298860/O (LUT6) (480ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n298867/O (LUT5) (718ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n298857/O (LUT6) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n370104/O (LUT6) (1092ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n370100/O (LUT6) (221ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n384220/O (LUT3) (789ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n384219/O (LUT2) (458ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n386135/O (LUT4) (2620ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n403216/O (LUT2) (1424ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fifo_dep_gt_1_occp_nxt\[0\]_3_2/O (LUT3) (147ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/D (FDSE) (228ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_mst_2/u_cming_ibp_compr/comp_num_gt_1_gen_wdata_chnl_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/D (FDSE) (228ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>100 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>62 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>100 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.i_clk (posedge)<br/>Clear  : zebu_top.core_chip_dut.icore_sys.iarchipelago.idw_dbp.rst_a_s</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_r\[3\]/D</td>
<td>0</td>
	<td id="p10">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>100 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="16" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_r\[3\]/D (FDRE) (82ps)</p>', '16');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_r\[3\]/D (FDRE) (82ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (3078ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21801/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_8_ZMEM_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod32390/O (LUT6) (1131ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[39\]_0/O (LUT5) (580ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284154/O (LUT4) (2343ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284105/O (LUT5) (1663ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284293/O (LUT3) (520ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284292/O (LUT4) (522ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284296/O (LUT2) (464ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284100/O (LUT2) (333ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284424/O (LUT5) (240ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284433/O (LUT4) (203ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284445/O (LUT4) (360ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284444/O (LUT6) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284443/O (LUT6) (783ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284093/O (LUT5) (319ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n284092/O (LUT2) (351ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291671/O (LUT2) (933ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291670/O (LUT4) (767ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291669/O (LUT4) (1357ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291672/O (LUT4) (1310ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291666/O (LUT6) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291658/O (LUT6) (324ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291657/O (LUT4) (1085ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_1/O (LUT5) (114ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291655/O (LUT2) (645ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291654/O (LUT6) (295ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291653/O (LUT5) (852ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291652/O (LUT2) (287ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291651/O (LUT6) (307ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n291650/O (LUT6) (332ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n283211/O (LUT6) (371ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_axi_wready/O (LUT2) (3502ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n331425/O (LUT6) (839ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_9m3hjszdo9wi1/O (LUT6) (617ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_r\[3\]/D (FDRE) (82ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_r\[3\]/D (FDRE) (82ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>100 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>131 ns</td>
<td>161 ns<br/> ( 1 driver clock )</td>
<td>30 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0/M0/F00/design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 <br/>  -&gt;  <br/> U0/M0/F00/design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D</td>
<td>0</td>
	<td id="p11">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td>30 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="17" onclick="javascript:replaceButtonText('<p>design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps)</p>', '<p>design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</p>', '17');"><p>design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/x_bufgctrl_ce_srb_clk/bufgctrl_0/O (BUFGCTRL) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_0/CLK (SRL16E) (5076ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_0/Q (SRL16E) (486ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/n87/O (LUT5) (311ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/and/O (LUT4) (227ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_12/O (LUT2) (6144ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_3/O (LUT5) (254ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/dclk_posedge_ready\[1\]_INST_0_i_4/O (LUT4) (570ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/dclk_negedge_ready\[1\]_INST_0_i_2/O (LUT6) (346ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/dclk_negedge_ready\[1\]_INST_0_i_1/O (LUT6) (338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/dclk_negedge_ready\[1\]_INST_0/O (LUT2) (589ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zcgAnd_dclk_negedge_ready\[1\]/lut_and_0/O (LUT3) (1990ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zcgAnd_dclk_negedge_ready\[1\]/lut_and_1/O (LUT2) (355ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen_i_3/O (LUT3) (884ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/edge_ready_out\[1\]_INST_0/O (LUT3) (222ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0_i_1/O (LUT6) (342ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (349ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter\[7\]_i_12/O (LUT3) (7699ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/S[5] (CARRY8) (12ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/CO[7] (CARRY8) (197ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[39\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[39\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[47\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[47\]_i_1/O[1] (CARRY8) (97ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_251/O (LUT1) (419ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_252/O (LUT1) (277ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_253/O (LUT1) (407ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_254/O (LUT1) (364ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_255/O (LUT1) (457ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_256/O (LUT1) (488ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps)</li></ul></div></td><td></td><td><p>design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps) </p><p>-&gt;design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[41\]/D (FDRE) (257ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>30 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
</table><script>
      function replaceButtonText(textA, textB, id){
        if (document.getElementById)  {
          var button=document.getElementById(id);
          if (button){
            if (button.innerHTML==textA){
              button.innerHTML=textB;
            }
            else { 
              button.innerHTML=textA;
            }
          }
        }
    }
      var coll = document.getElementsByClassName("collapsible");
      var i;
      
      for (i = 0; i < coll.length; i++) {
        coll[i].addEventListener("click", function() {
          this.classList.toggle("active");
          var content = this.nextElementSibling;
          if (content.style.maxHeight){
            content.style.maxHeight = null;
          } else {
            content.style.maxHeight = content.scrollHeight + "px";
          }
          var parentDiv = this.closest("div");
          parentDiv.style.maxHeight = (parentDiv.scrollHeight + content.scrollHeight) + "px";
        });
      }
    </script>
    <script src='https://ajax.googleapis.com/ajax/libs/jquery/3.4.1/jquery.min.js'></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.30.5/css/theme.blue.min.css"></link>
    <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.30.5/js/jquery.tablesorter.min.js"></script>
    <script>
    $(".tablesorter").tablesorter({
    theme: "blue",
    headers:{
      '.clock-domains, .ports, .details' :{
        sorter: false
      }
    },
    widgets: ['zebra']
    });
    </script>
  </body>
  </html>
  