<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="/home/pe_s/Documents/EHSD/Project/Hardware_designs/NNs_hardware_platforms/NNs_hardware_platforms.tmp/AXIS_MLP_Neural_Network_v1_0_project/AXIS_MLP_Neural_Network_v1_0_project.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="25956b39f30c4ddbabe051da8b8fedb7"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="/home/pe_s/Documents/EHSD/Project/Hardware_designs/NNs_hardware_platforms/NNs_hardware_platforms.tmp/AXIS_MLP_Neural_Network_v1_0_project/AXIS_MLP_Neural_Network_v1_0_project.cache/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="/home/pe_s/Documents/EHSD/Project/Hardware_designs/NNs_hardware_platforms/NNs_hardware_platforms.tmp/AXIS_MLP_Neural_Network_v1_0_project/AXIS_MLP_Neural_Network_v1_0_project.cache/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="/home/pe_s/Documents/EHSD/Project/Hardware_designs/NNs_hardware_platforms/NNs_hardware_platforms.tmp/AXIS_MLP_Neural_Network_v1_0_project/AXIS_MLP_Neural_Network_v1_0_project.cache/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="/home/pe_s/Documents/EHSD/Project/Hardware_designs/NNs_hardware_platforms/NNs_hardware_platforms.tmp/AXIS_MLP_Neural_Network_v1_0_project/AXIS_MLP_Neural_Network_v1_0_project.cache/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="/home/pe_s/Documents/EHSD/Project/Hardware_designs/NNs_hardware_platforms/NNs_hardware_platforms.tmp/AXIS_MLP_Neural_Network_v1_0_project/AXIS_MLP_Neural_Network_v1_0_project.cache/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="/home/pe_s/Documents/EHSD/Project/Hardware_designs/NNs_hardware_platforms/NNs_hardware_platforms.tmp/AXIS_MLP_Neural_Network_v1_0_project/AXIS_MLP_Neural_Network_v1_0_project.cache/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../ip_repo/test_axis_coproc_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../project_module_workspace"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/AXIS_MLP_Neural_Network_v1_0_project.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/AXIS_MLP_Neural_Network_v1_0_project.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/imports/Hardware_designs/sigmoid.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/new/feedforward_dataflow.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/imports/project_module_workspace/lfsr_counter.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/imports/bp_GOOD/back_prop_dataflow.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/new/feedforward_controller.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/new/AXIS_controller.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/new/weights_generator.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/new/prediction.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/imports/bp_GOOD/back_prop_controller.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/new/main_controller.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/imports/project_module_workspace/AXIS_interface.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/new/utility.vhd">
        <FileInfo>
          <Attr Name="Library" Val="work"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="AXIS_interface"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sources_1/imports/bp_GOOD/back_prop_dataflow.vhd"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/constrs_1/imports/Hardware_designs/constraints_debug.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sim_1/new/test_backprop_single_ended.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="testbench"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/Simulation_results/test_backprop_single_ended_sim.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="testbench"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sim_1/new/test_prediction_multi_ended.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="testbench"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sim_1/new/test_main_controller_v1.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="testbench"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="test_backprop_single_ended"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../project_module_workspace/project_module_workspace.srcs/sim_1/new/test_main_controller_v1.vhd"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
