# ğŸ‘¨â€ğŸ’» About Me  

## ğŸš€ Digital Design & FPGA Engineer | Embedded Systems & Networking Enthusiast  

ğŸ‘‹ Hi, Iâ€™m **Ziad Alaa Anis** ([@ziad-1544](https://github.com/ziad-1544)), an **FPGA Digital Design & Verification Engineer** passionate about **RTL design, functional verification, and FPGA prototyping**. I specialize in **high-performance digital systems**, focusing on **synthesis, timing analysis, and verification methodologies**.  

### âš¡ Digital Design & FPGA Expertise  
- ğŸ› **RTL Design & FPGA Prototyping**: Strong grasp of **Digital Design, Synthesis, and Netlist Generation**.  
- ğŸ’¾ **Hardware Description Languages**: Skilled in **Verilog & SystemVerilog**, with expertise in **Assertion-Based Verification (SVA)** and **Functional Coverage**.  
- ğŸ— **Design & Implementation**: Developed **DSP Speranta 6** and designed an **SPI module with a single-port RAM**.  
- ğŸ›  **FPGA Toolchain & Verification**: Proficient in **Siemens Questa Sim/Formal**, **Vivado**, and **UVM-Based Verification**.  
- â³ **Timing & Debugging**: Experienced in **CDC, RDC, Static Timing Analysis (STA)**, and FPGA partitioning.  
- ğŸ”‹ **Low Power & Optimization**: Familiar with **low power design techniques** for efficient FPGA implementations.  

### ğŸ” Additional Technical Skills  
- ğŸ”— **Embedded Systems**: Developed a **Clinic Management System** using **Embedded C**, implementing linked lists for efficient data handling.  
- ğŸŒ **Networking & Systems**: Led a **network workshop graduation project**, configuring routers, switches, DHCP servers, and subnetting for a complete company setup.  
- ğŸ® **Git & Version Control**: Conducted a **version control session at Semicolon Club**, creating an interactive **Git-based treasure hunt**.  
- ğŸš— **Hardware Projects**: Built an **RC car with obstacle avoidance**, integrating sensors and microcontrollers.  

ğŸ“« **Let's Connect!** Check out my projects and feel free to reach out! ğŸš€  
