{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 13:58:32 2021 " "Info: Processing started: Tue Mar 30 13:58:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modelCPU -c modelCPU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off modelCPU -c modelCPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/mux4_6_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/sourceDesign/mux4_6_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_6_1-mux4_6_1 " "Info: Found design unit 1: mux4_6_1-mux4_6_1" {  } { { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_6_1 " "Info: Found entity 1: mux4_6_1" {  } { { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/decoder3_6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/sourceDesign/decoder3_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_6-decoder3_6 " "Info: Found design unit 1: decoder3_6-decoder3_6" {  } { { "blocks/sourceDesign/decoder3_6.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/decoder3_6.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_6 " "Info: Found entity 1: decoder3_6" {  } { { "blocks/sourceDesign/decoder3_6.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/decoder3_6.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/getHex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/sourceDesign/getHex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 getHex-getHex " "Info: Found design unit 1: getHex-getHex" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 getHex " "Info: Found entity 1: getHex" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/showOut.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blocks/sourceDesign/showOut.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 showOut " "Info: Found entity 1: showOut" {  } { { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/getData.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blocks/sourceDesign/getData.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 getData " "Info: Found entity 1: getData" {  } { { "blocks/sourceDesign/getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getData.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/aluBus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/sourceDesign/aluBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluBus-aluBus " "Info: Found design unit 1: aluBus-aluBus" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 aluBus " "Info: Found entity 1: aluBus" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blocks/sourceDesign/control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blocks/sourceDesign/CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "blocks/sourceDesign/CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/memories.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blocks/sourceDesign/memories.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memories " "Info: Found entity 1: memories" {  } { { "blocks/sourceDesign/memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/micro_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blocks/sourceDesign/micro_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 micro_control " "Info: Found entity 1: micro_control" {  } { { "blocks/sourceDesign/micro_control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/micro_control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/sourceDesign/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom " "Info: Found design unit 1: rom-rom" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/shixu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/sourceDesign/shixu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shixu-BEHAVIOR " "Info: Found design unit 1: shixu-BEHAVIOR" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shixu " "Info: Found entity 1: shixu" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/sourceDesign/sw_pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/sourceDesign/sw_pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_pc_ar-rtl " "Info: Found design unit 1: sw_pc_ar-rtl" {  } { { "blocks/sourceDesign/sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sw_pc_ar " "Info: Found entity 1: sw_pc_ar" {  } { { "blocks/sourceDesign/sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/sw_pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/bsfs/modelCPU.bdf " "Warning: Can't analyze file -- file C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/bsfs/modelCPU.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "modelCPU.bdf 1 1 " "Warning: Using design file modelCPU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 modelCPU " "Info: Found entity 1: modelCPU" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "modelCPU " "Info: Elaborating entity \"modelCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "modelCPU.bdf" "inst1" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -16 272 408 560 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 control:inst1\|7474:inst7 " "Info: Elaborating entity \"7474\" for hierarchy \"control:inst1\|7474:inst7\"" {  } { { "blocks/sourceDesign/control.bdf" "inst7" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 224 400 520 384 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst1\|7474:inst7 " "Info: Elaborated megafunction instantiation \"control:inst1\|7474:inst7\"" {  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 224 400 520 384 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shixu control:inst1\|shixu:inst " "Info: Elaborating entity \"shixu\" for hierarchy \"control:inst1\|shixu:inst\"" {  } { { "blocks/sourceDesign/control.bdf" "inst" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 504 96 192 632 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom control:inst1\|rom:inst9 " "Info: Elaborating entity \"rom\" for hierarchy \"control:inst1\|rom:inst9\"" {  } { { "blocks/sourceDesign/control.bdf" "inst9" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 64 744 840 192 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[1\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[2\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[3\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[4\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[5\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[6\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[7\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[8\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[9\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[10\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[11\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[12\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[13\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[14\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[15\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[16\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[17\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[18\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[19\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[20\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[21\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[22\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[23\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[24\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[25\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[26\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[27\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] rom.vhd(14) " "Info (10041): Inferred latch for \"temp\[28\]\" at rom.vhd(14)" {  } { { "blocks/sourceDesign/rom.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/rom.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 control:inst1\|74244:inst1 " "Info: Elaborating entity \"74244\" for hierarchy \"control:inst1\|74244:inst1\"" {  } { { "blocks/sourceDesign/control.bdf" "inst1" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 56 616 720 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst1\|74244:inst1 " "Info: Elaborated megafunction instantiation \"control:inst1\|74244:inst1\"" {  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 56 616 720 248 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 control:inst1\|74273:inst3 " "Info: Elaborating entity \"74273\" for hierarchy \"control:inst1\|74273:inst3\"" {  } { { "blocks/sourceDesign/control.bdf" "inst3" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 224 984 1104 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst1\|74273:inst3 " "Info: Elaborated megafunction instantiation \"control:inst1\|74273:inst3\"" {  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 224 984 1104 416 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst6 " "Info: Elaborating entity \"CPU\" for hierarchy \"CPU:inst6\"" {  } { { "modelCPU.bdf" "inst6" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 208 632 808 400 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memories CPU:inst6\|memories:inst1 " "Info: Elaborating entity \"memories\" for hierarchy \"CPU:inst6\|memories:inst1\"" {  } { { "blocks/sourceDesign/CPU.bdf" "inst1" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/CPU.bdf" { { 56 864 1024 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pc_ar CPU:inst6\|memories:inst1\|sw_pc_ar:inst1 " "Info: Elaborating entity \"sw_pc_ar\" for hierarchy \"CPU:inst6\|memories:inst1\|sw_pc_ar:inst1\"" {  } { { "blocks/sourceDesign/memories.bdf" "inst1" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { { 184 224 384 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\"" {  } { { "blocks/sourceDesign/memories.bdf" "inst" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\"" {  } { { "blocks/sourceDesign/memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./memories.mif " "Info: Parameter \"LPM_FILE\" = \"./memories.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "blocks/sourceDesign/memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { { 192 664 792 320 "inst" "" } } } } { "blocks/sourceDesign/CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/CPU.bdf" { { 56 864 1024 312 "inst1" "" } } } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 208 632 808 400 "inst6" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "blocks/sourceDesign/memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "blocks/sourceDesign/memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1a1 " "Info: Found entity 1: altsyncram_m1a1" {  } { { "db/altsyncram_m1a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/altsyncram_m1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m1a1 CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated " "Info: Elaborating entity \"altsyncram_m1a1\" for hierarchy \"CPU:inst6\|memories:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_m1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluBus CPU:inst6\|aluBus:inst " "Info: Elaborating entity \"aluBus\" for hierarchy \"CPU:inst6\|aluBus:inst\"" {  } { { "blocks/sourceDesign/CPU.bdf" "inst" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/CPU.bdf" { { 72 512 640 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getData getData:inst2 " "Info: Elaborating entity \"getData\" for hierarchy \"getData:inst2\"" {  } { { "modelCPU.bdf" "inst2" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 576 272 400 672 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 getData:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"getData:inst2\|74161:inst\"" {  } { { "blocks/sourceDesign/getData.bdf" "inst" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getData.bdf" { { 144 960 1080 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "getData:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"getData:inst2\|74161:inst\"" {  } { { "blocks/sourceDesign/getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getData.bdf" { { 144 960 1080 328 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 getData:inst2\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"getData:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "getData:inst2\|74161:inst\|f74161:sub getData:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"getData:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"getData:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "blocks/sourceDesign/getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getData.bdf" { { 144 960 1080 328 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 getData:inst2\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"getData:inst2\|74161:inst1\"" {  } { { "blocks/sourceDesign/getData.bdf" "inst1" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getData.bdf" { { 376 960 1080 560 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "getData:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"getData:inst2\|74161:inst1\"" {  } { { "blocks/sourceDesign/getData.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getData.bdf" { { 376 960 1080 560 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showOut showOut:inst5 " "Info: Elaborating entity \"showOut\" for hierarchy \"showOut:inst5\"" {  } { { "modelCPU.bdf" "inst5" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -8 640 816 184 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getHex showOut:inst5\|getHex:inst7 " "Info: Elaborating entity \"getHex\" for hierarchy \"showOut:inst5\|getHex:inst7\"" {  } { { "blocks/sourceDesign/showOut.bdf" "inst7" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 320 288 400 480 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_6_1 showOut:inst5\|mux4_6_1:inst2 " "Info: Elaborating entity \"mux4_6_1\" for hierarchy \"showOut:inst5\|mux4_6_1:inst2\"" {  } { { "blocks/sourceDesign/showOut.bdf" "inst2" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 320 104 248 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 showOut:inst5\|74161:inst4 " "Info: Elaborating entity \"74161\" for hierarchy \"showOut:inst5\|74161:inst4\"" {  } { { "blocks/sourceDesign/showOut.bdf" "inst4" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 24 104 224 208 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "showOut:inst5\|74161:inst4 " "Info: Elaborated megafunction instantiation \"showOut:inst5\|74161:inst4\"" {  } { { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 24 104 224 208 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_6 showOut:inst5\|decoder3_6:inst " "Info: Elaborating entity \"decoder3_6\" for hierarchy \"showOut:inst5\|decoder3_6:inst\"" {  } { { "blocks/sourceDesign/showOut.bdf" "inst" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 24 416 560 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Info: Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "showOut:inst5\|getHex:inst7\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"showOut:inst5\|getHex:inst7\|Mux0\"" {  } { { "blocks/sourceDesign/getHex.vhd" "Mux0" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "showOut:inst5\|getHex:inst7\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"showOut:inst5\|getHex:inst7\|Mux1\"" {  } { { "blocks/sourceDesign/getHex.vhd" "Mux1" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "showOut:inst5\|getHex:inst7\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"showOut:inst5\|getHex:inst7\|Mux2\"" {  } { { "blocks/sourceDesign/getHex.vhd" "Mux2" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "showOut:inst5\|getHex:inst7\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"showOut:inst5\|getHex:inst7\|Mux3\"" {  } { { "blocks/sourceDesign/getHex.vhd" "Mux3" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "showOut:inst5\|getHex:inst7\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"showOut:inst5\|getHex:inst7\|Mux4\"" {  } { { "blocks/sourceDesign/getHex.vhd" "Mux4" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "showOut:inst5\|getHex:inst7\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"showOut:inst5\|getHex:inst7\|Mux5\"" {  } { { "blocks/sourceDesign/getHex.vhd" "Mux5" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "showOut:inst5\|getHex:inst7\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"showOut:inst5\|getHex:inst7\|Mux6\"" {  } { { "blocks/sourceDesign/getHex.vhd" "Mux6" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "CPU:inst6\|aluBus:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"CPU:inst6\|aluBus:inst\|Mux0\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "Mux0" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "CPU:inst6\|aluBus:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"CPU:inst6\|aluBus:inst\|Mux1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "Mux1" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "CPU:inst6\|aluBus:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"CPU:inst6\|aluBus:inst\|Mux2\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "Mux2" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "CPU:inst6\|aluBus:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"CPU:inst6\|aluBus:inst\|Mux3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "Mux3" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "CPU:inst6\|aluBus:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"CPU:inst6\|aluBus:inst\|Mux4\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "Mux4" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "CPU:inst6\|aluBus:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"CPU:inst6\|aluBus:inst\|Mux5\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "Mux5" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "CPU:inst6\|aluBus:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"CPU:inst6\|aluBus:inst\|Mux6\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "Mux6" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "CPU:inst6\|aluBus:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"CPU:inst6\|aluBus:inst\|Mux7\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "Mux7" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux0\"" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux1\"" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux2\"" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux3\"" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux4\"" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux5\"" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux6\"" {  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showOut:inst5\|getHex:inst7\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"showOut:inst5\|getHex:inst7\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst6\|aluBus:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"CPU:inst6\|aluBus:inst\|lpm_mux:Mux0\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst6\|aluBus:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"CPU:inst6\|aluBus:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qpc " "Info: Found entity 1: mux_qpc" {  } { { "db/mux_qpc.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/db/mux_qpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 13:58:34 2021 " "Info: Processing ended: Tue Mar 30 13:58:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
