0040 <= 00000000	FSBPMC3 â€“ Front Side Bus Power Management Control 3	[bits unspecified, BIOS]
0040 => 00000000
0040 <= 00000002
0040 => 00000002

0200 => 00000000	DCC - DRAM Channel Control
0200 <= 00010000
0200 => 00010000
0200 <= 00018000
0200 => 00018000
0200 <= 0002
0200 <= 00028000
0200 => 00028000
0200 <= 00038000
0200 => 00038000
0200 <= 00040000
0200 => 00040000
0200 <= 00040002
0200 => 00040002
0200 <= 00040402
0200 => 00040402
0200 <= 00048000
0200 => 00048000
0200 <= 00068000
0200 => 00068000
0200 <= 000f8002
0200 <= 00248000
0200 => 00248000
0200 <= 00448000
0200 => 00448000
0200 => 8002

0204 <= 0000		DCC2 - DRAM Channel Control 2

0208 <= 00070e00	[none]
020c <= 01c00038	

0218 <= 86008400	WCC - Write Cache Control	[bits unspecified, BIOS]
0218 => a4008000

0220 => 00000264	MMARB0 - Main Memory Arbiter Control_0	[bits unspecified, BIOS]
0220 <= 00210264

0224 => 00000000
0224 <= 00000300	MMARB1 - Main Memory Arbiter Control_1	[bits unspecified, BIOS]

0230 <= 34028000	SBTEST - SB Test Register	[bits unspecified, BIOS]
0230 <= 340a0000
0230 => 340a0000
0230 <= 340a0006
0230 => 340a0006


0238 => 04000000	
0238 <= 04bdb600
0238 <= 07000000
0238 => 07000000

023c => 00000000
023c <= 003db600
023c <= 03000000
023c => 03000000
0400 => 00080000
0400 <= 000a0020
0400 => 000a0020
0400 <= 000c0000
0400 <= 000e0020
0400 => 000e0020
0400 => 20
0400 <= 21
0404 <= 1111
0404 => 2222
040c => 0100
040c <= 2f00
0414 <= 00
0418 => 00000000
0418 <= 00040000
0418 => 00040000
041c <= 11119999
041c => 22222222
04d0 => 2d
04d0 <= 36
04d4 => 2d
04d4 <= 36
0680 <= 4c28a249
0684 <= e38e34d3
0688 <= 3cf3cf38
0698 <= 4c2ca249
069c <= e38e34d3
06a0 <= 3cf3cf3c
06b0 <= 00000055
06b4 <= 55000000
06b8 <= 00000000
06bc <= 00000000
06c0 <= c8186145
06c4 <= c30c2cb2
06c8 <= 34d34d30
06d8 <= 481c71c6
06dc <= b2ca28a2
06e0 <= 30c30c30
06f0 <= 00000055
06f4 <= 55000000
06f8 <= 00000000
06fc <= 00000000
0700 <= c8186145
0704 <= c30c2cb2
0708 <= 34d34d30
0718 <= 481c71c6
071c <= b2ca28a2
0720 <= 30c30c30
0730 <= 00000055
0734 <= 55000000
0738 <= 00000000
073c <= 80000000
0740 <= c8186145
0744 <= c30c2cb2
0748 <= 34d34d30
0758 <= 481c71c6
075c <= b2ca28a2
0760 <= 30c30c30
0770 <= 00000055
0774 <= 55000000
0778 <= 00000000
077c <= 80000000
0780 <= ca28a249
0784 <= 24903cb2
0788 <= 4d34d349
0798 <= cd34d30c
079c <= 349140f3
07a0 <= 5d759655
07b0 <= 00000088
07b4 <= 88000000
07b8 <= 00000000
07bc <= 00000000
07c0 <= ca28a249
07c4 <= 24903cb2
07c8 <= 4d34d349
07d8 <= cd34d30c
07dc <= 349140f3
07e0 <= 5d759655
07f0 <= 00000088
07f4 <= 88000000
07f8 <= 00000000
07fc <= 00000000
0800 <= ca28a249
0804 <= 24903cb2
0808 <= 4d34d349
0818 <= ca28a249
081c <= 140e34b2
0820 <= 4d349245
0830 <= 00000088
0834 <= 88000000
0838 <= 00000000
083c <= 00000000
0840 <= 4c28a249
0844 <= e38e34d3
0848 <= 3cf3cf38
0858 <= 4c2ca249
085c <= e38e34d3
0860 <= 3cf3cf3c
0870 <= 00000055
0874 <= 55000000
0878 <= 00000000
087c <= 00000000
0880 <= c8186145
0884 <= c30c2cb2
0888 <= 34d34d30
0898 <= 481c71c6
089c <= b2ca28a2
08a0 <= 30c30c30
08b0 <= 00000055
08b4 <= 55000000
08b8 <= 00000000
08bc <= 00000000
0a2e => 00

Device 0 MCHBAR Clock Controls

0c00 <= 00000332	CLKCFG - Clocking Configuration		(FSB & Memory frequency. 32 = m=533,f=800, "2" reserved)
0c00 => 00000332
0c00 => 00020332
0c00 => 32

Device 0 MCHBAR ACPI Power Management

0f14 => 00000000	SLFRCS - Self-Refresh Channel Status	(bios ought to clear self refresh. warm reset indicator =0 here)
0f14 <= 00000001

0ffc => 00000000	[?]
0ffc <= 01000000

Device 0 MCHBAR Thermal Management Controls

MCHBAR Render Thermal Throttling

Device 0 MCHBAR DRAM Controls

1200 <= 0004		C0DRB01 - Channel 0 DRAM Rank Boundary 0/1
1200 => 00040004
1200 <= 0008
1202 <= 0004
1202 => 00040004
1202 <= 0008

1204 <= 0004		C0DRB23 - Channel 0 DRAM Rank Boundary 2/3	[all reserved?]
1204 => 00040004
1204 <= 0008
1206 => 00020004
1206 <= 0004
1206 <= 0008

1208 <= 02		C0DRA - Channel 0 DRAM Rank 0,1 Attribute	(rank0_pg_size=4k)
1208 <= 03		(rank0_pg_size=8k)
1209 <= 00		(rank1=unpopulated)
120a <= 0000		(both 4 bank)
120a => 0000

120c => 00000000	C0DCLKDIS - Channel 0 DRAM Clock Disable
120c <= 00000003	(enable pair 0 and 1)

1210 => 34b10461	C0DRT0 - Channel 0 DRAM Timing Register 0	(tWR, {tWTR,tWL} {same,different} rank, tRD)
1210 <= 34b10841
1212 <= 2c91		
1212 <= 3491
1212 => 3491
1212 => 34b1

1214 <= 01608442	C0DRT1 - Channel 0 DRAM Timing Register 1	(tRTP, tRAS, tPtP, tRPALL, tRRD, tRCD, tRP)
1214 => 11e08463

1218 <= 1050		C0DRT2 - Channel 0 DRAM Timing Register 2	(CKE deassert, tFAW, tXP, tXPDLL)
1218 => 105f
121a => 2200
121a <= 221c

121c <= 00838101	C0DRT3 - Channel 0 DRAM Timing Register 3	(tXS, tCS, tRFC, tWL)
121c => 00838281
121c => 00838301
121c => 00838381
121c => 00838401
121c => 00838481
121c => 00838501
121c => 00838581
121c => 00838601
121c => 00838681
121c => 00838701
121c => 00838781
121c => 01056101
121c => 8101
121c <= 8281
121c => 8281
121c <= 8301
121c => 8301
121c <= 8381
121c => 8381
121c <= 8401
121c => 8401
121c <= 8481
121c => 8481
121c <= 8501
121c => 8501
121c <= 8581
121c => 8581
121c <= 8601
121c => 8601
121c <= 8681
121c => 8681
121c <= 8701
121c => 8701
121c <= 8781
121c => 8781

1220 => 29503c32	C0DRT4 - Channel 0 DRAM Timing Register 4
1220 <= 390c2850

1224 <= 62850022	C0DRT5 - Channel 0 DRAM Timing Register 5
1224 => 62c32020

1230 => 02		C0DRC0 - Channel 0 DRAM Controller Mode 0
1230 => 40000002	(2=init complete, 2=DDRIIv2)
1230 <= 4000000a	(2+8=burst length8)
1230 => 4000000a
1230 <= 4000020a	(2=7.8usec refresh)

1234 => 00000000	C0DRC1 - Channel 0 DRAM Controller Mode 1
1234 <= 00020000
1234 => 00020000
1234 <= 000e1800
1234 => 000e1800
1234 <= b10e1800

1238 => 00000000	C0DRC2 - Channel 0 DRAM Controller Mode 2
1238 <= 02000000
1238 => 02000000
1238 <= 0e001000

1248 <= 20002020	[?]
1248 => 20002020
124c => 00028787
124c <= 60928788

1250 <= 000006c4	C0AIT - Channel 0 Adaptive Idle Timer Control
1254 <= 871a066d	[reserved?]

1258 <= 00020108	[?]
125c <= 00000000
1260 => 00		misc_settings()
1260 => 00000000
1260 <= 05
1260 <= 80000000
1268 => 01
1268 <= 03
12a0 => 00
12a0 <= 02
12a4 => 00000020
12a4 <= 80000020

12xx = CHANNEL 0 --- 13xx = CHANNEL 1

1300 <= 0008
1300 => 00080008
1302 <= 0008
1302 => 00080008
1304 <= 0008
1304 => 00080008
1306 => 00020008
1306 <= 0008
1308 <= 02
1308 <= 03
1309 <= 00
130a <= 0000
130a => 0000
130c => 00000000
130c <= 00000003
1310 => 34b10461
1310 <= 34b10841
1312 <= 2c91
1312 <= 3491
1312 => 3491
1312 => 34b1
1314 <= 01608442
1314 => 11e08463
1318 <= 1050
1318 => 105f
131a => 2200
131a <= 221c
131c <= 00838101
131c => 01056101
1320 => 29503c32
1320 <= 390c2850
1324 <= 62850022
1324 => 62c32020
1330 => 40000002
1330 <= 4000000a
1330 => 4000000a
1330 <= 4000020a
1334 => 00000000
1334 <= 00020000
1334 => 00020000
1334 <= 000e1800
1334 => 000e1800
1334 <= b10e1800
1338 => 00000000
1338 <= 02000000
1338 => 02000000
1338 <= 0e001000
1348 <= 20002020
1348 => 20002020
134c => 00028787
134c <= 60928788
1350 <= 000006c4
1354 <= 871a066d
1358 <= 00020108
135c <= 00000000
1360 => 00
1360 => 00000000
1360 <= 05
1360 <= 80000000
1368 => 01
1368 <= 03
13a0 => 00
13a0 <= 02
13a4 => 00000020
13a4 <= 80000020

1400 <= 00500000
1400 => 00500000
140c <= 0100
140c => 0f00
1414 => 010f0000
1414 <= 011a0000
1414 => 011a0000
1414 <= 011b0000
1414 => 011b0000
1414 <= 039a0000
1418 <= 30303070
1418 => 31313171
141c <= 3030b070
141c => 3131b171
142c => 87
142c <= 8b
1434 => 00000100
1434 <= 41c0
1434 => 41c0
1434 => 80
1434 <= 80000100
1434 => 80000100
1434 <= c0
1434 <= c0000100
1434 => c0000100
1434 <= c0004180
1438 <= 00000000
1438 => 00300000
1440 => 2c
1440 <= 3e
1444 => 00000115
1444 <= 00001115
1484 <= 00
1484 => 00
1484 => 01
1484 <= 08
1490 <= 00002121
1494 <= 00002121
1498 <= 00002121
149c <= 00002121
14a0 <= 00002121
14a4 <= 00002121
14a8 <= 00002121
14ac <= 00002121
14ac => c0002121
14b0 <= 00
14b0 => 00
14b0 => 00000000
14b0 => 00000004
14b0 => 00000008
14b0 => 0000000c
14b0 <= 04
14b0 => 04
14b0 <= 08
14b0 => 08
14b0 <= 0c
14b0 => 0c
14f0 => 00810000
14f0 <= 00810300
14f0 <= 0100
14f0 => 0100
14f0 <= 0300
14f0 => 0300
1584 <= 00
1584 => 01
1590 <= 00002121
1594 <= 00002121
1598 <= 00002121
159c <= 00002121
15a0 <= 00002121
15a4 <= 00002121
15a8 <= 00002121
15ac <= 00002121
15f0 => 00810000
15f0 <= 00810300
15f0 <= 0100
15f0 => 0100
15f0 <= 0300
15f0 => 0300
