{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710748110886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710748110887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 01:48:30 2024 " "Processing started: Mon Mar 18 01:48:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710748110887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710748110887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesadorArm -c procesadorArm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesadorArm -c procesadorArm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710748110887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710748111365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710748111365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file piperegmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegMW " "Found entity 1: PipeRegMW" {  } { { "PipeRegMW.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegMW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegfd.sv 1 1 " "Found 1 design units, including 1 entities, in source file piperegfd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegFD " "Found entity 1: PipeRegFD" {  } { { "PipeRegFD.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegFD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegem.sv 1 1 " "Found 1 design units, including 1 entities, in source file piperegem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegEM " "Found entity 1: PipeRegEM" {  } { { "PipeRegEM.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegde.sv 1 1 " "Found 1 design units, including 1 entities, in source file piperegde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegDE " "Found entity 1: PipeRegDE" {  } { { "PipeRegDE.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PipeRegDE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119286 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.sv(11) " "Verilog HDL information at RegisterFile.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RegisterFile.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710748119288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RegisterFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/MainDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluDecoder " "Found entity 1: AluDecoder" {  } { { "AluDecoder.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/AluDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/PCLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ConditionCheck.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionLogic " "Found entity 1: ConditionLogic" {  } { { "ConditionLogic.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ConditionLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ControlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n plus_n.sv(1) " "Verilog HDL Declaration information at plus_n.sv(1): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "plus_n.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/plus_n.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710748119301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus_n " "Found entity 1: plus_n" {  } { { "plus_n.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/plus_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_32 " "Found entity 1: mux_2_to_1_32" {  } { { "mux_2_to_1_32.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mux_2_to_1_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_4 " "Found entity 1: mux_2_to_1_4" {  } { { "mux_2_to_1_4.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mux_2_to_1_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_alu.sv 10 10 " "Found 10 design units, including 10 entities, in source file arith_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arith_alu " "Found entity 1: arith_alu" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "2 resultado " "Found entity 2: resultado" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "3 n_bit_substractor " "Found entity 3: n_bit_substractor" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "4 n_bit_adder " "Found entity 4: n_bit_adder" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_bit_adder_sub " "Found entity 5: n_bit_adder_sub" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "6 full_adder " "Found entity 6: full_adder" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "7 n_bit_compare " "Found entity 7: n_bit_compare" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "8 bit_compare " "Found entity 8: bit_compare" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "9 shiftR_arith " "Found entity 9: shiftR_arith" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""} { "Info" "ISGN_ENTITY_NAME" "10 shift_a " "Found entity 10: shift_a" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_alu.sv 7 7 " "Found 7 design units, including 7 entities, in source file logic_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_alu " "Found entity 1: logic_alu" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119310 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119310 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate " "Found entity 3: or_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119310 ""} { "Info" "ISGN_ENTITY_NAME" "4 xor_gate " "Found entity 4: xor_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119310 ""} { "Info" "ISGN_ENTITY_NAME" "5 not_gate " "Found entity 5: not_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119310 ""} { "Info" "ISGN_ENTITY_NAME" "6 shiftR_gate " "Found entity 6: shiftR_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119310 ""} { "Info" "ISGN_ENTITY_NAME" "7 shiftL_gate " "Found entity 7: shiftL_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcRegister " "Found entity 1: pcRegister" {  } { { "pcRegister.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/pcRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "extImmE ExtImmE cpu.sv(19) " "Verilog HDL Declaration information at cpu.sv(19): object \"extImmE\" differs only in case from object \"ExtImmE\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710748119313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 cpu.sv(15) " "Verilog HDL Declaration information at cpu.sv(15): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710748119313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 cpu.sv(15) " "Verilog HDL Declaration information at cpu.sv(15): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710748119313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 cpu.sv(15) " "Verilog HDL Declaration information at cpu.sv(15): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710748119313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_to_1_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3_to_1_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_to_1_32 " "Found entity 1: mux_3_to_1_32" {  } { { "mux_3_to_1_32.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mux_3_to_1_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipSet " "Found entity 1: ChipSet" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ChipSet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadorarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadorarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesadorArm " "Found entity 1: procesadorArm" {  } { { "procesadorArm.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/divisorClock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/controladorVGA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file videocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videocontroller " "Found entity 1: videocontroller" {  } { { "videocontroller.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/videocontroller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_TB " "Found entity 1: instruction_TB" {  } { { "instruction_TB.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/instruction_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_tb " "Found entity 1: program_tb" {  } { { "program_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/program_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_TB " "Found entity 1: rom_TB" {  } { { "rom_TB.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/rom_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_TB.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_final_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_final_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_final_tb " "Found entity 1: program_final_tb" {  } { { "program_final_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/program_final_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "register_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119337 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adder_alu.sv(11) " "Verilog HDL information at adder_alu.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "adder_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/adder_alu.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710748119339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/adder_alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplyunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplyUnit " "Found entity 1: multiplyUnit" {  } { { "multiplyUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/multiplyUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divUnit " "Found entity 1: divUnit" {  } { { "divUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/divUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drommemory.v 1 1 " "Found 1 design units, including 1 entities, in source file drommemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DROMMemory " "Found entity 1: DROMMemory" {  } { { "DROMMemory.v" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/DROMMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file instregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instRegister " "Found entity 1: instRegister" {  } { { "instRegister.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/instRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file commonregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Commonregister " "Found entity 1: Commonregister" {  } { { "Commonregister.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Commonregister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonregister_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file commonregister_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Commonregister_4 " "Found entity 1: Commonregister_4" {  } { { "Commonregister_4.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Commonregister_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_TB " "Found entity 1: alu_TB" {  } { { "alu_TB.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu_TB.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drammemory.v 1 1 " "Found 1 design units, including 1 entities, in source file drammemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAMMemory " "Found entity 1: DRAMMemory" {  } { { "DRAMMemory.v" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/DRAMMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drammemoryard.v 1 1 " "Found 1 design units, including 1 entities, in source file drammemoryard.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAMMemoryArd " "Found entity 1: DRAMMemoryArd" {  } { { "DRAMMemoryArd.v" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/DRAMMemoryArd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerarduino.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerarduino.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterArduino " "Found entity 1: RegisterArduino" {  } { { "RegisterArduino.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RegisterArduino.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduinoadd_p1.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduinoadd_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArduinoAdd_p1 " "Found entity 1: ArduinoAdd_p1" {  } { { "ArduinoAdd_p1.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ArduinoAdd_p1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduinologic.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduinologic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArduinoLogic " "Found entity 1: ArduinoLogic" {  } { { "ArduinoLogic.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ArduinoLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ard_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_ard_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_ARD_tb " "Found entity 1: RAM_ARD_tb" {  } { { "RAM_ARD_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RAM_ARD_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writetomif.sv 1 1 " "Found 1 design units, including 1 entities, in source file writetomif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteToMIF " "Found entity 1: WriteToMIF" {  } { { "WriteToMIF.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/WriteToMIF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_inc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_inc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_INC_tb " "Found entity 1: RAM_INC_tb" {  } { { "RAM_INC_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/RAM_INC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_32_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1_32_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_32_vec " "Found entity 1: mux_2_to_1_32_vec" {  } { { "mux_2_to_1_32_vec.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mux_2_to_1_32_vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modUnit " "Found entity 1: modUnit" {  } { { "modUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/modUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748119383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluFlags ControlUnit.sv(18) " "Verilog HDL Implicit Net warning at ControlUnit.sv(18): created implicit net for \"aluFlags\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ControlUnit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_and alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_and\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_or alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_or\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_xor alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_xor\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_shiftR alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_shiftR\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_shiftL alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_shiftL\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_not alu.sv(18) " "Verilog HDL Implicit Net warning at alu.sv(18): created implicit net for \"r_not\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v_s_w cpu.sv(51) " "Verilog HDL Implicit Net warning at cpu.sv(51): created implicit net for \"v_s_w\"" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748119383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesadorArm " "Elaborating entity \"procesadorArm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710748119444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador procesador:PR " "Elaborating entity \"procesador\" for hierarchy \"procesador:PR\"" {  } { { "procesadorArm.sv" "PR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119445 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataArduino procesador.sv(3) " "Output port \"dataArduino\" at procesador.sv(3) has no driver" {  } { { "procesador.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1710748119447 "|procesadorArm|procesador:PR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcRegister procesador:PR\|pcRegister:P0 " "Elaborating entity \"pcRegister\" for hierarchy \"procesador:PR\|pcRegister:P0\"" {  } { { "procesador.sv" "P0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory procesador:PR\|InstructionMemory:IM " "Elaborating entity \"InstructionMemory\" for hierarchy \"procesador:PR\|InstructionMemory:IM\"" {  } { { "procesador.sv" "IM" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119449 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 4000 InstructionMemory.sv(8) " "Verilog HDL warning at InstructionMemory.sv(8): number of words (12) in memory file does not match the number of elements in the address range \[0:4000\]" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/InstructionMemory.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1710748119450 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rom InstructionMemory.sv(8) " "Verilog HDL warning at InstructionMemory.sv(8): initial value for variable rom should be constant" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/InstructionMemory.sv" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1710748119450 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom 0 InstructionMemory.sv(5) " "Net \"rom\" at InstructionMemory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/InstructionMemory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1710748119451 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegFD procesador:PR\|PipeRegFD:regFD " "Elaborating entity \"PipeRegFD\" for hierarchy \"procesador:PR\|PipeRegFD:regFD\"" {  } { { "procesador.sv" "regFD" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu procesador:PR\|cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"procesador:PR\|cpu:CPU\"" {  } { { "procesador.sv" "CPU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119453 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FlagsD 0 cpu.sv(7) " "Net \"FlagsD\" at cpu.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1710748119461 "|procesadorArm|procesador:PR|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder procesador:PR\|cpu:CPU\|Decoder:D0 " "Elaborating entity \"Decoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\"" {  } { { "cpu.sv" "D0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder procesador:PR\|cpu:CPU\|Decoder:D0\|MainDecoder:M0 " "Elaborating entity \"MainDecoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|MainDecoder:M0\"" {  } { { "Decoder.sv" "M0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Decoder.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic procesador:PR\|cpu:CPU\|Decoder:D0\|PCLogic:L0 " "Elaborating entity \"PCLogic\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|PCLogic:L0\"" {  } { { "Decoder.sv" "L0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Decoder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluDecoder procesador:PR\|cpu:CPU\|Decoder:D0\|AluDecoder:A0 " "Elaborating entity \"AluDecoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|AluDecoder:A0\"" {  } { { "Decoder.sv" "A0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/Decoder.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegDE procesador:PR\|cpu:CPU\|PipeRegDE:regDE " "Elaborating entity \"PipeRegDE\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegDE:regDE\"" {  } { { "cpu.sv" "regDE" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionLogic procesador:PR\|cpu:CPU\|ConditionLogic:C1 " "Elaborating entity \"ConditionLogic\" for hierarchy \"procesador:PR\|cpu:CPU\|ConditionLogic:C1\"" {  } { { "cpu.sv" "C1" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck procesador:PR\|cpu:CPU\|ConditionLogic:C1\|ConditionCheck:H0 " "Elaborating entity \"ConditionCheck\" for hierarchy \"procesador:PR\|cpu:CPU\|ConditionLogic:C1\|ConditionCheck:H0\"" {  } { { "ConditionLogic.sv" "H0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ConditionLogic.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegEM procesador:PR\|cpu:CPU\|PipeRegEM:regEM " "Elaborating entity \"PipeRegEM\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegEM:regEM\"" {  } { { "cpu.sv" "regEM" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegMW procesador:PR\|cpu:CPU\|PipeRegMW:regMW " "Elaborating entity \"PipeRegMW\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegMW:regMW\"" {  } { { "cpu.sv" "regMW" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_4 procesador:PR\|cpu:CPU\|mux_2_to_1_4:M0 " "Elaborating entity \"mux_2_to_1_4\" for hierarchy \"procesador:PR\|cpu:CPU\|mux_2_to_1_4:M0\"" {  } { { "cpu.sv" "M0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_n procesador:PR\|cpu:CPU\|plus_n:P4 " "Elaborating entity \"plus_n\" for hierarchy \"procesador:PR\|cpu:CPU\|plus_n:P4\"" {  } { { "cpu.sv" "P4" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile procesador:PR\|cpu:CPU\|RegisterFile:R0 " "Elaborating entity \"RegisterFile\" for hierarchy \"procesador:PR\|cpu:CPU\|RegisterFile:R0\"" {  } { { "cpu.sv" "R0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119488 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rf_v " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rf_v\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1710748119534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend procesador:PR\|cpu:CPU\|Extend:E0 " "Elaborating entity \"Extend\" for hierarchy \"procesador:PR\|cpu:CPU\|Extend:E0\"" {  } { { "cpu.sv" "E0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_32_vec procesador:PR\|cpu:CPU\|mux_2_to_1_32_vec:M2 " "Elaborating entity \"mux_2_to_1_32_vec\" for hierarchy \"procesador:PR\|cpu:CPU\|mux_2_to_1_32_vec:M2\"" {  } { { "cpu.sv" "M2" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu procesador:PR\|cpu:CPU\|alu:A0 " "Elaborating entity \"alu\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\"" {  } { { "cpu.sv" "A0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_alu procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU " "Elaborating entity \"logic_alu\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\"" {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|and_gate:u1 " "Elaborating entity \"and_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|and_gate:u1\"" {  } { { "logic_alu.sv" "u1" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|or_gate:u2 " "Elaborating entity \"or_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|or_gate:u2\"" {  } { { "logic_alu.sv" "u2" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|xor_gate:u3 " "Elaborating entity \"xor_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|xor_gate:u3\"" {  } { { "logic_alu.sv" "u3" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftR_gate:u4 " "Elaborating entity \"shiftR_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftR_gate:u4\"" {  } { { "logic_alu.sv" "u4" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftL_gate:u5 " "Elaborating entity \"shiftL_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftL_gate:u5\"" {  } { { "logic_alu.sv" "u5" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|not_gate:u6 " "Elaborating entity \"not_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|not_gate:u6\"" {  } { { "logic_alu.sv" "u6" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/logic_alu.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_alu procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS " "Elaborating entity \"arith_alu\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\"" {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119547 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answerp arith_alu.sv(35) " "Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable \"answerp\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout_a arith_alu.sv(35) " "Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable \"cout_a\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg_a arith_alu.sv(35) " "Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable \"neg_a\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_a arith_alu.sv(38) " "Inferred latch for \"neg_a\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout_a arith_alu.sv(38) " "Inferred latch for \"cout_a\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[0\] arith_alu.sv(38) " "Inferred latch for \"answerp\[0\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[1\] arith_alu.sv(38) " "Inferred latch for \"answerp\[1\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[2\] arith_alu.sv(38) " "Inferred latch for \"answerp\[2\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[3\] arith_alu.sv(38) " "Inferred latch for \"answerp\[3\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[4\] arith_alu.sv(38) " "Inferred latch for \"answerp\[4\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[5\] arith_alu.sv(38) " "Inferred latch for \"answerp\[5\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[6\] arith_alu.sv(38) " "Inferred latch for \"answerp\[6\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119548 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[7\] arith_alu.sv(38) " "Inferred latch for \"answerp\[7\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[8\] arith_alu.sv(38) " "Inferred latch for \"answerp\[8\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[9\] arith_alu.sv(38) " "Inferred latch for \"answerp\[9\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[10\] arith_alu.sv(38) " "Inferred latch for \"answerp\[10\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[11\] arith_alu.sv(38) " "Inferred latch for \"answerp\[11\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[12\] arith_alu.sv(38) " "Inferred latch for \"answerp\[12\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[13\] arith_alu.sv(38) " "Inferred latch for \"answerp\[13\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[14\] arith_alu.sv(38) " "Inferred latch for \"answerp\[14\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[15\] arith_alu.sv(38) " "Inferred latch for \"answerp\[15\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[16\] arith_alu.sv(38) " "Inferred latch for \"answerp\[16\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[17\] arith_alu.sv(38) " "Inferred latch for \"answerp\[17\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[18\] arith_alu.sv(38) " "Inferred latch for \"answerp\[18\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[19\] arith_alu.sv(38) " "Inferred latch for \"answerp\[19\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[20\] arith_alu.sv(38) " "Inferred latch for \"answerp\[20\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[21\] arith_alu.sv(38) " "Inferred latch for \"answerp\[21\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[22\] arith_alu.sv(38) " "Inferred latch for \"answerp\[22\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[23\] arith_alu.sv(38) " "Inferred latch for \"answerp\[23\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[24\] arith_alu.sv(38) " "Inferred latch for \"answerp\[24\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[25\] arith_alu.sv(38) " "Inferred latch for \"answerp\[25\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[26\] arith_alu.sv(38) " "Inferred latch for \"answerp\[26\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[27\] arith_alu.sv(38) " "Inferred latch for \"answerp\[27\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[28\] arith_alu.sv(38) " "Inferred latch for \"answerp\[28\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[29\] arith_alu.sv(38) " "Inferred latch for \"answerp\[29\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[30\] arith_alu.sv(38) " "Inferred latch for \"answerp\[30\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[31\] arith_alu.sv(38) " "Inferred latch for \"answerp\[31\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710748119549 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder_sub procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0 " "Elaborating entity \"n_bit_adder_sub\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "arith_alu.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_substractor procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_substractor:U1 " "Elaborating entity \"n_bit_substractor\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_substractor:U1\"" {  } { { "arith_alu.sv" "U1" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eq arith_alu.sv(99) " "Verilog HDL or VHDL warning at arith_alu.sv(99): object \"eq\" assigned a value but never read" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1710748119566 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gr arith_alu.sv(99) " "Verilog HDL or VHDL warning at arith_alu.sv(99): object \"gr\" assigned a value but never read" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1710748119566 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_compare procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_substractor:U1\|n_bit_compare:U0 " "Elaborating entity \"n_bit_compare\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_substractor:U1\|n_bit_compare:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resultado procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|resultado:U2 " "Elaborating entity \"resultado\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|resultado:U2\"" {  } { { "arith_alu.sv" "U2" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR_arith procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|shiftR_arith:U3 " "Elaborating entity \"shiftR_arith\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|shiftR_arith:U3\"" {  } { { "arith_alu.sv" "U3" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/arith_alu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyUnit procesador:PR\|cpu:CPU\|alu:A0\|multiplyUnit:MUL " "Elaborating entity \"multiplyUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|multiplyUnit:MUL\"" {  } { { "alu.sv" "MUL" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divUnit procesador:PR\|cpu:CPU\|alu:A0\|divUnit:DIV " "Elaborating entity \"divUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|divUnit:DIV\"" {  } { { "alu.sv" "DIV" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modUnit procesador:PR\|cpu:CPU\|alu:A0\|modUnit:MOD " "Elaborating entity \"modUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|modUnit:MOD\"" {  } { { "alu.sv" "MOD" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748119616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_32 procesador:PR\|cpu:CPU\|mux_2_to_1_32:M4 " "Elaborating entity \"mux_2_to_1_32\" for hierarchy \"procesador:PR\|cpu:CPU\|mux_2_to_1_32:M4\"" {  } { { "cpu.sv" "M4" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/cpu.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control procesador:PR\|mem_control:MEM " "Elaborating entity \"mem_control\" for hierarchy \"procesador:PR\|mem_control:MEM\"" {  } { { "procesador.sv" "MEM" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesador.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(40) " "Verilog HDL assignment warning at mem_control.sv(40): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(52) " "Verilog HDL assignment warning at mem_control.sv(52): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(64) " "Verilog HDL assignment warning at mem_control.sv(64): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(78) " "Verilog HDL assignment warning at mem_control.sv(78): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(91) " "Verilog HDL assignment warning at mem_control.sv(91): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(103) " "Verilog HDL assignment warning at mem_control.sv(103): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(115) " "Verilog HDL assignment warning at mem_control.sv(115): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(128) " "Verilog HDL assignment warning at mem_control.sv(128): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(140) " "Verilog HDL assignment warning at mem_control.sv(140): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(152) " "Verilog HDL assignment warning at mem_control.sv(152): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(165) " "Verilog HDL assignment warning at mem_control.sv(165): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(178) " "Verilog HDL assignment warning at mem_control.sv(178): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(190) " "Verilog HDL assignment warning at mem_control.sv(190): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(202) " "Verilog HDL assignment warning at mem_control.sv(202): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(214) " "Verilog HDL assignment warning at mem_control.sv(214): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mem_control.sv(226) " "Verilog HDL assignment warning at mem_control.sv(226): truncated value with size 32 to match size of target (18)" {  } { { "mem_control.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710748120554 "|procesadorArm|procesador:PR|mem_control:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram procesador:PR\|mem_control:MEM\|ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\"" {  } { { "mem_control.sv" "ram0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/mem_control.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_ini.mif " "Parameter \"init_file\" = \"ram_ini.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 220505 " "Parameter \"numwords_a\" = \"220505\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120603 ""}  } { { "ram.v" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1710748120603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubp1 " "Found entity 1: altsyncram_ubp1" {  } { { "db/altsyncram_ubp1.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_ubp1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748120710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748120710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubp1 procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ubp1:auto_generated " "Elaborating entity \"altsyncram_ubp1\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ubp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0na " "Found entity 1: decode_0na" {  } { { "db/decode_0na.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/decode_0na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748120759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748120759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0na procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ubp1:auto_generated\|decode_0na:decode3 " "Elaborating entity \"decode_0na\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ubp1:auto_generated\|decode_0na:decode3\"" {  } { { "db/altsyncram_ubp1.tdf" "decode3" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_ubp1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_p2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_p2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p2a " "Found entity 1: decode_p2a" {  } { { "db/decode_p2a.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/decode_p2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748120802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748120802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p2a procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ubp1:auto_generated\|decode_p2a:rden_decode " "Elaborating entity \"decode_p2a\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ubp1:auto_generated\|decode_p2a:rden_decode\"" {  } { { "db/altsyncram_ubp1.tdf" "rden_decode" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_ubp1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vib " "Found entity 1: mux_vib" {  } { { "db/mux_vib.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/mux_vib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710748120852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710748120852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vib procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ubp1:auto_generated\|mux_vib:mux2 " "Elaborating entity \"mux_vib\" for hierarchy \"procesador:PR\|mem_control:MEM\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ubp1:auto_generated\|mux_vib:mux2\"" {  } { { "db/altsyncram_ubp1.tdf" "mux2" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/db/altsyncram_ubp1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710748120852 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122854 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122858 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122860 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122860 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122860 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122860 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122860 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122860 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122866 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122870 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122871 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122871 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122871 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122872 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122872 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122872 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122877 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122881 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122882 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122882 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122882 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122882 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122883 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122883 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122888 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122892 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122894 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122894 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122894 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122894 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122894 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122894 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122900 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122904 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122906 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122906 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122906 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122906 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122906 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122906 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122911 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122915 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122917 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122917 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122917 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122917 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122917 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122917 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122923 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122926 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122928 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122928 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122928 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122928 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122928 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122928 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122933 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122937 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122939 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122939 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122939 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122939 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122939 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122939 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122944 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122948 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122950 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122950 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122950 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122950 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122950 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122950 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122955 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122959 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122961 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122961 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122961 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122961 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122961 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122961 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122966 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122970 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122972 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122972 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122972 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122972 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122972 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122972 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122977 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122981 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122983 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122983 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122983 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122983 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122984 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122984 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122989 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748122993 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122994 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122995 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122995 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122995 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122995 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748122995 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748123000 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748123004 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123006 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123006 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123006 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123006 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123006 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123006 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUR 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUR\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUR" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748123011 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 AUS 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"AUS\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1710748123015 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 LU 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123017 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 LU 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123017 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 LU 1 32 " "Port \"ordered port 4\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123017 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 LU 1 32 " "Port \"ordered port 5\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123017 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 6 LU 1 32 " "Port \"ordered port 6\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123018 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 LU 1 32 " "Port \"ordered port 7\" on the entity instantiation of \"LU\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/alu.sv" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1710748123018 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1710748124641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/output_files/procesadorArm.map.smsg " "Generated suppressed messages file C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/output_files/procesadorArm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710748124813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710748124900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 01:48:44 2024 " "Processing ended: Mon Mar 18 01:48:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710748124900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710748124900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710748124900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710748124900 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 156 s " "Quartus Prime Flow was successful. 0 errors, 156 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710748125807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710748126237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710748126237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 01:48:46 2024 " "Processing started: Mon Mar 18 01:48:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710748126237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1710748126237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim procesadorArm procesadorArm " "Command: quartus_sh -t d:/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim procesadorArm procesadorArm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1710748126237 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim procesadorArm procesadorArm " "Quartus(args): --rtl_sim procesadorArm procesadorArm" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1710748126237 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1710748126414 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1710748128433 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1710748128434 ""}
{ "Warning" "0" "" "Warning: File procesadorArm_run_msim_rtl_verilog.do already exists - backing up current file as procesadorArm_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File procesadorArm_run_msim_rtl_verilog.do already exists - backing up current file as procesadorArm_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1710748128487 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/simulation/modelsim/procesadorArm_run_msim_rtl_verilog.do" {  } { { "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/simulation/modelsim/procesadorArm_run_msim_rtl_verilog.do" "0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/simulation/modelsim/procesadorArm_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/simulation/modelsim/procesadorArm_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1710748129782 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1710748129783 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1710748129786 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1710748129786 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm_nativelink_simulation.rpt" {  } { { "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm_nativelink_simulation.rpt" "0" { Text "C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/INTEL/Documents/GitHub/Arqui-II-Proyecto-I/proyecto1/procesadorArm_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1710748129786 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1710748129787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710748129788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 01:48:49 2024 " "Processing ended: Mon Mar 18 01:48:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710748129788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710748129788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710748129788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1710748129788 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 157 s " "Quartus Prime Flow was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1710748221452 ""}
