TimeQuest Timing Analyzer report for peridot_hdmi_top
Mon Aug 04 01:48:10 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 52. Fast 1200mV 0C Model Hold: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Board Trace Model Assignments
 66. Input Transition Times
 67. Signal Integrity Metrics (Slow 1200mv 0c Model)
 68. Signal Integrity Metrics (Slow 1200mv 85c Model)
 69. Signal Integrity Metrics (Fast 1200mv 0c Model)
 70. Setup Transfers
 71. Hold Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; peridot_hdmi_top                                   ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Clock Name                                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                    ; Source                                                                 ; Targets                                                                  ;
+----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; CLOCK_50                                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                           ;                                                                        ; { CLOCK_50 }                                                             ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.647 ; 25.22 MHz  ; 0.000 ; 19.823 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 7.929  ; 126.12 MHz ; 0.000 ; 3.964  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] } ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; Generated ; 39.647 ; 25.22 MHz  ; 0.000 ; 19.823 ; 50.00      ; 450       ; 227         ;       ;        ;           ;            ; false    ; CLOCK_50                                                  ; videopll_inst|altpll_component|auto_generated|pll1|inclk[0]            ; { videopll_inst|altpll_component|auto_generated|pll1|clk[1] }            ;
+----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+------------+-----------------+----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                           ; Note ;
+------------+-----------------+----------------------------------------------------------------------+------+
; 85.6 MHz   ; 85.6 MHz        ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ;      ;
; 287.44 MHz ; 287.44 MHz      ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                           ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 4.450  ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 26.507 ; 0.000         ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 27.965 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 0.452  ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.500  ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 11.198 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                             ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 3.681  ; 0.000         ;
; CLOCK_50                                                             ; 9.858  ; 0.000         ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 19.542 ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 19.543 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                            ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 4.450 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.121     ; 2.773      ;
; 4.484 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.088     ; 2.900      ;
; 4.499 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.121     ; 2.724      ;
; 4.536 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.087     ; 2.849      ;
; 4.562 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.087     ; 2.823      ;
; 4.621 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 3.096      ;
; 4.659 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.098     ; 2.587      ;
; 4.667 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 3.050      ;
; 4.696 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.079     ; 3.022      ;
; 4.730 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.121     ; 2.949      ;
; 4.852 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.111     ; 2.834      ;
; 4.928 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.088     ; 2.456      ;
; 5.129 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.094     ; 2.249      ;
; 5.173 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.121     ; 2.506      ;
; 5.262 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.121     ; 2.417      ;
; 5.279 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.086     ; 2.432      ;
; 5.404 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.454      ;
; 5.430 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.428      ;
; 5.772 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.086      ;
; 5.772 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.086      ;
; 5.776 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.082      ;
; 5.778 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.080      ;
; 5.779 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.079      ;
; 5.779 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.079      ;
; 5.779 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.079      ;
; 5.780 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.078      ;
; 5.782 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 2.076      ;
; 5.906 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.180     ; 1.844      ;
; 5.923 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.169     ; 1.838      ;
; 5.958 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.180     ; 1.792      ;
; 5.967 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.180     ; 1.783      ;
; 5.979 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.202     ; 1.749      ;
; 5.987 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.202     ; 1.741      ;
; 5.987 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.206     ; 1.737      ;
; 6.005 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.173     ; 1.752      ;
; 6.172 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.050     ; 1.708      ;
; 6.172 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.050     ; 1.708      ;
; 6.173 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.050     ; 1.707      ;
; 6.174 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.050     ; 1.706      ;
; 6.174 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.050     ; 1.706      ;
; 6.177 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.050     ; 1.703      ;
; 6.178 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.050     ; 1.702      ;
; 6.178 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.050     ; 1.702      ;
; 6.195 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.169     ; 1.566      ;
; 6.197 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.169     ; 1.564      ;
; 6.197 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.205     ; 1.528      ;
; 6.217 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.169     ; 1.544      ;
; 6.220 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.169     ; 1.541      ;
; 6.231 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.169     ; 1.530      ;
; 6.248 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.113     ; 1.569      ;
; 6.289 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.182     ; 1.459      ;
; 6.304 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.186     ; 1.440      ;
; 6.312 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.196     ; 1.422      ;
; 6.324 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.180     ; 1.426      ;
; 6.325 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.178     ; 1.427      ;
; 6.326 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.180     ; 1.424      ;
; 6.354 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.186     ; 1.390      ;
; 6.400 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.169     ; 1.361      ;
; 6.435 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.414      ;
; 6.440 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.409      ;
; 6.469 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.380      ;
; 6.473 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.376      ;
; 6.476 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.373      ;
; 6.477 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.372      ;
; 6.484 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.182     ; 1.264      ;
; 6.518 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.182     ; 1.230      ;
; 6.521 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.328      ;
; 6.576 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.273      ;
; 6.578 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.271      ;
; 6.580 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.169     ; 1.181      ;
; 6.580 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.269      ;
; 6.581 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.268      ;
; 6.581 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 1.267      ;
; 6.584 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.205     ; 1.141      ;
; 6.606 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.178     ; 1.146      ;
; 6.653 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 1.195      ;
; 6.655 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.194      ;
; 6.655 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.194      ;
; 6.662 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.187      ;
; 6.662 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.187      ;
; 6.663 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.182     ; 1.085      ;
; 6.663 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.186      ;
; 6.663 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.186      ;
; 6.668 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.182     ; 1.080      ;
; 6.669 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.182     ; 1.079      ;
; 6.768 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 1.080      ;
; 6.780 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 1.068      ;
; 6.781 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 1.067      ;
; 6.781 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.068      ;
; 6.781 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.068      ;
; 6.782 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.067      ;
; 6.782 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.067      ;
; 6.782 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 1.066      ;
; 6.783 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.066      ;
; 6.783 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.066      ;
; 6.783 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 1.065      ;
; 6.783 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.066      ;
; 6.784 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.065      ;
; 6.784 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.065      ;
; 6.803 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 1.046      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 26.507 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.982      ;
; 26.539 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.950      ;
; 26.573 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.115    ; 1.910      ;
; 26.620 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.115    ; 1.863      ;
; 26.658 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.831      ;
; 26.673 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.816      ;
; 26.702 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.097    ; 1.799      ;
; 26.717 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.772      ;
; 26.725 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.764      ;
; 26.729 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.760      ;
; 26.811 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.118    ; 1.669      ;
; 26.844 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.118    ; 1.636      ;
; 26.878 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.115    ; 1.605      ;
; 27.035 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.114    ; 1.449      ;
; 27.039 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.118    ; 1.441      ;
; 27.043 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.118    ; 1.437      ;
; 27.053 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.118    ; 1.427      ;
; 27.057 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.118    ; 1.423      ;
; 27.068 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.118    ; 1.412      ;
; 27.086 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.115    ; 1.397      ;
; 27.191 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.298      ;
; 27.199 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.290      ;
; 27.230 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.259      ;
; 27.404 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.085      ;
; 27.409 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.080      ;
; 27.410 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.079      ;
; 27.411 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.078      ;
; 27.434 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.055      ;
; 27.441 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.048      ;
; 27.441 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -11.109    ; 1.048      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 27.965 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.594     ;
; 27.965 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.594     ;
; 27.965 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.594     ;
; 28.164 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.075     ; 11.409     ;
; 28.164 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.075     ; 11.409     ;
; 28.164 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.075     ; 11.409     ;
; 28.207 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.352     ;
; 28.207 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.352     ;
; 28.207 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.352     ;
; 28.268 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.291     ;
; 28.268 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.291     ;
; 28.268 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.291     ;
; 28.302 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 11.270     ;
; 28.302 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 11.270     ;
; 28.302 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 11.270     ;
; 28.325 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.234     ;
; 28.325 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.234     ;
; 28.325 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.234     ;
; 28.346 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.213     ;
; 28.346 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.213     ;
; 28.346 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.213     ;
; 28.353 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 11.219     ;
; 28.353 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 11.219     ;
; 28.353 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 11.219     ;
; 28.450 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.109     ;
; 28.450 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.109     ;
; 28.450 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 11.109     ;
; 28.530 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 11.038     ;
; 28.530 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 11.038     ;
; 28.530 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 11.038     ;
; 28.560 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.999     ;
; 28.560 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.999     ;
; 28.560 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.999     ;
; 28.564 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.995     ;
; 28.564 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.995     ;
; 28.564 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.995     ;
; 28.577 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 10.995     ;
; 28.577 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 10.995     ;
; 28.577 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.076     ; 10.995     ;
; 28.588 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.065     ; 10.995     ;
; 28.588 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.065     ; 10.995     ;
; 28.588 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.065     ; 10.995     ;
; 28.726 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.856     ;
; 28.726 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.856     ;
; 28.726 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.856     ;
; 28.765 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.780     ;
; 28.765 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.780     ;
; 28.765 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.780     ;
; 28.772 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.796     ;
; 28.772 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.796     ;
; 28.772 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.796     ;
; 28.777 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.805     ;
; 28.777 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.805     ;
; 28.777 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.805     ;
; 28.782 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.763     ;
; 28.782 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.763     ;
; 28.782 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.763     ;
; 28.821 ; vga_syncgen:U_DVI|vblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.724     ;
; 28.833 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.735     ;
; 28.833 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.735     ;
; 28.833 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.735     ;
; 28.846 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.081     ; 10.721     ;
; 28.846 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.081     ; 10.721     ;
; 28.846 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.081     ; 10.721     ;
; 28.864 ; vga_syncgen:U_DVI|vblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.681     ;
; 28.866 ; vga_syncgen:U_DVI|hblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.697     ;
; 28.883 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.098     ; 10.667     ;
; 28.883 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.098     ; 10.667     ;
; 28.883 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.098     ; 10.667     ;
; 28.890 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.678     ;
; 28.890 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.678     ;
; 28.890 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.678     ;
; 28.909 ; vga_syncgen:U_DVI|hblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.654     ;
; 28.911 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.657     ;
; 28.911 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.657     ;
; 28.911 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.657     ;
; 28.915 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.644     ;
; 28.915 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.644     ;
; 28.915 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.089     ; 10.644     ;
; 28.922 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.075     ; 10.651     ;
; 28.922 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.075     ; 10.651     ;
; 28.922 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.075     ; 10.651     ;
; 28.938 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.098     ; 10.612     ;
; 28.938 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.098     ; 10.612     ;
; 28.938 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.098     ; 10.612     ;
; 28.975 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.593     ;
; 28.975 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.593     ;
; 28.975 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.593     ;
; 29.000 ; vga_syncgen:U_DVI|vblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.104     ; 10.544     ;
; 29.001 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.581     ;
; 29.001 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.581     ;
; 29.001 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.066     ; 10.581     ;
; 29.005 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.573     ;
; 29.005 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.573     ;
; 29.005 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.573     ;
; 29.006 ; vga_syncgen:U_DVI|areastate.LEFTBAND4 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.539     ;
; 29.006 ; vga_syncgen:U_DVI|areastate.LEFTBAND4 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.539     ;
; 29.006 ; vga_syncgen:U_DVI|areastate.LEFTBAND4 ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.103     ; 10.539     ;
; 29.015 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.553     ;
; 29.015 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.080     ; 10.553     ;
+--------+---------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                          ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga_syncgen:U_DVI|areastate.RIGHTBAND6            ; vga_syncgen:U_DVI|areastate.RIGHTBAND6              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.BLUELAMP              ; vga_syncgen:U_DVI|areastate.BLUELAMP                ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.LEFTBAND6             ; vga_syncgen:U_DVI|areastate.LEFTBAND6               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.LEFTBAND5             ; vga_syncgen:U_DVI|areastate.LEFTBAND5               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.GREENLAMP             ; vga_syncgen:U_DVI|areastate.GREENLAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.REDLAMP               ; vga_syncgen:U_DVI|areastate.REDLAMP                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.LEFTBAND4             ; vga_syncgen:U_DVI|areastate.LEFTBAND4               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.WHITELAMP             ; vga_syncgen:U_DVI|areastate.WHITELAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.LEFTBAND3             ; vga_syncgen:U_DVI|areastate.LEFTBAND3               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.RIGHTBAND4            ; vga_syncgen:U_DVI|areastate.RIGHTBAND4              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.LEFTBAND2             ; vga_syncgen:U_DVI|areastate.LEFTBAND2               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|areastate.RIGHTBAND2              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|vsync_reg                       ; vga_syncgen:U_DVI|vsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.MAGENTA               ; vga_syncgen:U_DVI|areastate.MAGENTA                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.RED                   ; vga_syncgen:U_DVI|areastate.RED                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.RIGHTBAND5            ; vga_syncgen:U_DVI|areastate.RIGHTBAND5              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.GRAY                  ; vga_syncgen:U_DVI|areastate.GRAY                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.FULLWHITE               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.LEFTBAND1             ; vga_syncgen:U_DVI|areastate.LEFTBAND1               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.BLUE                  ; vga_syncgen:U_DVI|areastate.BLUE                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.WHITE                 ; vga_syncgen:U_DVI|areastate.WHITE                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|hblank_reg                      ; vga_syncgen:U_DVI|hblank_reg                        ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|vblank_reg                      ; vga_syncgen:U_DVI|vblank_reg                        ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|cb_bout_reg[7]                  ; vga_syncgen:U_DVI|cb_bout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|areastate.RIGHTBAND3              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_syncgen:U_DVI|hsync_reg                       ; vga_syncgen:U_DVI|hsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vga_syncgen:U_DVI|areastate.RIGHTBAND1            ; vga_syncgen:U_DVI|areastate.RIGHTBAND1              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_syncgen:U_DVI|cb_rout_reg[7]                  ; vga_syncgen:U_DVI|cb_rout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_syncgen:U_DVI|cb_gout_reg[7]                  ; vga_syncgen:U_DVI|cb_gout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_syncgen:U_DVI|areastate.CYAN                  ; vga_syncgen:U_DVI|areastate.CYAN                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_syncgen:U_DVI|areastate.GREEN                 ; vga_syncgen:U_DVI|areastate.GREEN                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.511 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.696 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.988      ;
; 0.699 ; vga_syncgen:U_DVI|hsync_reg                       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.701 ; vga_syncgen:U_DVI|vsync_reg                       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[1]    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.712 ; vga_syncgen:U_DVI|areastate.LEFTBAND5             ; vga_syncgen:U_DVI|areastate.GREENLAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.006      ;
; 0.736 ; vga_syncgen:U_DVI|cb_gout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.026      ;
; 0.736 ; vga_syncgen:U_DVI|lampcount[6]                    ; vga_syncgen:U_DVI|lampcount[6]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; vga_syncgen:U_DVI|lampcount[4]                    ; vga_syncgen:U_DVI|lampcount[4]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; vga_syncgen:U_DVI|lampcount[7]                    ; vga_syncgen:U_DVI|lampcount[7]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; vga_syncgen:U_DVI|lampcount[5]                    ; vga_syncgen:U_DVI|lampcount[5]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.746 ; vga_syncgen:U_DVI|areastate.LEFTBAND6             ; vga_syncgen:U_DVI|areastate.BLUELAMP                ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.748 ; vga_syncgen:U_DVI|areastate.LEFTBAND3             ; vga_syncgen:U_DVI|areastate.WHITELAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.042      ;
; 0.749 ; vga_syncgen:U_DVI|cb_gout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[0]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.039      ;
; 0.750 ; vga_syncgen:U_DVI|areastate.LEFTBAND4             ; vga_syncgen:U_DVI|areastate.REDLAMP                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.044      ;
; 0.759 ; vga_syncgen:U_DVI|cb_gout_reg[6]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[6]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.051      ;
; 0.761 ; vga_syncgen:U_DVI|hcount[3]                       ; vga_syncgen:U_DVI|hcount[3]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; vga_syncgen:U_DVI|lampcount[3]                    ; vga_syncgen:U_DVI|lampcount[3]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_syncgen:U_DVI|hcount[1]                       ; vga_syncgen:U_DVI|hcount[1]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; vga_syncgen:U_DVI|vcount[1]                       ; vga_syncgen:U_DVI|vcount[1]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_syncgen:U_DVI|lampcount[14]                   ; vga_syncgen:U_DVI|lampcount[14]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_syncgen:U_DVI|hcount[7]                       ; vga_syncgen:U_DVI|hcount[7]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; vga_syncgen:U_DVI|lampcount[10]                   ; vga_syncgen:U_DVI|lampcount[10]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_syncgen:U_DVI|lampcount[9]                    ; vga_syncgen:U_DVI|lampcount[9]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_syncgen:U_DVI|hcount[2]                       ; vga_syncgen:U_DVI|hcount[2]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; vga_syncgen:U_DVI|hcount[4]                       ; vga_syncgen:U_DVI|hcount[4]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; vga_syncgen:U_DVI|lampcount[13]                   ; vga_syncgen:U_DVI|lampcount[13]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; vga_syncgen:U_DVI|lampcount[15]                   ; vga_syncgen:U_DVI|lampcount[15]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.061      ;
; 0.770 ; vga_syncgen:U_DVI|lampcount[8]                    ; vga_syncgen:U_DVI|lampcount[8]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; vga_syncgen:U_DVI|vcount[6]                       ; vga_syncgen:U_DVI|vcount[6]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; vga_syncgen:U_DVI|lampcount[12]                   ; vga_syncgen:U_DVI|lampcount[12]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; vga_syncgen:U_DVI|lampcount[11]                   ; vga_syncgen:U_DVI|lampcount[11]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.776 ; vga_syncgen:U_DVI|lampcount[8]                    ; vga_syncgen:U_DVI|cb_rout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.069      ;
; 0.776 ; vga_syncgen:U_DVI|lampcount[11]                   ; vga_syncgen:U_DVI|cb_rout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.069      ;
; 0.776 ; vga_syncgen:U_DVI|lampcount[12]                   ; vga_syncgen:U_DVI|cb_rout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.069      ;
; 0.780 ; vga_syncgen:U_DVI|areastate.BLUELAMP              ; vga_syncgen:U_DVI|areastate.RIGHTBAND6              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.074      ;
; 0.783 ; vga_syncgen:U_DVI|vcount[7]                       ; vga_syncgen:U_DVI|vcount[7]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; vga_syncgen:U_DVI|vcount[5]                       ; vga_syncgen:U_DVI|vcount[5]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.077      ;
; 0.789 ; vga_syncgen:U_DVI|vcount[4]                       ; vga_syncgen:U_DVI|vcount[4]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.792 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[0] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.085      ;
; 0.798 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.GRAY                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.091      ;
; 0.809 ; vga_syncgen:U_DVI|areastate.RED                   ; vga_syncgen:U_DVI|areastate.BLUE                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.102      ;
; 0.815 ; vga_syncgen:U_DVI|areastate.LEFTBAND1             ; vga_syncgen:U_DVI|areastate.WHITE                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.108      ;
; 0.821 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.YELLOW                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.114      ;
; 0.882 ; vga_syncgen:U_DVI|areastate.WHITE                 ; vga_syncgen:U_DVI|areastate.YELLOW                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.175      ;
; 0.956 ; vga_syncgen:U_DVI|vcount[8]                       ; vga_syncgen:U_DVI|vcount[8]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.249      ;
; 0.957 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[2]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.250      ;
; 0.958 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[3]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.251      ;
; 0.959 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[9]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.252      ;
; 0.961 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.254      ;
; 0.973 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[6] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.266      ;
; 0.982 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[0]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.275      ;
; 0.982 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.275      ;
; 0.986 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.279      ;
; 0.988 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.281      ;
; 1.013 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.324      ;
; 1.021 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[5] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.312      ;
; 1.034 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.326      ;
; 1.035 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.329      ;
; 1.035 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.329      ;
; 1.035 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.329      ;
; 1.049 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[2] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.328      ;
; 1.063 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.374      ;
; 1.067 ; vga_syncgen:U_DVI|cb_bout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.359      ;
; 1.091 ; vga_syncgen:U_DVI|lampcount[6]                    ; vga_syncgen:U_DVI|lampcount[7]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; vga_syncgen:U_DVI|lampcount[4]                    ; vga_syncgen:U_DVI|lampcount[5]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.384      ;
; 1.095 ; vga_syncgen:U_DVI|cb_bout_reg[3]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[3]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.387      ;
; 1.100 ; vga_syncgen:U_DVI|lampcount[5]                    ; vga_syncgen:U_DVI|lampcount[6]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; vga_syncgen:U_DVI|lampcount[3]                    ; vga_syncgen:U_DVI|lampcount[4]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; vga_syncgen:U_DVI|lampcount[7]                    ; vga_syncgen:U_DVI|lampcount[8]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.394      ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                            ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.500 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.578 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.871      ;
; 0.582 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.875      ;
; 0.582 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.875      ;
; 0.583 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.177      ; 1.016      ;
; 0.611 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.177      ; 1.018      ;
; 0.612 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.177      ; 1.019      ;
; 0.624 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.917      ;
; 0.624 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.917      ;
; 0.625 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.625 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.919      ;
; 0.632 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.926      ;
; 0.640 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.644 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.649 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.943      ;
; 0.659 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.181      ; 1.070      ;
; 0.680 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.156      ; 1.066      ;
; 0.686 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.190      ; 1.106      ;
; 0.688 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.981      ;
; 0.736 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.177      ; 1.143      ;
; 0.740 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.765 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.060      ;
; 0.776 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.177      ; 1.183      ;
; 0.841 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.134      ;
; 0.854 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.190      ; 1.274      ;
; 0.855 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.174      ; 1.259      ;
; 0.862 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.155      ;
; 0.865 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.158      ;
; 0.866 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.159      ;
; 0.868 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.161      ;
; 0.872 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.284      ;
; 0.872 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.165      ;
; 0.873 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.165      ; 1.268      ;
; 0.910 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.322      ;
; 0.913 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.181      ; 1.324      ;
; 0.918 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.177      ; 1.325      ;
; 0.923 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.216      ;
; 0.932 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.174      ; 1.336      ;
; 0.939 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.190      ; 1.359      ;
; 0.942 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.190      ; 1.362      ;
; 0.944 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.190      ; 1.364      ;
; 0.959 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.156      ; 1.345      ;
; 0.992 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.190      ; 1.412      ;
; 0.993 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.190      ; 1.413      ;
; 1.179 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.159      ; 1.568      ;
; 1.191 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.186      ; 1.607      ;
; 1.205 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.467      ;
; 1.208 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.159      ; 1.597      ;
; 1.208 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.155      ; 1.593      ;
; 1.224 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.636      ;
; 1.231 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.643      ;
; 1.238 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 1.563      ;
; 1.238 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 1.563      ;
; 1.240 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 1.565      ;
; 1.242 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 1.567      ;
; 1.242 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 1.567      ;
; 1.243 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 1.568      ;
; 1.243 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 1.568      ;
; 1.244 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 1.569      ;
; 1.268 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.190      ; 1.688      ;
; 1.279 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.182      ; 1.691      ;
; 1.588 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.890      ;
; 1.589 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.891      ;
; 1.590 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.892      ;
; 1.590 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.892      ;
; 1.591 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.893      ;
; 1.592 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.894      ;
; 1.595 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.897      ;
; 1.596 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.898      ;
; 1.620 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.922      ;
; 1.861 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.028      ;
; 1.897 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.199      ;
; 1.897 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.199      ;
; 2.000 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.174      ;
; 2.097 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 2.241      ;
; 2.109 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.282      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 11.198 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 0.988      ;
; 11.199 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 0.989      ;
; 11.205 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 0.995      ;
; 11.226 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 1.016      ;
; 11.226 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 1.016      ;
; 11.228 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 1.018      ;
; 11.229 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 1.019      ;
; 11.405 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 1.195      ;
; 11.452 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 1.242      ;
; 11.453 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.522    ; 1.243      ;
; 11.515 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.525    ; 1.302      ;
; 11.528 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.530    ; 1.310      ;
; 11.538 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.530    ; 1.320      ;
; 11.546 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.530    ; 1.328      ;
; 11.548 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.530    ; 1.330      ;
; 11.557 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.530    ; 1.339      ;
; 11.561 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.524    ; 1.349      ;
; 11.749 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.525    ; 1.536      ;
; 11.785 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.530    ; 1.567      ;
; 11.809 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.530    ; 1.591      ;
; 11.835 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.519    ; 1.628      ;
; 11.836 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.519    ; 1.629      ;
; 11.836 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.519    ; 1.629      ;
; 11.843 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.507    ; 1.648      ;
; 11.880 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.519    ; 1.673      ;
; 11.891 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.519    ; 1.684      ;
; 11.955 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.526    ; 1.741      ;
; 11.983 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.526    ; 1.769      ;
; 12.054 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.519    ; 1.847      ;
; 12.087 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -10.519    ; 1.880      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                                                             ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ;
; 3.681 ; 3.901        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                                                             ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                                                             ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                                                             ;
; 3.688 ; 3.908        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ;
; 3.689 ; 3.909        ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ;
; 3.801 ; 3.954        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.801 ; 3.954        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.801 ; 3.954        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.801 ; 3.954        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.801 ; 3.954        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.801 ; 3.954        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.807 ; 3.965        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.807 ; 3.965        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.807 ; 3.965        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.807 ; 3.965        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.808 ; 3.966        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.808 ; 3.966        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.808 ; 3.966        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.808 ; 3.966        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.808 ; 3.966        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.809 ; 3.962        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.809 ; 3.962        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.809 ; 3.962        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.809 ; 3.962        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.809 ; 3.967        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.810 ; 3.963        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.810 ; 3.963        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.810 ; 3.963        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.810 ; 3.963        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.810 ; 3.963        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.811 ; 3.964        ; 0.153          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.817 ; 3.975        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.817 ; 3.975        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.817 ; 3.975        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.817 ; 3.975        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.817 ; 3.975        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.817 ; 3.975        ; 0.158          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ;
; 3.830 ; 4.018        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ;
; 3.832 ; 4.020        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ;
; 3.832 ; 4.020        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ;
; 3.832 ; 4.020        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ;
; 3.832 ; 4.020        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ;
; 3.832 ; 4.020        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ;
; 3.832 ; 4.020        ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------+
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ;
; 19.542 ; 19.762       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[1]      ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[2]      ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[3]      ;
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[4]      ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.BLUELAMP                ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.GREENLAMP               ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND2               ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND3               ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND4               ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND5               ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND6               ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.REDLAMP                 ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND2              ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND3              ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND4              ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND6              ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.WHITELAMP               ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_bout_reg[0]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_bout_reg[3]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_bout_reg[4]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[0]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[3]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[4]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[1]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[2]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[5]                    ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|vblank_reg                        ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]    ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[0]   ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[0]                    ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[3]                    ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[4]                    ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[0]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[1]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[2]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[3]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[4]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[5]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[6]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[7]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[8]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[9]                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hsync_reg                         ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[10]                     ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[11]                     ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[12]                     ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[13]                     ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[14]                     ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[15]                     ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[3]                      ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[4]                      ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[5]                      ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[6]                      ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[7]                      ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[8]                      ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[9]                      ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[1]      ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[2]      ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[1]   ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[3]   ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[4]   ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[5]   ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[6]   ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[7]   ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[8]   ;
; 19.547 ; 19.767       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND5              ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[3]      ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[4]      ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[1]      ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[2]      ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[3]      ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[4]      ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[0]   ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[1]   ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[2]   ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[3]   ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[4]   ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[5]   ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[6]   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 19.543 ; 19.763       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]                                  ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]                                  ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]                                  ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]                                  ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]                                  ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]                                  ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]                                  ;
; 19.544 ; 19.764       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]                                  ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]                                  ;
; 19.545 ; 19.765       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]                                  ;
; 19.546 ; 19.766       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]                                  ;
; 19.548 ; 19.768       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]                                  ;
; 19.549 ; 19.769       ; 0.220          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]                                  ;
; 19.688 ; 19.876       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]                                  ;
; 19.688 ; 19.876       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]                                  ;
; 19.689 ; 19.877       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]                                  ;
; 19.689 ; 19.877       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]                                  ;
; 19.689 ; 19.877       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]                                  ;
; 19.689 ; 19.877       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]                                  ;
; 19.689 ; 19.877       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]                                  ;
; 19.689 ; 19.877       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]                                  ;
; 19.689 ; 19.877       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]                                  ;
; 19.690 ; 19.878       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]                                  ;
; 19.691 ; 19.879       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]                                  ;
; 19.691 ; 19.879       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]                                  ;
; 19.691 ; 19.879       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]                                  ;
; 19.692 ; 19.880       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]                                  ;
; 19.692 ; 19.880       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]                                  ;
; 19.692 ; 19.880       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]                                  ;
; 19.692 ; 19.880       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]                                  ;
; 19.692 ; 19.880       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]                                  ;
; 19.692 ; 19.880       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]                                  ;
; 19.692 ; 19.880       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]                                  ;
; 19.693 ; 19.881       ; 0.188          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]                                  ;
; 19.790 ; 19.790       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.790 ; 19.790       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[0]|clk                                                             ;
; 19.813 ; 19.813       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[0]|clk                                                             ;
; 19.813 ; 19.813       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[1]|clk                                                             ;
; 19.813 ; 19.813       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[2]|clk                                                             ;
; 19.813 ; 19.813       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[3]|clk                                                             ;
; 19.813 ; 19.813       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[5]|clk                                                             ;
; 19.813 ; 19.813       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[7]|clk                                                             ;
; 19.813 ; 19.813       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[9]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[4]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[8]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[6]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[2]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[4]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[6]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[8]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[9]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[2]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[4]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[6]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[8]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[9]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[0]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[1]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[3]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[5]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[7]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[1]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[3]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[5]|clk                                                             ;
; 19.818 ; 19.818       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[7]|clk                                                             ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[1]|clk                                                             ;
; 19.828 ; 19.828       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[7]|clk                                                             ;
; 19.829 ; 19.829       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[0]|clk                                                             ;
; 19.829 ; 19.829       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[1]|clk                                                             ;
; 19.829 ; 19.829       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[3]|clk                                                             ;
; 19.829 ; 19.829       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[5]|clk                                                             ;
; 19.829 ; 19.829       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[7]|clk                                                             ;
; 19.829 ; 19.829       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[3]|clk                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; TMDS_CLOCKn ; CLOCK_50   ; -7.144 ; -7.161 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -7.144 ; -7.161 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -7.144 ; -7.161 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -7.123 ; -7.155 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -7.123 ; -7.155 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -7.123 ; -7.155 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -7.123 ; -7.155 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -7.129 ; -7.161 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKn ; CLOCK_50   ; -7.175 ; -7.193 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -7.175 ; -7.193 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -7.175 ; -7.193 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -7.160 ; -7.192 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -7.160 ; -7.192 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -7.160 ; -7.192 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -7.160 ; -7.192 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -7.167 ; -7.199 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; TMDS_CLOCKn ; CLOCK_50   ; -8.003 ; -8.019 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -8.003 ; -8.019 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -8.003 ; -8.019 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -7.980 ; -8.012 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -7.980 ; -8.012 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -7.980 ; -8.012 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -7.980 ; -8.012 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -7.986 ; -8.018 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKn ; CLOCK_50   ; -8.032 ; -8.051 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -8.032 ; -8.051 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -8.032 ; -8.051 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -8.016 ; -8.048 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -8.016 ; -8.048 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -8.016 ; -8.048 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -8.016 ; -8.048 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -8.023 ; -8.055 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+------------+-----------------+----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                           ; Note ;
+------------+-----------------+----------------------------------------------------------------------+------+
; 91.07 MHz  ; 91.07 MHz       ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ;      ;
; 301.66 MHz ; 301.66 MHz      ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 4.614  ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 28.192 ; 0.000         ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 28.666 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 0.401 ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.469 ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 9.598 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 3.681  ; 0.000         ;
; CLOCK_50                                                             ; 9.855  ; 0.000         ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 19.539 ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 19.541 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                            ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 4.614 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.106     ; 2.676      ;
; 4.653 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 2.780      ;
; 4.677 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.106     ; 2.613      ;
; 4.714 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 2.719      ;
; 4.719 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 2.714      ;
; 4.772 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 2.958      ;
; 4.825 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.075     ; 2.904      ;
; 4.845 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.083     ; 2.468      ;
; 4.855 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 2.875      ;
; 4.865 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.106     ; 2.834      ;
; 4.983 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.105     ; 2.716      ;
; 5.074 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 2.358      ;
; 5.289 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.088     ; 2.137      ;
; 5.294 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.106     ; 2.405      ;
; 5.390 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.106     ; 2.309      ;
; 5.414 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.081     ; 2.309      ;
; 5.626 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 2.241      ;
; 5.673 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 2.194      ;
; 5.959 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.908      ;
; 5.980 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.887      ;
; 5.981 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.886      ;
; 5.985 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.882      ;
; 5.986 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.881      ;
; 5.987 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.880      ;
; 5.988 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.879      ;
; 5.988 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.879      ;
; 5.990 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.064     ; 1.877      ;
; 6.022 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.158     ; 1.751      ;
; 6.047 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.148     ; 1.736      ;
; 6.075 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.158     ; 1.698      ;
; 6.083 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.158     ; 1.690      ;
; 6.098 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.154     ; 1.679      ;
; 6.100 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.179     ; 1.652      ;
; 6.111 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.184     ; 1.636      ;
; 6.114 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.179     ; 1.638      ;
; 6.323 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.043     ; 1.565      ;
; 6.325 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.043     ; 1.563      ;
; 6.328 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.043     ; 1.560      ;
; 6.329 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.043     ; 1.559      ;
; 6.337 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.043     ; 1.551      ;
; 6.337 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.043     ; 1.551      ;
; 6.338 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.043     ; 1.550      ;
; 6.341 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.103     ; 1.487      ;
; 6.342 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.043     ; 1.546      ;
; 6.356 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.148     ; 1.427      ;
; 6.357 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.148     ; 1.426      ;
; 6.374 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.182     ; 1.375      ;
; 6.388 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.165     ; 1.378      ;
; 6.389 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.148     ; 1.394      ;
; 6.392 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.148     ; 1.391      ;
; 6.401 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.148     ; 1.382      ;
; 6.410 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.162     ; 1.359      ;
; 6.414 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.158     ; 1.359      ;
; 6.415 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.156     ; 1.360      ;
; 6.432 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.165     ; 1.334      ;
; 6.470 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.172     ; 1.289      ;
; 6.470 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.158     ; 1.303      ;
; 6.537 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.148     ; 1.246      ;
; 6.593 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.162     ; 1.176      ;
; 6.593 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.266      ;
; 6.598 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.261      ;
; 6.625 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.234      ;
; 6.629 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.230      ;
; 6.631 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.228      ;
; 6.633 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.226      ;
; 6.640 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.162     ; 1.129      ;
; 6.659 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.200      ;
; 6.688 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.148     ; 1.095      ;
; 6.699 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.182     ; 1.050      ;
; 6.708 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.151      ;
; 6.710 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.149      ;
; 6.714 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.145      ;
; 6.714 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 1.143      ;
; 6.715 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.144      ;
; 6.718 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.156     ; 1.057      ;
; 6.739 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.162     ; 1.030      ;
; 6.742 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.162     ; 1.027      ;
; 6.744 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.162     ; 1.025      ;
; 6.781 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 1.076      ;
; 6.784 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.075      ;
; 6.784 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.075      ;
; 6.790 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.069      ;
; 6.790 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.069      ;
; 6.791 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.068      ;
; 6.791 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 1.068      ;
; 6.875 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.984      ;
; 6.879 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 0.978      ;
; 6.888 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 0.969      ;
; 6.889 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 0.968      ;
; 6.890 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 0.967      ;
; 6.890 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.969      ;
; 6.890 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.969      ;
; 6.891 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.968      ;
; 6.892 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.967      ;
; 6.892 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.967      ;
; 6.892 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.967      ;
; 6.892 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.074     ; 0.965      ;
; 6.893 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.966      ;
; 6.893 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.966      ;
; 6.894 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.072     ; 0.965      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 28.192 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.887      ;
; 28.228 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.851      ;
; 28.268 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.524     ; 1.807      ;
; 28.310 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.524     ; 1.765      ;
; 28.328 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.751      ;
; 28.337 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.742      ;
; 28.364 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.510     ; 1.725      ;
; 28.383 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.696      ;
; 28.390 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.689      ;
; 28.400 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.679      ;
; 28.489 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.527     ; 1.583      ;
; 28.526 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.527     ; 1.546      ;
; 28.560 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.524     ; 1.515      ;
; 28.695 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.523     ; 1.381      ;
; 28.700 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.527     ; 1.372      ;
; 28.703 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.527     ; 1.369      ;
; 28.713 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.527     ; 1.359      ;
; 28.714 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.527     ; 1.358      ;
; 28.727 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.527     ; 1.345      ;
; 28.743 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.524     ; 1.332      ;
; 28.871 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.208      ;
; 28.872 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.207      ;
; 28.922 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.157      ;
; 29.048 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.031      ;
; 29.052 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.027      ;
; 29.053 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.026      ;
; 29.054 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 1.025      ;
; 29.083 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 0.996      ;
; 29.087 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 0.992      ;
; 29.089 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -9.520     ; 0.990      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+--------+---------------------------------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 28.666 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.904     ;
; 28.666 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.904     ;
; 28.666 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.904     ;
; 28.715 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.069     ; 10.865     ;
; 28.715 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.069     ; 10.865     ;
; 28.715 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.069     ; 10.865     ;
; 28.838 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.741     ;
; 28.838 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.741     ;
; 28.838 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.741     ;
; 28.874 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.696     ;
; 28.874 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.696     ;
; 28.874 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.696     ;
; 28.903 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.676     ;
; 28.903 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.676     ;
; 28.903 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.676     ;
; 28.937 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.633     ;
; 28.937 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.633     ;
; 28.937 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.633     ;
; 28.997 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.573     ;
; 28.997 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.573     ;
; 28.997 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.573     ;
; 29.017 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.553     ;
; 29.017 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.553     ;
; 29.017 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.553     ;
; 29.021 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.549     ;
; 29.021 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.549     ;
; 29.021 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.549     ;
; 29.127 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.452     ;
; 29.127 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.452     ;
; 29.127 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.070     ; 10.452     ;
; 29.139 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.431     ;
; 29.139 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.431     ;
; 29.139 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.431     ;
; 29.166 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.059     ; 10.424     ;
; 29.166 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.059     ; 10.424     ;
; 29.166 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.059     ; 10.424     ;
; 29.194 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.376     ;
; 29.194 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.376     ;
; 29.194 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.376     ;
; 29.225 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.352     ;
; 29.225 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.352     ;
; 29.225 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.352     ;
; 29.289 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.300     ;
; 29.289 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.300     ;
; 29.289 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.300     ;
; 29.352 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.212     ;
; 29.352 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.212     ;
; 29.352 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.212     ;
; 29.354 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.235     ;
; 29.354 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.235     ;
; 29.354 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.235     ;
; 29.384 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.180     ;
; 29.384 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.180     ;
; 29.384 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.180     ;
; 29.431 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.069     ; 10.149     ;
; 29.431 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.069     ; 10.149     ;
; 29.431 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.069     ; 10.149     ;
; 29.433 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.144     ;
; 29.433 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.144     ;
; 29.433 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.144     ;
; 29.452 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.125     ;
; 29.452 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.125     ;
; 29.452 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.125     ;
; 29.472 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.093     ; 10.084     ;
; 29.472 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.093     ; 10.084     ;
; 29.472 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.093     ; 10.084     ;
; 29.479 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.091     ;
; 29.479 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.091     ;
; 29.479 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.079     ; 10.091     ;
; 29.480 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.062     ; 10.107     ;
; 29.480 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.062     ; 10.107     ;
; 29.480 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.062     ; 10.107     ;
; 29.485 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.093     ; 10.071     ;
; 29.485 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.093     ; 10.071     ;
; 29.485 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.093     ; 10.071     ;
; 29.496 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.081     ;
; 29.496 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.081     ;
; 29.496 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.081     ;
; 29.512 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.062     ; 10.075     ;
; 29.512 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.062     ; 10.075     ;
; 29.512 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.062     ; 10.075     ;
; 29.515 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.073     ; 10.061     ;
; 29.515 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.073     ; 10.061     ;
; 29.515 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.073     ; 10.061     ;
; 29.543 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|areastate.RED  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.088     ; 10.018     ;
; 29.556 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.021     ;
; 29.556 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.021     ;
; 29.556 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.021     ;
; 29.564 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_gout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.000     ;
; 29.564 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_gout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.000     ;
; 29.564 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_gout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.085     ; 10.000     ;
; 29.575 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|areastate.RED  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.088     ; 9.986      ;
; 29.576 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.001     ;
; 29.576 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.001     ;
; 29.576 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_rout_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 10.001     ;
; 29.578 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.011     ;
; 29.578 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.011     ;
; 29.578 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.060     ; 10.011     ;
; 29.580 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 9.997      ;
; 29.580 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.072     ; 9.997      ;
+--------+---------------------------------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_syncgen:U_DVI|areastate.RIGHTBAND6            ; vga_syncgen:U_DVI|areastate.RIGHTBAND6              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.BLUELAMP              ; vga_syncgen:U_DVI|areastate.BLUELAMP                ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.LEFTBAND6             ; vga_syncgen:U_DVI|areastate.LEFTBAND6               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.LEFTBAND5             ; vga_syncgen:U_DVI|areastate.LEFTBAND5               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.RIGHTBAND5            ; vga_syncgen:U_DVI|areastate.RIGHTBAND5              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.GREENLAMP             ; vga_syncgen:U_DVI|areastate.GREENLAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.REDLAMP               ; vga_syncgen:U_DVI|areastate.REDLAMP                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.LEFTBAND4             ; vga_syncgen:U_DVI|areastate.LEFTBAND4               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.WHITELAMP             ; vga_syncgen:U_DVI|areastate.WHITELAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.LEFTBAND3             ; vga_syncgen:U_DVI|areastate.LEFTBAND3               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|vblank_reg                      ; vga_syncgen:U_DVI|vblank_reg                        ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|cb_bout_reg[7]                  ; vga_syncgen:U_DVI|cb_bout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.CYAN                  ; vga_syncgen:U_DVI|areastate.CYAN                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.GREEN                 ; vga_syncgen:U_DVI|areastate.GREEN                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.RIGHTBAND4            ; vga_syncgen:U_DVI|areastate.RIGHTBAND4              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|areastate.RIGHTBAND3              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.LEFTBAND2             ; vga_syncgen:U_DVI|areastate.LEFTBAND2               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|areastate.RIGHTBAND2              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_syncgen:U_DVI|hsync_reg                       ; vga_syncgen:U_DVI|hsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|vsync_reg                       ; vga_syncgen:U_DVI|vsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|areastate.MAGENTA               ; vga_syncgen:U_DVI|areastate.MAGENTA                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|areastate.RED                   ; vga_syncgen:U_DVI|areastate.RED                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|areastate.GRAY                  ; vga_syncgen:U_DVI|areastate.GRAY                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.FULLWHITE               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|areastate.LEFTBAND1             ; vga_syncgen:U_DVI|areastate.LEFTBAND1               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|areastate.RIGHTBAND1            ; vga_syncgen:U_DVI|areastate.RIGHTBAND1              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|areastate.BLUE                  ; vga_syncgen:U_DVI|areastate.BLUE                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|areastate.WHITE                 ; vga_syncgen:U_DVI|areastate.WHITE                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|hblank_reg                      ; vga_syncgen:U_DVI|hblank_reg                        ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|cb_rout_reg[7]                  ; vga_syncgen:U_DVI|cb_rout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_syncgen:U_DVI|cb_gout_reg[7]                  ; vga_syncgen:U_DVI|cb_gout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.471 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.631 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.897      ;
; 0.634 ; vga_syncgen:U_DVI|areastate.LEFTBAND5             ; vga_syncgen:U_DVI|areastate.GREENLAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.902      ;
; 0.645 ; vga_syncgen:U_DVI|hsync_reg                       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.649 ; vga_syncgen:U_DVI|vsync_reg                       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[1]    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.916      ;
; 0.662 ; vga_syncgen:U_DVI|cb_gout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[0]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.929      ;
; 0.665 ; vga_syncgen:U_DVI|cb_gout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.932      ;
; 0.684 ; vga_syncgen:U_DVI|lampcount[6]                    ; vga_syncgen:U_DVI|lampcount[6]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; vga_syncgen:U_DVI|lampcount[4]                    ; vga_syncgen:U_DVI|lampcount[4]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.953      ;
; 0.687 ; vga_syncgen:U_DVI|lampcount[7]                    ; vga_syncgen:U_DVI|lampcount[7]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; vga_syncgen:U_DVI|lampcount[5]                    ; vga_syncgen:U_DVI|lampcount[5]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.696 ; vga_syncgen:U_DVI|areastate.LEFTBAND6             ; vga_syncgen:U_DVI|areastate.BLUELAMP                ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; vga_syncgen:U_DVI|areastate.LEFTBAND3             ; vga_syncgen:U_DVI|areastate.WHITELAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; vga_syncgen:U_DVI|areastate.LEFTBAND4             ; vga_syncgen:U_DVI|areastate.REDLAMP                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.704 ; vga_syncgen:U_DVI|hcount[3]                       ; vga_syncgen:U_DVI|hcount[3]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.706 ; vga_syncgen:U_DVI|cb_gout_reg[6]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[6]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_syncgen:U_DVI|lampcount[14]                   ; vga_syncgen:U_DVI|lampcount[14]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_syncgen:U_DVI|hcount[1]                       ; vga_syncgen:U_DVI|hcount[1]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; vga_syncgen:U_DVI|lampcount[9]                    ; vga_syncgen:U_DVI|lampcount[9]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_syncgen:U_DVI|hcount[7]                       ; vga_syncgen:U_DVI|hcount[7]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; vga_syncgen:U_DVI|vcount[1]                       ; vga_syncgen:U_DVI|vcount[1]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vga_syncgen:U_DVI|lampcount[10]                   ; vga_syncgen:U_DVI|lampcount[10]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; vga_syncgen:U_DVI|hcount[4]                       ; vga_syncgen:U_DVI|hcount[4]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; vga_syncgen:U_DVI|hcount[2]                       ; vga_syncgen:U_DVI|hcount[2]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; vga_syncgen:U_DVI|lampcount[13]                   ; vga_syncgen:U_DVI|lampcount[13]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; vga_syncgen:U_DVI|lampcount[3]                    ; vga_syncgen:U_DVI|lampcount[3]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; vga_syncgen:U_DVI|lampcount[15]                   ; vga_syncgen:U_DVI|lampcount[15]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; vga_syncgen:U_DVI|lampcount[8]                    ; vga_syncgen:U_DVI|lampcount[8]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.717 ; vga_syncgen:U_DVI|lampcount[12]                   ; vga_syncgen:U_DVI|lampcount[12]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; vga_syncgen:U_DVI|vcount[6]                       ; vga_syncgen:U_DVI|vcount[6]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; vga_syncgen:U_DVI|lampcount[8]                    ; vga_syncgen:U_DVI|cb_rout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; vga_syncgen:U_DVI|lampcount[11]                   ; vga_syncgen:U_DVI|lampcount[11]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; vga_syncgen:U_DVI|lampcount[11]                   ; vga_syncgen:U_DVI|cb_rout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.990      ;
; 0.722 ; vga_syncgen:U_DVI|lampcount[12]                   ; vga_syncgen:U_DVI|cb_rout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.990      ;
; 0.727 ; vga_syncgen:U_DVI|vcount[7]                       ; vga_syncgen:U_DVI|vcount[7]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.994      ;
; 0.727 ; vga_syncgen:U_DVI|areastate.BLUELAMP              ; vga_syncgen:U_DVI|areastate.RIGHTBAND6              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.995      ;
; 0.730 ; vga_syncgen:U_DVI|vcount[5]                       ; vga_syncgen:U_DVI|vcount[5]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.997      ;
; 0.733 ; vga_syncgen:U_DVI|vcount[4]                       ; vga_syncgen:U_DVI|vcount[4]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.000      ;
; 0.739 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[0] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.007      ;
; 0.750 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.GRAY                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.017      ;
; 0.752 ; vga_syncgen:U_DVI|areastate.LEFTBAND1             ; vga_syncgen:U_DVI|areastate.WHITE                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.019      ;
; 0.754 ; vga_syncgen:U_DVI|areastate.RED                   ; vga_syncgen:U_DVI|areastate.BLUE                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.021      ;
; 0.775 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.YELLOW                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.042      ;
; 0.816 ; vga_syncgen:U_DVI|areastate.WHITE                 ; vga_syncgen:U_DVI|areastate.YELLOW                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.083      ;
; 0.868 ; vga_syncgen:U_DVI|vcount[8]                       ; vga_syncgen:U_DVI|vcount[8]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.135      ;
; 0.873 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[2]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.140      ;
; 0.875 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[9]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.142      ;
; 0.875 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[3]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.142      ;
; 0.877 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.144      ;
; 0.884 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[6] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.151      ;
; 0.896 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.164      ;
; 0.899 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.167      ;
; 0.901 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[0]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.168      ;
; 0.902 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.170      ;
; 0.911 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[5] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.176      ;
; 0.920 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.186      ;
; 0.935 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[2] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.188      ;
; 0.951 ; vga_syncgen:U_DVI|cb_bout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.219      ;
; 0.957 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.242      ;
; 0.961 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.229      ;
; 0.961 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.229      ;
; 0.961 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.229      ;
; 0.974 ; vga_syncgen:U_DVI|cb_bout_reg[3]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[3]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.242      ;
; 0.988 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.273      ;
; 1.005 ; vga_syncgen:U_DVI|lampcount[3]                    ; vga_syncgen:U_DVI|lampcount[4]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; vga_syncgen:U_DVI|lampcount[5]                    ; vga_syncgen:U_DVI|lampcount[6]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; vga_syncgen:U_DVI|lampcount[6]                    ; vga_syncgen:U_DVI|lampcount[7]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; vga_syncgen:U_DVI|lampcount[7]                    ; vga_syncgen:U_DVI|lampcount[8]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.275      ;
; 1.009 ; vga_syncgen:U_DVI|lampcount[4]                    ; vga_syncgen:U_DVI|lampcount[5]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.277      ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                            ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.469 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.541 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.808      ;
; 0.544 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.154      ; 0.911      ;
; 0.544 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.811      ;
; 0.544 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.811      ;
; 0.545 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.812      ;
; 0.546 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.154      ; 0.913      ;
; 0.547 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.154      ; 0.914      ;
; 0.578 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.845      ;
; 0.578 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.847      ;
; 0.579 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.579 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.586 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.855      ;
; 0.596 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 0.975      ;
; 0.606 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.875      ;
; 0.611 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.878      ;
; 0.621 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.135      ; 0.969      ;
; 0.623 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.168      ; 1.004      ;
; 0.684 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.154      ; 1.051      ;
; 0.687 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.956      ;
; 0.688 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.709 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.154      ; 1.076      ;
; 0.715 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.984      ;
; 0.719 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.760 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.151      ; 1.124      ;
; 0.785 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.052      ;
; 0.788 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.162      ; 1.163      ;
; 0.798 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.145      ; 1.156      ;
; 0.807 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.168      ; 1.188      ;
; 0.807 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.162      ; 1.182      ;
; 0.808 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.075      ;
; 0.808 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.075      ;
; 0.809 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.076      ;
; 0.811 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.160      ; 1.184      ;
; 0.811 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.078      ;
; 0.815 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.082      ;
; 0.824 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.154      ; 1.191      ;
; 0.830 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.151      ; 1.194      ;
; 0.868 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.135      ;
; 0.878 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.168      ; 1.259      ;
; 0.886 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.168      ; 1.267      ;
; 0.889 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.168      ; 1.270      ;
; 0.903 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.168      ; 1.284      ;
; 0.904 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.135      ; 1.252      ;
; 0.905 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.168      ; 1.286      ;
; 1.056 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.139      ; 1.408      ;
; 1.065 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.162      ; 1.440      ;
; 1.083 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.139      ; 1.435      ;
; 1.083 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.134      ; 1.430      ;
; 1.086 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.324      ;
; 1.091 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.162      ; 1.466      ;
; 1.098 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.162      ; 1.473      ;
; 1.133 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.168      ; 1.514      ;
; 1.138 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.162      ; 1.513      ;
; 1.142 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.440      ;
; 1.144 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.442      ;
; 1.147 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.445      ;
; 1.148 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.446      ;
; 1.169 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.467      ;
; 1.173 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.471      ;
; 1.174 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.472      ;
; 1.175 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.473      ;
; 1.485 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.760      ;
; 1.493 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.768      ;
; 1.495 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.770      ;
; 1.495 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.770      ;
; 1.496 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.771      ;
; 1.497 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.772      ;
; 1.498 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.773      ;
; 1.502 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.777      ;
; 1.502 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.777      ;
; 1.673 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.815      ;
; 1.739 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.014      ;
; 1.753 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.028      ;
; 1.803 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.952      ;
; 1.870 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 2.000      ;
; 1.901 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.050      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 9.598  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 0.887      ;
; 9.599  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 0.888      ;
; 9.605  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 0.894      ;
; 9.622  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 0.911      ;
; 9.622  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 0.911      ;
; 9.624  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 0.913      ;
; 9.625  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 0.914      ;
; 9.824  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 1.113      ;
; 9.850  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 1.139      ;
; 9.856  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 1.145      ;
; 9.882  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.008     ; 1.169      ;
; 9.890  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.013     ; 1.172      ;
; 9.898  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.013     ; 1.180      ;
; 9.906  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.013     ; 1.188      ;
; 9.909  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.013     ; 1.191      ;
; 9.915  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.013     ; 1.197      ;
; 9.919  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.006     ; 1.208      ;
; 10.109 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.008     ; 1.396      ;
; 10.139 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.013     ; 1.421      ;
; 10.158 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.013     ; 1.440      ;
; 10.168 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.003     ; 1.460      ;
; 10.170 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.003     ; 1.462      ;
; 10.171 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.003     ; 1.463      ;
; 10.174 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -8.995     ; 1.474      ;
; 10.208 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.003     ; 1.500      ;
; 10.218 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.003     ; 1.510      ;
; 10.293 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.010     ; 1.578      ;
; 10.319 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.010     ; 1.604      ;
; 10.384 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.003     ; 1.676      ;
; 10.413 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -9.003     ; 1.705      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                                                             ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ;
; 3.681 ; 3.897        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                                                             ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                                                             ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                                                             ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ;
; 3.794 ; 3.944        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.794 ; 3.944        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.794 ; 3.944        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.795 ; 3.945        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.795 ; 3.945        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.795 ; 3.945        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.806 ; 3.956        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.806 ; 3.956        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.807 ; 3.957        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.807 ; 3.957        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.807 ; 3.957        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.807 ; 3.957        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.807 ; 3.957        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.808 ; 3.958        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.808 ; 3.958        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.808 ; 3.958        ; 0.150          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.815 ; 3.970        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.815 ; 3.970        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.815 ; 3.970        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.816 ; 3.971        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.816 ; 3.971        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.816 ; 3.971        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.816 ; 3.971        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.816 ; 3.971        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.817 ; 3.972        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.817 ; 3.972        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.829 ; 3.984        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.829 ; 3.984        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.829 ; 3.984        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.985        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.985        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.985        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ;
; 3.839 ; 4.023        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ;
; 3.841 ; 4.025        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ;
; 3.841 ; 4.025        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ;
; 3.841 ; 4.025        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ;
; 3.841 ; 4.025        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ;
; 3.841 ; 4.025        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ;
; 3.841 ; 4.025        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------+
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ;
; 19.539 ; 19.755       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[1]      ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[2]      ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[0]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[1]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[3]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[4]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[5]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[6]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[7]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[8]   ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[1]      ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[2]      ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[3]      ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[4]      ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.BLUELAMP                ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.GREENLAMP               ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND2               ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND3               ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND4               ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND5               ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.LEFTBAND6               ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.REDLAMP                 ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND2              ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND4              ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND6              ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.WHITELAMP               ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_bout_reg[0]                    ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_bout_reg[3]                    ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_bout_reg[4]                    ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[1]                    ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[2]                    ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[5]                    ;
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|vblank_reg                        ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.CYAN                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.GREEN                   ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND3              ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND5              ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_bout_reg[6]                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_bout_reg[7]                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[0]                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[3]                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[4]                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[0]                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[3]                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[4]                    ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[0]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[1]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[2]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[3]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[4]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[5]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[6]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[7]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[8]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[9]                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hsync_reg                         ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[10]                     ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[11]                     ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[12]                     ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[13]                     ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[14]                     ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[15]                     ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[3]                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[4]                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[5]                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[6]                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[7]                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[8]                      ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|lampcount[9]                      ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[1]      ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[2]      ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[3]      ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[4]      ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[0]   ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[1]   ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[2]   ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[3]   ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[4]   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 19.541 ; 19.757       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]                                  ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]                                  ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]                                  ;
; 19.543 ; 19.759       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]                                  ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]                                  ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]                                  ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]                                  ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]                                  ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]                                  ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]                                  ;
; 19.544 ; 19.760       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]                                  ;
; 19.545 ; 19.761       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]                                  ;
; 19.547 ; 19.763       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]                                  ;
; 19.697 ; 19.881       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]                                  ;
; 19.699 ; 19.883       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]                                  ;
; 19.700 ; 19.884       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]                                  ;
; 19.700 ; 19.884       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]                                  ;
; 19.700 ; 19.884       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]                                  ;
; 19.700 ; 19.884       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]                                  ;
; 19.700 ; 19.884       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]                                  ;
; 19.700 ; 19.884       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]                                  ;
; 19.700 ; 19.884       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]                                  ;
; 19.701 ; 19.885       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]                                  ;
; 19.701 ; 19.885       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]                                  ;
; 19.702 ; 19.886       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]                                  ;
; 19.702 ; 19.886       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]                                  ;
; 19.790 ; 19.790       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.790 ; 19.790       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.811 ; 19.811       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[6]|clk                                                             ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[4]|clk                                                             ;
; 19.812 ; 19.812       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[8]|clk                                                             ;
; 19.813 ; 19.813       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[0]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[0]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[1]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[2]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[3]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[5]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[7]|clk                                                             ;
; 19.814 ; 19.814       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[9]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[0]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[1]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[3]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[5]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[7]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[1]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[3]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[5]|clk                                                             ;
; 19.815 ; 19.815       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[7]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[2]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[4]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[6]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[8]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[9]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[2]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[4]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[6]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[8]|clk                                                             ;
; 19.817 ; 19.817       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[9]|clk                                                             ;
; 19.830 ; 19.830       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[2]|clk                                                             ;
; 19.830 ; 19.830       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[4]|clk                                                             ;
; 19.830 ; 19.830       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[6]|clk                                                             ;
; 19.830 ; 19.830       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[8]|clk                                                             ;
; 19.830 ; 19.830       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[9]|clk                                                             ;
; 19.830 ; 19.830       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[2]|clk                                                             ;
; 19.830 ; 19.830       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[4]|clk                                                             ;
; 19.830 ; 19.830       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[6]|clk                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; TMDS_CLOCKn ; CLOCK_50   ; -5.907 ; -5.938 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -5.907 ; -5.938 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -5.907 ; -5.938 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -5.888 ; -5.930 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -5.888 ; -5.930 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -5.888 ; -5.930 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -5.888 ; -5.930 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -5.895 ; -5.937 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKn ; CLOCK_50   ; -5.937 ; -5.965 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -5.937 ; -5.965 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -5.937 ; -5.965 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -5.920 ; -5.961 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -5.920 ; -5.961 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -5.920 ; -5.961 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -5.921 ; -5.962 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -5.928 ; -5.969 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; TMDS_CLOCKn ; CLOCK_50   ; -6.656 ; -6.688 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -6.656 ; -6.688 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -6.656 ; -6.688 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -6.636 ; -6.678 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -6.636 ; -6.678 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -6.636 ; -6.678 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -6.636 ; -6.678 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -6.643 ; -6.685 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKn ; CLOCK_50   ; -6.683 ; -6.712 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -6.683 ; -6.712 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -6.683 ; -6.712 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -6.666 ; -6.708 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -6.666 ; -6.708 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -6.666 ; -6.708 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -6.667 ; -6.709 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -6.674 ; -6.716 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 6.391  ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 33.220 ; 0.000         ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 34.485 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 0.187 ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.192 ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.402 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 3.761  ; 0.000         ;
; CLOCK_50                                                             ; 9.423  ; 0.000         ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 19.620 ; 0.000         ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 19.622 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                            ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 6.391 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 1.299      ;
; 6.401 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 1.289      ;
; 6.432 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.057     ; 1.189      ;
; 6.437 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 1.253      ;
; 6.437 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.057     ; 1.184      ;
; 6.440 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.393      ;
; 6.441 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.392      ;
; 6.442 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.038     ; 1.198      ;
; 6.445 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.388      ;
; 6.540 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.057     ; 1.272      ;
; 6.586 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 1.104      ;
; 6.618 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.056     ; 1.194      ;
; 6.681 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.200      ;
; 6.697 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.184      ;
; 6.710 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.044     ; 0.973      ;
; 6.737 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.057     ; 1.075      ;
; 6.748 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.057     ; 1.064      ;
; 6.761 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.042     ; 1.065      ;
; 6.848 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.033      ;
; 6.848 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.033      ;
; 6.852 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.029      ;
; 6.854 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.027      ;
; 6.855 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.026      ;
; 6.855 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.026      ;
; 6.856 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.025      ;
; 6.858 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.023      ;
; 6.869 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.035     ; 1.012      ;
; 6.997 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 0.839      ;
; 7.006 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.084     ; 0.826      ;
; 7.026 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.084     ; 0.806      ;
; 7.028 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.102     ; 0.786      ;
; 7.029 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.102     ; 0.785      ;
; 7.030 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.084     ; 0.802      ;
; 7.034 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.099     ; 0.783      ;
; 7.040 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.085     ; 0.791      ;
; 7.082 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.017     ; 0.817      ;
; 7.084 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.017     ; 0.815      ;
; 7.086 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.017     ; 0.813      ;
; 7.087 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.017     ; 0.812      ;
; 7.087 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.017     ; 0.812      ;
; 7.088 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.017     ; 0.811      ;
; 7.089 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.017     ; 0.810      ;
; 7.092 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.017     ; 0.807      ;
; 7.135 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 0.701      ;
; 7.137 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 0.699      ;
; 7.139 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.098     ; 0.679      ;
; 7.147 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 0.689      ;
; 7.149 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 0.687      ;
; 7.150 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 0.686      ;
; 7.178 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.058     ; 0.680      ;
; 7.186 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.091     ; 0.639      ;
; 7.192 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.087     ; 0.637      ;
; 7.201 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.084     ; 0.631      ;
; 7.203 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 0.631      ;
; 7.206 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.094     ; 0.616      ;
; 7.208 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.084     ; 0.624      ;
; 7.230 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.091     ; 0.595      ;
; 7.253 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 0.583      ;
; 7.265 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.614      ;
; 7.271 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.608      ;
; 7.277 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.602      ;
; 7.282 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.597      ;
; 7.285 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.087     ; 0.544      ;
; 7.285 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.594      ;
; 7.285 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.594      ;
; 7.293 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.586      ;
; 7.301 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.087     ; 0.528      ;
; 7.305 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.080     ; 0.531      ;
; 7.306 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.098     ; 0.512      ;
; 7.320 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.082     ; 0.514      ;
; 7.335 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.544      ;
; 7.337 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.542      ;
; 7.337 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.542      ;
; 7.337 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.038     ; 0.541      ;
; 7.338 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.541      ;
; 7.359 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.087     ; 0.470      ;
; 7.359 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.087     ; 0.470      ;
; 7.362 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.087     ; 0.467      ;
; 7.366 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.038     ; 0.512      ;
; 7.367 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.512      ;
; 7.367 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.512      ;
; 7.368 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.511      ;
; 7.369 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.510      ;
; 7.369 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.510      ;
; 7.370 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.509      ;
; 7.425 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.038     ; 0.453      ;
; 7.429 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.450      ;
; 7.429 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.038     ; 0.449      ;
; 7.430 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.449      ;
; 7.430 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.038     ; 0.448      ;
; 7.430 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.449      ;
; 7.431 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.038     ; 0.447      ;
; 7.431 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.448      ;
; 7.432 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.447      ;
; 7.432 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.447      ;
; 7.433 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.446      ;
; 7.433 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.038     ; 0.445      ;
; 7.433 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.446      ;
; 7.433 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.446      ;
; 7.433 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 7.929        ; -0.037     ; 0.446      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 33.220 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.484     ; 0.880      ;
; 33.236 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.484     ; 0.864      ;
; 33.267 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.484     ; 0.833      ;
; 33.270 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.484     ; 0.830      ;
; 33.287 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.487     ; 0.810      ;
; 33.291 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.481     ; 0.812      ;
; 33.294 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.484     ; 0.806      ;
; 33.295 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.484     ; 0.805      ;
; 33.295 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.484     ; 0.805      ;
; 33.301 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.487     ; 0.796      ;
; 33.372 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.722      ;
; 33.386 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.708      ;
; 33.398 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.696      ;
; 33.443 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.488     ; 0.653      ;
; 33.449 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.645      ;
; 33.456 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.638      ;
; 33.456 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.638      ;
; 33.460 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.634      ;
; 33.465 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.629      ;
; 33.466 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.490     ; 0.628      ;
; 33.557 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.541      ;
; 33.561 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.537      ;
; 33.577 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.521      ;
; 33.627 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.471      ;
; 33.628 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.470      ;
; 33.630 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.468      ;
; 33.630 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.468      ;
; 33.639 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.459      ;
; 33.643 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.455      ;
; 33.644 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 39.647       ; -5.486     ; 0.454      ;
+--------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 34.485 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 5.108      ;
; 34.485 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 5.108      ;
; 34.485 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 5.108      ;
; 34.592 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 5.001      ;
; 34.592 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 5.001      ;
; 34.592 ; vga_syncgen:U_DVI|hcount[8]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 5.001      ;
; 34.624 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.969      ;
; 34.624 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.969      ;
; 34.624 ; vga_syncgen:U_DVI|hcount[4]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.969      ;
; 34.675 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.918      ;
; 34.675 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.918      ;
; 34.675 ; vga_syncgen:U_DVI|hcount[9]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.918      ;
; 34.681 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.912      ;
; 34.681 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.912      ;
; 34.681 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.912      ;
; 34.687 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.906      ;
; 34.687 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.906      ;
; 34.687 ; vga_syncgen:U_DVI|hcount[3]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.906      ;
; 34.694 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.035     ; 4.905      ;
; 34.694 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.035     ; 4.905      ;
; 34.694 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.035     ; 4.905      ;
; 34.716 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.877      ;
; 34.716 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.877      ;
; 34.716 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.877      ;
; 34.748 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.845      ;
; 34.748 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.845      ;
; 34.748 ; vga_syncgen:U_DVI|hcount[5]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.845      ;
; 34.753 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.031     ; 4.850      ;
; 34.753 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.031     ; 4.850      ;
; 34.753 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.031     ; 4.850      ;
; 34.758 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.839      ;
; 34.758 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.839      ;
; 34.758 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.839      ;
; 34.771 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.826      ;
; 34.771 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.826      ;
; 34.771 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.826      ;
; 34.783 ; vga_syncgen:U_DVI|vblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.049     ; 4.802      ;
; 34.789 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|areastate.RED                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.046     ; 4.799      ;
; 34.795 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|areastate.RED                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.046     ; 4.793      ;
; 34.812 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.772      ;
; 34.812 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.772      ;
; 34.812 ; vga_syncgen:U_DVI|areastate.LEFTBAND6 ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.772      ;
; 34.814 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.770      ;
; 34.814 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.770      ;
; 34.814 ; vga_syncgen:U_DVI|areastate.LEFTBAND5 ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.770      ;
; 34.817 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.033     ; 4.784      ;
; 34.817 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.033     ; 4.784      ;
; 34.817 ; vga_syncgen:U_DVI|vcount[9]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.033     ; 4.784      ;
; 34.826 ; vga_syncgen:U_DVI|vblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.049     ; 4.759      ;
; 34.830 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.033     ; 4.771      ;
; 34.830 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.033     ; 4.771      ;
; 34.830 ; vga_syncgen:U_DVI|vcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.033     ; 4.771      ;
; 34.842 ; vga_syncgen:U_DVI|hblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.043     ; 4.749      ;
; 34.857 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.736      ;
; 34.857 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.736      ;
; 34.857 ; vga_syncgen:U_DVI|hcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.736      ;
; 34.882 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.722      ;
; 34.882 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.722      ;
; 34.882 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.722      ;
; 34.885 ; vga_syncgen:U_DVI|hblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.043     ; 4.706      ;
; 34.888 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.716      ;
; 34.888 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.716      ;
; 34.888 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.716      ;
; 34.894 ; vga_syncgen:U_DVI|vblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.690      ;
; 34.897 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|areastate.RED                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.046     ; 4.691      ;
; 34.909 ; vga_syncgen:U_DVI|areastate.LEFTBAND4 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.675      ;
; 34.909 ; vga_syncgen:U_DVI|areastate.LEFTBAND4 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.675      ;
; 34.909 ; vga_syncgen:U_DVI|areastate.LEFTBAND4 ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.675      ;
; 34.916 ; vga_syncgen:U_DVI|hcount[6]           ; vga_syncgen:U_DVI|areastate.RED                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.046     ; 4.672      ;
; 34.939 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.034     ; 4.661      ;
; 34.939 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.034     ; 4.661      ;
; 34.939 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.034     ; 4.661      ;
; 34.948 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.649      ;
; 34.948 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.649      ;
; 34.948 ; vga_syncgen:U_DVI|vcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.037     ; 4.649      ;
; 34.948 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|areastate.MAGENTA               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.046     ; 4.640      ;
; 34.953 ; vga_syncgen:U_DVI|hblank_reg          ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.044     ; 4.637      ;
; 34.954 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|areastate.MAGENTA               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.046     ; 4.634      ;
; 34.956 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.043     ; 4.635      ;
; 34.956 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.043     ; 4.635      ;
; 34.956 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_gout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.043     ; 4.635      ;
; 34.962 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.043     ; 4.629      ;
; 34.962 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.043     ; 4.629      ;
; 34.962 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.043     ; 4.629      ;
; 34.964 ; vga_syncgen:U_DVI|areastate.LEFTBAND3 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.620      ;
; 34.964 ; vga_syncgen:U_DVI|areastate.LEFTBAND3 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.620      ;
; 34.964 ; vga_syncgen:U_DVI|areastate.LEFTBAND3 ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.050     ; 4.620      ;
; 34.986 ; vga_syncgen:U_DVI|vcount[1]           ; vga_syncgen:U_DVI|cb_bout_reg[6]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.040     ; 4.608      ;
; 34.990 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.614      ;
; 34.990 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.614      ;
; 34.990 ; vga_syncgen:U_DVI|hcount[0]           ; vga_syncgen:U_DVI|cb_rout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.030     ; 4.614      ;
; 34.993 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.600      ;
; 34.993 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.600      ;
; 34.993 ; vga_syncgen:U_DVI|hcount[2]           ; vga_syncgen:U_DVI|cb_bout_reg[5]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.041     ; 4.600      ;
; 35.000 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.035     ; 4.599      ;
; 35.000 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.035     ; 4.599      ;
; 35.000 ; vga_syncgen:U_DVI|vcount[8]           ; vga_syncgen:U_DVI|cb_rout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.035     ; 4.599      ;
; 35.004 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[0]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.036     ; 4.594      ;
; 35.004 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[4]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.036     ; 4.594      ;
; 35.004 ; vga_syncgen:U_DVI|hcount[7]           ; vga_syncgen:U_DVI|cb_gout_reg[3]                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.647       ; -0.036     ; 4.594      ;
+--------+---------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; vga_syncgen:U_DVI|vsync_reg                       ; vga_syncgen:U_DVI|vsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.MAGENTA               ; vga_syncgen:U_DVI|areastate.MAGENTA                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.RED                   ; vga_syncgen:U_DVI|areastate.RED                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.RIGHTBAND6            ; vga_syncgen:U_DVI|areastate.RIGHTBAND6              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.BLUELAMP              ; vga_syncgen:U_DVI|areastate.BLUELAMP                ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.LEFTBAND6             ; vga_syncgen:U_DVI|areastate.LEFTBAND6               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.LEFTBAND5             ; vga_syncgen:U_DVI|areastate.LEFTBAND5               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.RIGHTBAND5            ; vga_syncgen:U_DVI|areastate.RIGHTBAND5              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.GREENLAMP             ; vga_syncgen:U_DVI|areastate.GREENLAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.REDLAMP               ; vga_syncgen:U_DVI|areastate.REDLAMP                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.LEFTBAND4             ; vga_syncgen:U_DVI|areastate.LEFTBAND4               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.WHITELAMP             ; vga_syncgen:U_DVI|areastate.WHITELAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.LEFTBAND3             ; vga_syncgen:U_DVI|areastate.LEFTBAND3               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.GRAY                  ; vga_syncgen:U_DVI|areastate.GRAY                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.FULLWHITE               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.LEFTBAND1             ; vga_syncgen:U_DVI|areastate.LEFTBAND1               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.RIGHTBAND1            ; vga_syncgen:U_DVI|areastate.RIGHTBAND1              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.BLUE                  ; vga_syncgen:U_DVI|areastate.BLUE                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.WHITE                 ; vga_syncgen:U_DVI|areastate.WHITE                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|hblank_reg                      ; vga_syncgen:U_DVI|hblank_reg                        ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|vblank_reg                      ; vga_syncgen:U_DVI|vblank_reg                        ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|cb_rout_reg[7]                  ; vga_syncgen:U_DVI|cb_rout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|cb_gout_reg[7]                  ; vga_syncgen:U_DVI|cb_gout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|cb_bout_reg[7]                  ; vga_syncgen:U_DVI|cb_bout_reg[7]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.CYAN                  ; vga_syncgen:U_DVI|areastate.CYAN                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.GREEN                 ; vga_syncgen:U_DVI|areastate.GREEN                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.RIGHTBAND4            ; vga_syncgen:U_DVI|areastate.RIGHTBAND4              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|areastate.RIGHTBAND3              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.LEFTBAND2             ; vga_syncgen:U_DVI|areastate.LEFTBAND2               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|areastate.RIGHTBAND2              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_syncgen:U_DVI|hsync_reg                       ; vga_syncgen:U_DVI|hsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.206 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.267 ; vga_syncgen:U_DVI|hsync_reg                       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; vga_syncgen:U_DVI|vsync_reg                       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[1]    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.390      ;
; 0.274 ; vga_syncgen:U_DVI|areastate.LEFTBAND5             ; vga_syncgen:U_DVI|areastate.GREENLAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.285 ; vga_syncgen:U_DVI|cb_gout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[0]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.288 ; vga_syncgen:U_DVI|cb_gout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.408      ;
; 0.294 ; vga_syncgen:U_DVI|lampcount[6]                    ; vga_syncgen:U_DVI|lampcount[6]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; vga_syncgen:U_DVI|lampcount[4]                    ; vga_syncgen:U_DVI|lampcount[4]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; vga_syncgen:U_DVI|lampcount[7]                    ; vga_syncgen:U_DVI|lampcount[7]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga_syncgen:U_DVI|lampcount[5]                    ; vga_syncgen:U_DVI|lampcount[5]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.299 ; vga_syncgen:U_DVI|areastate.LEFTBAND3             ; vga_syncgen:U_DVI|areastate.WHITELAMP               ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; vga_syncgen:U_DVI|areastate.LEFTBAND6             ; vga_syncgen:U_DVI|areastate.BLUELAMP                ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; vga_syncgen:U_DVI|areastate.LEFTBAND4             ; vga_syncgen:U_DVI|areastate.REDLAMP                 ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; vga_syncgen:U_DVI|cb_gout_reg[6]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[6]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_syncgen:U_DVI|lampcount[14]                   ; vga_syncgen:U_DVI|lampcount[14]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_syncgen:U_DVI|hcount[3]                       ; vga_syncgen:U_DVI|hcount[3]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_syncgen:U_DVI|hcount[1]                       ; vga_syncgen:U_DVI|hcount[1]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_syncgen:U_DVI|vcount[1]                       ; vga_syncgen:U_DVI|vcount[1]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_syncgen:U_DVI|lampcount[10]                   ; vga_syncgen:U_DVI|lampcount[10]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_syncgen:U_DVI|lampcount[9]                    ; vga_syncgen:U_DVI|lampcount[9]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_syncgen:U_DVI|lampcount[3]                    ; vga_syncgen:U_DVI|lampcount[3]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_syncgen:U_DVI|hcount[7]                       ; vga_syncgen:U_DVI|hcount[7]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vga_syncgen:U_DVI|hcount[4]                       ; vga_syncgen:U_DVI|hcount[4]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_syncgen:U_DVI|hcount[2]                       ; vga_syncgen:U_DVI|hcount[2]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; vga_syncgen:U_DVI|lampcount[15]                   ; vga_syncgen:U_DVI|lampcount[15]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_syncgen:U_DVI|lampcount[13]                   ; vga_syncgen:U_DVI|lampcount[13]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; vga_syncgen:U_DVI|lampcount[8]                    ; vga_syncgen:U_DVI|lampcount[8]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_syncgen:U_DVI|vcount[6]                       ; vga_syncgen:U_DVI|vcount[6]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_syncgen:U_DVI|lampcount[12]                   ; vga_syncgen:U_DVI|lampcount[12]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_syncgen:U_DVI|lampcount[11]                   ; vga_syncgen:U_DVI|lampcount[11]                     ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; vga_syncgen:U_DVI|lampcount[8]                    ; vga_syncgen:U_DVI|cb_rout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; vga_syncgen:U_DVI|lampcount[11]                   ; vga_syncgen:U_DVI|cb_rout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; vga_syncgen:U_DVI|lampcount[12]                   ; vga_syncgen:U_DVI|cb_rout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; vga_syncgen:U_DVI|vcount[7]                       ; vga_syncgen:U_DVI|vcount[7]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; vga_syncgen:U_DVI|areastate.BLUELAMP              ; vga_syncgen:U_DVI|areastate.RIGHTBAND6              ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; vga_syncgen:U_DVI|vcount[5]                       ; vga_syncgen:U_DVI|vcount[5]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; vga_syncgen:U_DVI|vcount[4]                       ; vga_syncgen:U_DVI|vcount[4]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[0] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.441      ;
; 0.328 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.GRAY                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.448      ;
; 0.333 ; vga_syncgen:U_DVI|areastate.RED                   ; vga_syncgen:U_DVI|areastate.BLUE                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; vga_syncgen:U_DVI|areastate.LEFTBAND1             ; vga_syncgen:U_DVI|areastate.WHITE                   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.454      ;
; 0.337 ; vga_syncgen:U_DVI|areastate.WHITE                 ; vga_syncgen:U_DVI|areastate.YELLOW                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.457      ;
; 0.340 ; vga_syncgen:U_DVI|areastate.FULLWHITE             ; vga_syncgen:U_DVI|areastate.YELLOW                  ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.371 ; vga_syncgen:U_DVI|vcount[8]                       ; vga_syncgen:U_DVI|vcount[8]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.491      ;
; 0.382 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[6] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.502      ;
; 0.408 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[2]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.528      ;
; 0.408 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[3]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.528      ;
; 0.408 ; vga_syncgen:U_DVI|cb_bout_reg[2]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.539      ;
; 0.410 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[9]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.530      ;
; 0.411 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vcount[0]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.531      ;
; 0.412 ; vga_syncgen:U_DVI|vcount[9]                       ; vga_syncgen:U_DVI|vsync_reg                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.532      ;
; 0.412 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.531      ;
; 0.413 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.533      ;
; 0.414 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[5] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.533      ;
; 0.417 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.537      ;
; 0.418 ; vga_syncgen:U_DVI|areastate.RIGHTBAND3            ; vga_syncgen:U_DVI|cb_gout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.422 ; vga_syncgen:U_DVI|cb_bout_reg[1]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.553      ;
; 0.425 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[2] ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 0.535      ;
; 0.428 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[3]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.548      ;
; 0.428 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[0]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.548      ;
; 0.428 ; vga_syncgen:U_DVI|areastate.RIGHTBAND2            ; vga_syncgen:U_DVI|cb_bout_reg[4]                    ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.548      ;
; 0.428 ; vga_syncgen:U_DVI|cb_bout_reg[0]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.548      ;
; 0.436 ; vga_syncgen:U_DVI|cb_bout_reg[3]                  ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[3]   ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.556      ;
; 0.443 ; vga_syncgen:U_DVI|lampcount[6]                    ; vga_syncgen:U_DVI|lampcount[7]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; vga_syncgen:U_DVI|lampcount[4]                    ; vga_syncgen:U_DVI|lampcount[5]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.563      ;
; 0.453 ; vga_syncgen:U_DVI|lampcount[5]                    ; vga_syncgen:U_DVI|lampcount[6]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; vga_syncgen:U_DVI|lampcount[3]                    ; vga_syncgen:U_DVI|lampcount[4]                      ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; vga_syncgen:U_DVI|hcount[3]                       ; vga_syncgen:U_DVI|hcount[4]                         ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
+-------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                                            ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.192 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.206 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.083      ; 0.391      ;
; 0.208 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.083      ; 0.393      ;
; 0.209 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.083      ; 0.394      ;
; 0.238 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.088      ; 0.428      ;
; 0.242 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.363      ;
; 0.245 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.366      ;
; 0.245 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.366      ;
; 0.246 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.367      ;
; 0.247 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.090      ; 0.439      ;
; 0.250 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.371      ;
; 0.250 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.372      ;
; 0.251 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.073      ; 0.426      ;
; 0.251 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.374      ;
; 0.252 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.378      ;
; 0.256 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.378      ;
; 0.257 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.083      ; 0.442      ;
; 0.259 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.269 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.083      ; 0.454      ;
; 0.293 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.306 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.090      ; 0.502      ;
; 0.317 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.088      ; 0.507      ;
; 0.321 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.080      ; 0.503      ;
; 0.322 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.076      ; 0.500      ;
; 0.334 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.083      ; 0.519      ;
; 0.339 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.088      ; 0.529      ;
; 0.341 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.088      ; 0.531      ;
; 0.348 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.469      ;
; 0.354 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.080      ; 0.536      ;
; 0.355 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.476      ;
; 0.355 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.476      ;
; 0.356 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.477      ;
; 0.358 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.479      ;
; 0.359 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.090      ; 0.551      ;
; 0.360 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.090      ; 0.552      ;
; 0.362 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.090      ; 0.554      ;
; 0.362 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.483      ;
; 0.368 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.489      ;
; 0.372 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.073      ; 0.547      ;
; 0.373 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.090      ; 0.565      ;
; 0.375 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.090      ; 0.567      ;
; 0.469 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.088      ; 0.659      ;
; 0.472 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.088      ; 0.662      ;
; 0.476 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.071      ; 0.649      ;
; 0.477 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.069      ; 0.648      ;
; 0.479 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.085      ; 0.666      ;
; 0.480 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.069      ; 0.651      ;
; 0.487 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.088      ; 0.677      ;
; 0.495 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]  ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 0.090      ; 0.687      ;
; 0.496 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 0.597      ;
; 0.529 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.671      ;
; 0.531 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.673      ;
; 0.533 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.675      ;
; 0.534 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.676      ;
; 0.534 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.676      ;
; 0.536 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.678      ;
; 0.537 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.679      ;
; 0.538 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 0.680      ;
; 0.699 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.822      ;
; 0.700 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.823      ;
; 0.702 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.825      ;
; 0.702 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.825      ;
; 0.703 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.826      ;
; 0.704 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.827      ;
; 0.705 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.828      ;
; 0.708 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.831      ;
; 0.709 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.832      ;
; 0.797 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 0.873      ;
; 0.823 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.825 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.948      ;
; 0.879 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.007      ; 0.944      ;
; 0.882 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 0.959      ;
; 0.884 ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 0.967      ;
+-------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 5.402 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.382      ;
; 5.402 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.382      ;
; 5.405 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.385      ;
; 5.412 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.392      ;
; 5.412 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.392      ;
; 5.413 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.393      ;
; 5.414 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.394      ;
; 5.477 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.457      ;
; 5.489 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.469      ;
; 5.492 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.472      ;
; 5.552 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.208     ; 0.528      ;
; 5.553 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.206     ; 0.531      ;
; 5.554 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.208     ; 0.530      ;
; 5.559 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.208     ; 0.535      ;
; 5.560 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.208     ; 0.536      ;
; 5.565 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.208     ; 0.541      ;
; 5.569 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.205     ; 0.548      ;
; 5.631 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.206     ; 0.609      ;
; 5.638 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.208     ; 0.614      ;
; 5.645 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.208     ; 0.621      ;
; 5.693 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.200     ; 0.677      ;
; 5.696 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.200     ; 0.680      ;
; 5.697 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.199     ; 0.682      ;
; 5.698 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.200     ; 0.682      ;
; 5.711 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.200     ; 0.695      ;
; 5.718 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.200     ; 0.702      ;
; 5.723 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.703      ;
; 5.733 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.204     ; 0.713      ;
; 5.770 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.200     ; 0.754      ;
; 5.779 ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2] ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -5.200     ; 0.763      ;
+-------+-----------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                                                             ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ;
; 3.761 ; 3.977        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                                                             ;
; 3.763 ; 3.979        ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[0]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[1]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[3]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[4]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[5]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[6]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[7]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[8]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[9]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[1]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[3]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[5]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[7]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[9]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[1]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[3]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[5]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[7]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[9]                                                                                         ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0]                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[1]                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[2]                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[3]                                                                                             ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[4]                                                                                             ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[0]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_ser_reg[2]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg                                                                                             ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[0]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[2]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[4]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[6]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_ser_reg[8]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg                                                                                             ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[0]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[2]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[4]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[6]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_ser_reg[8]                                                                                         ;
; 3.765 ; 3.949        ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg                                                                                             ;
; 3.769 ; 3.924        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.769 ; 3.924        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.769 ; 3.924        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.769 ; 3.924        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.769 ; 3.924        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.769 ; 3.924        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
; 3.770 ; 3.925        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFHI ;
; 3.770 ; 3.925        ; 0.155          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated|ddio_outa[0]~DFFLO ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; videopll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'videopll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                   ;
+--------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                     ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+-----------------------------------------------------+
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[0]    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[3]      ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[0]   ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[2]   ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[3]   ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[4]   ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[6]   ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[5]   ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[8]   ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND1              ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND3              ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.RIGHTBAND5              ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[0]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[1]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[2]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[3]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[4]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[5]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[6]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_gout_reg[7]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[6]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|cb_rout_reg[7]                    ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[0]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[1]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[2]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[3]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[4]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[5]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[6]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[7]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[8]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hcount[9]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|hsync_reg                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|vcount[1]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|vcount[4]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|vcount[5]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|vcount[6]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|vcount[7]                         ;
; 19.620 ; 19.804       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|vcount[8]                         ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|c_reg[1]    ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[1]      ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[2]      ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[3]      ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[4]      ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[0]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[1]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[2]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[3]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[4]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[5]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[6]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[7]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qm_reg[8]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[0] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[2] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[3] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[4] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[5] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[6] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[7] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[8] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[9] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[1]      ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[2]      ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[4]      ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[1]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[5]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[7]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qm_reg[8]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[1] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[2] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[3] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[4] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[5] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[6] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[7] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[8] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[9] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|de_reg      ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[0]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[1]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[2]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[3]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[4]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[6]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qm_reg[7]   ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[0] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[1] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[2] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[3] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[4] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[5] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[7] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[8] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[9] ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.BLUE                    ;
; 19.621 ; 19.805       ; 0.184          ; Low Pulse Width ; videopll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_syncgen:U_DVI|areastate.BLUELAMP                ;
+--------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[6]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[0]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[1]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[3]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[5]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[7]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[0]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[3]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]                                  ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[5]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]                                  ;
; 19.622 ; 19.806       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]                                  ;
; 19.623 ; 19.807       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[0]                                  ;
; 19.623 ; 19.807       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[1]                                  ;
; 19.623 ; 19.807       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[2]                                  ;
; 19.623 ; 19.807       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[3]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[4]                                  ;
; 19.623 ; 19.807       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[5]                                  ;
; 19.623 ; 19.807       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[7]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[8]                                  ;
; 19.623 ; 19.807       ; 0.184          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0_in_reg[9]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[2]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[4]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[6]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[8]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1_in_reg[9]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[1]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[2]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[4]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[6]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[7]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[8]                                  ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2_in_reg[9]                                  ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[4]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[6]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[8]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[0]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[1]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[2]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[3]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[4]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[5]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[6]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[7]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[8]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data1_in_reg[9]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[0]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[1]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[2]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[3]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[4]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[5]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[6]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[7]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[8]|clk                                                             ;
; 19.802 ; 19.802       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data2_in_reg[9]|clk                                                             ;
; 19.803 ; 19.803       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[0]|clk                                                             ;
; 19.803 ; 19.803       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[1]|clk                                                             ;
; 19.803 ; 19.803       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[2]|clk                                                             ;
; 19.803 ; 19.803       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[3]|clk                                                             ;
; 19.803 ; 19.803       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[5]|clk                                                             ;
; 19.803 ; 19.803       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[7]|clk                                                             ;
; 19.803 ; 19.803       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[9]|clk                                                             ;
; 19.821 ; 19.821       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.821 ; 19.821       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.826 ; 19.826       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.826 ; 19.826       ; 0.000          ; Low Pulse Width  ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.844 ; 19.844       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[0]|clk                                                             ;
; 19.844 ; 19.844       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[1]|clk                                                             ;
; 19.844 ; 19.844       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[2]|clk                                                             ;
; 19.844 ; 19.844       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[3]|clk                                                             ;
; 19.844 ; 19.844       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[5]|clk                                                             ;
; 19.844 ; 19.844       ; 0.000          ; High Pulse Width ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U_TMDS|SER|data0_in_reg[6]|clk                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; TMDS_CLOCKn ; CLOCK_50   ; -3.607 ; -3.580 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -3.607 ; -3.580 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -3.607 ; -3.580 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -3.597 ; -3.576 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -3.597 ; -3.576 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -3.597 ; -3.576 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -3.597 ; -3.576 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -3.604 ; -3.583 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKn ; CLOCK_50   ; -3.592 ; -3.562 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -3.592 ; -3.562 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -3.592 ; -3.562 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -3.582 ; -3.561 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -3.582 ; -3.561 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -3.582 ; -3.561 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -3.582 ; -3.561 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -3.589 ; -3.568 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; TMDS_CLOCKn ; CLOCK_50   ; -4.023 ; -3.997 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -4.023 ; -3.997 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -4.023 ; -3.997 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -4.014 ; -3.993 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -4.014 ; -3.993 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -4.014 ; -3.993 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -4.014 ; -3.993 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -4.021 ; -4.000 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKn ; CLOCK_50   ; -4.009 ; -3.980 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -4.009 ; -3.980 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -4.009 ; -3.980 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -3.999 ; -3.979 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -3.999 ; -3.979 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -3.999 ; -3.979 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -3.999 ; -3.979 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -4.006 ; -3.986 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                      ; 4.450  ; 0.187 ; N/A      ; N/A     ; 3.681               ;
;  CLOCK_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 26.507 ; 5.402 ; N/A      ; N/A     ; 19.541              ;
;  U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 4.450  ; 0.192 ; N/A      ; N/A     ; 3.681               ;
;  videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 27.965 ; 0.187 ; N/A      ; N/A     ; 19.539              ;
; Design-wide TNS                                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; TMDS_CLOCKn ; CLOCK_50   ; -3.607 ; -3.580 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -3.607 ; -3.580 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -3.607 ; -3.580 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -3.597 ; -3.576 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -3.597 ; -3.576 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -3.597 ; -3.576 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -3.597 ; -3.576 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -3.604 ; -3.583 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKn ; CLOCK_50   ; -3.592 ; -3.562 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -3.592 ; -3.562 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -3.592 ; -3.562 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -3.582 ; -3.561 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -3.582 ; -3.561 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -3.582 ; -3.561 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -3.582 ; -3.561 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -3.589 ; -3.568 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; TMDS_CLOCKn ; CLOCK_50   ; -8.003 ; -8.019 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -8.003 ; -8.019 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -8.003 ; -8.019 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -7.980 ; -8.012 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -7.980 ; -8.012 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -7.980 ; -8.012 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -7.980 ; -8.012 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -7.986 ; -8.018 ; Rise       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKn ; CLOCK_50   ; -8.032 ; -8.051 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_CLOCKp ; CLOCK_50   ; -8.032 ; -8.051 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0n ; CLOCK_50   ; -8.032 ; -8.051 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA0p ; CLOCK_50   ; -8.016 ; -8.048 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1n ; CLOCK_50   ; -8.016 ; -8.048 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA1p ; CLOCK_50   ; -8.016 ; -8.048 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2n ; CLOCK_50   ; -8.016 ; -8.048 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
; TMDS_DATA2p ; CLOCK_50   ; -8.023 ; -8.055 ; Fall       ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; START_LED     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCKp   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCKn   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA0p   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA0n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA1p   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA1n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA2p   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA2n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; RESET_N       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCKp   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_CLOCKn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA0p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA0n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA1p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA1n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA2p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA2n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TMDS_CLOCKp   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_CLOCKn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA0p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA0n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA1p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA1n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA2p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA2n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; START_LED     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCKp   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCKn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; TMDS_DATA0p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TMDS_DATA0n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; TMDS_DATA1p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TMDS_DATA1n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TMDS_DATA2p   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TMDS_DATA2n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                         ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 82       ; 0        ; 0        ; 0        ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 71247    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                          ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] ; 82       ; 0        ; 0        ; 0        ;
; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; videopll_inst|altpll_component|auto_generated|pll1|clk[1]            ; 71247    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Aug 04 01:48:07 2014
Info: Command: quartus_sta peridot_hdmi -c peridot_hdmi_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'peridot_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]} {U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]} {U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {videopll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 450 -multiply_by 227 -duty_cycle 50.00 -name {videopll_inst|altpll_component|auto_generated|pll1|clk[1]} {videopll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] with master clock period: 39.647 found on PLL node: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 39.721
    Warning (332056): Clock: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] with master clock period: 39.647 found on PLL node: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 39.721
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.450               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    26.507               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    27.965               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.500               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.198               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.681               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 CLOCK_50 
    Info (332119):    19.542               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.543               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] with master clock period: 39.647 found on PLL node: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 39.721
    Warning (332056): Clock: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] with master clock period: 39.647 found on PLL node: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 39.721
Info (332146): Worst-case setup slack is 4.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.614               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    28.192               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    28.666               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.469               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.598               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.681               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 CLOCK_50 
    Info (332119):    19.539               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.541               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] with master clock period: 39.647 found on PLL node: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 39.721
    Warning (332056): Clock: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] with master clock period: 39.647 found on PLL node: U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 39.721
Info (332146): Worst-case setup slack is 6.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.391               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    33.220               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.485               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.192               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.402               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.761               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.423               0.000 CLOCK_50 
    Info (332119):    19.620               0.000 videopll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.622               0.000 U_TMDS|SER|\VGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 598 megabytes
    Info: Processing ended: Mon Aug 04 01:48:10 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


