gen qx5 graph
Circuit name: rd32-v1_68.qasm (requires 16 qubits)

Before mapping: 
  elementary gates: 36
  depth: 21
layer 0:(0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 1:(0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 2:(0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 3:(15 1 3 2 4 5 6 7 8 9 10 11 12 13 14 0 )
layer 4:(15 1 3 2 4 5 6 7 8 9 10 11 12 13 14 0 )
layer 5:(2 1 3 15 4 5 6 7 8 9 10 11 12 13 14 0 )
layer 6:(2 1 3 15 4 5 6 7 8 9 10 11 12 13 14 0 )
layer 7:(2 1 3 15 4 5 6 7 8 9 10 11 12 13 14 0 )
layer 8:(2 1 3 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 9:(2 1 3 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 10:(2 1 3 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 11:(2 1 3 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 12:(3 1 2 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 13:(3 1 2 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 14:(3 2 1 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 15:(3 2 1 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 16:(3 2 1 0 4 5 6 7 8 9 10 11 12 13 14 15 )
layer 17:(3 15 1 0 4 5 6 7 8 9 10 11 12 13 14 2 )
layer 18:(3 15 1 0 4 5 6 7 8 9 10 11 12 13 14 2 )
layer 19:(3 15 0 1 4 5 6 7 8 9 10 11 12 13 14 2 )
layer 20:(3 15 0 1 4 5 6 7 8 9 10 11 12 13 14 2 )

After mapping (no post mapping optimizations are conducted): 
  elementary gates: 116
  depth: 66

The mapping required 0.000364 seconds

Initial mapping of the logical qubits (q) to the physical qubits (Q) of the IBM QX5 architecture: 
  q0 is initially mapped to Q0
  q1 is initially mapped to Q1
  q2 is initially mapped to Q2
  q3 is initially mapped to Q3
  q4 is initially mapped to Q4
  q5 is initially mapped to Q5
  q6 is initially mapped to Q6
  q7 is initially mapped to Q7
  q8 is initially mapped to Q8
  q9 is initially mapped to Q9
  q10 is initially mapped to Q10
  q11 is initially mapped to Q11
  q12 is initially mapped to Q12
  q13 is initially mapped to Q13
  q14 is initially mapped to Q14
  q15 is initially mapped to Q15
