/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] _00_;
  reg [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[96], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 23'h000000;
    else _00_ <= { in_data[30:26], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z };
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 14'h0000;
    else _01_ <= in_data[150:137];
  assign celloutsig_1_8z = { celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_7z } >= celloutsig_1_4z[2:0];
  assign celloutsig_1_11z = { in_data[169:156], celloutsig_1_5z } >= { _01_[12:5], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_16z = { in_data[179:160], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z } >= { in_data[151:133], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_27z = { celloutsig_0_4z[2:1], celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_0z } >= { in_data[91:89], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_6z = { in_data[180:174], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } >= { _01_[13:5], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[63:52] != in_data[24:13];
  assign celloutsig_0_3z = { in_data[5], celloutsig_0_1z } != { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_13z = { _01_[12:8], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z } != { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_15z = { _01_[13:1], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z } != { in_data[126:111], celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[86:82], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z } != { _00_[13:7], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_11z = _00_[11:1] != { in_data[12:5], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_13z = { in_data[26:15], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z } != _00_[22:8];
  assign celloutsig_0_1z = in_data[51:48] != in_data[29:26];
  assign celloutsig_0_14z = { _00_[21:16], celloutsig_0_6z } != { in_data[3:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_23z = { _00_[15], celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_16z } != { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[7:3], celloutsig_0_1z, celloutsig_0_1z } != { in_data[81:76], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[163:147] != in_data[122:106];
  assign celloutsig_1_5z = { in_data[188:187], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } != { in_data[107], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_7z = | { in_data[167:165], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, _01_, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_14z = | { celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_19z = | { in_data[134:133], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_7z = | { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_9z = | { _00_[22:2], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_15z = | { _00_[11], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_17z = | { in_data[45], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_22z = | { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_9z = ^ { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_12z = ^ { celloutsig_1_4z[2:0], celloutsig_1_3z };
  assign celloutsig_1_17z = ^ { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_18z = ^ { _01_[9:7], celloutsig_1_8z };
  assign celloutsig_0_5z = ^ { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_6z = ^ { celloutsig_0_4z[6:3], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_12z = ^ _00_[13:3];
  assign celloutsig_0_16z = ^ { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_18z = ^ { celloutsig_0_4z[4:2], celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_21z = ^ { in_data[36:29], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_1_2z = ^ { in_data[190:180], celloutsig_1_0z };
  assign celloutsig_1_3z = ^ in_data[168:158];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_4z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[11:7], celloutsig_0_3z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_26z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_26z = { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_4z = in_data[149:146];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
