{
    "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 51.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 5,
        "Po": 3,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Total Node": 8,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 8,
        "adder": 8
    },
    "micro/adder_hard_block/k6_N10_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10,
        "Wires": 16,
        "Wire Bits": 17,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 4,
        "XOR": 6,
        "AND": 2
    },
    "micro/adder_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10,
        "Wires": 16,
        "Wire Bits": 17,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 4,
        "XOR": 6,
        "AND": 2
    },
    "micro/adder_hard_block/no_arch": {
        "test_name": "micro/adder_hard_block/no_arch",
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10,
        "Wires": 16,
        "Wire Bits": 17,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 4,
        "XOR": 6,
        "AND": 2
    },
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 47.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 3,
        "adder": 3
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 9.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "XOR": 3,
        "AND": 1
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "XOR": 3,
        "AND": 1
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4.4,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 10,
        "Wire Bits": 10,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "XOR": 3,
        "AND": 1
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 50.8,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.5,
        "Pi": 64,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 21,
        "Total Node": 1,
        "Wires": 98,
        "Wire Bits": 98,
        "Public Wires": 98,
        "Public Wire Bits": 98,
        "Total Cells": 32,
        "AND": 32
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 98,
        "Wire Bits": 98,
        "Public Wires": 98,
        "Public Wire Bits": 98,
        "Total Cells": 32,
        "AND": 32
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.2,
        "Pi": 64,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 98,
        "Wire Bits": 98,
        "Public Wires": 98,
        "Public Wire Bits": 98,
        "Total Cells": 32,
        "AND": 32
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 98,
        "Wire Bits": 98,
        "Public Wires": 98,
        "Public Wire Bits": 98,
        "Total Cells": 32,
        "AND": 32
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\add_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:62.23-62.61.",
            "wire '\\add_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:65.23-65.58.",
            "wire '\\add_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:68.23-68.61.",
            "wire '\\add_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:71.23-71.55.",
            "wire '\\sub_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:74.23-74.61.",
            "wire '\\sub_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:77.23-77.58.",
            "wire '\\sub_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:80.23-80.61.",
            "wire '\\sub_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:83.23-83.55.",
            "wire '\\mult_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:86.23-86.63.",
            "wire '\\mult_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:89.23-89.60.",
            "wire '\\mult_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:92.23-92.63.",
            "wire '\\mult_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:95.23-95.57.",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first).",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first).",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 101.8,
        "elaboration_time(ms)": 25.8,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 57.9,
        "Pi": 609,
        "Po": 144,
        "logic element": 100,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 160,
        "Total Node": 288,
        "Wires": 1625,
        "Wire Bits": 1625,
        "Public Wires": 1001,
        "Public Wire Bits": 1001,
        "Total Cells": 420,
        "NOT": 88,
        "DFF_P": 144,
        "adder": 184
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\add_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:62.23-62.61.",
            "wire '\\add_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:65.23-65.58.",
            "wire '\\add_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:68.23-68.61.",
            "wire '\\add_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:71.23-71.55.",
            "wire '\\sub_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:74.23-74.61.",
            "wire '\\sub_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:77.23-77.58.",
            "wire '\\sub_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:80.23-80.61.",
            "wire '\\sub_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:83.23-83.55.",
            "wire '\\mult_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:86.23-86.63.",
            "wire '\\mult_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:89.23-89.60.",
            "wire '\\mult_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:92.23-92.63.",
            "wire '\\mult_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:95.23-95.57.",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first).",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first).",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 79,
        "exec_time(ms)": 194.9,
        "elaboration_time(ms)": 26.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 45.1,
        "synthesis_time(ms)": 188.9,
        "Pi": 529,
        "Po": 144,
        "logic element": 3748,
        "generic logic size": 6,
        "Longest Path": 65,
        "Average Path": 5,
        "Estimated LUTs": 3778,
        "Total Node": 3748,
        "Wires": 6897,
        "Wire Bits": 8280,
        "Public Wires": 913,
        "Public Wire Bits": 913,
        "Total Cells": 7268,
        "MUX": 3408,
        "XOR": 2346,
        "OR": 4,
        "AND": 1314,
        "NOT": 52,
        "DFF_P": 144
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\add_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:62.23-62.61.",
            "wire '\\add_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:65.23-65.58.",
            "wire '\\add_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:68.23-68.61.",
            "wire '\\add_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:71.23-71.55.",
            "wire '\\sub_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:74.23-74.61.",
            "wire '\\sub_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:77.23-77.58.",
            "wire '\\sub_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:80.23-80.61.",
            "wire '\\sub_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:83.23-83.55.",
            "wire '\\mult_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:86.23-86.63.",
            "wire '\\mult_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:89.23-89.60.",
            "wire '\\mult_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:92.23-92.63.",
            "wire '\\mult_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:95.23-95.57.",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first).",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first).",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 99.5,
        "elaboration_time(ms)": 28.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.9,
        "synthesis_time(ms)": 58.2,
        "Pi": 609,
        "Po": 144,
        "logic element": 364,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 394,
        "Total Node": 368,
        "Wires": 1737,
        "Wire Bits": 1909,
        "Public Wires": 913,
        "Public Wire Bits": 913,
        "Total Cells": 876,
        "MUX": 480,
        "XOR": 188,
        "OR": 4,
        "AND": 4,
        "NOT": 52,
        "DFF_P": 144
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "warnings": [
            "wire '\\add_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:62.23-62.61.",
            "wire '\\add_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:65.23-65.58.",
            "wire '\\add_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:68.23-68.61.",
            "wire '\\add_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:71.23-71.55.",
            "wire '\\sub_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:74.23-74.61.",
            "wire '\\sub_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:77.23-77.58.",
            "wire '\\sub_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:80.23-80.61.",
            "wire '\\sub_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:83.23-83.55.",
            "wire '\\mult_31_16_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:86.23-86.63.",
            "wire '\\mult_15_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:89.23-89.60.",
            "wire '\\mult_31_24_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:92.23-92.63.",
            "wire '\\mult_7_0_out' is assigned in a block at regression_test/benchmark/verilog/micro/bm_arithmetic_unused_bits.v:95.23-95.57.",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first).",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first).",
            "Ignoring module bm_arithmetic_unused_bits because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 181,
        "elaboration_time(ms)": 22.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 44.7,
        "synthesis_time(ms)": 179.6,
        "Pi": 529,
        "Po": 144,
        "logic element": 3748,
        "Longest Path": 65,
        "Average Path": 5,
        "Estimated LUTs": 3748,
        "Total Node": 3748,
        "Wires": 6897,
        "Wire Bits": 8280,
        "Public Wires": 913,
        "Public Wire Bits": 913,
        "Total Cells": 7268,
        "MUX": 3408,
        "XOR": 2346,
        "OR": 4,
        "AND": 1314,
        "NOT": 52,
        "DFF_P": 144
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 58.7,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 12.8,
        "Pi": 48,
        "Po": 78,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 12,
        "Wires": 198,
        "Wire Bits": 198,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 83,
        "AND": 24,
        "DFF_P": 55
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 22.2,
        "exec_time(ms)": 27,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 21.3,
        "Pi": 48,
        "Po": 78,
        "logic element": 693,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 714,
        "Total Node": 693,
        "Wires": 1082,
        "Wire Bits": 1394,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 1204,
        "MUX": 538,
        "XOR": 386,
        "AND": 226,
        "DFF_P": 54
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.2,
        "exec_time(ms)": 55.7,
        "elaboration_time(ms)": 8.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 13,
        "Pi": 48,
        "Po": 78,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 29,
        "Total Node": 12,
        "Wires": 198,
        "Wire Bits": 198,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 83,
        "AND": 24,
        "DFF_P": 55
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "warnings": [
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_base_multiply because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 23.6,
        "elaboration_time(ms)": 8.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.5,
        "synthesis_time(ms)": 22.2,
        "Pi": 48,
        "Po": 78,
        "logic element": 693,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 693,
        "Total Node": 693,
        "Wires": 1082,
        "Wire Bits": 1394,
        "Public Wires": 127,
        "Public Wire Bits": 127,
        "Total Cells": 1204,
        "MUX": 538,
        "XOR": 386,
        "AND": 226,
        "DFF_P": 54
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 41.9,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "XOR": 2,
        "OR": 2,
        "AND": 2
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 10.5,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "XOR": 2,
        "OR": 2,
        "AND": 2
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "XOR": 2,
        "OR": 2,
        "AND": 2
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 40.6,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5,
        "Pi": 7,
        "Po": 3,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14,
        "Wires": 29,
        "Wire Bits": 29,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 21,
        "XOR": 4,
        "OR": 4,
        "AND": 5,
        "DFF_P": 8
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 11.6,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.9,
        "Pi": 7,
        "Po": 3,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14,
        "Wires": 29,
        "Wire Bits": 29,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 21,
        "XOR": 4,
        "OR": 4,
        "AND": 5,
        "DFF_P": 8
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 45.9,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.7,
        "Pi": 7,
        "Po": 3,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14,
        "Wires": 29,
        "Wire Bits": 29,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 21,
        "XOR": 4,
        "OR": 4,
        "AND": 5,
        "DFF_P": 8
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8.1,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.8,
        "Pi": 7,
        "Po": 3,
        "logic element": 14,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14,
        "Wires": 29,
        "Wire Bits": 29,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 21,
        "XOR": 4,
        "OR": 4,
        "AND": 5,
        "DFF_P": 8
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "XOR": 2,
        "OR": 2,
        "AND": 2
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 46.6,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 19,
        "Wires": 40,
        "Wire Bits": 40,
        "Public Wires": 12,
        "Public Wire Bits": 12,
        "Total Cells": 19,
        "NOT": 4,
        "adder": 15
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 8.6,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 20,
        "XOR": 12,
        "OR": 1,
        "AND": 2,
        "NOT": 5
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 44.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 20,
        "XOR": 12,
        "OR": 1,
        "AND": 2,
        "NOT": 5
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 6.3,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 20,
        "XOR": 12,
        "OR": 1,
        "AND": 2,
        "NOT": 5
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6,
        "Pi": 7,
        "Po": 3,
        "logic element": 18,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 26,
        "XOR": 4,
        "OR": 3,
        "AND": 6,
        "DFF_P": 13
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 11.8,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.8,
        "Pi": 7,
        "Po": 3,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 26,
        "XOR": 4,
        "OR": 3,
        "AND": 6,
        "DFF_P": 13
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.1,
        "Pi": 7,
        "Po": 3,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 26,
        "XOR": 4,
        "OR": 3,
        "AND": 6,
        "DFF_P": 13
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag1_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 7.1,
        "Pi": 7,
        "Po": 3,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 26,
        "XOR": 4,
        "OR": 3,
        "AND": 6,
        "DFF_P": 13
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 39.6,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "XOR": 2,
        "OR": 2,
        "AND": 2
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "XOR": 2,
        "OR": 2,
        "AND": 2
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 44.1,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "XOR": 2,
        "OR": 2,
        "AND": 2
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.9,
        "Pi": 7,
        "Po": 3,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 14,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 7
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.7,
        "Pi": 7,
        "Po": 3,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 14,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 7
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27,
        "exec_time(ms)": 47.1,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.9,
        "Pi": 7,
        "Po": 3,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 14,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 7
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "warnings": [
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_log_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 8.3,
        "elaboration_time(ms)": 2.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.9,
        "Pi": 7,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 14,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 7
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "XOR": 2,
        "OR": 2,
        "AND": 2
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 42.7,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 11,
        "Wires": 26,
        "Wire Bits": 26,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 11,
        "NOT": 2,
        "adder": 9
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 7.8,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 15,
        "XOR": 9,
        "OR": 1,
        "AND": 2,
        "NOT": 3
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 38,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 15,
        "XOR": 9,
        "OR": 1,
        "AND": 2,
        "NOT": 3
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 4.3,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 15,
        "XOR": 9,
        "OR": 1,
        "AND": 2,
        "NOT": 3
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 47.8,
        "elaboration_time(ms)": 3.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.8,
        "Pi": 7,
        "Po": 3,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 14,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 7
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 12.5,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.6,
        "Pi": 7,
        "Po": 3,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 14,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 7
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 40.3,
        "elaboration_time(ms)": 3.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.2,
        "Pi": 7,
        "Po": 3,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 14,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 7
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "warnings": [
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag2_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.4,
        "Pi": 7,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 14,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 7
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 46,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 20,
        "Wire Bits": 20,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 14,
        "XOR": 2,
        "OR": 8,
        "AND": 2,
        "NOT": 2
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 8.6,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 20,
        "Wire Bits": 20,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 14,
        "XOR": 2,
        "OR": 8,
        "AND": 2,
        "NOT": 2
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 32.1,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 20,
        "Wire Bits": 20,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 14,
        "XOR": 2,
        "OR": 8,
        "AND": 2,
        "NOT": 2
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.9,
        "Pi": 7,
        "Po": 3,
        "logic element": 26,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26,
        "Wires": 42,
        "Wire Bits": 42,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 34,
        "XOR": 8,
        "OR": 5,
        "AND": 9,
        "DFF_P": 12
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 14.3,
        "elaboration_time(ms)": 4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.6,
        "Pi": 7,
        "Po": 3,
        "logic element": 26,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26,
        "Wires": 42,
        "Wire Bits": 42,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 34,
        "XOR": 8,
        "OR": 5,
        "AND": 9,
        "DFF_P": 12
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 50.1,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Pi": 7,
        "Po": 3,
        "logic element": 26,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26,
        "Wires": 42,
        "Wire Bits": 42,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 34,
        "XOR": 8,
        "OR": 5,
        "AND": 9,
        "DFF_P": 12
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 10.6,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.2,
        "Pi": 7,
        "Po": 3,
        "logic element": 26,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26,
        "Wires": 42,
        "Wire Bits": 42,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 34,
        "XOR": 8,
        "OR": 5,
        "AND": 9,
        "DFF_P": 12
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 20,
        "Wire Bits": 20,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 14,
        "XOR": 2,
        "OR": 8,
        "AND": 2,
        "NOT": 2
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 26.2,
        "exec_time(ms)": 44.4,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 23,
        "Wires": 50,
        "Wire Bits": 50,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 23,
        "NOT": 2,
        "adder": 21
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 9.2,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23,
        "Wires": 37,
        "Wire Bits": 37,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 31,
        "XOR": 21,
        "OR": 1,
        "AND": 6,
        "NOT": 3
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 44,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23,
        "Wires": 37,
        "Wire Bits": 37,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 31,
        "XOR": 21,
        "OR": 1,
        "AND": 6,
        "NOT": 3
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 7,
        "Total Node": 13,
        "Wires": 30,
        "Wire Bits": 30,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 18,
        "XOR": 2,
        "OR": 6,
        "NOT": 4,
        "adder": 6
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 8.9,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13,
        "Wires": 27,
        "Wire Bits": 27,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 21,
        "XOR": 8,
        "OR": 7,
        "AND": 1,
        "NOT": 5
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 43.9,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13,
        "Wires": 27,
        "Wire Bits": 27,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 21,
        "XOR": 8,
        "OR": 7,
        "AND": 1,
        "NOT": 5
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 49.6,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.4,
        "Pi": 7,
        "Po": 3,
        "logic element": 25,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 31,
        "Wires": 53,
        "Wire Bits": 53,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 39,
        "XOR": 8,
        "OR": 5,
        "AND": 6,
        "NOT": 2,
        "DFF_P": 12,
        "adder": 6
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 14.1,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Pi": 7,
        "Po": 3,
        "logic element": 28,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 46,
        "Wire Bits": 46,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 38,
        "XOR": 11,
        "OR": 5,
        "AND": 6,
        "NOT": 4,
        "DFF_P": 12
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28,
        "exec_time(ms)": 46.2,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.3,
        "Pi": 7,
        "Po": 3,
        "logic element": 28,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 46,
        "Wire Bits": 46,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 38,
        "XOR": 11,
        "OR": 5,
        "AND": 6,
        "NOT": 4,
        "DFF_P": 12
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.4,
        "exec_time(ms)": 10.5,
        "elaboration_time(ms)": 4.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.1,
        "Pi": 7,
        "Po": 3,
        "logic element": 28,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 46,
        "Wire Bits": 46,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 38,
        "XOR": 11,
        "OR": 5,
        "AND": 6,
        "NOT": 4,
        "DFF_P": 12
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13,
        "Wires": 27,
        "Wire Bits": 27,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 21,
        "XOR": 8,
        "OR": 7,
        "AND": 1,
        "NOT": 5
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29,
        "exec_time(ms)": 53.3,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10,
        "Pi": 7,
        "Po": 3,
        "logic element": 22,
        "Adder": 45,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 67,
        "Wires": 123,
        "Wire Bits": 123,
        "Public Wires": 22,
        "Public Wire Bits": 22,
        "Total Cells": 65,
        "NOT": 6,
        "DFF_P": 14,
        "adder": 45
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 15.8,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 10.3,
        "Pi": 7,
        "Po": 3,
        "logic element": 52,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 6,
        "Estimated LUTs": 52,
        "Total Node": 52,
        "Wires": 73,
        "Wire Bits": 73,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 65,
        "XOR": 30,
        "OR": 1,
        "AND": 4,
        "NOT": 16,
        "DFF_P": 14
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 43.9,
        "elaboration_time(ms)": 4.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.5,
        "Pi": 7,
        "Po": 3,
        "logic element": 52,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 6,
        "Estimated LUTs": 52,
        "Total Node": 52,
        "Wires": 73,
        "Wire Bits": 73,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 65,
        "XOR": 30,
        "OR": 1,
        "AND": 4,
        "NOT": 16,
        "DFF_P": 14
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 12.6,
        "elaboration_time(ms)": 4.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 11.2,
        "Pi": 7,
        "Po": 3,
        "logic element": 52,
        "Longest Path": 18,
        "Average Path": 6,
        "Estimated LUTs": 52,
        "Total Node": 52,
        "Wires": 73,
        "Wire Bits": 73,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 65,
        "XOR": 30,
        "OR": 1,
        "AND": 4,
        "NOT": 16,
        "DFF_P": 14
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 4.3,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23,
        "Wires": 37,
        "Wire Bits": 37,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 31,
        "XOR": 21,
        "OR": 1,
        "AND": 6,
        "NOT": 3
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Pi": 7,
        "Po": 3,
        "logic element": 28,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 36,
        "Wire Bits": 36,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 27,
        "XOR": 6,
        "OR": 3,
        "AND": 5,
        "DFF_P": 13
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 13,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.4,
        "Pi": 7,
        "Po": 3,
        "logic element": 28,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 36,
        "Wire Bits": 36,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 27,
        "XOR": 6,
        "OR": 3,
        "AND": 5,
        "DFF_P": 13
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 36.6,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.1,
        "Pi": 7,
        "Po": 3,
        "logic element": 28,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 36,
        "Wire Bits": 36,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 27,
        "XOR": 6,
        "OR": 3,
        "AND": 5,
        "DFF_P": 13
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag3_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 10.5,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9,
        "Pi": 7,
        "Po": 3,
        "logic element": 28,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 36,
        "Wire Bits": 36,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 27,
        "XOR": 6,
        "OR": 3,
        "AND": 5,
        "DFF_P": 13
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 41.4,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.2,
        "Pi": 7,
        "Po": 3,
        "logic element": 18,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 26,
        "XOR": 4,
        "OR": 3,
        "AND": 6,
        "DFF_P": 13
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 11.9,
        "elaboration_time(ms)": 3.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.2,
        "Pi": 7,
        "Po": 3,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 26,
        "XOR": 4,
        "OR": 3,
        "AND": 6,
        "DFF_P": 13
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 47.5,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.8,
        "Pi": 7,
        "Po": 3,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 26,
        "XOR": 4,
        "OR": 3,
        "AND": 6,
        "DFF_P": 13
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module b because it contains processes (run 'proc' command first).",
            "Ignoring module bm_dag4_mod because it contains processes (run 'proc' command first).",
            "Ignoring module c because it contains processes (run 'proc' command first).",
            "Ignoring module d because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 8.7,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 7.3,
        "Pi": 7,
        "Po": 3,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 26,
        "XOR": 4,
        "OR": 3,
        "AND": 6,
        "DFF_P": 13
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first).",
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first).",
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 30.2,
        "exec_time(ms)": 57.1,
        "elaboration_time(ms)": 4.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.1,
        "Pi": 20,
        "Po": 1,
        "logic element": 21,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 21,
        "Wires": 45,
        "Wire Bits": 45,
        "Public Wires": 21,
        "Public Wire Bits": 21,
        "Total Cells": 25,
        "MUX": 15,
        "OR": 6,
        "NOT": 4
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first).",
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first).",
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 18.2,
        "elaboration_time(ms)": 4.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.3,
        "Pi": 20,
        "Po": 1,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 21,
        "Wires": 45,
        "Wire Bits": 45,
        "Public Wires": 21,
        "Public Wire Bits": 21,
        "Total Cells": 25,
        "MUX": 15,
        "OR": 6,
        "NOT": 4
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first).",
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first).",
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12,
        "Pi": 20,
        "Po": 1,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 21,
        "Wires": 45,
        "Wire Bits": 45,
        "Public Wires": 21,
        "Public Wire Bits": 21,
        "Total Cells": 25,
        "MUX": 15,
        "OR": 6,
        "NOT": 4
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "warnings": [
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first).",
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first).",
            "Ignoring module mux4to1 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.3,
        "exec_time(ms)": 14.1,
        "elaboration_time(ms)": 4.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.6,
        "Pi": 20,
        "Po": 1,
        "logic element": 21,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 21,
        "Wires": 45,
        "Wire Bits": 45,
        "Public Wires": 21,
        "Public Wire Bits": 21,
        "Total Cells": 25,
        "MUX": 15,
        "OR": 6,
        "NOT": 4
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 39,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "MUX": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "MUX": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 42.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "MUX": 1
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "MUX": 1
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 46.7,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.1,
        "Pi": 3,
        "Po": 4,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 21,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 37,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 22,
        "MUX": 4,
        "OR": 11,
        "NOT": 7
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 8.3,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.1,
        "Pi": 3,
        "Po": 4,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 37,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 22,
        "MUX": 4,
        "OR": 11,
        "NOT": 7
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 4,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 37,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 22,
        "MUX": 4,
        "OR": 11,
        "NOT": 7
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "warnings": [
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_4_encoder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.7,
        "Pi": 3,
        "Po": 4,
        "logic element": 5,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 37,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 22,
        "MUX": 4,
        "OR": 11,
        "NOT": 7
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 44.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "DFF_P": 2
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "DFF_P": 2
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 38.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "DFF_P": 2
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "warnings": [
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_2_cascaded_flip_flops because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "DFF_P": 2
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first).",
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first).",
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 5.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 9,
        "Pi": 5,
        "Po": 16,
        "logic element": 25,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 105,
        "Total Node": 25,
        "Wires": 74,
        "Wire Bits": 157,
        "Public Wires": 21,
        "Public Wire Bits": 21,
        "Total Cells": 92,
        "MUX": 20,
        "OR": 43,
        "NOT": 29
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first).",
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first).",
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 14.9,
        "elaboration_time(ms)": 5.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 9.1,
        "Pi": 5,
        "Po": 16,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 45,
        "Total Node": 25,
        "Wires": 74,
        "Wire Bits": 157,
        "Public Wires": 21,
        "Public Wire Bits": 21,
        "Total Cells": 92,
        "MUX": 20,
        "OR": 43,
        "NOT": 29
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first).",
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first).",
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.7,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 9,
        "Pi": 5,
        "Po": 16,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 45,
        "Total Node": 25,
        "Wires": 74,
        "Wire Bits": 157,
        "Public Wires": 21,
        "Public Wire Bits": 21,
        "Total Cells": 92,
        "MUX": 20,
        "OR": 43,
        "NOT": 29
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "warnings": [
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first).",
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first).",
            "Ignoring module dec2to4 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 10.6,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 9.2,
        "Pi": 5,
        "Po": 16,
        "logic element": 25,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 25,
        "Total Node": 25,
        "Wires": 74,
        "Wire Bits": 157,
        "Public Wires": 21,
        "Public Wire Bits": 21,
        "Total Cells": 92,
        "MUX": 20,
        "OR": 43,
        "NOT": 29
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 3,
        "MUX": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 3,
        "MUX": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 3,
        "MUX": 3
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 3,
        "MUX": 3
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.1,
        "Pi": 8,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 3,
        "Wires": 25,
        "Wire Bits": 42,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 33,
        "XOR": 8,
        "OR": 8,
        "AND": 10,
        "NOT": 7
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2,
        "Pi": 8,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 3,
        "Wires": 25,
        "Wire Bits": 42,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 33,
        "XOR": 8,
        "OR": 8,
        "AND": 10,
        "NOT": 7
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 35.5,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.5,
        "Pi": 8,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 3,
        "Wires": 25,
        "Wire Bits": 42,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 33,
        "XOR": 8,
        "OR": 8,
        "AND": 10,
        "NOT": 7
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "warnings": [
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_4_bit_comparator because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.7,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.3,
        "Pi": 8,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 25,
        "Wire Bits": 42,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 33,
        "XOR": 8,
        "OR": 8,
        "AND": 10,
        "NOT": 7
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module muxdff because it contains processes (run 'proc' command first).",
            "Ignoring module muxdff because it contains processes (run 'proc' command first).",
            "Ignoring module muxdff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 46.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 7,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 8,
        "MUX": 4,
        "DFF_P": 4
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module muxdff because it contains processes (run 'proc' command first).",
            "Ignoring module muxdff because it contains processes (run 'proc' command first).",
            "Ignoring module muxdff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 8.9,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3,
        "Pi": 7,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 8,
        "MUX": 4,
        "DFF_P": 4
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module muxdff because it contains processes (run 'proc' command first).",
            "Ignoring module muxdff because it contains processes (run 'proc' command first).",
            "Ignoring module muxdff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 7,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 8,
        "MUX": 4,
        "DFF_P": 4
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "warnings": [
            "Ignoring module muxdff because it contains processes (run 'proc' command first).",
            "Ignoring module muxdff because it contains processes (run 'proc' command first).",
            "Ignoring module muxdff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 7,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 8,
        "MUX": 4,
        "DFF_P": 4
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.9,
        "exec_time(ms)": 40.8,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 3.3,
        "Pi": 11,
        "Po": 4,
        "logic element": 18,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 51,
        "Total Node": 28,
        "Wires": 68,
        "Wire Bits": 141,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 109,
        "MUX": 7,
        "XOR": 7,
        "OR": 41,
        "AND": 26,
        "NOT": 18,
        "adder": 10
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 9.9,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 4.1,
        "Pi": 11,
        "Po": 4,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 46,
        "Total Node": 32,
        "Wires": 72,
        "Wire Bits": 155,
        "Public Wires": 15,
        "Public Wire Bits": 15,
        "Total Cells": 126,
        "MUX": 19,
        "XOR": 20,
        "OR": 42,
        "AND": 26,
        "NOT": 19
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.9,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 4,
        "Pi": 11,
        "Po": 4,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 46,
        "Total Node": 32,
        "Wires": 72,
        "Wire Bits": 155,
        "Public Wires": 15,
        "Public Wire Bits": 15,
        "Total Cells": 126,
        "MUX": 19,
        "XOR": 20,
        "OR": 42,
        "AND": 26,
        "NOT": 19
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "warnings": [
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_74381_ALU because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 5.1,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 3.9,
        "Pi": 11,
        "Po": 4,
        "logic element": 32,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 32,
        "Wires": 72,
        "Wire Bits": 155,
        "Public Wires": 15,
        "Public Wire Bits": 15,
        "Total Cells": 126,
        "MUX": 19,
        "XOR": 20,
        "OR": 42,
        "AND": 26,
        "NOT": 19
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.4,
        "Pi": 4,
        "Po": 7,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 53,
        "Total Node": 10,
        "Wires": 46,
        "Wire Bits": 130,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 61,
        "MUX": 7,
        "OR": 41,
        "NOT": 13
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 9.6,
        "elaboration_time(ms)": 2.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 5,
        "Pi": 4,
        "Po": 7,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 37,
        "Total Node": 10,
        "Wires": 46,
        "Wire Bits": 130,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 61,
        "MUX": 7,
        "OR": 41,
        "NOT": 13
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.3,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.1,
        "Pi": 4,
        "Po": 7,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 37,
        "Total Node": 10,
        "Wires": 46,
        "Wire Bits": 130,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 61,
        "MUX": 7,
        "OR": 41,
        "NOT": 13
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "warnings": [
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_7_segment_without_x because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 8,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.7,
        "Pi": 4,
        "Po": 7,
        "logic element": 10,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10,
        "Wires": 46,
        "Wire Bits": 130,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 61,
        "MUX": 7,
        "OR": 41,
        "NOT": 13
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 40.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 3.2,
        "Pi": 9,
        "Po": 10,
        "logic element": 2,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 19,
        "Wires": 53,
        "Wire Bits": 59,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 26,
        "MUX": 4,
        "OR": 1,
        "AND": 3,
        "NOT": 1,
        "adder": 17
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 9.8,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 4.1,
        "Pi": 9,
        "Po": 10,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 31,
        "Total Node": 27,
        "Wires": 49,
        "Wire Bits": 61,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 42,
        "MUX": 18,
        "XOR": 15,
        "OR": 1,
        "AND": 5,
        "NOT": 3
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 42,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 3.9,
        "Pi": 9,
        "Po": 10,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 31,
        "Total Node": 27,
        "Wires": 49,
        "Wire Bits": 61,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 42,
        "MUX": 18,
        "XOR": 15,
        "OR": 1,
        "AND": 5,
        "NOT": 3
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "warnings": [
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_BCD_adder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 4.3,
        "Pi": 9,
        "Po": 10,
        "logic element": 27,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27,
        "Wires": 49,
        "Wire Bits": 61,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 42,
        "MUX": 18,
        "XOR": 15,
        "OR": 1,
        "AND": 5,
        "NOT": 3
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 6,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 6,
        "adder": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 5,
        "XOR": 3,
        "AND": 2
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 31.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 5,
        "XOR": 3,
        "AND": 2
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "warnings": [
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_behavioural_full_adder because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 1.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 5,
        "XOR": 3,
        "AND": 2
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 44.3,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 42.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "warnings": [
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_Dff_w_synch_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 34.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "DFF_P": 1
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "DFF_P": 1
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 40.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "DFF_P": 1
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "warnings": [
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_D_flipflop because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "DFF_P": 1
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "bm_DL_four_bit_adder_continuous_assign.v:7 Identifier `\\c1' is implicitly declared.",
            "bm_DL_four_bit_adder_continuous_assign.v:8 Identifier `\\c2' is implicitly declared.",
            "bm_DL_four_bit_adder_continuous_assign.v:9 Identifier `\\c3' is implicitly declared."
        ],
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.2,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 37,
        "Wire Bits": 37,
        "Public Wires": 14,
        "Public Wire Bits": 14,
        "Total Cells": 28,
        "XOR": 8,
        "OR": 8,
        "AND": 12
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "bm_DL_four_bit_adder_continuous_assign.v:7 Identifier `\\c1' is implicitly declared.",
            "bm_DL_four_bit_adder_continuous_assign.v:8 Identifier `\\c2' is implicitly declared.",
            "bm_DL_four_bit_adder_continuous_assign.v:9 Identifier `\\c3' is implicitly declared."
        ],
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 9.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.4,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 37,
        "Wire Bits": 37,
        "Public Wires": 14,
        "Public Wire Bits": 14,
        "Total Cells": 28,
        "XOR": 8,
        "OR": 8,
        "AND": 12
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "bm_DL_four_bit_adder_continuous_assign.v:7 Identifier `\\c1' is implicitly declared.",
            "bm_DL_four_bit_adder_continuous_assign.v:8 Identifier `\\c2' is implicitly declared.",
            "bm_DL_four_bit_adder_continuous_assign.v:9 Identifier `\\c3' is implicitly declared."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 37.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 37,
        "Wire Bits": 37,
        "Public Wires": 14,
        "Public Wire Bits": 14,
        "Total Cells": 28,
        "XOR": 8,
        "OR": 8,
        "AND": 12
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "warnings": [
            "bm_DL_four_bit_adder_continuous_assign.v:7 Identifier `\\c1' is implicitly declared.",
            "bm_DL_four_bit_adder_continuous_assign.v:8 Identifier `\\c2' is implicitly declared.",
            "bm_DL_four_bit_adder_continuous_assign.v:9 Identifier `\\c3' is implicitly declared."
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 9,
        "Po": 5,
        "logic element": 28,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 28,
        "Total Node": 28,
        "Wires": 37,
        "Wire Bits": 37,
        "Public Wires": 14,
        "Public Wire Bits": 14,
        "Total Cells": 28,
        "XOR": 8,
        "OR": 8,
        "AND": 12
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "OR": 1,
        "AND": 1,
        "DFF_P": 2
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "OR": 1,
        "AND": 1,
        "DFF_P": 2
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "OR": 1,
        "AND": 1,
        "DFF_P": 2
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "warnings": [
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.6,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "OR": 1,
        "AND": 1,
        "DFF_P": 2
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "OR": 1,
        "AND": 1,
        "DFF_P": 2
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "OR": 1,
        "AND": 1,
        "DFF_P": 2
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 35.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "OR": 1,
        "AND": 1,
        "DFF_P": 2
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "warnings": [
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first).",
            "Ignoring module bm_DL_logic_w_Dff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "OR": 1,
        "AND": 1,
        "DFF_P": 2
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 33.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 9,
        "OR": 4,
        "AND": 3,
        "NOT": 2
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 9,
        "OR": 4,
        "AND": 3,
        "NOT": 2
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 43.3,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 9,
        "OR": 4,
        "AND": 3,
        "NOT": 2
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 7,
        "Public Wire Bits": 7,
        "Total Cells": 9,
        "OR": 4,
        "AND": 3,
        "NOT": 2
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 32.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 4,
        "OR": 1,
        "AND": 2,
        "NOT": 1
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 4,
        "OR": 1,
        "AND": 2,
        "NOT": 1
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 40.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 4,
        "OR": 1,
        "AND": 2,
        "NOT": 1
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 4,
        "OR": 1,
        "AND": 2,
        "NOT": 1
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 49.3,
        "exec_time(ms)": 111.4,
        "elaboration_time(ms)": 36.6,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 5,
        "synthesis_time(ms)": 71.2,
        "Pi": 162,
        "Po": 555,
        "logic element": 120,
        "Adder": 98,
        "generic logic size": 4,
        "Longest Path": 38,
        "Average Path": 3,
        "Estimated LUTs": 644,
        "Total Node": 218,
        "Wires": 1458,
        "Wire Bits": 1955,
        "Public Wires": 814,
        "Public Wire Bits": 814,
        "Total Cells": 1386,
        "XNOR": 63,
        "XOR": 191,
        "OR": 256,
        "AND": 310,
        "NOT": 133,
        "DFF_P": 335,
        "adder": 98
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 80.8,
        "elaboration_time(ms)": 36.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.6,
        "synthesis_time(ms)": 75,
        "Pi": 162,
        "Po": 555,
        "logic element": 307,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 3,
        "Estimated LUTs": 623,
        "Total Node": 307,
        "Wires": 1600,
        "Wire Bits": 2254,
        "Public Wires": 751,
        "Public Wire Bits": 751,
        "Total Cells": 1746,
        "MUX": 267,
        "XNOR": 63,
        "XOR": 377,
        "OR": 258,
        "AND": 311,
        "NOT": 135,
        "DFF_P": 335
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 117.2,
        "elaboration_time(ms)": 27.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.6,
        "synthesis_time(ms)": 76.3,
        "Pi": 162,
        "Po": 555,
        "logic element": 307,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 3,
        "Estimated LUTs": 623,
        "Total Node": 307,
        "Wires": 1600,
        "Wire Bits": 2254,
        "Public Wires": 751,
        "Public Wire Bits": 751,
        "Total Cells": 1746,
        "MUX": 267,
        "XNOR": 63,
        "XOR": 377,
        "OR": 258,
        "AND": 311,
        "NOT": 135,
        "DFF_P": 335
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "warnings": [
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_expr_all_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 69.9,
        "elaboration_time(ms)": 28.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.2,
        "synthesis_time(ms)": 68.6,
        "Pi": 162,
        "Po": 555,
        "logic element": 307,
        "Longest Path": 37,
        "Average Path": 3,
        "Estimated LUTs": 307,
        "Total Node": 307,
        "Wires": 1600,
        "Wire Bits": 2254,
        "Public Wires": 751,
        "Public Wire Bits": 751,
        "Total Cells": 1746,
        "MUX": 267,
        "XNOR": 63,
        "XOR": 377,
        "OR": 258,
        "AND": 311,
        "NOT": 135,
        "DFF_P": 335
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first).",
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first).",
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 31.7,
        "exec_time(ms)": 59.6,
        "elaboration_time(ms)": 10.7,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 20.6,
        "Pi": 34,
        "Po": 40,
        "logic element": 46,
        "Adder": 47,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 3,
        "Estimated LUTs": 201,
        "Total Node": 94,
        "Wires": 298,
        "Wire Bits": 760,
        "Public Wires": 105,
        "Public Wire Bits": 105,
        "Total Cells": 470,
        "MUX": 66,
        "XOR": 8,
        "OR": 158,
        "AND": 118,
        "NOT": 47,
        "DFF_P": 25,
        "adder": 47
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first).",
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first).",
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 23.7,
        "exec_time(ms)": 33.5,
        "elaboration_time(ms)": 10.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 27.6,
        "Pi": 34,
        "Po": 40,
        "logic element": 308,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 3,
        "Estimated LUTs": 404,
        "Total Node": 308,
        "Wires": 596,
        "Wire Bits": 1160,
        "Public Wires": 89,
        "Public Wire Bits": 89,
        "Total Cells": 905,
        "MUX": 295,
        "XOR": 178,
        "OR": 160,
        "AND": 198,
        "NOT": 49,
        "DFF_P": 25
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first).",
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first).",
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 31.6,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 9.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 20.4,
        "Pi": 34,
        "Po": 40,
        "logic element": 125,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 221,
        "Total Node": 126,
        "Wires": 334,
        "Wire Bits": 828,
        "Public Wires": 89,
        "Public Wire Bits": 89,
        "Total Cells": 578,
        "MUX": 150,
        "XOR": 74,
        "OR": 160,
        "AND": 119,
        "NOT": 49,
        "DFF_P": 25
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "warnings": [
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first).",
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first).",
            "Ignoring module bm_functional_test because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 21.7,
        "exec_time(ms)": 29.3,
        "elaboration_time(ms)": 12,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 27.9,
        "Pi": 34,
        "Po": 40,
        "logic element": 308,
        "Longest Path": 39,
        "Average Path": 3,
        "Estimated LUTs": 308,
        "Total Node": 308,
        "Wires": 596,
        "Wire Bits": 1160,
        "Public Wires": 89,
        "Public Wire Bits": 89,
        "Total Cells": 905,
        "MUX": 295,
        "XOR": 178,
        "OR": 160,
        "AND": 198,
        "NOT": 49,
        "DFF_P": 25
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.9,
        "Pi": 7,
        "Po": 5,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 12,
        "Wires": 40,
        "Wire Bits": 45,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 33,
        "MUX": 9,
        "OR": 6,
        "AND": 3,
        "NOT": 6,
        "DFF_P": 9
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.1,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.6,
        "Pi": 7,
        "Po": 5,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 12,
        "Wires": 40,
        "Wire Bits": 45,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 33,
        "MUX": 9,
        "OR": 6,
        "AND": 3,
        "NOT": 6,
        "DFF_P": 9
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 38.8,
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.6,
        "Pi": 7,
        "Po": 5,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 12,
        "Wires": 40,
        "Wire Bits": 45,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 33,
        "MUX": 9,
        "OR": 6,
        "AND": 3,
        "NOT": 6,
        "DFF_P": 9
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_collapse because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.4,
        "Pi": 7,
        "Po": 5,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12,
        "Wires": 40,
        "Wire Bits": 45,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 33,
        "MUX": 9,
        "OR": 6,
        "AND": 3,
        "NOT": 6,
        "DFF_P": 9
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 38.2,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4,
        "Pi": 7,
        "Po": 5,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 12,
        "Wires": 37,
        "Wire Bits": 42,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 30,
        "MUX": 6,
        "OR": 6,
        "AND": 3,
        "NOT": 6,
        "DFF_P": 9
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17,
        "exec_time(ms)": 11,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.2,
        "Pi": 7,
        "Po": 5,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 12,
        "Wires": 37,
        "Wire Bits": 42,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 30,
        "MUX": 6,
        "OR": 6,
        "AND": 3,
        "NOT": 6,
        "DFF_P": 9
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 48.4,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.8,
        "Pi": 7,
        "Po": 5,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 12,
        "Wires": 37,
        "Wire Bits": 42,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 30,
        "MUX": 6,
        "OR": 6,
        "AND": 3,
        "NOT": 6,
        "DFF_P": 9
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_common because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6,
        "Pi": 7,
        "Po": 5,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12,
        "Wires": 37,
        "Wire Bits": 42,
        "Public Wires": 13,
        "Public Wire Bits": 13,
        "Total Cells": 30,
        "MUX": 6,
        "OR": 6,
        "AND": 3,
        "NOT": 6,
        "DFF_P": 9
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.4,
        "exec_time(ms)": 48.4,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.7,
        "Pi": 8,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 2,
        "AND": 4,
        "DFF_P": 3
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 8.9,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4,
        "Pi": 8,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 2,
        "AND": 4,
        "DFF_P": 3
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 47,
        "elaboration_time(ms)": 1.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.7,
        "Pi": 8,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 2,
        "AND": 4,
        "DFF_P": 3
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "warnings": [
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first).",
            "Ignoring module a because it contains processes (run 'proc' command first).",
            "Ignoring module bm_if_reset because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.6,
        "Pi": 8,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 2,
        "AND": 4,
        "DFF_P": 3
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 80.1,
        "elaboration_time(ms)": 16.9,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 3.1,
        "synthesis_time(ms)": 33.5,
        "Pi": 64,
        "Po": 256,
        "logic element": 75,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 319,
        "Total Node": 174,
        "Wires": 595,
        "Wire Bits": 771,
        "Public Wires": 386,
        "Public Wire Bits": 386,
        "Total Cells": 580,
        "MUX": 192,
        "XOR": 64,
        "OR": 65,
        "AND": 94,
        "NOT": 66,
        "adder": 99
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 23.8,
        "exec_time(ms)": 39.4,
        "elaboration_time(ms)": 15,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 33.6,
        "Pi": 64,
        "Po": 256,
        "logic element": 264,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 407,
        "Total Node": 264,
        "Wires": 739,
        "Wire Bits": 1045,
        "Public Wires": 322,
        "Public Wire Bits": 322,
        "Total Cells": 943,
        "MUX": 462,
        "XOR": 251,
        "OR": 67,
        "AND": 95,
        "NOT": 68
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 60.2,
        "elaboration_time(ms)": 16.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 21.8,
        "Pi": 64,
        "Po": 256,
        "logic element": 264,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 407,
        "Total Node": 264,
        "Wires": 739,
        "Wire Bits": 1045,
        "Public Wires": 322,
        "Public Wire Bits": 322,
        "Total Cells": 943,
        "MUX": 462,
        "XOR": 251,
        "OR": 67,
        "AND": 95,
        "NOT": 68
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "max_rss(MiB)": 21.8,
        "exec_time(ms)": 34.8,
        "elaboration_time(ms)": 15.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.5,
        "synthesis_time(ms)": 33.4,
        "Pi": 64,
        "Po": 256,
        "logic element": 264,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 264,
        "Total Node": 264,
        "Wires": 739,
        "Wire Bits": 1045,
        "Public Wires": 322,
        "Public Wire Bits": 322,
        "Total Cells": 943,
        "MUX": 462,
        "XOR": 251,
        "OR": 67,
        "AND": 95,
        "NOT": 68
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 29.6,
        "exec_time(ms)": 55.6,
        "elaboration_time(ms)": 8.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 11.7,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 278,
        "Wire Bits": 278,
        "Public Wires": 278,
        "Public Wire Bits": 278
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 19.8,
        "elaboration_time(ms)": 8.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 14.1,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 278,
        "Wire Bits": 278,
        "Public Wires": 278,
        "Public Wire Bits": 278
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 29,
        "exec_time(ms)": 51.6,
        "elaboration_time(ms)": 8.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 13.8,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 278,
        "Wire Bits": 278,
        "Public Wires": 278,
        "Public Wire Bits": 278
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 16.5,
        "elaboration_time(ms)": 8.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 15.1,
        "Pi": 48,
        "Po": 228,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 278,
        "Wire Bits": 278,
        "Public Wires": 278,
        "Public Wire Bits": 278
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 43.4,
        "elaboration_time(ms)": 6.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 8.2,
        "Pi": 89,
        "Po": 144,
        "logic element": 3,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 30,
        "Total Node": 6,
        "Wires": 252,
        "Wire Bits": 252,
        "Public Wires": 234,
        "Public Wire Bits": 234,
        "Total Cells": 73,
        "DFF_P": 70
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 34.9,
        "exec_time(ms)": 74.2,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 13.4,
        "synthesis_time(ms)": 68.4,
        "Pi": 89,
        "Po": 144,
        "logic element": 1867,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 6,
        "Estimated LUTs": 1883,
        "Total Node": 1867,
        "Wires": 3086,
        "Wire Bits": 3843,
        "Public Wires": 234,
        "Public Wire Bits": 234,
        "Total Cells": 3530,
        "MUX": 1608,
        "XOR": 1157,
        "AND": 695,
        "DFF_P": 70
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.5,
        "elaboration_time(ms)": 5.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10.1,
        "Pi": 89,
        "Po": 144,
        "logic element": 3,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 19,
        "Total Node": 6,
        "Wires": 252,
        "Wire Bits": 252,
        "Public Wires": 234,
        "Public Wire Bits": 234,
        "Total Cells": 73,
        "DFF_P": 70
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "warnings": [
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match1_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 59.8,
        "elaboration_time(ms)": 5.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.9,
        "synthesis_time(ms)": 58.6,
        "Pi": 89,
        "Po": 144,
        "logic element": 1867,
        "Longest Path": 73,
        "Average Path": 6,
        "Estimated LUTs": 1867,
        "Total Node": 1867,
        "Wires": 3086,
        "Wire Bits": 3843,
        "Public Wires": 234,
        "Public Wire Bits": 234,
        "Total Cells": 3530,
        "MUX": 1608,
        "XOR": 1157,
        "AND": 695,
        "DFF_P": 70
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 59.1,
        "elaboration_time(ms)": 7.6,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 15.7,
        "Pi": 55,
        "Po": 99,
        "logic element": 3,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 85,
        "Wires": 338,
        "Wire Bits": 338,
        "Public Wires": 155,
        "Public Wire Bits": 155,
        "Total Cells": 128,
        "DFF_P": 46,
        "adder": 78
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 30,
        "exec_time(ms)": 58.7,
        "elaboration_time(ms)": 7.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 10.1,
        "synthesis_time(ms)": 52.9,
        "Pi": 55,
        "Po": 99,
        "logic element": 1076,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1086,
        "Total Node": 1076,
        "Wires": 1786,
        "Wire Bits": 2273,
        "Public Wires": 155,
        "Public Wire Bits": 155,
        "Total Cells": 2039,
        "MUX": 949,
        "XOR": 679,
        "AND": 365,
        "DFF_P": 46
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29,
        "exec_time(ms)": 58.6,
        "elaboration_time(ms)": 7.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 15.6,
        "Pi": 55,
        "Po": 99,
        "logic element": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 154,
        "Total Node": 148,
        "Wires": 452,
        "Wire Bits": 515,
        "Public Wires": 155,
        "Public Wire Bits": 155,
        "Total Cells": 383,
        "MUX": 189,
        "XOR": 139,
        "AND": 5,
        "DFF_P": 46
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "warnings": [
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match2_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28,
        "exec_time(ms)": 50.8,
        "elaboration_time(ms)": 7.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 12.3,
        "synthesis_time(ms)": 49.5,
        "Pi": 55,
        "Po": 99,
        "logic element": 1076,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1076,
        "Total Node": 1076,
        "Wires": 1786,
        "Wire Bits": 2273,
        "Public Wires": 155,
        "Public Wire Bits": 155,
        "Total Cells": 2039,
        "MUX": 949,
        "XOR": 679,
        "AND": 365,
        "DFF_P": 46
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 53.2,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 8.1,
        "Pi": 55,
        "Po": 54,
        "logic element": 3,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 3,
        "Estimated LUTs": 20,
        "Total Node": 54,
        "Wires": 228,
        "Wire Bits": 228,
        "Public Wires": 110,
        "Public Wire Bits": 110,
        "Total Cells": 97,
        "DFF_P": 46,
        "adder": 50
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 17.5,
        "elaboration_time(ms)": 4.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 11.9,
        "Pi": 55,
        "Po": 54,
        "logic element": 324,
        "generic logic size": 6,
        "Longest Path": 30,
        "Average Path": 3,
        "Estimated LUTs": 334,
        "Total Node": 324,
        "Wires": 627,
        "Wire Bits": 768,
        "Public Wires": 110,
        "Public Wire Bits": 110,
        "Total Cells": 665,
        "MUX": 304,
        "XOR": 221,
        "AND": 94,
        "DFF_P": 46
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 3.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.6,
        "Pi": 55,
        "Po": 54,
        "logic element": 91,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 3,
        "Estimated LUTs": 101,
        "Total Node": 92,
        "Wires": 294,
        "Wire Bits": 332,
        "Public Wires": 110,
        "Public Wire Bits": 110,
        "Total Cells": 251,
        "MUX": 114,
        "XOR": 86,
        "AND": 4,
        "DFF_P": 46
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "warnings": [
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match3_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 9.2,
        "elaboration_time(ms)": 4.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 8,
        "Pi": 55,
        "Po": 54,
        "logic element": 324,
        "Longest Path": 30,
        "Average Path": 3,
        "Estimated LUTs": 324,
        "Total Node": 324,
        "Wires": 627,
        "Wire Bits": 768,
        "Public Wires": 110,
        "Public Wire Bits": 110,
        "Total Cells": 665,
        "MUX": 304,
        "XOR": 221,
        "AND": 94,
        "DFF_P": 46
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 30.2,
        "exec_time(ms)": 60.2,
        "elaboration_time(ms)": 6.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 16.3,
        "Pi": 52,
        "Po": 216,
        "logic element": 3,
        "Adder": 41,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 3,
        "Estimated LUTs": 25,
        "Total Node": 47,
        "Wires": 351,
        "Wire Bits": 351,
        "Public Wires": 269,
        "Public Wire Bits": 269,
        "Total Cells": 97,
        "DFF_P": 53,
        "adder": 41
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 35.5,
        "elaboration_time(ms)": 8.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.2,
        "synthesis_time(ms)": 30,
        "Pi": 52,
        "Po": 216,
        "logic element": 700,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 710,
        "Total Node": 700,
        "Wires": 1284,
        "Wire Bits": 1601,
        "Public Wires": 269,
        "Public Wire Bits": 269,
        "Total Cells": 1317,
        "MUX": 598,
        "XOR": 425,
        "AND": 241,
        "DFF_P": 53
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 58.3,
        "elaboration_time(ms)": 8.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 16.4,
        "Pi": 52,
        "Po": 216,
        "logic element": 79,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 3,
        "Estimated LUTs": 89,
        "Total Node": 82,
        "Wires": 405,
        "Wire Bits": 436,
        "Public Wires": 269,
        "Public Wire Bits": 269,
        "Total Cells": 223,
        "MUX": 97,
        "XOR": 68,
        "AND": 2,
        "DFF_P": 53
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "warnings": [
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match4_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 22.4,
        "exec_time(ms)": 31.8,
        "elaboration_time(ms)": 8.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 30.4,
        "Pi": 52,
        "Po": 216,
        "logic element": 700,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 700,
        "Total Node": 700,
        "Wires": 1284,
        "Wire Bits": 1601,
        "Public Wires": 269,
        "Public Wire Bits": 269,
        "Total Cells": 1317,
        "MUX": 598,
        "XOR": 425,
        "AND": 241,
        "DFF_P": 53
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 57.5,
        "elaboration_time(ms)": 5.1,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.2,
        "Pi": 91,
        "Po": 54,
        "logic element": 3,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 115,
        "Wires": 466,
        "Wire Bits": 466,
        "Public Wires": 146,
        "Public Wire Bits": 146,
        "Total Cells": 158,
        "DFF_P": 46,
        "adder": 106
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 43,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.8,
        "synthesis_time(ms)": 37.2,
        "Pi": 91,
        "Po": 54,
        "logic element": 1595,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 6,
        "Estimated LUTs": 1605,
        "Total Node": 1595,
        "Wires": 2628,
        "Wire Bits": 3353,
        "Public Wires": 146,
        "Public Wire Bits": 146,
        "Total Cells": 2999,
        "MUX": 1404,
        "XOR": 1002,
        "AND": 547,
        "DFF_P": 46
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28,
        "exec_time(ms)": 50.3,
        "elaboration_time(ms)": 4.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 12,
        "Pi": 91,
        "Po": 54,
        "logic element": 197,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 207,
        "Total Node": 203,
        "Wires": 628,
        "Wire Bits": 716,
        "Public Wires": 146,
        "Public Wire Bits": 146,
        "Total Cells": 514,
        "MUX": 264,
        "XOR": 192,
        "AND": 6,
        "DFF_P": 46
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "warnings": [
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match5_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 23,
        "exec_time(ms)": 38.3,
        "elaboration_time(ms)": 5.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7.4,
        "synthesis_time(ms)": 36.9,
        "Pi": 91,
        "Po": 54,
        "logic element": 1595,
        "Longest Path": 33,
        "Average Path": 6,
        "Estimated LUTs": 1595,
        "Total Node": 1595,
        "Wires": 2628,
        "Wire Bits": 3353,
        "Public Wires": 146,
        "Public Wire Bits": 146,
        "Total Cells": 2999,
        "MUX": 1404,
        "XOR": 1002,
        "AND": 547,
        "DFF_P": 46
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 52,
        "elaboration_time(ms)": 3.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.3,
        "Pi": 55,
        "Po": 54,
        "logic element": 2,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 53,
        "Wires": 226,
        "Wire Bits": 226,
        "Public Wires": 110,
        "Public Wire Bits": 110,
        "Total Cells": 79,
        "DFF_P": 28,
        "adder": 49
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 17.8,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 12.3,
        "Pi": 55,
        "Po": 54,
        "logic element": 557,
        "generic logic size": 6,
        "Longest Path": 29,
        "Average Path": 5,
        "Estimated LUTs": 563,
        "Total Node": 557,
        "Wires": 931,
        "Wire Bits": 1164,
        "Public Wires": 110,
        "Public Wire Bits": 110,
        "Total Cells": 1019,
        "MUX": 468,
        "XOR": 339,
        "AND": 184,
        "DFF_P": 28
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 47,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 6.3,
        "Pi": 55,
        "Po": 54,
        "logic element": 91,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 97,
        "Total Node": 93,
        "Wires": 264,
        "Wire Bits": 288,
        "Public Wires": 110,
        "Public Wire Bits": 110,
        "Total Cells": 190,
        "MUX": 88,
        "XOR": 69,
        "AND": 3,
        "DFF_P": 28
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "warnings": [
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first).",
            "Ignoring module bm_match6_str_arch because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 14.1,
        "elaboration_time(ms)": 3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 13.1,
        "Pi": 55,
        "Po": 54,
        "logic element": 557,
        "Longest Path": 29,
        "Average Path": 5,
        "Estimated LUTs": 557,
        "Total Node": 557,
        "Wires": 931,
        "Wire Bits": 1164,
        "Public Wires": 110,
        "Public Wire Bits": 110,
        "Total Cells": 1019,
        "MUX": 468,
        "XOR": 339,
        "AND": 184,
        "DFF_P": 28
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26,
        "exec_time(ms)": 45.6,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.9,
        "Pi": 67,
        "Po": 33,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 36,
        "Total Node": 4,
        "Wires": 134,
        "Wire Bits": 134,
        "Public Wires": 101,
        "Public Wire Bits": 101,
        "Total Cells": 66,
        "AND": 33,
        "DFF_P": 33
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.7,
        "Pi": 67,
        "Po": 33,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 23,
        "Total Node": 4,
        "Wires": 134,
        "Wire Bits": 134,
        "Public Wires": 101,
        "Public Wire Bits": 101,
        "Total Cells": 66,
        "AND": 33,
        "DFF_P": 33
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.9,
        "Pi": 67,
        "Po": 33,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 23,
        "Total Node": 4,
        "Wires": 134,
        "Wire Bits": 134,
        "Public Wires": 101,
        "Public Wire Bits": 101,
        "Total Cells": 66,
        "AND": 33,
        "DFF_P": 33
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "warnings": [
            "Ignoring module bm_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 5.2,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4,
        "Pi": 67,
        "Po": 33,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 134,
        "Wire Bits": 134,
        "Public Wires": 101,
        "Public Wire Bits": 101,
        "Total Cells": 66,
        "AND": 33,
        "DFF_P": 33
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 35.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "AND": 1
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "AND": 1
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 42.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "AND": 1
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "warnings": [
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch1 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 1,
        "AND": 1
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 44.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 35.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.5,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "warnings": [
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first).",
            "Ignoring module bm_my_D_latch2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28,
        "exec_time(ms)": 53,
        "elaboration_time(ms)": 4.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 9.8,
        "Pi": 6,
        "Po": 25,
        "logic element": 24,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 83,
        "Total Node": 24,
        "Wires": 78,
        "Wire Bits": 202,
        "Public Wires": 32,
        "Public Wire Bits": 32,
        "Total Cells": 82,
        "MUX": 6,
        "OR": 48,
        "NOT": 21,
        "DFF_P": 7
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 15.9,
        "elaboration_time(ms)": 5.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 9.9,
        "Pi": 6,
        "Po": 25,
        "logic element": 24,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 24,
        "Wires": 78,
        "Wire Bits": 202,
        "Public Wires": 32,
        "Public Wire Bits": 32,
        "Total Cells": 82,
        "MUX": 6,
        "OR": 48,
        "NOT": 21,
        "DFF_P": 7
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 49.2,
        "elaboration_time(ms)": 5.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 9.8,
        "Pi": 6,
        "Po": 25,
        "logic element": 24,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 24,
        "Wires": 78,
        "Wire Bits": 202,
        "Public Wires": 32,
        "Public Wire Bits": 32,
        "Total Cells": 82,
        "MUX": 6,
        "OR": 48,
        "NOT": 21,
        "DFF_P": 7
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "warnings": [
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_all_mod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 11.8,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 10.4,
        "Pi": 6,
        "Po": 25,
        "logic element": 24,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 24,
        "Wires": 78,
        "Wire Bits": 202,
        "Public Wires": 32,
        "Public Wire Bits": 32,
        "Total Cells": 82,
        "MUX": 6,
        "OR": 48,
        "NOT": 21,
        "DFF_P": 7
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 53.5,
        "elaboration_time(ms)": 3.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.2,
        "Pi": 6,
        "Po": 15,
        "logic element": 13,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 43,
        "Total Node": 13,
        "Wires": 44,
        "Wire Bits": 90,
        "Public Wires": 22,
        "Public Wire Bits": 22,
        "Total Cells": 47,
        "MUX": 4,
        "OR": 25,
        "NOT": 12,
        "DFF_P": 6
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 10.7,
        "elaboration_time(ms)": 3.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 4.9,
        "Pi": 6,
        "Po": 15,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 13,
        "Wires": 44,
        "Wire Bits": 90,
        "Public Wires": 22,
        "Public Wire Bits": 22,
        "Total Cells": 47,
        "MUX": 4,
        "OR": 25,
        "NOT": 12,
        "DFF_P": 6
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.4,
        "exec_time(ms)": 44.3,
        "elaboration_time(ms)": 3.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 4.4,
        "Pi": 6,
        "Po": 15,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 13,
        "Wires": 44,
        "Wire Bits": 90,
        "Public Wires": 22,
        "Public Wire Bits": 22,
        "Total Cells": 47,
        "MUX": 4,
        "OR": 25,
        "NOT": 12,
        "DFF_P": 6
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "warnings": [
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first).",
            "Ignoring module bm_stmt_compare_padding because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.1,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 3.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 6.8,
        "Pi": 6,
        "Po": 15,
        "logic element": 13,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 13,
        "Wires": 44,
        "Wire Bits": 90,
        "Public Wires": 22,
        "Public Wire Bits": 22,
        "Total Cells": 47,
        "MUX": 4,
        "OR": 25,
        "NOT": 12,
        "DFF_P": 6
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_tester because it contains processes (run 'proc' command first).",
            "Ignoring module bm_tester because it contains processes (run 'proc' command first).",
            "Ignoring module bm_tester because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.2,
        "exec_time(ms)": 41.2,
        "elaboration_time(ms)": 2.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 3.9,
        "Pi": 5,
        "Po": 4,
        "logic element": 17,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 76,
        "Total Node": 17,
        "Wires": 53,
        "Wire Bits": 178,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 74,
        "MUX": 4,
        "OR": 47,
        "NOT": 19,
        "DFF_P": 4
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module bm_tester because it contains processes (run 'proc' command first).",
            "Ignoring module bm_tester because it contains processes (run 'proc' command first).",
            "Ignoring module bm_tester because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 5.5,
        "Pi": 5,
        "Po": 4,
        "logic element": 17,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 58,
        "Total Node": 17,
        "Wires": 53,
        "Wire Bits": 178,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 74,
        "MUX": 4,
        "OR": 47,
        "NOT": 19,
        "DFF_P": 4
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module bm_tester because it contains processes (run 'proc' command first).",
            "Ignoring module bm_tester because it contains processes (run 'proc' command first).",
            "Ignoring module bm_tester because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 36.1,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 3.4,
        "Pi": 5,
        "Po": 4,
        "logic element": 17,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 58,
        "Total Node": 17,
        "Wires": 53,
        "Wire Bits": 178,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 74,
        "MUX": 4,
        "OR": 47,
        "NOT": 19,
        "DFF_P": 4
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "warnings": [
            "Ignoring module bm_tester because it contains processes (run 'proc' command first).",
            "Ignoring module bm_tester because it contains processes (run 'proc' command first).",
            "Ignoring module bm_tester because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 6.4,
        "elaboration_time(ms)": 4.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 5,
        "Pi": 5,
        "Po": 4,
        "logic element": 17,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 17,
        "Wires": 53,
        "Wire Bits": 178,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 74,
        "MUX": 4,
        "OR": 47,
        "NOT": 19,
        "DFF_P": 4
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 56.8,
        "elaboration_time(ms)": 7.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 11.4,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 20.1,
        "exec_time(ms)": 18,
        "elaboration_time(ms)": 7.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.3,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 28.9,
        "exec_time(ms)": 52.3,
        "elaboration_time(ms)": 7.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 11.6,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 14.1,
        "elaboration_time(ms)": 6.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.7,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\q' is assigned in a block at regression_test/benchmark/verilog/micro/ff.v:11.13-11.18.",
            "wire '\\q' is assigned in a block at regression_test/benchmark/verilog/micro/ff.v:13.13-13.21.",
            "Ignoring module dff because it contains processes (run 'proc' command first).",
            "Ignoring module dff because it contains processes (run 'proc' command first).",
            "Ignoring module dff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 40.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\q' is assigned in a block at regression_test/benchmark/verilog/micro/ff.v:11.13-11.18.",
            "wire '\\q' is assigned in a block at regression_test/benchmark/verilog/micro/ff.v:13.13-13.21.",
            "Ignoring module dff because it contains processes (run 'proc' command first).",
            "Ignoring module dff because it contains processes (run 'proc' command first).",
            "Ignoring module dff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\q' is assigned in a block at regression_test/benchmark/verilog/micro/ff.v:11.13-11.18.",
            "wire '\\q' is assigned in a block at regression_test/benchmark/verilog/micro/ff.v:13.13-13.21.",
            "Ignoring module dff because it contains processes (run 'proc' command first).",
            "Ignoring module dff because it contains processes (run 'proc' command first).",
            "Ignoring module dff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 35.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "warnings": [
            "wire '\\q' is assigned in a block at regression_test/benchmark/verilog/micro/ff.v:11.13-11.18.",
            "wire '\\q' is assigned in a block at regression_test/benchmark/verilog/micro/ff.v:13.13-13.21.",
            "Ignoring module dff because it contains processes (run 'proc' command first).",
            "Ignoring module dff because it contains processes (run 'proc' command first).",
            "Ignoring module dff because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.5,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module down_counter because it contains processes (run 'proc' command first).",
            "Ignoring module down_counter because it contains processes (run 'proc' command first).",
            "Ignoring module down_counter because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 43.2,
        "elaboration_time(ms)": 6.5,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 8.1,
        "Pi": 3,
        "Po": 16,
        "logic element": 17,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 1,
        "Estimated LUTs": 24,
        "Total Node": 34,
        "Wires": 85,
        "Wire Bits": 85,
        "Public Wires": 34,
        "Public Wire Bits": 34,
        "Total Cells": 50,
        "MUX": 16,
        "AND": 1,
        "DFF_P": 16,
        "adder": 17
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module down_counter because it contains processes (run 'proc' command first).",
            "Ignoring module down_counter because it contains processes (run 'proc' command first).",
            "Ignoring module down_counter because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 20,
        "exec_time(ms)": 15.8,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 10.2,
        "Pi": 3,
        "Po": 16,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 1,
        "Estimated LUTs": 51,
        "Total Node": 48,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 4,
        "MUX": 1,
        "AND": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module down_counter because it contains processes (run 'proc' command first).",
            "Ignoring module down_counter because it contains processes (run 'proc' command first).",
            "Ignoring module down_counter because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.2,
        "exec_time(ms)": 52,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 11.2,
        "Pi": 3,
        "Po": 16,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 1,
        "Estimated LUTs": 51,
        "Total Node": 48,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 4,
        "MUX": 1,
        "AND": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "warnings": [
            "Ignoring module down_counter because it contains processes (run 'proc' command first).",
            "Ignoring module down_counter because it contains processes (run 'proc' command first).",
            "Ignoring module down_counter because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 13.6,
        "elaboration_time(ms)": 7.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 12.2,
        "Pi": 3,
        "Po": 16,
        "logic element": 48,
        "Longest Path": 19,
        "Average Path": 1,
        "Estimated LUTs": 48,
        "Total Node": 48,
        "Wires": 22,
        "Wire Bits": 22,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 4,
        "MUX": 1,
        "AND": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.4,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 20.1,
        "exec_time(ms)": 18.5,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.8,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 53.8,
        "elaboration_time(ms)": 6.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 12.4,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 12.7,
        "elaboration_time(ms)": 6.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 11.6,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 17,
        "Wire Bits": 17,
        "Public Wires": 17,
        "Public Wire Bits": 17
    },
    "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2,
        "Wires": 16,
        "Wire Bits": 16,
        "Public Wires": 16,
        "Public Wire Bits": 16,
        "Total Cells": 2
    },
    "micro/multiply_hard_block/k6_N10_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 24,
        "Wire Bits": 26,
        "Public Wires": 16,
        "Public Wire Bits": 16,
        "Total Cells": 18,
        "MUX": 2,
        "XOR": 4,
        "AND": 12
    },
    "micro/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 37,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2,
        "Wires": 16,
        "Wire Bits": 16,
        "Public Wires": 16,
        "Public Wire Bits": 16,
        "Total Cells": 2
    },
    "micro/multiply_hard_block/no_arch": {
        "test_name": "micro/multiply_hard_block/no_arch",
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18,
        "Wires": 24,
        "Wire Bits": 26,
        "Public Wires": 16,
        "Public Wire Bits": 16,
        "Total Cells": 18,
        "MUX": 2,
        "XOR": 4,
        "AND": 12
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 7.2,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 5,
        "adder": 5
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 16.3,
        "elaboration_time(ms)": 4.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 10.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 30,
        "Wire Bits": 30,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 6,
        "MUX": 2,
        "XOR": 3,
        "NOT": 1
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 29.4,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 10,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 30,
        "Wire Bits": 30,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 6,
        "MUX": 2,
        "XOR": 3,
        "NOT": 1
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 12.6,
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 11.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 30,
        "Wire Bits": 30,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 6,
        "MUX": 2,
        "XOR": 3,
        "NOT": 1
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 48.6,
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 6.5,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 5,
        "adder": 5
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 15.9,
        "elaboration_time(ms)": 3.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 10.1,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 30,
        "Wire Bits": 30,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 6,
        "MUX": 2,
        "XOR": 3,
        "NOT": 1
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 51.3,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 10,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 30,
        "Wire Bits": 30,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 6,
        "MUX": 2,
        "XOR": 3,
        "NOT": 1
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "max_rss(MiB)": 17.5,
        "exec_time(ms)": 9.1,
        "elaboration_time(ms)": 3.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 7.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7,
        "Wires": 30,
        "Wire Bits": 30,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 6,
        "MUX": 2,
        "XOR": 3,
        "NOT": 1
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 50.2,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 7.6,
        "Pi": 4,
        "Po": 24,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Total Node": 11,
        "Wires": 45,
        "Wire Bits": 45,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 11,
        "adder": 10
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "exit": 1,
        "max_rss(MiB)": 22.7,
        "exec_time(ms)": 21.3,
        "elaboration_time(ms)": 3.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.3,
        "synthesis_time(ms)": 15.6
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 29.2,
        "exec_time(ms)": 43.6,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 8.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 14,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 15,
        "Wires": 37,
        "Wire Bits": 37,
        "Public Wires": 28,
        "Public Wire Bits": 28,
        "Total Cells": 13,
        "MUX": 4,
        "XOR": 6,
        "NOT": 2
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "exit": 1,
        "max_rss(MiB)": 20.2,
        "exec_time(ms)": 12.1,
        "elaboration_time(ms)": 3.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 11
    },
    "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port top_module.add2.sumout from 2 bits to 5 bits.",
            "Resizing cell port top_module.add2.b from 2 bits to 5 bits.",
            "Resizing cell port top_module.add2.a from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.sumout from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.b from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.a from 2 bits to 5 bits."
        ],
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 68.8,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 8,
        "Po": 5,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 4,
        "Total Node": 21,
        "Wires": 52,
        "Wire Bits": 52,
        "Public Wires": 15,
        "Public Wire Bits": 15,
        "Total Cells": 21,
        "adder": 21
    },
    "micro/hard_adder_cin_propagation/k6_N10_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Resizing cell port top_module.add2.sumout from 2 bits to 5 bits.",
            "Resizing cell port top_module.add2.b from 2 bits to 5 bits.",
            "Resizing cell port top_module.add2.a from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.sumout from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.b from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.a from 2 bits to 5 bits."
        ],
        "Pi": 8,
        "Po": 5,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 15,
        "Public Wire Bits": 15,
        "Total Cells": 8,
        "XOR": 6,
        "AND": 2
    },
    "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Resizing cell port top_module.add2.sumout from 2 bits to 5 bits.",
            "Resizing cell port top_module.add2.b from 2 bits to 5 bits.",
            "Resizing cell port top_module.add2.a from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.sumout from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.b from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.a from 2 bits to 5 bits."
        ],
        "Pi": 8,
        "Po": 5,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 15,
        "Public Wire Bits": 15,
        "Total Cells": 8,
        "XOR": 6,
        "AND": 2
    },
    "micro/hard_adder_cin_propagation/no_arch": {
        "test_name": "micro/hard_adder_cin_propagation/no_arch",
        "warnings": [
            "Resizing cell port top_module.add2.sumout from 2 bits to 5 bits.",
            "Resizing cell port top_module.add2.b from 2 bits to 5 bits.",
            "Resizing cell port top_module.add2.a from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.sumout from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.b from 2 bits to 5 bits.",
            "Resizing cell port top_module.add1.a from 2 bits to 5 bits."
        ],
        "Pi": 8,
        "Po": 5,
        "logic element": 27,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 15,
        "Public Wire Bits": 15,
        "Total Cells": 8,
        "XOR": 6,
        "AND": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0,
        "Wires": 0,
        "Wire Bits": 0,
        "Public Wires": 0,
        "Public Wire Bits": 0,
        "Memories": 0,
        "Memory Bits": 0,
        "Processes": 0,
        "Total Cells": 0,
        "TBUF": 0,
        "OAI4": 0,
        "AOI4": 0,
        "OAI3": 0,
        "AOI3": 0,
        "MUX16": 0,
        "MUX8": 0,
        "MUX4": 0,
        "NMUX": 0,
        "MUX": 0,
        "ORNOT": 0,
        "ANDNOT": 0,
        "XNOR": 0,
        "XOR": 0,
        "NOR": 0,
        "OR": 0,
        "NAND": 0,
        "AND": 0,
        "NOT": 0,
        "BUF": 0,
        "DLATCHSR_PPP": 0,
        "DLATCHSR_PPN": 0,
        "DLATCHSR_PNP": 0,
        "DLATCHSR_PNN": 0,
        "DLATCHSR_NPP": 0,
        "DLATCHSR_NPN": 0,
        "DLATCHSR_NNP": 0,
        "DLATCHSR_NNN": 0,
        "DLATCH_PP1": 0,
        "DLATCH_PP0": 0,
        "DLATCH_PN1": 0,
        "DLATCH_PN0": 0,
        "DLATCH_NP1": 0,
        "DLATCH_NP0": 0,
        "DLATCH_NN1": 0,
        "DLATCH_NN0": 0,
        "DLATCH_P": 0,
        "DLATCH_N": 0,
        "SDFFCE_PP1P": 0,
        "SDFFCE_PP1N": 0,
        "SDFFCE_PP0P": 0,
        "SDFFCE_PP0N": 0,
        "SDFFCE_PN1P": 0,
        "SDFFCE_PN1N": 0,
        "SDFFCE_PN0P": 0,
        "SDFFCE_PN0N": 0,
        "SDFFCE_NP1P": 0,
        "SDFFCE_NP1N": 0,
        "SDFFCE_NP0P": 0,
        "SDFFCE_NP0N": 0,
        "SDFFCE_NN1P": 0,
        "SDFFCE_NN1N": 0,
        "SDFFCE_NN0P": 0,
        "SDFFCE_NN0N": 0,
        "SDFFE_PP1P": 0,
        "SDFFE_PP1N": 0,
        "SDFFE_PP0P": 0,
        "SDFFE_PP0N": 0,
        "SDFFE_PN1P": 0,
        "SDFFE_PN1N": 0,
        "SDFFE_PN0P": 0,
        "SDFFE_PN0N": 0,
        "SDFFE_NP1P": 0,
        "SDFFE_NP1N": 0,
        "SDFFE_NP0P": 0,
        "SDFFE_NP0N": 0,
        "SDFFE_NN1P": 0,
        "SDFFE_NN1N": 0,
        "SDFFE_NN0P": 0,
        "SDFFE_NN0N": 0,
        "SDFF_PP1": 0,
        "SDFF_PP0": 0,
        "SDFF_PN1": 0,
        "SDFF_PN0": 0,
        "SDFF_NP1": 0,
        "SDFF_NP0": 0,
        "SDFF_NN1": 0,
        "SDFF_NN0": 0,
        "DFFSRE_PPPP": 0,
        "DFFSRE_PPPN": 0,
        "DFFSRE_PPNP": 0,
        "DFFSRE_PPNN": 0,
        "DFFSRE_PNPP": 0,
        "DFFSRE_PNPN": 0,
        "DFFSRE_PNNP": 0,
        "DFFSRE_PNNN": 0,
        "DFFSRE_NPPP": 0,
        "DFFSRE_NPPN": 0,
        "DFFSRE_NPNP": 0,
        "DFFSRE_NPNN": 0,
        "DFFSRE_NNPP": 0,
        "DFFSRE_NNPN": 0,
        "DFFSRE_NNNP": 0,
        "DFFSRE_NNNN": 0,
        "DFFSR_PPP": 0,
        "DFFSR_PPN": 0,
        "DFFSR_PNP": 0,
        "DFFSR_PNN": 0,
        "DFFSR_NPP": 0,
        "DFFSR_NPN": 0,
        "DFFSR_NNP": 0,
        "DFFSR_NNN": 0,
        "ALDFFE_PPP": 0,
        "ALDFFE_PPN": 0,
        "ALDFFE_PNP": 0,
        "ALDFFE_PNN": 0,
        "ALDFFE_NPP": 0,
        "ALDFFE_NPN": 0,
        "ALDFFE_NNP": 0,
        "ALDFFE_NNN": 0,
        "ALDFF_PP": 0,
        "ALDFF_PN": 0,
        "ALDFF_NP": 0,
        "ALDFF_NN": 0,
        "DFFE_PP1P": 0,
        "DFFE_PP1N": 0,
        "DFFE_PP0P": 0,
        "DFFE_PP0N": 0,
        "DFFE_PN1P": 0,
        "DFFE_PN1N": 0,
        "DFFE_PN0P": 0,
        "DFFE_PN0N": 0,
        "DFFE_NP1P": 0,
        "DFFE_NP1N": 0,
        "DFFE_NP0P": 0,
        "DFFE_NP0N": 0,
        "DFFE_NN1P": 0,
        "DFFE_NN1N": 0,
        "DFFE_NN0P": 0,
        "DFFE_NN0N": 0,
        "DFF_PP1": 0,
        "DFF_PP0": 0,
        "DFF_PN1": 0,
        "DFF_PN0": 0,
        "DFF_NP1": 0,
        "DFF_NP0": 0,
        "DFF_NN1": 0,
        "DFF_NN0": 0,
        "DFFE_PP": 0,
        "DFFE_PN": 0,
        "DFFE_NP": 0,
        "DFFE_NN": 0,
        "DFF_P": 0,
        "DFF_N": 0,
        "FF": 0,
        "SR_PP": 0,
        "SR_PN": 0,
        "SR_NP": 0,
        "SR_NN": 0,
        "adder": 0,
        "addition_fp_16": 0,
        "addition_fp_32": 0,
        "addition_fp_clk_16": 0,
        "addition_fp_clk_32": 0,
        "BUFGCE": 0,
        "bufgctrl": 0,
        "CARRY": 0,
        "CARRY0": 0,
        "CARRY8": 0,
        "carry_follower": 0,
        "DFF": 0,
        "DFFE": 0,
        "dffeas": 0,
        "DFFN": 0,
        "DFFNE": 0,
        "DRAM_2_OUTPUT_STUB": 0,
        "DRAM_4_OUTPUT_STUB": 0,
        "DSP48E2": 0,
        "dual_port_ram": 0,
        "FDRE": 0,
        "fp16_mult_add": 0,
        "fp16_mult_fp32_accum": 0,
        "fp16_mult_fp32_add": 0,
        "fp16_sop2_accum": 0,
        "fp16_sop2_mult": 0,
        "fp32_mult_add": 0,
        "fp32_mult_then_add": 0,
        "fpu_add": 0,
        "fpu_mul": 0,
        "frac_lut4": 0,
        "IBUF": 0,
        "int_sop_2": 0,
        "int_sop_4": 0,
        "int_sop_accum_4": 0,
        "io": 0,
        "IO_0": 0,
        "IO_1": 0,
        "IO_2": 0,
        "IO_3": 0,
        "LUT1": 0,
        "LUT2": 0,
        "LUT3": 0,
        "LUT4": 0,
        "LUT5": 0,
        "LUT6": 0,
        "mac_fp_16": 0,
        "mac_fp_32": 0,
        "mac_int_18x19": 0,
        "mac_int_27x27": 0,
        "mac_int_9x9": 0,
        "mult_add_int_18x19": 0,
        "mult_add_int_27x27": 0,
        "mult_fp_16": 0,
        "mult_fp_32": 0,
        "mult_fp_clk_16": 0,
        "mult_fp_clk_32": 0,
        "multiply": 0,
        "noc_router_adapter_block": 0,
        "OBUF": 0,
        "pcie": 0,
        "PRIMITIVE": 0,
        "RAMB36E2": 0,
        "router": 0,
        "scff": 0,
        "single_port_ram": 0,
        "xadder": 0,
        "anyinit": 0,
        "fsm": 0,
        "mem_v2": 0,
        "mem": 0,
        "meminit_v2": 0,
        "meminit": 0,
        "memwr_v2": 0,
        "memwr": 0,
        "memrd_v2": 0,
        "memrd": 0,
        "dlatchsr": 0,
        "adlatch": 0,
        "dlatch": 0,
        "sdffce": 0,
        "sdffe": 0,
        "sdff": 0,
        "aldffe": 0,
        "aldff": 0,
        "adffe": 0,
        "adff": 0,
        "dffsre": 0,
        "dffsr": 0,
        "dffe": 0,
        "dff": 0,
        "ff": 0,
        "sr": 0,
        "print": 0,
        "specrule": 0,
        "specify3": 0,
        "specify2": 0,
        "equiv": 0,
        "allseq": 0,
        "allconst": 0,
        "anyseq": 0,
        "anyconst": 0,
        "initstate": 0,
        "cover": 0,
        "fair": 0,
        "live": 0,
        "assume": 0,
        "assert": 0,
        "tribuf": 0,
        "fa": 0,
        "alu": 0,
        "lcu": 0,
        "demux": 0,
        "bmux": 0,
        "bwmux": 0,
        "pmux": 0,
        "mux": 0,
        "bweqx": 0,
        "macc": 0,
        "concat": 0,
        "logic_or": 0,
        "logic_and": 0,
        "pow": 0,
        "modfloor": 0,
        "divfloor": 0,
        "mod": 0,
        "div": 0,
        "mul": 0,
        "sub": 0,
        "add": 0,
        "gt": 0,
        "ge": 0,
        "nex": 0,
        "eqx": 0,
        "ne": 0,
        "eq": 0,
        "le": 0,
        "lt": 0,
        "shiftx": 0,
        "shift": 0,
        "sshr": 0,
        "sshl": 0,
        "shr": 0,
        "shl": 0,
        "xnor": 0,
        "xor": 0,
        "or": 0,
        "and": 0,
        "sop": 0,
        "lut": 0,
        "slice": 0,
        "logic_not": 0,
        "reduce_bool": 0,
        "reduce_xnor": 0,
        "reduce_xor": 0,
        "reduce_or": 0,
        "reduce_and": 0,
        "neg": 0,
        "pos": 0,
        "not": 0
    }
}
