// Seed: 4019177278
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = (-1);
endmodule
module module_1 #(
    parameter id_0 = 32'd20
) (
    input  wor  _id_0,
    output tri1 id_1,
    input  wor  id_2
);
  tri [-1 : 1] id_4;
  logic [7:0] id_5;
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_5 = id_5[id_0];
  wire [-1 'd0 : 1] id_6, id_7, id_8, id_9, id_10, id_11;
  localparam id_12 = 1;
  assign id_4 = 1'b0;
endmodule
