# Reading pref.tcl
# do 8-bit_Multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:50 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 21:48:50 on Jul 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:50 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Multiplier_8_bit.sv 
# -- Compiling module Multiplier_8_bit
# 
# Top level modules:
# 	Multiplier_8_bit
# End time: 21:48:51 on Jul 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:51 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:48:51 on Jul 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:51 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Control_Unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 21:48:51 on Jul 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/9-bit_Adder_Subtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:51 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/9-bit_Adder_Subtractor.sv 
# -- Compiling module adder_subtractor_9_bit
# 
# Top level modules:
# 	adder_subtractor_9_bit
# End time: 21:48:51 on Jul 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:51 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Register.sv 
# -- Compiling module register_8_bit
# 
# Top level modules:
# 	register_8_bit
# End time: 21:48:51 on Jul 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/1-bit_Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:51 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/1-bit_Register.sv 
# -- Compiling module register_1_bit
# 
# Top level modules:
# 	register_1_bit
# End time: 21:48:51 on Jul 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/1-bit_Full_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:51 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/1-bit_Full_Adder.sv 
# -- Compiling module full_adder_1_bit
# 
# Top level modules:
# 	full_adder_1_bit
# End time: 21:48:51 on Jul 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Marco\ Reus/Documents/ECE385/8-bit_Multiplier {C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:48:51 on Jul 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier" C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv 
# -- Compiling module multiplier_8_bit_testbench
# 
# Top level modules:
# 	multiplier_8_bit_testbench
# End time: 21:48:52 on Jul 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  multiplier_8_bit_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" multiplier_8_bit_testbench 
# Start time: 21:48:52 on Jul 10,2021
# Loading sv_std.std
# Loading work.multiplier_8_bit_testbench
# Loading work.Multiplier_8_bit
# Loading work.sync
# Loading work.register_1_bit
# Loading work.register_8_bit
# Loading work.adder_subtractor_9_bit
# Loading work.full_adder_1_bit
# Loading work.control_unit
# Loading work.HexDriver
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'multiplier_8_bit'.  Expected 12, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_8_bit_testbench/multiplier_8_bit File: C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'X'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Process: /multiplier_8_bit_testbench/multiplier_8_bit/Control_Unit/#implicit#unique__28 File: C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Control_Unit.sv Line: 28
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Process: /multiplier_8_bit_testbench/multiplier_8_bit/Control_Unit/#implicit#unique__28 File: C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Control_Unit.sv Line: 28
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'multiplier_8_bit'.  Expected 12, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_8_bit_testbench/multiplier_8_bit File: C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/8-bit_Multiplier_testbench.sv(21): [TFMPC] - Missing connection for port 'X'.
run 1000ns
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Process: /multiplier_8_bit_testbench/multiplier_8_bit/Control_Unit/#implicit#unique__28 File: C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Control_Unit.sv Line: 28
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Process: /multiplier_8_bit_testbench/multiplier_8_bit/Control_Unit/#implicit#unique__28 File: C:/Users/Marco Reus/Documents/ECE385/8-bit_Multiplier/Control_Unit.sv Line: 28
# End time: 21:50:17 on Jul 10,2021, Elapsed time: 0:01:25
# Errors: 0, Warnings: 8
