`default_nettype none
`timescale 1ns / 1ps

module csr(
  input wire clk_i,
  input wire rst_i,
);

endmodule