Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sat Mar 16 19:53:27 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Audio/audio_clockmanager/I2S_CLK_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Audio/i2s/I2S_WS_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Audio/spiInitClock/OutputCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Buttons/button1/verificationCLk/OutputCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Buttons/button2/verificationCLk/OutputCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Buttons/button3/verificationCLk/OutputCLK_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Buttons/button4/verificationCLk/OutputCLK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: SD/spi/SPI_InputCLK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Video/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: Video/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 293 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.163        0.000                      0                 7900        0.027        0.000                      0                 7900        3.000        0.000                       0                  2802  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                  1.163        0.000                      0                 7552        0.027        0.000                      0                 7552        3.000        0.000                       0                  2706  
  I2S_CLK_reloj2_clk_wiz_0_0           69.007        0.000                      0                   12        0.131        0.000                      0                   12       34.931        0.000                       0                    15  
  MasterClocK_reloj1_clk_wiz_0_0        8.365        0.000                      0                    8        0.122        0.000                      0                    8        3.750        0.000                       0                    59  
  TFT_Clock_reloj1_clk_wiz_0_0        158.115        0.000                      0                   13        0.122        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100                          MasterClocK_reloj1_clk_wiz_0_0        5.076        0.000                      0                  315        0.184        0.000                      0                  315  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 4.117ns (46.328%)  route 4.770ns (53.672%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.530 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.530    lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_1
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.644 r  lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.644    lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1_n_1
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.978 r  lm32_cpu/instruction_unit/branch_target_x_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.978    lm32_cpu/instruction_unit_n_242
    SLICE_X61Y14         FDRE                                         r  lm32_cpu/branch_target_x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.513    14.854    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  lm32_cpu/branch_target_x_reg[31]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y14         FDRE (Setup_fdre_C_D)        0.062    15.141    lm32_cpu/branch_target_x_reg[31]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 4.006ns (45.649%)  route 4.770ns (54.351%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.530 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.530    lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_1
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.644 r  lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.644    lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1_n_1
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.867 r  lm32_cpu/instruction_unit/branch_target_x_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.867    lm32_cpu/instruction_unit_n_243
    SLICE_X61Y14         FDRE                                         r  lm32_cpu/branch_target_x_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.513    14.854    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  lm32_cpu/branch_target_x_reg[30]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y14         FDRE (Setup_fdre_C_D)        0.062    15.141    lm32_cpu/branch_target_x_reg[30]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 4.003ns (45.630%)  route 4.770ns (54.370%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.530 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.530    lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_1
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.864 r  lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.864    lm32_cpu/instruction_unit_n_246
    SLICE_X61Y13         FDRE                                         r  lm32_cpu/branch_target_x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.513    14.854    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  lm32_cpu/branch_target_x_reg[27]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y13         FDRE (Setup_fdre_C_D)        0.062    15.141    lm32_cpu/branch_target_x_reg[27]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 3.982ns (45.500%)  route 4.770ns (54.500%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.530 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.530    lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_1
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.843 r  lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.843    lm32_cpu/instruction_unit_n_244
    SLICE_X61Y13         FDRE                                         r  lm32_cpu/branch_target_x_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.513    14.854    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  lm32_cpu/branch_target_x_reg[29]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y13         FDRE (Setup_fdre_C_D)        0.062    15.141    lm32_cpu/branch_target_x_reg[29]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 3.908ns (45.035%)  route 4.770ns (54.965%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.530 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.530    lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_1
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.769 r  lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.769    lm32_cpu/instruction_unit_n_245
    SLICE_X61Y13         FDRE                                         r  lm32_cpu/branch_target_x_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.513    14.854    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  lm32_cpu/branch_target_x_reg[28]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y13         FDRE (Setup_fdre_C_D)        0.062    15.141    lm32_cpu/branch_target_x_reg[28]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 3.892ns (44.933%)  route 4.770ns (55.067%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.530 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.530    lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_1
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.753 r  lm32_cpu/instruction_unit/branch_target_x_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.753    lm32_cpu/instruction_unit_n_247
    SLICE_X61Y13         FDRE                                         r  lm32_cpu/branch_target_x_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.513    14.854    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  lm32_cpu/branch_target_x_reg[26]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y13         FDRE (Setup_fdre_C_D)        0.062    15.141    lm32_cpu/branch_target_x_reg[26]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.753    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 3.889ns (44.914%)  route 4.770ns (55.086%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.750 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.750    lm32_cpu/instruction_unit_n_250
    SLICE_X61Y12         FDRE                                         r  lm32_cpu/branch_target_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.514    14.855    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  lm32_cpu/branch_target_x_reg[23]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y12         FDRE (Setup_fdre_C_D)        0.062    15.142    lm32_cpu/branch_target_x_reg[23]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 3.868ns (44.780%)  route 4.770ns (55.220%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.729 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.729    lm32_cpu/instruction_unit_n_248
    SLICE_X61Y12         FDRE                                         r  lm32_cpu/branch_target_x_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.514    14.855    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  lm32_cpu/branch_target_x_reg[25]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y12         FDRE (Setup_fdre_C_D)        0.062    15.142    lm32_cpu/branch_target_x_reg[25]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 3.163ns (38.869%)  route 4.975ns (61.131%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=2 LUT5=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.936 r  lm32_cpu/mem_reg_i_64__0/CO[3]
                         net (fo=1, routed)           0.000     7.936    lm32_cpu/mem_reg_i_64__0_n_1
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.053 r  lm32_cpu/mem_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     8.053    lm32_cpu/mem_reg_i_58_n_1
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.170 r  lm32_cpu/operand_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.170    lm32_cpu/operand_m_reg[15]_i_2_n_1
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.287 r  lm32_cpu/operand_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.287    lm32_cpu/operand_m_reg[19]_i_2_n_1
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.404 r  lm32_cpu/operand_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.404    lm32_cpu/operand_m_reg[23]_i_2_n_1
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.521 r  lm32_cpu/operand_m_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.521    lm32_cpu/operand_m_reg[27]_i_3_n_1
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.836 r  lm32_cpu/wb_select_m_reg_i_3/O[3]
                         net (fo=4, routed)           0.497     9.333    lm32_cpu/mc_arithmetic/operand_0_x_reg[31]_0[0]
    SLICE_X54Y20         LUT3 (Prop_lut3_I2_O)        0.307     9.640 r  lm32_cpu/mc_arithmetic/wb_select_m_i_1/O
                         net (fo=2, routed)           0.682    10.322    lm32_cpu/mc_arithmetic/adder_result_x[0]
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124    10.446 r  lm32_cpu/mc_arithmetic/operand_m[31]_i_1/O
                         net (fo=3, routed)           1.077    11.523    lm32_cpu/x_result[31]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.150    11.673 r  lm32_cpu/store_operand_x[31]_i_1/O
                         net (fo=2, routed)           0.538    12.212    lm32_cpu/instruction_unit/x_result_sel_csr_x_reg[15]
    SLICE_X54Y14         LUT5 (Prop_lut5_I1_O)        0.328    12.540 r  lm32_cpu/instruction_unit/b[31]_i_2/O
                         net (fo=3, routed)           0.689    13.229    lm32_cpu/multiplier/instruction_d_reg[15][31]
    DSP48_X1Y6           DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.535    14.876    lm32_cpu/multiplier/clk100_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.260    15.136    
                         clock uncertainty           -0.035    15.100    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.650    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 lm32_cpu/operand_1_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 3.794ns (44.303%)  route 4.770ns (55.697%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.570     5.091    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  lm32_cpu/operand_1_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 f  lm32_cpu/operand_1_x_reg[0]/Q
                         net (fo=38, routed)          0.864     6.473    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/operand_1_x_reg[3][0]
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.597 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_95/O
                         net (fo=1, routed)           0.626     7.224    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/adder/p_0_in[0]
    SLICE_X56Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.819 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000     7.819    lm32_cpu/load_store_unit_n_90
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.134 r  lm32_cpu/mem_reg_i_64__0/O[3]
                         net (fo=2, routed)           1.215     9.348    lm32_cpu/multiplier/operand_0_x_reg[7]_0[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.335     9.683 r  lm32_cpu/multiplier/operand_m[7]_i_4/O
                         net (fo=2, routed)           0.536    10.220    lm32_cpu/mc_arithmetic/adder_op_x_n_reg[0]
    SLICE_X54Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.552 r  lm32_cpu/mc_arithmetic/operand_m[7]_i_1/O
                         net (fo=4, routed)           0.722    11.273    lm32_cpu/instruction_unit/x_result[7]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.116    11.389 r  lm32_cpu/instruction_unit/a[7]_i_2/O
                         net (fo=3, routed)           0.807    12.196    lm32_cpu/instruction_unit/p_0_in_1[5]
    SLICE_X61Y8          LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  lm32_cpu/instruction_unit/branch_target_x[9]_i_8/O
                         net (fo=1, routed)           0.000    12.524    lm32_cpu/instruction_unit/branch_target_x[9]_i_8_n_1
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.074 r  lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.074    lm32_cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.188 r  lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.188    lm32_cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.302 r  lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.302    lm32_cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.416 r  lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.416    lm32_cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.655 r  lm32_cpu/instruction_unit/branch_target_x_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.655    lm32_cpu/instruction_unit_n_249
    SLICE_X61Y12         FDRE                                         r  lm32_cpu/branch_target_x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.514    14.855    lm32_cpu/clk100_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  lm32_cpu/branch_target_x_reg[24]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X61Y12         FDRE (Setup_fdre_C_D)        0.062    15.142    lm32_cpu/branch_target_x_reg[24]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  1.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 memdat_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_uart_phy_tx_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.246ns (59.885%)  route 0.165ns (40.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X38Y1          FDRE                                         r  memdat_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.148     1.595 r  memdat_1_reg[4]/Q
                         net (fo=1, routed)           0.165     1.760    memdat_1[4]
    SLICE_X34Y1          LUT5 (Prop_lut5_I0_O)        0.098     1.858 r  soc_uart_phy_tx_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    soc_uart_phy_tx_reg[4]_i_1_n_1
    SLICE_X34Y1          FDRE                                         r  soc_uart_phy_tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.832     1.959    clk100_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  soc_uart_phy_tx_reg_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121     1.831    soc_uart_phy_tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_reg_0_15_6_9/WCLK
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_reg_0_15_6_9/WCLK
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_reg_0_15_6_9/WCLK
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_reg_0_15_6_9/WCLK
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_reg_0_15_6_9/WCLK
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_reg_0_15_6_9/WCLK
    SLICE_X38Y0          RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y0          RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_reg_0_15_6_9/WCLK
    SLICE_X38Y0          RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y0          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.770    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.564     1.447    clk100_IBUF_BUFG
    SLICE_X39Y0          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.805    storage_reg_0_15_6_9/ADDRD0
    SLICE_X38Y0          RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_reg_0_15_6_9/WCLK
    SLICE_X38Y0          RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y0          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.770    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc_uart_phy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.563     1.446    clk100_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  soc_uart_phy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  soc_uart_phy_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.056     1.643    storage_1_reg_0_15_0_5/DIA0
    SLICE_X42Y4          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.833     1.960    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y4          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.606    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6       lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7       lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      mem_2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      mem_2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      mem_2_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      mem_2_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14     lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9      lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9      lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9      lm32_cpu/registers_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9      lm32_cpu/registers_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9      lm32_cpu/registers_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9      lm32_cpu/registers_reg_r1_0_31_6_11/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       69.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.007ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.456ns (45.062%)  route 0.556ns (54.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 74.112 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.556     4.896    Audio/audio_clockmanager/cm2/seq_reg1[7]
    BUFGCTRL_X0Y6        BUFGCTRL                                     r  Audio/audio_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL                                     r  Audio/audio_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.096    74.207    
                         clock uncertainty           -0.145    74.062    
    BUFGCTRL_X0Y6        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    73.903    Audio/audio_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         73.903    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 69.007    

Slack (MET) :             69.316ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 75.655 - 70.862 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.571     5.092    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     5.570 r  Audio/audio_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.699     6.269    Audio/audio_clockmanager/counter[1]
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.301     6.570 r  Audio/audio_clockmanager/I2S_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.570    Audio/audio_clockmanager/I2S_CLK_i_1_n_1
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.452    75.655    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/I2S_CLK_reg/C
                         clock pessimism              0.299    75.954    
                         clock uncertainty           -0.145    75.809    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    75.886    Audio/audio_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         75.886    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                 69.316    

Slack (MET) :             69.331ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 75.655 - 70.862 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.571     5.092    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     5.570 r  Audio/audio_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.699     6.269    Audio/audio_clockmanager/counter[1]
    SLICE_X50Y46         LUT3 (Prop_lut3_I1_O)        0.327     6.596 r  Audio/audio_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.596    Audio/audio_clockmanager/counter[2]_i_1_n_1
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.452    75.655    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/C
                         clock pessimism              0.299    75.954    
                         clock uncertainty           -0.145    75.809    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.118    75.927    Audio/audio_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.927    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                 69.331    

Slack (MET) :             69.339ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 75.655 - 70.862 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.571     5.092    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     5.570 r  Audio/audio_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.689     6.259    Audio/audio_clockmanager/counter[1]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.329     6.588 r  Audio/audio_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.588    Audio/audio_clockmanager/counter[1]_i_1_n_1
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.452    75.655    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
                         clock pessimism              0.299    75.954    
                         clock uncertainty           -0.145    75.809    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.118    75.927    Audio/audio_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         75.927    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                 69.339    

Slack (MET) :             69.488ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.545     4.848    Audio/audio_clockmanager/cm2/seq_reg1[2]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.265    74.336    Audio/audio_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         74.336    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 69.488    

Slack (MET) :             69.491ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.150%)  route 0.664ns (50.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 75.655 - 70.862 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.571     5.092    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518     5.610 f  Audio/audio_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.664     6.274    Audio/audio_clockmanager/counter[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.398 r  Audio/audio_clockmanager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.398    Audio/audio_clockmanager/counter[0]_i_1_n_1
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.587    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.452    75.655    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[0]/C
                         clock pessimism              0.299    75.954    
                         clock uncertainty           -0.145    75.809    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.081    75.890    Audio/audio_clockmanager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         75.890    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 69.491    

Slack (MET) :             69.539ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.988%)  route 0.492ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.492     4.796    Audio/audio_clockmanager/cm2/seq_reg1[4]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.266    74.335    Audio/audio_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         74.335    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                 69.539    

Slack (MET) :             69.605ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.545%)  route 0.616ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.616     4.956    Audio/audio_clockmanager/cm2/seq_reg1[5]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.040    74.561    Audio/audio_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         74.561    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 69.605    

Slack (MET) :             69.611ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.904%)  route 0.607ns (57.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.607     4.947    Audio/audio_clockmanager/cm2/seq_reg1[3]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.043    74.558    Audio/audio_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         74.558    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 69.611    

Slack (MET) :             69.678ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 74.489 - 70.862 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.574     5.095    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.234     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.765     3.884    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.686    Audio/audio_clockmanager/cm2/seq_reg1[1]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.455    75.658    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    72.525 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.158    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.725    74.489    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism              0.258    74.746    
                         clock uncertainty           -0.145    74.601    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.237    74.364    Audio/audio_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         74.364    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 69.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065     1.237    Audio/audio_clockmanager/cm2/seq_reg1[0]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.075     1.106    Audio/audio_clockmanager/cm2/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065     1.224    Audio/audio_clockmanager/cm2/seq_reg1[6]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)        -0.006     1.025    Audio/audio_clockmanager/cm2/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.278    Audio/audio_clockmanager/cm2/seq_reg1[1]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.017     1.048    Audio/audio_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.007%)  route 0.203ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.203     1.374    Audio/audio_clockmanager/cm2/seq_reg1[3]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.076     1.107    Audio/audio_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.566     1.449    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.148     1.597 r  Audio/audio_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.150     1.748    Audio/audio_clockmanager/counter[2]
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.101     1.849 r  Audio/audio_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    Audio/audio_clockmanager/counter[2]_i_1_n_1
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.837     1.964    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.131     1.580    Audio/audio_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.540%)  route 0.207ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.207     1.378    Audio/audio_clockmanager/cm2/seq_reg1[5]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.078     1.109    Audio/audio_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.566     1.449    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.148     1.597 r  Audio/audio_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.150     1.748    Audio/audio_clockmanager/counter[2]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.098     1.846 r  Audio/audio_clockmanager/I2S_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.846    Audio/audio_clockmanager/I2S_CLK_i_1_n_1
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.837     1.964    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/I2S_CLK_reg/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120     1.569    Audio/audio_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.250%)  route 0.232ns (52.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.566     1.449    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  Audio/audio_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.232     1.845    Audio/audio_clockmanager/counter[0]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.889 r  Audio/audio_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    Audio/audio_clockmanager/counter[1]_i_1_n_1
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.837     1.964    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X50Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.131     1.580    Audio/audio_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.091%)  route 0.176ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.176     1.335    Audio/audio_clockmanager/cm2/seq_reg1[4]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)        -0.006     1.025    Audio/audio_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.770%)  route 0.186ns (59.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.273     1.031    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.186     1.345    Audio/audio_clockmanager/cm2/seq_reg1[2]
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.816     1.943    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.498     1.517    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X32Y46         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)        -0.006     1.025    Audio/audio_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y6    Audio/audio_clockmanager/cm2/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y0      Audio/audio_clockmanager/cm2/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X50Y46     Audio/audio_clockmanager/I2S_CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X50Y46     Audio/audio_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X50Y46     Audio/audio_clockmanager/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X50Y46     Audio/audio_clockmanager/I2S_CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X32Y46     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.365ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765     3.884    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.401     4.741    Video/video_clockmanager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism              0.095    13.345    
                         clock uncertainty           -0.080    13.265    
    BUFGCTRL_X0Y4        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    13.106    Video/video_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  8.365    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.627 - 10.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765     3.884    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486     4.790    Video/video_clockmanager/cm1/seq_reg1[2]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725    13.627    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
                         clock pessimism              0.258    13.884    
                         clock uncertainty           -0.080    13.805    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265    13.540    Video/video_clockmanager/cm1/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.627 - 10.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765     3.884    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483     4.786    Video/video_clockmanager/cm1/seq_reg1[4]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725    13.627    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
                         clock pessimism              0.258    13.884    
                         clock uncertainty           -0.080    13.805    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266    13.539    Video/video_clockmanager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.784ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.627 - 10.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765     3.884    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641     4.981    Video/video_clockmanager/cm1/seq_reg1[5]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725    13.627    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
                         clock pessimism              0.258    13.884    
                         clock uncertainty           -0.080    13.805    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040    13.765    Video/video_clockmanager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  8.784    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.627 - 10.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765     3.884    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636     4.976    Video/video_clockmanager/cm1/seq_reg1[3]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725    13.627    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
                         clock pessimism              0.258    13.884    
                         clock uncertainty           -0.080    13.805    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043    13.762    Video/video_clockmanager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.882ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.627 - 10.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765     3.884    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.686    Video/video_clockmanager/cm1/seq_reg1[1]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725    13.627    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism              0.258    13.884    
                         clock uncertainty           -0.080    13.805    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237    13.568    Video/video_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                  8.882    

Slack (MET) :             9.077ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.627 - 10.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765     3.884    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419     4.303 r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157     4.461    Video/video_clockmanager/cm1/seq_reg1[6]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725    13.627    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism              0.258    13.884    
                         clock uncertainty           -0.080    13.805    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267    13.538    Video/video_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  9.077    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.627 - 10.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765     3.884    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  Video/video_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190     4.530    Video/video_clockmanager/cm1/seq_reg1[0]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152    12.821    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    12.902 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725    13.627    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism              0.258    13.884    
                         clock uncertainty           -0.080    13.805    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047    13.758    Video/video_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.758    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  9.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Video/video_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.228    Video/video_clockmanager/cm1/seq_reg1[0]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075     1.106    Video/video_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.214    Video/video_clockmanager/cm1/seq_reg1[6]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    Video/video_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Video/video_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.278    Video/video_clockmanager/cm1/seq_reg1[1]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017     1.048    Video/video_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Video/video_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161     1.333    Video/video_clockmanager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism             -0.198     0.901    
    BUFGCTRL_X0Y4        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.060    Video/video_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232     1.403    Video/video_clockmanager/cm1/seq_reg1[5]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078     1.109    Video/video_clockmanager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.403    Video/video_clockmanager/cm1/seq_reg1[3]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076     1.107    Video/video_clockmanager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Video/video_clockmanager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167     1.326    Video/video_clockmanager/cm1/seq_reg1[4]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    Video/video_clockmanager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  Video/video_clockmanager/cm1/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170     1.329    Video/video_clockmanager/cm1/seq_reg1[2]
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    Video/video_clockmanager/cm1/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    Video/video_clockmanager/cm1/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y1      Video/video_clockmanager/cm1/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y37     Video/tft_spi/initializationRegister/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y32     Video/tft_spi/initializationRegister/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y32     Video/tft_spi/initializationRegister/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y32     Video/tft_spi/initializationRegister/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y32     Video/tft_spi/initializationRegister/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y32     Video/tft_spi/initializationRegister/address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y31     Video/tft_spi/initializationRegister/address_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19     Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19     Video/TilesPositionsRegister_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19     Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y19     Video/TilesPositionsRegister_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y21     Video/TilesPositionsRegister_reg_128_191_3_3/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y21     Video/TilesPositionsRegister_reg_128_191_3_3/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y21     Video/TilesPositionsRegister_reg_128_191_4_4/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y21     Video/TilesPositionsRegister_reg_128_191_4_4/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y19     Video/TilesPositionsRegister_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y19     Video/TilesPositionsRegister_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     Video/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     Video/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     Video/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     Video/TilesPositionsRegister_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     Video/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     Video/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     Video/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     Video/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     Video/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     Video/TilesPositionsRegister_reg_0_63_4_4/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.115ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.792ns  (logic 0.721ns (40.227%)  route 1.071ns (59.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 85.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.560    85.081    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.422    85.503 r  Video/tft_spi/spi/count_reg[2]/Q
                         net (fo=5, routed)           1.071    86.575    Video/tft_spi/spi/Q[2]
    SLICE_X45Y34         LUT4 (Prop_lut4_I1_O)        0.299    86.874 r  Video/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    86.874    Video/tft_spi/spi/p_0_in[3]
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.298   245.081    
                         clock uncertainty           -0.126   244.955    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.034   244.989    Video/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        244.989    
                         arrival time                         -86.874    
  -------------------------------------------------------------------
                         slack                                158.115    

Slack (MET) :             158.130ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.821ns  (logic 0.749ns (41.124%)  route 1.072ns (58.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 85.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.560    85.081    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.422    85.503 r  Video/tft_spi/spi/count_reg[2]/Q
                         net (fo=5, routed)           1.072    86.576    Video/tft_spi/spi/Q[2]
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.327    86.903 r  Video/tft_spi/spi/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    86.903    Video/tft_spi/spi/p_0_in[2]
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.298   245.081    
                         clock uncertainty           -0.126   244.955    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.078   245.033    Video/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        245.033    
                         arrival time                         -86.903    
  -------------------------------------------------------------------
                         slack                                158.130    

Slack (MET) :             158.131ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.820ns  (logic 0.749ns (41.146%)  route 1.071ns (58.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 85.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.560    85.081    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.422    85.503 r  Video/tft_spi/spi/count_reg[2]/Q
                         net (fo=5, routed)           1.071    86.575    Video/tft_spi/spi/Q[2]
    SLICE_X45Y34         LUT5 (Prop_lut5_I4_O)        0.327    86.902 r  Video/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    86.902    Video/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.298   245.081    
                         clock uncertainty           -0.126   244.955    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.078   245.033    Video/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        245.033    
                         arrival time                         -86.902    
  -------------------------------------------------------------------
                         slack                                158.131    

Slack (MET) :             158.162ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 163.250 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.558     4.898    Video/video_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   163.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  Video/video_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism              0.095   163.345    
                         clock uncertainty           -0.126   163.218    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   163.059    Video/video_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        163.059    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                158.162    

Slack (MET) :             158.360ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.510ns  (logic 0.648ns (42.926%)  route 0.862ns (57.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 244.783 - 240.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 85.079 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.558    85.079    Video/tft_spi/spi/CLK
    SLICE_X42Y33         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.524    85.603 r  Video/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.862    86.465    Video/tft_spi/spi/Q[0]
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.124    86.589 r  Video/tft_spi/spi/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    86.589    Video/tft_spi/spi/p_0_in[1]
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.442   244.783    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260   245.043    
                         clock uncertainty           -0.126   244.917    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.032   244.949    Video/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        244.949    
                         arrival time                         -86.589    
  -------------------------------------------------------------------
                         slack                                158.360    

Slack (MET) :             158.595ns  (required time - arrival time)
  Source:                 Video/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.363ns  (logic 0.648ns (47.554%)  route 0.715ns (52.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 244.781 - 240.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 85.079 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575    85.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    81.763 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    83.425    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.558    85.079    Video/tft_spi/spi/CLK
    SLICE_X42Y33         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.524    85.603 f  Video/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.715    86.318    Video/tft_spi/spi/Q[0]
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124    86.442 r  Video/tft_spi/spi/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    86.442    Video/tft_spi/spi/count[0]_i_1__0_n_1
    SLICE_X42Y33         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   244.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   241.669 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   243.250    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.440   244.781    Video/tft_spi/spi/CLK
    SLICE_X42Y33         FDRE                                         r  Video/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.298   245.079    
                         clock uncertainty           -0.126   244.953    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.084   245.037    Video/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        245.037    
                         arrival time                         -86.442    
  -------------------------------------------------------------------
                         slack                                158.595    

Slack (MET) :             158.703ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486     4.789    Video/video_clockmanager/cm1/seq_reg3[2]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   162.821    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265   163.492    Video/video_clockmanager/cm1/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        163.492    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                158.703    

Slack (MET) :             158.706ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483     4.785    Video/video_clockmanager/cm1/seq_reg3[4]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   162.821    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266   163.491    Video/video_clockmanager/cm1/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        163.491    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                158.706    

Slack (MET) :             158.737ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641     4.980    Video/video_clockmanager/cm1/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   162.821    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040   163.717    Video/video_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        163.717    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                158.737    

Slack (MET) :             158.762ns  (required time - arrival time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.575     5.096    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333     1.763 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229     2.992    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613     4.952    Video/video_clockmanager/cm1/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457   164.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129   161.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   162.821    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043   163.714    Video/video_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        163.714    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                158.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Video/video_clockmanager/cm1/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    Video/video_clockmanager/cm1/seq_reg3[0]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.105    Video/video_clockmanager/cm1/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    Video/video_clockmanager/cm1/seq_reg3[6]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    Video/video_clockmanager/cm1/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Video/video_clockmanager/cm1/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    Video/video_clockmanager/cm1/seq_reg3[1]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     1.047    Video/video_clockmanager/cm1/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Video/tft_spi/spi/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.350ns  (logic 0.195ns (55.770%)  route 0.155ns (44.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 81.955 - 80.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 81.443 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549    81.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    80.372 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    80.858    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.560    81.443    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.146    81.589 r  Video/tft_spi/spi/count_reg[3]/Q
                         net (fo=3, routed)           0.155    81.744    Video/tft_spi/spi/Q[3]
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.049    81.793 r  Video/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    81.793    Video/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817    81.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    80.569 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    81.099    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.828    81.955    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.443    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.114    81.557    Video/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -81.557    
                         arrival time                          81.793    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Video/tft_spi/spi/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.258%)  route 0.155ns (44.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 81.955 - 80.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 81.443 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549    81.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    80.372 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    80.858    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.560    81.443    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.146    81.589 r  Video/tft_spi/spi/count_reg[3]/Q
                         net (fo=3, routed)           0.155    81.744    Video/tft_spi/spi/Q[3]
    SLICE_X45Y34         LUT4 (Prop_lut4_I0_O)        0.045    81.789 r  Video/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    81.789    Video/tft_spi/spi/p_0_in[3]
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817    81.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    80.569 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    81.099    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.828    81.955    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.443    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.099    81.542    Video/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -81.542    
                         arrival time                          81.789    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Video/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.377ns  (logic 0.188ns (49.839%)  route 0.189ns (50.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 81.955 - 80.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 81.443 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549    81.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    80.372 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    80.858    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.560    81.443    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.146    81.589 r  Video/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.189    81.778    Video/tft_spi/spi/Q[1]
    SLICE_X45Y34         LUT3 (Prop_lut3_I2_O)        0.042    81.820 r  Video/tft_spi/spi/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    81.820    Video/tft_spi/spi/p_0_in[2]
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817    81.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    80.569 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    81.099    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.828    81.955    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.443    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.114    81.557    Video/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -81.557    
                         arrival time                          81.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Video/video_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200     1.371    Video/video_clockmanager/cm1/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     1.106    Video/video_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Video/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.380ns  (logic 0.191ns (50.235%)  route 0.189ns (49.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 81.955 - 80.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 81.443 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549    81.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    80.372 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    80.858    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.560    81.443    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.146    81.589 r  Video/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.189    81.778    Video/tft_spi/spi/Q[1]
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.045    81.823 r  Video/tft_spi/spi/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    81.823    Video/tft_spi/spi/p_0_in[1]
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817    81.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    80.569 f  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    81.099    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  Video/video_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.828    81.955    Video/tft_spi/spi/CLK
    SLICE_X45Y34         FDRE                                         r  Video/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.443    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.098    81.541    Video/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -81.541    
                         arrival time                          81.823    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232     1.402    Video/video_clockmanager/cm1/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078     1.108    Video/video_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            Video/video_clockmanager/cm1/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.549     1.432    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061     0.372 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366     0.738    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Video/video_clockmanager/cm1/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167     1.325    Video/video_clockmanager/cm1/seq_reg3[4]
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407     0.976    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Video/video_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    Video/video_clockmanager/cm1/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y2    Video/video_clockmanager/cm1/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X0Y2      Video/video_clockmanager/cm1/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X42Y33     Video/tft_spi/spi/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y34     Video/tft_spi/spi/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y34     Video/tft_spi/spi/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y34     Video/tft_spi/spi/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X45Y34     Video/tft_spi/spi/dataClk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X42Y33     Video/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y34     Video/tft_spi/spi/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y34     Video/tft_spi/spi/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y34     Video/tft_spi/spi/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y34     Video/tft_spi/spi/dataClk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X42Y33     Video/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y34     Video/tft_spi/spi/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y34     Video/tft_spi/spi/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y34     Video/tft_spi/spi/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X45Y34     Video/tft_spi/spi/dataClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X42Y33     Video/tft_spi/spi/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     Video/video_clockmanager/cm1/seq_reg3_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    Video/video_clockmanager/cm1/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7    Audio/audio_clockmanager/cm2/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_3_3/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.419ns (9.327%)  route 4.073ns (90.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          4.073     9.571    Video/TilesPositionsRegister_reg_64_127_3_3/A1
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_3_3/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.433    14.774    Video/TilesPositionsRegister_reg_64_127_3_3/WCLK
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_3_3/DP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X42Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.647    Video/TilesPositionsRegister_reg_64_127_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_3_3/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.419ns (9.327%)  route 4.073ns (90.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          4.073     9.571    Video/TilesPositionsRegister_reg_64_127_3_3/A1
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_3_3/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.433    14.774    Video/TilesPositionsRegister_reg_64_127_3_3/WCLK
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_3_3/SP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X42Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.647    Video/TilesPositionsRegister_reg_64_127_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_4_4/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.419ns (9.327%)  route 4.073ns (90.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          4.073     9.571    Video/TilesPositionsRegister_reg_64_127_4_4/A1
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_4_4/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.433    14.774    Video/TilesPositionsRegister_reg_64_127_4_4/WCLK
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_4_4/DP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X42Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.647    Video/TilesPositionsRegister_reg_64_127_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_4_4/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.419ns (9.327%)  route 4.073ns (90.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          4.073     9.571    Video/TilesPositionsRegister_reg_64_127_4_4/A1
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_4_4/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.433    14.774    Video/TilesPositionsRegister_reg_64_127_4_4/WCLK
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_4_4/SP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X42Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.647    Video/TilesPositionsRegister_reg_64_127_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_3_3/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.419ns (9.652%)  route 3.922ns (90.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.922     9.419    Video/TilesPositionsRegister_reg_256_319_3_3/A1
    SLICE_X46Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_3_3/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.434    14.775    Video/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X46Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.194    14.762    
    SLICE_X46Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.648    Video/TilesPositionsRegister_reg_256_319_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_3_3/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.419ns (9.652%)  route 3.922ns (90.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.922     9.419    Video/TilesPositionsRegister_reg_256_319_3_3/A1
    SLICE_X46Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_3_3/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.434    14.775    Video/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X46Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.194    14.762    
    SLICE_X46Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.648    Video/TilesPositionsRegister_reg_256_319_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_4_4/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.419ns (9.652%)  route 3.922ns (90.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.922     9.419    Video/TilesPositionsRegister_reg_256_319_4_4/A1
    SLICE_X46Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_4_4/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.434    14.775    Video/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X46Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_4_4/DP/CLK
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.194    14.762    
    SLICE_X46Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.648    Video/TilesPositionsRegister_reg_256_319_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_4_4/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.419ns (9.652%)  route 3.922ns (90.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  soc_Video_WB_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.922     9.419    Video/TilesPositionsRegister_reg_256_319_4_4/A1
    SLICE_X46Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_4_4/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.434    14.775    Video/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X46Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_4_4/SP/CLK
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.194    14.762    
    SLICE_X46Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.114    14.648    Video/TilesPositionsRegister_reg_256_319_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_3_3/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.642ns (16.888%)  route 3.160ns (83.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.558     5.079    clk100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  soc_Video_WB_storage_full_reg[13]/Q
                         net (fo=6, routed)           2.040     7.638    Video/Q[13]
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.762 r  Video/TilesPositionsRegister_reg_64_127_0_2_i_1/O
                         net (fo=8, routed)           1.119     8.881    Video/TilesPositionsRegister_reg_64_127_3_3/WE
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_3_3/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.433    14.774    Video/TilesPositionsRegister_reg_64_127_3_3/WCLK
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_3_3/DP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X42Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.228    Video/TilesPositionsRegister_reg_64_127_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 soc_Video_WB_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_3_3/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.642ns (16.888%)  route 3.160ns (83.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.558     5.079    clk100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  soc_Video_WB_storage_full_reg[13]/Q
                         net (fo=6, routed)           2.040     7.638    Video/Q[13]
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.762 r  Video/TilesPositionsRegister_reg_64_127_0_2_i_1/O
                         net (fo=8, routed)           1.119     8.881    Video/TilesPositionsRegister_reg_64_127_3_3/WE
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        1.457    14.798    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    11.669 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581    13.250    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          1.433    14.774    Video/TilesPositionsRegister_reg_64_127_3_3/WCLK
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_3_3/SP/CLK
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.194    14.761    
    SLICE_X42Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.228    Video/TilesPositionsRegister_reg_64_127_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  5.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.859%)  route 0.649ns (82.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Video_WB_storage_full_reg[0]/Q
                         net (fo=6, routed)           0.649     2.230    Video/TilesPositionsRegister_reg_64_127_0_2/DIA
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.822     1.949    Video/TilesPositionsRegister_reg_64_127_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.194     1.899    
    SLICE_X42Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.046    Video/TilesPositionsRegister_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.585%)  route 0.661ns (82.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Video_WB_storage_full_reg[0]/Q
                         net (fo=6, routed)           0.661     2.242    Video/TilesPositionsRegister_reg_128_191_0_2/DIA
    SLICE_X42Y19         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.823     1.950    Video/TilesPositionsRegister_reg_128_191_0_2/WCLK
    SLICE_X42Y19         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.194     1.900    
    SLICE_X42Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.047    Video/TilesPositionsRegister_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_4_4/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.627%)  route 0.659ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Video_WB_storage_full_reg[4]/Q
                         net (fo=11, routed)          0.659     2.240    Video/TilesPositionsRegister_reg_64_127_4_4/D
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.820     1.947    Video/TilesPositionsRegister_reg_64_127_4_4/WCLK
    SLICE_X42Y22         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_4_4/SP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X42Y22         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.043    Video/TilesPositionsRegister_reg_64_127_4_4/SP
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.141ns (17.309%)  route 0.674ns (82.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Video_WB_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.674     2.255    Video/TilesPositionsRegister_reg_128_191_0_2/DIC
    SLICE_X42Y19         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.823     1.950    Video/TilesPositionsRegister_reg_128_191_0_2/WCLK
    SLICE_X42Y19         RAMD64E                                      r  Video/TilesPositionsRegister_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.194     1.900    
    SLICE_X42Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.044    Video/TilesPositionsRegister_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.154%)  route 0.681ns (82.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Video_WB_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.681     2.262    Video/TilesPositionsRegister_reg_64_127_0_2/DIC
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.822     1.949    Video/TilesPositionsRegister_reg_64_127_0_2/WCLK
    SLICE_X42Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.194     1.899    
    SLICE_X42Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.043    Video/TilesPositionsRegister_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_0_63_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.437%)  route 0.526ns (71.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  soc_Video_WB_storage_full_reg[13]/Q
                         net (fo=6, routed)           0.298     1.903    Video/Q[13]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.948 r  Video/TilesPositionsRegister_reg_0_63_0_2_i_1/O
                         net (fo=8, routed)           0.228     2.176    Video/TilesPositionsRegister_reg_0_63_0_2/WE
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X46Y18         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     1.949    Video/TilesPositionsRegister_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_0_63_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.437%)  route 0.526ns (71.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  soc_Video_WB_storage_full_reg[13]/Q
                         net (fo=6, routed)           0.298     1.903    Video/Q[13]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.948 r  Video/TilesPositionsRegister_reg_0_63_0_2_i_1/O
                         net (fo=8, routed)           0.228     2.176    Video/TilesPositionsRegister_reg_0_63_0_2/WE
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X46Y18         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     1.949    Video/TilesPositionsRegister_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_0_63_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.437%)  route 0.526ns (71.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  soc_Video_WB_storage_full_reg[13]/Q
                         net (fo=6, routed)           0.298     1.903    Video/Q[13]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.948 r  Video/TilesPositionsRegister_reg_0_63_0_2_i_1/O
                         net (fo=8, routed)           0.228     2.176    Video/TilesPositionsRegister_reg_0_63_0_2/WE
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X46Y18         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     1.949    Video/TilesPositionsRegister_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_0_63_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.437%)  route 0.526ns (71.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.558     1.441    clk100_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  soc_Video_WB_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  soc_Video_WB_storage_full_reg[13]/Q
                         net (fo=6, routed)           0.298     1.903    Video/Q[13]
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.948 r  Video/TilesPositionsRegister_reg_0_63_0_2_i_1/O
                         net (fo=8, routed)           0.228     2.176    Video/TilesPositionsRegister_reg_0_63_0_2/WE
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.825     1.952    Video/TilesPositionsRegister_reg_0_63_0_2/WCLK
    SLICE_X46Y18         RAMD64E                                      r  Video/TilesPositionsRegister_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X46Y18         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     1.949    Video/TilesPositionsRegister_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 soc_Video_WB_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Video/TilesPositionsRegister_reg_256_319_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.767%)  route 0.700ns (83.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  soc_Video_WB_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  soc_Video_WB_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.700     2.281    Video/TilesPositionsRegister_reg_256_319_0_2/DIC
    SLICE_X46Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2706, routed)        0.817     1.944    Video/video_clockmanager/cm1/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Video/video_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Video/video_clockmanager/cm1/clkout1_buf1/O
                         net (fo=48, routed)          0.823     1.950    Video/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X46Y20         RAMD64E                                      r  Video/TilesPositionsRegister_reg_256_319_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.194     1.900    
    SLICE_X46Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.044    Video/TilesPositionsRegister_reg_256_319_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.237    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk100    | cpu_reset | FDRE    | -     |    -0.409 (r) | FAST    |     2.928 (r) | SLOW    |          |
clk100    | serial_rx | FDRE    | -     |     1.424 (r) | SLOW    |    -0.092 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output       | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port         | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | SD_SPI_CLK   | FDRE       | -     |     15.664 (r) | SLOW    |      4.522 (r) | FAST    |                                |
clk100    | SD_SPI_MOSI  | FDRE       | -     |     15.475 (r) | SLOW    |      5.177 (r) | FAST    |                                |
clk100    | serial_tx    | FDSE       | -     |     13.855 (r) | SLOW    |      4.378 (r) | FAST    |                                |
clk100    | DAC_I2S_CLK  | FDRE       | -     |     13.969 (r) | SLOW    |      3.740 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | TFT_RS       | FDRE       | -     |     15.390 (r) | SLOW    |      4.368 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS   | FDRE       | -     |     12.945 (r) | SLOW    |      3.824 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     19.147 (r) | SLOW    |      5.025 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (r) | SLOW    |      2.600 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (f) | SLOW    |      2.600 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     16.224 (f) | SLOW    |      4.449 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         8.837 | SLOW    |               |         |               |         |         1.885 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



