# ArchRival

![ArchRival Logo](logo.png)

> *A clean SystemVerilog implementation of the ICMC-Processor â€” redesigned at UNICAMP.*

**ArchRival** is a modernized and modular reimplementation of the [ICMC-Processor](https://github.com/simoesusp/Processador-ICMC/), originally designed by students and faculty from the University of SÃ£o Paulo (USP). Developed from scratch with clarity, portability, and educational value in mind, this project brings the architecture into a new era â€” with upgraded structure, refined RTL code, and a layout that cleanly supports multiple FPGA targets.

---

### ğŸ Key Goals

- âœ… Replace ugly and verbose VHDL with clean, readable SystemVerilog.  
- âœ… Organize the codebase by separating design, verification, and FPGA-specific files.  
- âœ… Make the platform suitable for teaching and experimentation.  
- âœ… Celebrate UNICAMP's champion-level commitment to computing education. ğŸ˜‰

---

### ğŸ“ Project Structure

```text
ArchRival/
â”œâ”€â”€ docs/               # Documentation and design notes.
â”‚   â”œâ”€â”€ architecture/
â”‚   â””â”€â”€ assembly/
â”œâ”€â”€ design/             # Synthesizable SystemVerilog code
â”‚   â”œâ”€â”€ rtl/            # Core RTL modules (ALU, datapath, control, etc.)
â”‚   â””â”€â”€ include/        # Shared packages, constants, and macros
â”œâ”€â”€ verif/              # Verification environment
â”‚   â”œâ”€â”€ testbench/      # Simulation testbenches
â”‚   â””â”€â”€ formal/         # Formal verification files (future)
â”œâ”€â”€ fpga/               # FPGA-specific files
â”‚   â””â”€â”€ DE2_115/
â””â”€â”€ scripts/            # Build and automation scripts
```

Stay tuned for documentation, simulator, and toolchain updates.
PRs and contributions are welcome â€” unless you're from USP. ğŸ˜‰
