<stg><name>store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u></name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="1" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:1 %p_read_1 = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %outputs_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %outputs

]]></Node>
<StgValue><ssdm name="outputs_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %fm_COLS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %fm_COLS

]]></Node>
<StgValue><ssdm name="fm_COLS_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_ROWS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %fm_ROWS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %fm_ROWS

]]></Node>
<StgValue><ssdm name="fm_ROWS_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %quant_out, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %sparse_data, void @empty_15, i32 0, i32 0, void @empty_6, i32 32, i32 0, void @empty_26, void @empty_27, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %mul_ln157 = mul i32 %fm_COLS_read, i32 %fm_ROWS_read

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %loop_num = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul_ln157, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="loop_num"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="27">
<![CDATA[
entry:11 %zext_ln157 = zext i27 %loop_num

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:12 %icmp_ln160 = icmp_eq  i27 %loop_num, i27 0

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:13 %br_ln160 = br i1 %icmp_ln160, void %for.body.lr.ph.i, void %store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
for.body.lr.ph.i:0 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %p_read_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
for.body.lr.ph.i:1 %zext_ln160 = zext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph.i:2 %add_ln160 = add i64 %outputs_read, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.lr.ph.i:3 %trunc_ln1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln160, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="59">
<![CDATA[
for.body.lr.ph.i:4 %sext_ln160 = sext i59 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph.i:5 %sparse_data_addr = getelementptr i256 %sparse_data, i64 %sext_ln160

]]></Node>
<StgValue><ssdm name="sparse_data_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.body.lr.ph.i:6 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i64 %sparse_data_addr, i32 %zext_ln157

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.lr.ph.i:7 %empty_51 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="59" op_3_bw="27" op_4_bw="256" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body.lr.ph.i:8 %call_ln160 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_160_1, i256 %sparse_data, i59 %trunc_ln1, i27 %loop_num, i256 %quant_out

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="59" op_3_bw="27" op_4_bw="256" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body.lr.ph.i:8 %call_ln160 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_160_1, i256 %sparse_data, i59 %trunc_ln1, i27 %loop_num, i256 %quant_out

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="36" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="35" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="34" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="33" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="32" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="31" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="30" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="72" st_id="12" stage="29" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="73" st_id="13" stage="28" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="74" st_id="14" stage="27" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="75" st_id="15" stage="26" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="76" st_id="16" stage="25" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="77" st_id="17" stage="24" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="78" st_id="18" stage="23" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="79" st_id="19" stage="22" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="80" st_id="20" stage="21" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="81" st_id="21" stage="20" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="82" st_id="22" stage="19" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="83" st_id="23" stage="18" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="84" st_id="24" stage="17" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="85" st_id="25" stage="16" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="86" st_id="26" stage="15" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="87" st_id="27" stage="14" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="88" st_id="28" stage="13" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="89" st_id="29" stage="12" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="90" st_id="30" stage="11" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="91" st_id="31" stage="10" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="92" st_id="32" stage="9" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="93" st_id="33" stage="8" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="94" st_id="34" stage="7" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="95" st_id="35" stage="6" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="96" st_id="36" stage="5" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="97" st_id="37" stage="4" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="98" st_id="38" stage="3" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="99" st_id="39" stage="2" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="100" st_id="40" stage="1" lat="36">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %sparse_data_addr

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="101" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph.i:10 %br_ln167 = br void %store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="102" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0">
<![CDATA[
store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit:0 %count_0_lcssa_i = phi i27 %loop_num, void %for.body.lr.ph.i, i27 0, void %entry

]]></Node>
<StgValue><ssdm name="count_0_lcssa_i"/></StgValue>
</operation>

<operation id="103" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit:1 %icmp_ln167 = icmp_eq  i27 %count_0_lcssa_i, i27 %loop_num

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="104" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit:2 %write_ln152 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %sparse_flag, i1 %icmp_ln167

]]></Node>
<StgValue><ssdm name="write_ln152"/></StgValue>
</operation>

<operation id="105" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>.exit:3 %ret_ln53 = ret

]]></Node>
<StgValue><ssdm name="ret_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="147" name="quant_out" dir="0" iftype="3">
<core>NULL</core><StgValue><ssdm name="quant_out"/></StgValue>
</port>
<port id="148" name="sparse_data" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="sparse_data"/></StgValue>
</port>
<port id="149" name="outputs" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="outputs"/></StgValue>
</port>
<port id="150" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="151" name="fm_ROWS" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fm_ROWS"/></StgValue>
</port>
<port id="152" name="fm_COLS" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fm_COLS"/></StgValue>
</port>
<port id="153" name="sparse_flag" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sparse_flag"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="155" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="41">
</dataflow>
<dataflow id="156" from="outputs" to="specinterface_ln0" fromId="149" toId="41">
</dataflow>
<dataflow id="158" from="ap_fifo_str" to="specinterface_ln0" fromId="157" toId="41">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="41">
</dataflow>
<dataflow id="161" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="41">
</dataflow>
<dataflow id="163" from="p_str" to="specinterface_ln0" fromId="162" toId="41">
</dataflow>
<dataflow id="164" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="41">
</dataflow>
<dataflow id="165" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="41">
</dataflow>
<dataflow id="166" from="p_str" to="specinterface_ln0" fromId="162" toId="41">
</dataflow>
<dataflow id="167" from="p_str" to="specinterface_ln0" fromId="162" toId="41">
</dataflow>
<dataflow id="168" from="p_str" to="specinterface_ln0" fromId="162" toId="41">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="41">
</dataflow>
<dataflow id="171" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="41">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="41">
</dataflow>
<dataflow id="174" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="41">
</dataflow>
<dataflow id="175" from="p_str" to="specinterface_ln0" fromId="162" toId="41">
</dataflow>
<dataflow id="177" from="ScalarProp_str" to="specinterface_ln0" fromId="176" toId="41">
</dataflow>
<dataflow id="179" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="41">
</dataflow>
<dataflow id="180" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="41">
</dataflow>
<dataflow id="182" from="_ssdm_op_Read.ap_auto.i27" to="p_read_1" fromId="181" toId="42">
</dataflow>
<dataflow id="183" from="p_read" to="p_read_1" fromId="150" toId="42">
</dataflow>
<dataflow id="185" from="_ssdm_op_Read.ap_fifo.i64P0A" to="outputs_read" fromId="184" toId="43">
</dataflow>
<dataflow id="186" from="outputs" to="outputs_read" fromId="149" toId="43">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="44">
</dataflow>
<dataflow id="188" from="fm_COLS" to="specinterface_ln0" fromId="152" toId="44">
</dataflow>
<dataflow id="189" from="ap_fifo_str" to="specinterface_ln0" fromId="157" toId="44">
</dataflow>
<dataflow id="190" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="44">
</dataflow>
<dataflow id="191" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="44">
</dataflow>
<dataflow id="192" from="p_str" to="specinterface_ln0" fromId="162" toId="44">
</dataflow>
<dataflow id="193" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="44">
</dataflow>
<dataflow id="194" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="44">
</dataflow>
<dataflow id="195" from="p_str" to="specinterface_ln0" fromId="162" toId="44">
</dataflow>
<dataflow id="196" from="p_str" to="specinterface_ln0" fromId="162" toId="44">
</dataflow>
<dataflow id="197" from="p_str" to="specinterface_ln0" fromId="162" toId="44">
</dataflow>
<dataflow id="198" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="44">
</dataflow>
<dataflow id="199" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="44">
</dataflow>
<dataflow id="200" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="201" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="202" from="p_str" to="specinterface_ln0" fromId="162" toId="44">
</dataflow>
<dataflow id="203" from="ScalarProp_str" to="specinterface_ln0" fromId="176" toId="44">
</dataflow>
<dataflow id="204" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="44">
</dataflow>
<dataflow id="205" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="44">
</dataflow>
<dataflow id="207" from="_ssdm_op_Read.ap_fifo.i32P0A" to="fm_COLS_read" fromId="206" toId="45">
</dataflow>
<dataflow id="208" from="fm_COLS" to="fm_COLS_read" fromId="152" toId="45">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="46">
</dataflow>
<dataflow id="210" from="fm_ROWS" to="specinterface_ln0" fromId="151" toId="46">
</dataflow>
<dataflow id="211" from="ap_fifo_str" to="specinterface_ln0" fromId="157" toId="46">
</dataflow>
<dataflow id="212" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="46">
</dataflow>
<dataflow id="213" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="46">
</dataflow>
<dataflow id="214" from="p_str" to="specinterface_ln0" fromId="162" toId="46">
</dataflow>
<dataflow id="215" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="46">
</dataflow>
<dataflow id="216" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="46">
</dataflow>
<dataflow id="217" from="p_str" to="specinterface_ln0" fromId="162" toId="46">
</dataflow>
<dataflow id="218" from="p_str" to="specinterface_ln0" fromId="162" toId="46">
</dataflow>
<dataflow id="219" from="p_str" to="specinterface_ln0" fromId="162" toId="46">
</dataflow>
<dataflow id="220" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="46">
</dataflow>
<dataflow id="221" from="StgValue_169" to="specinterface_ln0" fromId="169" toId="46">
</dataflow>
<dataflow id="222" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="223" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="224" from="p_str" to="specinterface_ln0" fromId="162" toId="46">
</dataflow>
<dataflow id="225" from="ScalarProp_str" to="specinterface_ln0" fromId="176" toId="46">
</dataflow>
<dataflow id="226" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="46">
</dataflow>
<dataflow id="227" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="46">
</dataflow>
<dataflow id="228" from="_ssdm_op_Read.ap_fifo.i32P0A" to="fm_ROWS_read" fromId="206" toId="47">
</dataflow>
<dataflow id="229" from="fm_ROWS" to="fm_ROWS_read" fromId="151" toId="47">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="48">
</dataflow>
<dataflow id="231" from="quant_out" to="specinterface_ln0" fromId="147" toId="48">
</dataflow>
<dataflow id="233" from="empty_9" to="specinterface_ln0" fromId="232" toId="48">
</dataflow>
<dataflow id="234" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="235" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="237" from="empty_6" to="specinterface_ln0" fromId="236" toId="48">
</dataflow>
<dataflow id="238" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="239" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="240" from="empty_6" to="specinterface_ln0" fromId="236" toId="48">
</dataflow>
<dataflow id="241" from="empty_6" to="specinterface_ln0" fromId="236" toId="48">
</dataflow>
<dataflow id="242" from="empty_6" to="specinterface_ln0" fromId="236" toId="48">
</dataflow>
<dataflow id="243" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="244" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="245" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="246" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="247" from="empty_6" to="specinterface_ln0" fromId="236" toId="48">
</dataflow>
<dataflow id="248" from="empty_6" to="specinterface_ln0" fromId="236" toId="48">
</dataflow>
<dataflow id="249" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="48">
</dataflow>
<dataflow id="250" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="48">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="154" toId="49">
</dataflow>
<dataflow id="252" from="sparse_data" to="specinterface_ln0" fromId="148" toId="49">
</dataflow>
<dataflow id="254" from="empty_15" to="specinterface_ln0" fromId="253" toId="49">
</dataflow>
<dataflow id="255" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="49">
</dataflow>
<dataflow id="256" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="49">
</dataflow>
<dataflow id="257" from="empty_6" to="specinterface_ln0" fromId="236" toId="49">
</dataflow>
<dataflow id="259" from="StgValue_258" to="specinterface_ln0" fromId="258" toId="49">
</dataflow>
<dataflow id="260" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="49">
</dataflow>
<dataflow id="262" from="empty_26" to="specinterface_ln0" fromId="261" toId="49">
</dataflow>
<dataflow id="264" from="empty_27" to="specinterface_ln0" fromId="263" toId="49">
</dataflow>
<dataflow id="265" from="empty_6" to="specinterface_ln0" fromId="236" toId="49">
</dataflow>
<dataflow id="266" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="49">
</dataflow>
<dataflow id="267" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="49">
</dataflow>
<dataflow id="268" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="49">
</dataflow>
<dataflow id="269" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="49">
</dataflow>
<dataflow id="270" from="empty_6" to="specinterface_ln0" fromId="236" toId="49">
</dataflow>
<dataflow id="271" from="empty_6" to="specinterface_ln0" fromId="236" toId="49">
</dataflow>
<dataflow id="272" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="49">
</dataflow>
<dataflow id="273" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="49">
</dataflow>
<dataflow id="274" from="fm_COLS_read" to="mul_ln157" fromId="45" toId="50">
</dataflow>
<dataflow id="275" from="fm_ROWS_read" to="mul_ln157" fromId="47" toId="50">
</dataflow>
<dataflow id="277" from="_ssdm_op_PartSelect.i27.i32.i32.i32" to="loop_num" fromId="276" toId="51">
</dataflow>
<dataflow id="278" from="mul_ln157" to="loop_num" fromId="50" toId="51">
</dataflow>
<dataflow id="280" from="StgValue_279" to="loop_num" fromId="279" toId="51">
</dataflow>
<dataflow id="282" from="StgValue_281" to="loop_num" fromId="281" toId="51">
</dataflow>
<dataflow id="283" from="loop_num" to="zext_ln157" fromId="51" toId="52">
</dataflow>
<dataflow id="284" from="loop_num" to="icmp_ln160" fromId="51" toId="53">
</dataflow>
<dataflow id="286" from="StgValue_285" to="icmp_ln160" fromId="285" toId="53">
</dataflow>
<dataflow id="287" from="icmp_ln160" to="br_ln160" fromId="53" toId="54">
</dataflow>
<dataflow id="289" from="_ssdm_op_BitConcatenate.i32.i27.i5" to="shl_ln" fromId="288" toId="55">
</dataflow>
<dataflow id="290" from="p_read_1" to="shl_ln" fromId="42" toId="55">
</dataflow>
<dataflow id="292" from="StgValue_291" to="shl_ln" fromId="291" toId="55">
</dataflow>
<dataflow id="293" from="shl_ln" to="zext_ln160" fromId="55" toId="56">
</dataflow>
<dataflow id="294" from="outputs_read" to="add_ln160" fromId="43" toId="57">
</dataflow>
<dataflow id="295" from="zext_ln160" to="add_ln160" fromId="56" toId="57">
</dataflow>
<dataflow id="297" from="_ssdm_op_PartSelect.i59.i64.i32.i32" to="trunc_ln1" fromId="296" toId="58">
</dataflow>
<dataflow id="298" from="add_ln160" to="trunc_ln1" fromId="57" toId="58">
</dataflow>
<dataflow id="299" from="StgValue_279" to="trunc_ln1" fromId="279" toId="58">
</dataflow>
<dataflow id="301" from="StgValue_300" to="trunc_ln1" fromId="300" toId="58">
</dataflow>
<dataflow id="302" from="trunc_ln1" to="sext_ln160" fromId="58" toId="59">
</dataflow>
<dataflow id="303" from="sparse_data" to="sparse_data_addr" fromId="148" toId="60">
</dataflow>
<dataflow id="304" from="sext_ln160" to="sparse_data_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="306" from="_ssdm_op_WriteReq.m_axi.p1i256" to="empty" fromId="305" toId="61">
</dataflow>
<dataflow id="307" from="sparse_data_addr" to="empty" fromId="60" toId="61">
</dataflow>
<dataflow id="308" from="zext_ln157" to="empty" fromId="52" toId="61">
</dataflow>
<dataflow id="310" from="_ssdm_op_Wait" to="empty_51" fromId="309" toId="62">
</dataflow>
<dataflow id="312" from="store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_160_1" to="call_ln160" fromId="311" toId="63">
</dataflow>
<dataflow id="313" from="sparse_data" to="call_ln160" fromId="148" toId="63">
</dataflow>
<dataflow id="314" from="trunc_ln1" to="call_ln160" fromId="58" toId="63">
</dataflow>
<dataflow id="315" from="loop_num" to="call_ln160" fromId="51" toId="63">
</dataflow>
<dataflow id="316" from="quant_out" to="call_ln160" fromId="147" toId="63">
</dataflow>
<dataflow id="317" from="store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_160_1" to="call_ln160" fromId="311" toId="64">
</dataflow>
<dataflow id="318" from="sparse_data" to="call_ln160" fromId="148" toId="64">
</dataflow>
<dataflow id="319" from="trunc_ln1" to="call_ln160" fromId="58" toId="64">
</dataflow>
<dataflow id="320" from="loop_num" to="call_ln160" fromId="51" toId="64">
</dataflow>
<dataflow id="321" from="quant_out" to="call_ln160" fromId="147" toId="64">
</dataflow>
<dataflow id="323" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="65">
</dataflow>
<dataflow id="324" from="sparse_data_addr" to="empty_52" fromId="60" toId="65">
</dataflow>
<dataflow id="325" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="66">
</dataflow>
<dataflow id="326" from="sparse_data_addr" to="empty_52" fromId="60" toId="66">
</dataflow>
<dataflow id="327" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="67">
</dataflow>
<dataflow id="328" from="sparse_data_addr" to="empty_52" fromId="60" toId="67">
</dataflow>
<dataflow id="329" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="68">
</dataflow>
<dataflow id="330" from="sparse_data_addr" to="empty_52" fromId="60" toId="68">
</dataflow>
<dataflow id="331" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="69">
</dataflow>
<dataflow id="332" from="sparse_data_addr" to="empty_52" fromId="60" toId="69">
</dataflow>
<dataflow id="333" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="70">
</dataflow>
<dataflow id="334" from="sparse_data_addr" to="empty_52" fromId="60" toId="70">
</dataflow>
<dataflow id="335" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="71">
</dataflow>
<dataflow id="336" from="sparse_data_addr" to="empty_52" fromId="60" toId="71">
</dataflow>
<dataflow id="337" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="72">
</dataflow>
<dataflow id="338" from="sparse_data_addr" to="empty_52" fromId="60" toId="72">
</dataflow>
<dataflow id="339" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="73">
</dataflow>
<dataflow id="340" from="sparse_data_addr" to="empty_52" fromId="60" toId="73">
</dataflow>
<dataflow id="341" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="74">
</dataflow>
<dataflow id="342" from="sparse_data_addr" to="empty_52" fromId="60" toId="74">
</dataflow>
<dataflow id="343" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="75">
</dataflow>
<dataflow id="344" from="sparse_data_addr" to="empty_52" fromId="60" toId="75">
</dataflow>
<dataflow id="345" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="76">
</dataflow>
<dataflow id="346" from="sparse_data_addr" to="empty_52" fromId="60" toId="76">
</dataflow>
<dataflow id="347" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="77">
</dataflow>
<dataflow id="348" from="sparse_data_addr" to="empty_52" fromId="60" toId="77">
</dataflow>
<dataflow id="349" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="78">
</dataflow>
<dataflow id="350" from="sparse_data_addr" to="empty_52" fromId="60" toId="78">
</dataflow>
<dataflow id="351" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="79">
</dataflow>
<dataflow id="352" from="sparse_data_addr" to="empty_52" fromId="60" toId="79">
</dataflow>
<dataflow id="353" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="80">
</dataflow>
<dataflow id="354" from="sparse_data_addr" to="empty_52" fromId="60" toId="80">
</dataflow>
<dataflow id="355" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="81">
</dataflow>
<dataflow id="356" from="sparse_data_addr" to="empty_52" fromId="60" toId="81">
</dataflow>
<dataflow id="357" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="82">
</dataflow>
<dataflow id="358" from="sparse_data_addr" to="empty_52" fromId="60" toId="82">
</dataflow>
<dataflow id="359" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="83">
</dataflow>
<dataflow id="360" from="sparse_data_addr" to="empty_52" fromId="60" toId="83">
</dataflow>
<dataflow id="361" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="84">
</dataflow>
<dataflow id="362" from="sparse_data_addr" to="empty_52" fromId="60" toId="84">
</dataflow>
<dataflow id="363" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="85">
</dataflow>
<dataflow id="364" from="sparse_data_addr" to="empty_52" fromId="60" toId="85">
</dataflow>
<dataflow id="365" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="86">
</dataflow>
<dataflow id="366" from="sparse_data_addr" to="empty_52" fromId="60" toId="86">
</dataflow>
<dataflow id="367" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="87">
</dataflow>
<dataflow id="368" from="sparse_data_addr" to="empty_52" fromId="60" toId="87">
</dataflow>
<dataflow id="369" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="88">
</dataflow>
<dataflow id="370" from="sparse_data_addr" to="empty_52" fromId="60" toId="88">
</dataflow>
<dataflow id="371" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="89">
</dataflow>
<dataflow id="372" from="sparse_data_addr" to="empty_52" fromId="60" toId="89">
</dataflow>
<dataflow id="373" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="90">
</dataflow>
<dataflow id="374" from="sparse_data_addr" to="empty_52" fromId="60" toId="90">
</dataflow>
<dataflow id="375" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="91">
</dataflow>
<dataflow id="376" from="sparse_data_addr" to="empty_52" fromId="60" toId="91">
</dataflow>
<dataflow id="377" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="92">
</dataflow>
<dataflow id="378" from="sparse_data_addr" to="empty_52" fromId="60" toId="92">
</dataflow>
<dataflow id="379" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="93">
</dataflow>
<dataflow id="380" from="sparse_data_addr" to="empty_52" fromId="60" toId="93">
</dataflow>
<dataflow id="381" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="94">
</dataflow>
<dataflow id="382" from="sparse_data_addr" to="empty_52" fromId="60" toId="94">
</dataflow>
<dataflow id="383" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="95">
</dataflow>
<dataflow id="384" from="sparse_data_addr" to="empty_52" fromId="60" toId="95">
</dataflow>
<dataflow id="385" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="96">
</dataflow>
<dataflow id="386" from="sparse_data_addr" to="empty_52" fromId="60" toId="96">
</dataflow>
<dataflow id="387" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="97">
</dataflow>
<dataflow id="388" from="sparse_data_addr" to="empty_52" fromId="60" toId="97">
</dataflow>
<dataflow id="389" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="98">
</dataflow>
<dataflow id="390" from="sparse_data_addr" to="empty_52" fromId="60" toId="98">
</dataflow>
<dataflow id="391" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="99">
</dataflow>
<dataflow id="392" from="sparse_data_addr" to="empty_52" fromId="60" toId="99">
</dataflow>
<dataflow id="393" from="_ssdm_op_WriteResp.m_axi.p1i256" to="empty_52" fromId="322" toId="100">
</dataflow>
<dataflow id="394" from="sparse_data_addr" to="empty_52" fromId="60" toId="100">
</dataflow>
<dataflow id="395" from="loop_num" to="count_0_lcssa_i" fromId="51" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="396" from="br_ln167" to="count_0_lcssa_i" fromId="101" toId="102">
</dataflow>
<dataflow id="397" from="StgValue_285" to="count_0_lcssa_i" fromId="285" toId="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="398" from="br_ln160" to="count_0_lcssa_i" fromId="54" toId="102">
</dataflow>
<dataflow id="399" from="count_0_lcssa_i" to="icmp_ln167" fromId="102" toId="103">
</dataflow>
<dataflow id="400" from="loop_num" to="icmp_ln167" fromId="51" toId="103">
</dataflow>
<dataflow id="402" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln152" fromId="401" toId="104">
</dataflow>
<dataflow id="403" from="sparse_flag" to="write_ln152" fromId="153" toId="104">
</dataflow>
<dataflow id="404" from="icmp_ln167" to="write_ln152" fromId="103" toId="104">
</dataflow>
<dataflow id="405" from="icmp_ln160" to="StgValue_1" fromId="53" toId="1">
</dataflow>
<dataflow id="406" from="icmp_ln160" to="StgValue_40" fromId="53" toId="40">
</dataflow>
</dataflows>


</stg>
