
---------- Begin Simulation Statistics ----------
final_tick                                31623259500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75897                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725380                       # Number of bytes of host memory used
host_op_rate                                   117738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1317.57                       # Real time elapsed on the host
host_tick_rate                               24001114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031623                       # Number of seconds simulated
sim_ticks                                 31623259500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  86643124                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84791735                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.632465                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.632465                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7340057                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5648365                       # number of floating regfile writes
system.cpu.idleCycles                          135289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               462521                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11789950                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.683760                       # Inst execution rate
system.cpu.iew.exec_refs                     45317265                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13662233                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3796730                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34074454                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                907                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2053                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13838467                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           181261499                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31655032                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1112817                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             169738450                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11093                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2368974                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 408453                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2384622                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1864                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       193672                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         268849                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 227314197                       # num instructions consuming a value
system.cpu.iew.wb_count                     168790395                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558411                       # average fanout of values written-back
system.cpu.iew.wb_producers                 126934785                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.668770                       # insts written-back per cycle
system.cpu.iew.wb_sent                      169209074                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                288051046                       # number of integer regfile reads
system.cpu.int_regfile_writes               136163020                       # number of integer regfile writes
system.cpu.ipc                               1.581115                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.581115                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2060961      1.21%      1.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             118064768     69.10%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   54      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43948      0.03%     70.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1676808      0.98%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1395      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9174      0.01%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76290      0.04%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20240      0.01%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356403      1.96%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4635      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           29647      0.02%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          15040      0.01%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31709797     18.56%     91.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12576976      7.36%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           75905      0.04%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1129221      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              170851268                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7230457                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14046098                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6780600                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7081918                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2832910                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016581                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1140774     40.27%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    138      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    951      0.03%     40.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412472     14.56%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   74      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1268849     44.79%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8301      0.29%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               551      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              798      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              164392760                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          393671107                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    162009795                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         200314732                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  181260199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 170851268                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1300                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        26133293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             70529                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             97                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     48853441                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      63111231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.707145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.189262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12167235     19.28%     19.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9759712     15.46%     34.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10708565     16.97%     51.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10746599     17.03%     68.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5597407      8.87%     77.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5131766      8.13%     85.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5520751      8.75%     94.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1571903      2.49%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1907293      3.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        63111231                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.701354                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2930190                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1022570                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34074454                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13838467                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                69996053                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         63246520                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91454                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        88674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       178369                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            895                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                16934589                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12257296                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            406800                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8706908                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8699568                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.915699                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2109342                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           19718                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10540                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1729                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        26127695                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            406223                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     59621453                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.601884                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.520656                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        11425151     19.16%     19.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14087448     23.63%     42.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12685187     21.28%     64.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6972469     11.69%     75.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1386703      2.33%     78.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3905188      6.55%     84.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1382191      2.32%     86.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          829925      1.39%     88.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6947191     11.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     59621453                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6947191                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34118776                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34118776                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34118776                       # number of overall hits
system.cpu.dcache.overall_hits::total        34118776                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156865                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156865                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       156865                       # number of overall misses
system.cpu.dcache.overall_misses::total        156865                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6614770993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6614770993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6614770993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6614770993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34275641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34275641                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34275641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34275641                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004577                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004577                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004577                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004577                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42168.558907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42168.558907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42168.558907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42168.558907                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               775                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              27                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.958710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.629630                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69009                       # number of writebacks
system.cpu.dcache.writebacks::total             69009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        69731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        69731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        69731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        69731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        87134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        87134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87134                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4022644993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4022644993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4022644993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4022644993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002542                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46166.192221                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46166.192221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46166.192221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46166.192221                       # average overall mshr miss latency
system.cpu.dcache.replacements                  86622                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20821494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20821494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       116473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        116473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3699209500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3699209500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20937967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20937967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31760.231985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31760.231985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        69723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1147745500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1147745500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24550.705882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24550.705882                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2915561493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2915561493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72181.657086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72181.657086                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2874899493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2874899493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71189.072232                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71189.072232                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.470504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34205910                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            392.566736                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.470504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68638416                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68638416                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9727368                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27237021                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  18547622                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7190767                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 408453                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8324790                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1482                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              187713100                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7544                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31653715                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13662246                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3247                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16767                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10307898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      120007245                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    16934589                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10819450                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52386287                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  819824                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  914                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6144                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10014291                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 79903                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           63111231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.045372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.490169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 31854799     50.47%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1274757      2.02%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2951933      4.68%     57.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2070131      3.28%     60.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1440471      2.28%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2172760      3.44%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3833730      6.07%     72.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   921130      1.46%     73.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16591520     26.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             63111231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.267755                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.897452                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10011002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10011002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10011002                       # number of overall hits
system.cpu.icache.overall_hits::total        10011002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3289                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3289                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3289                       # number of overall misses
system.cpu.icache.overall_misses::total          3289                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200182500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200182500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200182500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200182500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10014291                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10014291                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10014291                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10014291                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60864.244451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60864.244451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60864.244451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60864.244451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          540                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2052                       # number of writebacks
system.cpu.icache.writebacks::total              2052                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          728                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          728                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2561                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161198500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161198500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62943.576728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62943.576728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62943.576728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62943.576728                       # average overall mshr miss latency
system.cpu.icache.replacements                   2052                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10011002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10011002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3289                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3289                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200182500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200182500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10014291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10014291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60864.244451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60864.244451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161198500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161198500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62943.576728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62943.576728                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.673900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10013563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2561                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3910.020695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.673900                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20031143                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20031143                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10015264                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1289                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10713824                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4522467                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9653                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1864                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 500802                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    626                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  31623259500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 408453                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12639808                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6681658                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13497                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  22704938                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20662877                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              185456624                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15451                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7157493                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10027152                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3976517                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             169                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           246882623                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   509928248                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                316041037                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7524536                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 35132366                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     745                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36593367                       # count of insts added to the skid buffer
system.cpu.rob.reads                        233917555                       # The number of ROB reads
system.cpu.rob.writes                       366006238                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39193                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39648                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 455                       # number of overall hits
system.l2.overall_hits::.cpu.data               39193                       # number of overall hits
system.l2.overall_hits::total                   39648                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47941                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50044                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2103                       # number of overall misses
system.l2.overall_misses::.cpu.data             47941                       # number of overall misses
system.l2.overall_misses::total                 50044                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3473568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3625970000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152402000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3473568000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3625970000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2558                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89692                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2558                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89692                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.822127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.550199                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.557954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.822127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.550199                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.557954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72468.854018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72455.059344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72455.639038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72468.854018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72455.059344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72455.639038                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31277                       # number of writebacks
system.l2.writebacks::total                     31277                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50043                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50043                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130916750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2983668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3114584750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130916750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2983668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3114584750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.821736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.550199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.557943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.821736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.550199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.557943                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62281.993340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62236.248722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62238.170174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62281.993340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62236.248722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62238.170174                       # average overall mshr miss latency
system.l2.replacements                          42305                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69009                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2047                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2047                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1563                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38822                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2795437000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2795437000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72006.516923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72006.516923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2398563500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2398563500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61783.614961                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61783.614961                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.822127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72468.854018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72468.854018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130916750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130916750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.821736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.821736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62281.993340                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62281.993340                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678131000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678131000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.195063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.195063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74364.623314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74364.623314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585104500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585104500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.195063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.195063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64163.230617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64163.230617                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.691680                       # Cycle average of tags in use
system.l2.tags.total_refs                      178338                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50497                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.531655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.513203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       114.745810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7920.432667                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6838                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1477217                       # Number of tag accesses
system.l2.tags.data_accesses                  1477217                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002700124250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29374                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50043                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31277                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50043                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31277                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50043                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31277                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.044768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.174693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.211867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1916     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.21%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.271733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.257415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.704951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1667     86.78%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     86.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              241     12.55%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.52%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3202752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    101.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31621815500                       # Total gap between requests
system.mem_ctrls.avgGap                     388856.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4254083.928318647668                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 97010113.710764065385                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63260778.035863123834                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47941                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31277                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61549500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1401684500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 719253941750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29281.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29237.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22996257.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3202752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47941                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50043                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4254084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     97024280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        101278364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4254084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4254084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63299231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63299231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63299231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4254084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     97024280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       164577595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50036                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31258                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               525059000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250180000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1463234000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10493.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29243.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40094                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28278                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12921                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   402.658618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.597899                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   408.003843                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5718     44.25%     44.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1528     11.83%     56.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          671      5.19%     61.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          493      3.82%     65.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          364      2.82%     67.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          406      3.14%     71.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          272      2.11%     73.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          325      2.52%     75.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3144     24.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12921                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3202304                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              101.264198                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.260778                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50258460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26713005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187417860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83577420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2496053040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3764413950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8973299040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15581732775                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.730130                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23266089000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1055860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7301310500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42004620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22322190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169839180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79589340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2496053040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3105515610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9528160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15443484780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.358412                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24721374000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1055860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5846025500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11221                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31277                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38822                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38822                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11221                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5204480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5204480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5204480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50043                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50043    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50043                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54140500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62553750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             49310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2052                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40385                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2561                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46749                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7171                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       260890                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                268061                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       295040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9993152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10288192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42308                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           132000                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083373                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 131076     99.30%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    924      0.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             132000                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31623259500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          160245500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3843995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         130701998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
