{
  "design": {
    "design_info": {
      "boundary_crc": "0x417457FD08201208",
      "device": "xcvu9p-flga2104-2L-e",
      "name": "bd_sys",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ft_tx_0": ""
    },
    "interface_ports": {
      "FT601Q": {
        "mode": "Master",
        "vlnv": "xilinx.com:user:FT601Q_rtl:1.0"
      },
      "CLK_IN1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "nrst": {
        "direction": "I"
      },
      "wr_data": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "wr_en": {
        "direction": "I"
      },
      "wr_full": {
        "direction": "O"
      },
      "ft_start": {
        "direction": "O"
      },
      "ft_ready": {
        "direction": "O"
      },
      "wr_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_sys_clk_wiz_0_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "40000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_sys_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "121.731"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "40"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_sysclk1_300"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "30.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ft_tx_0": {
        "vlnv": "xilinx.com:user:ft_tx:1.0",
        "xci_name": "bd_sys_ft_tx_0_0"
      }
    },
    "interface_nets": {
      "CLK_IN1_D_0_1": {
        "interface_ports": [
          "CLK_IN1",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "ft_tx_0_FT601Q": {
        "interface_ports": [
          "FT601Q",
          "ft_tx_0/FT601Q"
        ]
      }
    },
    "nets": {
      "nrst_0_1": {
        "ports": [
          "nrst",
          "ft_tx_0/nrst"
        ]
      },
      "wr_data_0_1": {
        "ports": [
          "wr_data",
          "ft_tx_0/wr_data"
        ]
      },
      "wr_en_0_1": {
        "ports": [
          "wr_en",
          "ft_tx_0/wr_en"
        ]
      },
      "ft_tx_0_wr_full": {
        "ports": [
          "ft_tx_0/wr_full",
          "wr_full"
        ]
      },
      "ft_tx_0_ft_start": {
        "ports": [
          "ft_tx_0/ft_start",
          "ft_start"
        ]
      },
      "ft_tx_0_ft_ready": {
        "ports": [
          "ft_tx_0/ft_ready",
          "ft_ready"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "wr_clk",
          "ft_tx_0/wr_clk"
        ]
      }
    }
  }
}