{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749906142289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749906142290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 07:02:22 2025 " "Processing started: Sat Jun 14 07:02:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749906142290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749906142290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_PS2 -c DE10_Standard_PS2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_PS2 -c DE10_Standard_PS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749906142290 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1749906142974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749906143044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749906143044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/v/SEG7_LUT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749906153051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749906153051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "v/ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/v/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749906153054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749906153054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard_ps2.v 1 1 " "Using design file de10_standard_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_PS2 " "Found entity 1: DE10_Standard_PS2" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749906153130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749906153130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_PS2 " "Elaborating entity \"DE10_Standard_PS2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749906153132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "action de10_standard_ps2.v(102) " "Verilog HDL or VHDL warning at de10_standard_ps2.v(102): object \"action\" assigned a value but never read" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749906153133 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] de10_standard_ps2.v(21) " "Output port \"LEDR\[9..3\]\" at de10_standard_ps2.v(21) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153133 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de10_standard_ps2.v(28) " "Output port \"HEX4\" at de10_standard_ps2.v(28) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de10_standard_ps2.v(29) " "Output port \"HEX5\" at de10_standard_ps2.v(29) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de10_standard_ps2.v(32) " "Output port \"DRAM_ADDR\" at de10_standard_ps2.v(32) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de10_standard_ps2.v(33) " "Output port \"DRAM_BA\" at de10_standard_ps2.v(33) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de10_standard_ps2.v(53) " "Output port \"VGA_B\" at de10_standard_ps2.v(53) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de10_standard_ps2.v(55) " "Output port \"VGA_G\" at de10_standard_ps2.v(55) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de10_standard_ps2.v(57) " "Output port \"VGA_R\" at de10_standard_ps2.v(57) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de10_standard_ps2.v(34) " "Output port \"DRAM_CAS_N\" at de10_standard_ps2.v(34) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de10_standard_ps2.v(35) " "Output port \"DRAM_CKE\" at de10_standard_ps2.v(35) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de10_standard_ps2.v(36) " "Output port \"DRAM_CLK\" at de10_standard_ps2.v(36) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de10_standard_ps2.v(37) " "Output port \"DRAM_CS_N\" at de10_standard_ps2.v(37) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de10_standard_ps2.v(39) " "Output port \"DRAM_LDQM\" at de10_standard_ps2.v(39) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de10_standard_ps2.v(40) " "Output port \"DRAM_RAS_N\" at de10_standard_ps2.v(40) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de10_standard_ps2.v(41) " "Output port \"DRAM_UDQM\" at de10_standard_ps2.v(41) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de10_standard_ps2.v(42) " "Output port \"DRAM_WE_N\" at de10_standard_ps2.v(42) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de10_standard_ps2.v(54) " "Output port \"VGA_CLK\" at de10_standard_ps2.v(54) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de10_standard_ps2.v(56) " "Output port \"VGA_HS\" at de10_standard_ps2.v(56) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de10_standard_ps2.v(59) " "Output port \"VGA_VS\" at de10_standard_ps2.v(59) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de10_standard_ps2.v(65) " "Output port \"AUD_DACDAT\" at de10_standard_ps2.v(65) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de10_standard_ps2.v(67) " "Output port \"AUD_XCK\" at de10_standard_ps2.v(67) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de10_standard_ps2.v(76) " "Output port \"ADC_CONVST\" at de10_standard_ps2.v(76) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de10_standard_ps2.v(77) " "Output port \"ADC_DIN\" at de10_standard_ps2.v(77) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de10_standard_ps2.v(79) " "Output port \"ADC_SCLK\" at de10_standard_ps2.v(79) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de10_standard_ps2.v(82) " "Output port \"FPGA_I2C_SCLK\" at de10_standard_ps2.v(82) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de10_standard_ps2.v(88) " "Output port \"IRDA_TXD\" at de10_standard_ps2.v(88) has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749906153134 "|DE10_Standard_PS2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:U1 " "Elaborating entity \"ps2\" for hierarchy \"ps2:U1\"" {  } { { "de10_standard_ps2.v" "U1" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749906153135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2.v(91) " "Verilog HDL assignment warning at ps2.v(91): truncated value with size 32 to match size of target (9)" {  } { { "v/ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/v/ps2.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749906153137 "|DE10_Standard_PS2|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2.v(99) " "Verilog HDL assignment warning at ps2.v(99): truncated value with size 32 to match size of target (8)" {  } { { "v/ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/v/ps2.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749906153137 "|DE10_Standard_PS2|ps2:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ps2.v(111) " "Verilog HDL assignment warning at ps2.v(111): truncated value with size 32 to match size of target (6)" {  } { { "v/ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/v/ps2.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749906153137 "|DE10_Standard_PS2|ps2:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT ps2:U1\|SEG7_LUT:U1 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"ps2:U1\|SEG7_LUT:U1\"" {  } { { "v/ps2.v" "U1" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/v/ps2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749906153148 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749906153662 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1749906153662 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749906153711 "|DE10_Standard_PS2|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749906153711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749906153794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749906154141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749906154141 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749906154195 "|DE10_Standard_PS2|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749906154195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749906154198 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749906154198 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1749906154198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749906154198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749906154198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749906154230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 07:02:34 2025 " "Processing ended: Sat Jun 14 07:02:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749906154230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749906154230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749906154230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749906154230 ""}
