# Parallel-In Parallel-Out Shift Register

This is a very basic design problem, where the input data is loaded to the driver on the positive edge of clock signal. The system is also controlled by an active-high reset.
The image below shows how the functionality is synthesised. Further design problems can be a PISO, SISO, SIPO.

<p align="center">
  
<img width="755" alt="image" src="https://user-images.githubusercontent.com/82091082/213524486-5069855b-b69b-41f6-87b9-d9856990c58d.png">

  </p>
  
  Source - Advanced Digital Design with the Verilog HDL
