0.7
2020.2
Oct 13 2023
20:21:30
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1731512503,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1731512503,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1731512503,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/csv_file_dump.svh,1731512511,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv,1731512511,systemVerilog,/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_process_interface.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,,/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/dump_file_agent.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/csv_file_dump.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/sample_agent.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/sample_manager.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_fifo_monitor.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_process_interface.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_process_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh,1731512511,verilog,,,,df_fifo_intf,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_fifo_monitor.svh,1731512511,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_process_interface.svh,1731512511,verilog,,,,df_process_intf,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/df_process_monitor.svh,1731512511,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/dump_file_agent.svh,1731512511,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/fifo_para.vh,1731512511,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1731512511,systemVerilog,,,/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/fifo_para.vh,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject.v,1731512348,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.v,1731512306,systemVerilog,,,,myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.v,1731512306,systemVerilog,,,,myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.v,1731512306,systemVerilog,,,,myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v,1731512306,systemVerilog,,,,myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.v,1731512306,systemVerilog,,,,myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud.v,1731512306,systemVerilog,,,,myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.v,1731512306,systemVerilog,,,,myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb.v,1731512306,systemVerilog,,,,myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.v,1731512307,systemVerilog,,,,myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe.v,1731512306,systemVerilog,,,,myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.v,1731512337,systemVerilog,,,,myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v,1731512337,systemVerilog,,,,myproject_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_fifo_w16_d2_S.v,1731512345,systemVerilog,,,,myproject_fifo_w16_d2_S;myproject_fifo_w16_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_fifo_w32_d2_S.v,1731512338,systemVerilog,,,,myproject_fifo_w32_d2_S;myproject_fifo_w32_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.v,1731512307,systemVerilog,,,,myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v,1731512307,systemVerilog,,,,myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.v,1731512334,systemVerilog,,,,myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v,1731512336,systemVerilog,,,,myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_1.v,1731512317,systemVerilog,,,,myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_s.v,1731512330,systemVerilog,,,,myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10ns_26_1_0.v,1731512337,systemVerilog,,,,myproject_mul_16s_10ns_26_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10s_26_1_0.v,1731512337,systemVerilog,,,,myproject_mul_16s_10s_26_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11ns_26_1_1.v,1731512317,systemVerilog,,,,myproject_mul_16s_11ns_26_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11s_26_1_1.v,1731512306,systemVerilog,,,,myproject_mul_16s_11s_26_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_16s_26_1_1.v,1731512317,systemVerilog,,,,myproject_mul_16s_16s_26_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_9ns_25_1_0.v,1731512337,systemVerilog,,,,myproject_mul_16s_9ns_25_1_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_24s_21ns_38_3_1.v,1731512308,systemVerilog,,,,myproject_mul_24s_21ns_38_3_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_multiheadattention_ap_fixed_ap_fixed_config3_s.v,1731512346,systemVerilog,,,,myproject_multiheadattention_ap_fixed_ap_fixed_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s.v,1731512306,systemVerilog,,,,myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.v,1731512308,systemVerilog,,,,myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg.v,1731512308,systemVerilog,,,,myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi.v,1731512308,systemVerilog,,,,myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0.v,1731512346,systemVerilog,,,,myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0;myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j.v,1731512346,systemVerilog,,,,myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j;myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi.v,1731512346,systemVerilog,,,,myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi;myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs.v,1731512346,systemVerilog,,,,myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs;myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0.v,1731512346,systemVerilog,,,,myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0;myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,1731512511,verilog,,,,nodf_module_intf,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,1731512511,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/sample_agent.svh,1731512511,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/sample_manager.svh,1731512511,verilog,,,,,,,,,,,,
