// Seed: 2228975370
module module_0 (
    input wire id_0,
    input wand id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  id_7(
      .id_0(-1), .id_1(id_4), .id_2(id_3), .id_3((1'h0))
  );
  wire id_8;
  tri1 id_9;
  assign id_2 = -1;
  wire id_10, id_11;
  assign id_9 = id_0;
  parameter id_12 = -1'h0;
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output tri id_4,
    input uwire id_5,
    output logic id_6,
    input wand id_7,
    output tri1 id_8,
    output wor id_9,
    input wor id_10,
    input wire id_11,
    input tri0 id_12,
    input tri id_13,
    output wand id_14,
    input wand id_15,
    input uwire id_16,
    input tri0 id_17,
    input uwire id_18,
    output wand id_19,
    output tri1 id_20,
    output tri0 id_21
);
  always id_6 <= 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_18,
      id_11,
      id_11
  );
  assign modCall_1.id_5 = 0;
endmodule
