==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.42 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.54 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.2 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.38 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 189.547 MB.
INFO: [HLS 200-10] Analyzing design file '../MeanShiftFilter/MeanShiftFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.07 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.42 seconds; current allocated memory: 190.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,013 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_1' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:25:34)
INFO: [HLS 214-291] Loop 'y_window' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:31:21)
INFO: [HLS 214-291] Loop 'x_window' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:33:22)
INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (../MeanShiftFilter/MeanShiftFilter.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 24-bits (../MeanShiftFilter/MeanShiftFilter.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.82 seconds; current allocated memory: 192.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 192.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../MeanShiftFilter/MeanShiftFilter.cpp:52: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.117 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:15) in function 'MeanShiftFiltering' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_25_1' (../MeanShiftFilter/MeanShiftFilter.cpp:25) in function 'MeanShiftFiltering' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'y_window' (../MeanShiftFilter/MeanShiftFilter.cpp:31) in function 'MeanShiftFiltering' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'x_window' (../MeanShiftFilter/MeanShiftFilter.cpp:33) in function 'MeanShiftFiltering' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../MeanShiftFilter/MeanShiftFilter.cpp:6:14) to (../MeanShiftFilter/MeanShiftFilter.cpp:33:22) in function 'MeanShiftFiltering'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../MeanShiftFilter/MeanShiftFilter.cpp:8:32) to (../MeanShiftFilter/MeanShiftFilter.cpp:15:4) in function 'MeanShiftFiltering'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 216.480 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Col_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:15:4) in function 'MeanShiftFiltering' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:13:3) in function 'MeanShiftFiltering'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 207.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MeanShiftFiltering' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MeanShiftFiltering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'Row_loop_Col_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 210.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 210.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MeanShiftFiltering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/ImageWidth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/ImageHeight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/sd' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/cd' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/max_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MeanShiftFiltering' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_17s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_17s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_32ns_16_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MeanShiftFiltering'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.074 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 218.426 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 227.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MeanShiftFiltering.
INFO: [VLOG 209-307] Generating Verilog RTL for MeanShiftFiltering.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.46 seconds. CPU system time: 0.52 seconds. Elapsed time: 11.72 seconds; current allocated memory: 38.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 189.547 MB.
INFO: [HLS 200-10] Analyzing design file '../MeanShiftFilter/MeanShiftFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.02 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.28 seconds; current allocated memory: 190.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,019 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,437 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 416 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:33:34)
INFO: [HLS 214-291] Loop 'y_window' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:39:21)
INFO: [HLS 214-291] Loop 'x_window' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:41:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.97 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.85 seconds; current allocated memory: 192.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 193.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../MeanShiftFilter/MeanShiftFilter.cpp:60: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.520 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:23) in function 'MeanShiftFiltering' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'x_window' (../MeanShiftFilter/MeanShiftFilter.cpp:14:14) in function 'MeanShiftFiltering'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'y_window' (../MeanShiftFilter/MeanShiftFilter.cpp:14:14) in function 'MeanShiftFiltering'.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_33_1' (../MeanShiftFilter/MeanShiftFilter.cpp:33) in function 'MeanShiftFiltering' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'y_window' (../MeanShiftFilter/MeanShiftFilter.cpp:39) in function 'MeanShiftFiltering': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'x_window' (../MeanShiftFilter/MeanShiftFilter.cpp:41) in function 'MeanShiftFiltering': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../MeanShiftFilter/MeanShiftFilter.cpp:16:32) to (../MeanShiftFilter/MeanShiftFilter.cpp:23:4) in function 'MeanShiftFiltering'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 217.621 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Col_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:23:4) in function 'MeanShiftFiltering' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:21:3) in function 'MeanShiftFiltering'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 217.621 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MeanShiftFiltering' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MeanShiftFiltering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'Row_loop_Col_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 217.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 217.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MeanShiftFiltering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/ImageWidth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/ImageHeight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/sd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/cd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/max_iter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MeanShiftFiltering' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'sd', 'cd', 'max_iter' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_17s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_17s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_32ns_16_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MeanShiftFiltering'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 217.621 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 225.855 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 238.527 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MeanShiftFiltering.
INFO: [VLOG 209-307] Generating Verilog RTL for MeanShiftFiltering.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.57 seconds. CPU system time: 0.57 seconds. Elapsed time: 12.82 seconds; current allocated memory: 49.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.543 MB.
INFO: [HLS 200-10] Analyzing design file '../MeanShiftFilter/MeanShiftFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.05 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.32 seconds; current allocated memory: 190.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,013 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/NewMeanShift/MeanShiftFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_1' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:27:34)
INFO: [HLS 214-291] Loop 'y_window' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:33:21)
INFO: [HLS 214-291] Loop 'x_window' is marked as complete unroll implied by the pipeline pragma (../MeanShiftFilter/MeanShiftFilter.cpp:35:22)
INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (../MeanShiftFilter/MeanShiftFilter.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 24-bits (../MeanShiftFilter/MeanShiftFilter.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.93 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.79 seconds; current allocated memory: 192.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 192.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../MeanShiftFilter/MeanShiftFilter.cpp:54: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.133 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:17) in function 'MeanShiftFiltering' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_27_1' (../MeanShiftFilter/MeanShiftFilter.cpp:27) in function 'MeanShiftFiltering' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'y_window' (../MeanShiftFilter/MeanShiftFilter.cpp:33) in function 'MeanShiftFiltering' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'x_window' (../MeanShiftFilter/MeanShiftFilter.cpp:35) in function 'MeanShiftFiltering' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../MeanShiftFilter/MeanShiftFilter.cpp:8:14) to (../MeanShiftFilter/MeanShiftFilter.cpp:35:22) in function 'MeanShiftFiltering'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../MeanShiftFilter/MeanShiftFilter.cpp:10:32) to (../MeanShiftFilter/MeanShiftFilter.cpp:17:4) in function 'MeanShiftFiltering'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 216.496 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Col_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:17:4) in function 'MeanShiftFiltering' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_loop' (../MeanShiftFilter/MeanShiftFilter.cpp:15:3) in function 'MeanShiftFiltering'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 207.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MeanShiftFiltering' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MeanShiftFiltering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln70) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'Row_loop_Col_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 210.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 210.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MeanShiftFiltering' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/ImageWidth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/ImageHeight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/sd' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/cd' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MeanShiftFiltering/max_iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MeanShiftFiltering' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_17s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_17s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_17s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_32ns_16_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MeanShiftFiltering'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 218.441 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 227.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MeanShiftFiltering.
INFO: [VLOG 209-307] Generating Verilog RTL for MeanShiftFiltering.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.42 seconds. CPU system time: 0.53 seconds. Elapsed time: 11.61 seconds; current allocated memory: 38.270 MB.
