<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAXI4INTERCONNECT</name><vendor>Actel</vendor><library>DirectCore</library><version>2.5.100</version><fileSets><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="0"><name>sim/parameter_incl.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>sim/run_user_test_ts.do</name><userFileType>DO</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><IncludeInRunDo/></vendorExtensions></file><file fileid="2"><name>sim/logs/TestAXI4Interconnect_User.log</name><userFileType>unknown</userFileType></file><file fileid="3"><name>sim/wave_toplevel.do</name><userFileType>DO</userFileType></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="4"><name>sim/AHBModel/AHBL_Master.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>sim/AXI4Models/Axi4MasterGen.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>sim/AXI4Models/Axi4SlaveGen.v</name><fileType>verilogSource</fileType></file><file fileid="7"><name>sim/AXI4Models/AxiMaster.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>sim/User_Test.v</name><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file><file fileid="9"><name>sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="10"><name>rtl/vlog/core/Axi4Convertors/MasterConvertor.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v</name><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl/vlog/core/Axi4Convertors/RegisterSlice.v</name><fileType>verilogSource</fileType></file><file fileid="13"><name>rtl/vlog/core/Axi4Convertors/RegSliceFull.v</name><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl/vlog/core/Axi4Convertors/SlaveConvertor.v</name><fileType>verilogSource</fileType></file><file fileid="15"><name>rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v</name><fileType>verilogSource</fileType></file><file fileid="16"><name>rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v</name><fileType>verilogSource</fileType></file><file fileid="17"><name>rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v</name><fileType>verilogSource</fileType></file><file fileid="18"><name>rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v</name><fileType>verilogSource</fileType></file><file fileid="19"><name>rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v</name><fileType>verilogSource</fileType></file><file fileid="20"><name>rtl/vlog/core/Axi4CrossBar/AddressController.v</name><fileType>verilogSource</fileType></file><file fileid="21"><name>rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v</name><fileType>verilogSource</fileType></file><file fileid="22"><name>rtl/vlog/core/Axi4CrossBar/BitScan0.v</name><fileType>verilogSource</fileType></file><file fileid="23"><name>rtl/vlog/core/Axi4CrossBar/DependenceChecker.v</name><fileType>verilogSource</fileType></file><file fileid="24"><name>rtl/vlog/core/Axi4CrossBar/DERR_Slave.v</name><fileType>verilogSource</fileType></file><file fileid="25"><name>rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v</name><fileType>verilogSource</fileType></file><file fileid="26"><name>rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v</name><fileType>verilogSource</fileType></file><file fileid="27"><name>rtl/vlog/core/Axi4CrossBar/FifoDualPort.v</name><fileType>verilogSource</fileType></file><file fileid="28"><name>rtl/vlog/core/Axi4CrossBar/MasterControl.v</name><fileType>verilogSource</fileType></file><file fileid="29"><name>rtl/vlog/core/Axi4CrossBar/RDataController.v</name><fileType>verilogSource</fileType></file><file fileid="30"><name>rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v</name><fileType>verilogSource</fileType></file><file fileid="31"><name>rtl/vlog/core/Axi4CrossBar/ReadDataController.v</name><fileType>verilogSource</fileType></file><file fileid="32"><name>rtl/vlog/core/Axi4CrossBar/ReadDataMux.v</name><fileType>verilogSource</fileType></file><file fileid="33"><name>rtl/vlog/core/Axi4CrossBar/RequestQual.v</name><fileType>verilogSource</fileType></file><file fileid="34"><name>rtl/vlog/core/Axi4CrossBar/ResetSycnc.v</name><fileType>verilogSource</fileType></file><file fileid="35"><name>rtl/vlog/core/Axi4CrossBar/RespController.v</name><fileType>verilogSource</fileType></file><file fileid="36"><name>rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v</name><fileType>verilogSource</fileType></file><file fileid="37"><name>rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v</name><fileType>verilogSource</fileType></file><file fileid="38"><name>rtl/vlog/core/Axi4CrossBar/TargetMuxController.v</name><fileType>verilogSource</fileType></file><file fileid="39"><name>rtl/vlog/core/Axi4CrossBar/TransactionController.v</name><fileType>verilogSource</fileType></file><file fileid="40"><name>rtl/vlog/core/Axi4CrossBar/WDataController.v</name><fileType>verilogSource</fileType></file><file fileid="41"><name>rtl/vlog/core/Axi4CrossBar/WriteDataMux.v</name><fileType>verilogSource</fileType></file><file fileid="42"><name>rtl/vlog/core/CoreAxi4Interconnect.v</name><fileType>verilogSource</fileType></file><file fileid="43"><name>rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v</name><fileType>verilogSource</fileType></file><file fileid="44"><name>rtl/vlog/core/Axi4CrossBar/Revision.v</name><fileType>verilogSource</fileType></file><file fileid="45"><name>rtl/vlog/core/Axi4Convertors/AHB_SM.v</name><fileType>verilogSource</fileType></file><file fileid="46"><name>rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v</name><fileType>verilogSource</fileType></file><file fileid="47"><name>rtl/vlog/core/Axi4Convertors/FIFO.v</name><fileType>verilogSource</fileType></file><file fileid="48"><name>rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v</name><fileType>verilogSource</fileType></file><file fileid="49"><name>rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v</name><fileType>verilogSource</fileType></file><file fileid="50"><name>rtl/vlog/core/Axi4Convertors/UpConverter.v</name><fileType>verilogSource</fileType></file><file fileid="51"><name>rtl/vlog/core/Axi4Convertors/DownConverter.v</name><fileType>verilogSource</fileType></file><file fileid="52"><name>rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v</name><fileType>verilogSource</fileType></file><file fileid="53"><name>rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v</name><fileType>verilogSource</fileType></file><file fileid="54"><name>rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v</name><fileType>verilogSource</fileType></file><file fileid="55"><name>rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v</name><fileType>verilogSource</fileType></file><file fileid="56"><name>rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v</name><fileType>verilogSource</fileType></file><file fileid="57"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v</name><fileType>verilogSource</fileType></file><file fileid="58"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v</name><fileType>verilogSource</fileType></file><file fileid="59"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v</name><fileType>verilogSource</fileType></file><file fileid="60"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v</name><fileType>verilogSource</fileType></file><file fileid="61"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v</name><fileType>verilogSource</fileType></file><file fileid="62"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v</name><fileType>verilogSource</fileType></file><file fileid="63"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v</name><fileType>verilogSource</fileType></file><file fileid="64"><name>rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v</name><fileType>verilogSource</fileType></file><file fileid="65"><name>rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v</name><fileType>verilogSource</fileType></file><file fileid="66"><name>rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v</name><fileType>verilogSource</fileType></file><file fileid="67"><name>rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v</name><fileType>verilogSource</fileType></file><file fileid="68"><name>rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v</name><fileType>verilogSource</fileType></file><file fileid="69"><name>rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v</name><fileType>verilogSource</fileType></file><file fileid="70"><name>rtl/vlog/core/Axi4Convertors/Bin2Gray.v</name><fileType>verilogSource</fileType></file><file fileid="71"><name>rtl/vlog/core/Axi4Convertors/CDC_FIFO.v</name><fileType>verilogSource</fileType></file><file fileid="72"><name>rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v</name><fileType>verilogSource</fileType></file><file fileid="73"><name>rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v</name><fileType>verilogSource</fileType></file><file fileid="74"><name>rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v</name><fileType>verilogSource</fileType></file><file fileid="75"><name>rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v</name><fileType>verilogSource</fileType></file><file fileid="76"><name>rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v</name><fileType>verilogSource</fileType></file><file fileid="77"><name>rtl/vlog/core/Axi4Convertors/byte2bit.v</name><fileType>verilogSource</fileType></file><file fileid="78"><name>rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v</name><fileType>verilogSource</fileType></file><file fileid="79"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v</name><fileType>verilogSource</fileType></file><file fileid="80"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v</name><fileType>verilogSource</fileType></file><file fileid="81"><name>rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v</name><fileType>verilogSource</fileType></file><file fileid="82"><name>rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v</name><fileType>verilogSource</fileType></file><file fileid="83"><name>rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>