Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 28 01:26:22 2019
| Host         : DESKTOP-7GAUGUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file polarEncoder_timing_summary_routed.rpt -pb polarEncoder_timing_summary_routed.pb -rpx polarEncoder_timing_summary_routed.rpx -warn_on_violation
| Design       : polarEncoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Lfbits/enable_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.450        0.000                      0                  143        0.262        0.000                      0                  143        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.450        0.000                      0                  143        0.262        0.000                      0                  143        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.881ns (35.604%)  route 3.402ns (64.396%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.533    10.440    Lfbits/i0
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.516    14.857    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[28]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205    14.890    Lfbits/i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.881ns (35.604%)  route 3.402ns (64.396%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.533    10.440    Lfbits/i0
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.516    14.857    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[29]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205    14.890    Lfbits/i_reg[29]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.881ns (35.604%)  route 3.402ns (64.396%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.533    10.440    Lfbits/i0
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.516    14.857    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[30]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205    14.890    Lfbits/i_reg[30]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.881ns (35.604%)  route 3.402ns (64.396%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.533    10.440    Lfbits/i0
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.516    14.857    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[31]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205    14.890    Lfbits/i_reg[31]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.881ns (36.579%)  route 3.261ns (63.421%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.392    10.300    Lfbits/i0
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[24]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.891    Lfbits/i_reg[24]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.881ns (36.579%)  route 3.261ns (63.421%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.392    10.300    Lfbits/i0
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[25]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.891    Lfbits/i_reg[25]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.881ns (36.579%)  route 3.261ns (63.421%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.392    10.300    Lfbits/i0
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[26]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.891    Lfbits/i_reg[26]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.881ns (36.579%)  route 3.261ns (63.421%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.392    10.300    Lfbits/i0
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[27]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.891    Lfbits/i_reg[27]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.881ns (37.684%)  route 3.110ns (62.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.241    10.149    Lfbits/i0
    SLICE_X5Y5           FDRE                                         r  Lfbits/i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  Lfbits/i_reg[20]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.891    Lfbits/i_reg[20]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.881ns (37.684%)  route 3.110ns (62.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.636     5.157    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.613 f  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.830     6.443    Lfbits/i_reg[3]
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.567 r  Lfbits/i__carry_i_5/O
                         net (fo=1, routed)           0.000     6.567    Lfbits/i__carry_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  Lfbits/x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    Lfbits/x1_inferred__0/i__carry_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  Lfbits/x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    Lfbits/x1_inferred__0/i__carry__0_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  Lfbits/x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    Lfbits/x1_inferred__0/i__carry__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.555 r  Lfbits/x1_inferred__0/i__carry__2/CO[2]
                         net (fo=10, routed)          1.040     8.595    Lfbits/x1_inferred__0/i__carry__2_n_1
    SLICE_X1Y2           LUT4 (Prop_lut4_I2_O)        0.313     8.908 r  Lfbits/i[0]_i_1/O
                         net (fo=32, routed)          1.241    10.149    Lfbits/i0
    SLICE_X5Y5           FDRE                                         r  Lfbits/i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  Lfbits/i_reg[21]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.891    Lfbits/i_reg[21]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.592     1.475    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Lfbits/i_reg[31]/Q
                         net (fo=3, routed)           0.118     1.734    Lfbits/i_reg[31]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  Lfbits/i_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    Lfbits/i_reg[28]_i_1_n_4
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.863     1.990    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  Lfbits/i_reg[31]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105     1.580    Lfbits/i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.335%)  route 0.116ns (31.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.594     1.477    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Lfbits/i_reg[1]/Q
                         net (fo=9, routed)           0.116     1.734    Lfbits/i_reg[1]
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.844 r  Lfbits/i_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.844    Lfbits/i_reg[0]_i_2_n_6
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.865     1.992    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.105     1.582    Lfbits/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  Lfbits/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Lfbits/i_reg[15]/Q
                         net (fo=2, routed)           0.119     1.736    Lfbits/i_reg[15]
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  Lfbits/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    Lfbits/i_reg[12]_i_1_n_4
    SLICE_X5Y3           FDRE                                         r  Lfbits/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.864     1.991    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  Lfbits/i_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.105     1.581    Lfbits/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  Lfbits/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Lfbits/i_reg[19]/Q
                         net (fo=2, routed)           0.119     1.736    Lfbits/i_reg[19]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  Lfbits/i_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    Lfbits/i_reg[16]_i_1_n_4
    SLICE_X5Y4           FDRE                                         r  Lfbits/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.864     1.991    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  Lfbits/i_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.105     1.581    Lfbits/i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lfbits/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.596     1.479    Lfbits/clock_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  Lfbits/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Lfbits/x_reg[0]/Q
                         net (fo=3, routed)           0.170     1.790    Lfbits/Sx[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  Lfbits/x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Lfbits/x[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  Lfbits/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.867     1.994    Lfbits/clock_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  Lfbits/x_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.092     1.571    Lfbits/x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.594     1.477    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  Lfbits/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Lfbits/i_reg[11]/Q
                         net (fo=2, routed)           0.120     1.738    Lfbits/i_reg[11]
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  Lfbits/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    Lfbits/i_reg[8]_i_1_n_4
    SLICE_X5Y2           FDRE                                         r  Lfbits/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.865     1.992    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  Lfbits/i_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.105     1.582    Lfbits/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.594     1.477    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  Lfbits/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Lfbits/i_reg[7]/Q
                         net (fo=2, routed)           0.120     1.738    Lfbits/i_reg[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  Lfbits/i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    Lfbits/i_reg[4]_i_1_n_4
    SLICE_X5Y1           FDRE                                         r  Lfbits/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.865     1.992    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  Lfbits/i_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.105     1.582    Lfbits/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  Lfbits/i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Lfbits/i_reg[23]/Q
                         net (fo=2, routed)           0.120     1.737    Lfbits/i_reg[23]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  Lfbits/i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    Lfbits/i_reg[20]_i_1_n_4
    SLICE_X5Y5           FDRE                                         r  Lfbits/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.864     1.991    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  Lfbits/i_reg[23]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105     1.581    Lfbits/i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Lfbits/i_reg[27]/Q
                         net (fo=2, routed)           0.120     1.737    Lfbits/i_reg[27]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  Lfbits/i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    Lfbits/i_reg[24]_i_1_n_4
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.864     1.991    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  Lfbits/i_reg[27]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.105     1.581    Lfbits/i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Lfbits/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.594     1.477    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Lfbits/i_reg[3]/Q
                         net (fo=3, routed)           0.120     1.738    Lfbits/i_reg[3]
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  Lfbits/i_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.846    Lfbits/i_reg[0]_i_2_n_4
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.865     1.992    Lfbits/clock_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  Lfbits/i_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.105     1.582    Lfbits/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     Lfbits/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     Lfbits/FSM_sequential_setat_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     Lfbits/enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y3     Lfbits/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y3     Lfbits/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y3     Lfbits/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y3     Lfbits/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     Lfbits/i_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     Lfbits/i_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     Lfbits/i_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     Lfbits/i_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     Lfbits/i_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     Lfbits/i_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     Lfbits/i_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     Lfbits/i_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     Lfbits/i_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     Lfbits/i_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y5     Lfbits/i_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y5     Lfbits/i_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     Lfbits/FSM_sequential_setat_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     Lfbits/FSM_sequential_setat_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     Lfbits/enable_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     Lfbits/j_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     Lfbits/j_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     Lfbits/j_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     Lfbits/j_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     Lfbits/j_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     Lfbits/j_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     Lfbits/j_reg[15]/C



