Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 20 11:50:35 2023
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Computer_timing_summary_routed.rpt -pb Computer_timing_summary_routed.pb -rpx Computer_timing_summary_routed.rpx -warn_on_violation
| Design       : Computer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 134 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: clkdiv_reg[20]/Q (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mySeg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 370 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.579        0.000                      0                   50        0.254        0.000                      0                   50       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.579        0.000                      0                   50        0.254        0.000                      0                   50       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.579ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.096ns (32.474%)  route 2.279ns (67.526%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.641     5.244    mySeg7x16/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  mySeg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mySeg7x16/i_data_store_reg[28]/Q
                         net (fo=1, routed)           1.100     6.800    mySeg7x16/data3[4]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  mySeg7x16/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.924    mySeg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  mySeg7x16/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.179     8.320    mySeg7x16/o_seg_r_reg[6]_i_3_n_0
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.299     8.619 r  mySeg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.619    mySeg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.522   104.945    mySeg7x16/clk_IBUF_BUFG
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X29Y98         FDPE (Setup_fdpe_C_D)        0.029   105.197    mySeg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.197    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                 96.579    

Slack (MET) :             96.582ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.096ns (32.484%)  route 2.278ns (67.516%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.641     5.244    mySeg7x16/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  mySeg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mySeg7x16/i_data_store_reg[28]/Q
                         net (fo=1, routed)           1.100     6.800    mySeg7x16/data3[4]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  mySeg7x16/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.924    mySeg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  mySeg7x16/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.178     8.319    mySeg7x16/o_seg_r_reg[6]_i_3_n_0
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.299     8.618 r  mySeg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.618    mySeg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.522   104.945    mySeg7x16/clk_IBUF_BUFG
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X29Y98         FDPE (Setup_fdpe_C_D)        0.031   105.199    mySeg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.199    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                 96.582    

Slack (MET) :             96.597ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 1.124ns (33.030%)  route 2.279ns (66.970%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.641     5.244    mySeg7x16/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  mySeg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mySeg7x16/i_data_store_reg[28]/Q
                         net (fo=1, routed)           1.100     6.800    mySeg7x16/data3[4]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  mySeg7x16/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.924    mySeg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  mySeg7x16/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.179     8.320    mySeg7x16/o_seg_r_reg[6]_i_3_n_0
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.327     8.647 r  mySeg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.647    mySeg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.522   104.945    mySeg7x16/clk_IBUF_BUFG
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X29Y98         FDPE (Setup_fdpe_C_D)        0.075   105.243    mySeg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.243    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 96.597    

Slack (MET) :             96.598ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.124ns (33.039%)  route 2.278ns (66.961%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.641     5.244    mySeg7x16/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  mySeg7x16/i_data_store_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  mySeg7x16/i_data_store_reg[28]/Q
                         net (fo=1, routed)           1.100     6.800    mySeg7x16/data3[4]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  mySeg7x16/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.924    mySeg7x16/o_seg_r[6]_i_9_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     7.141 r  mySeg7x16/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.178     8.319    mySeg7x16/o_seg_r_reg[6]_i_3_n_0
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.327     8.646 r  mySeg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.646    mySeg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.522   104.945    mySeg7x16/clk_IBUF_BUFG
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X29Y98         FDPE (Setup_fdpe_C_D)        0.075   105.243    mySeg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.243    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                 96.598    

Slack (MET) :             96.600ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.229ns (36.617%)  route 2.127ns (63.383%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.640     5.243    mySeg7x16/clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  mySeg7x16/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.419     5.662 r  mySeg7x16/i_data_store_reg[2]/Q
                         net (fo=1, routed)           0.968     6.630    mySeg7x16/i_data_store_reg_n_0_[2]
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.299     6.929 r  mySeg7x16/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.929    mySeg7x16/o_seg_r[6]_i_10_n_0
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I0_O)      0.212     7.141 r  mySeg7x16/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.159     8.300    mySeg7x16/o_seg_r_reg[6]_i_4_n_0
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.299     8.599 r  mySeg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.599    mySeg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.522   104.945    mySeg7x16/clk_IBUF_BUFG
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X29Y98         FDPE (Setup_fdpe_C_D)        0.031   105.199    mySeg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.199    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 96.600    

Slack (MET) :             96.614ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.259ns (37.179%)  route 2.127ns (62.821%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.640     5.243    mySeg7x16/clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  mySeg7x16/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.419     5.662 r  mySeg7x16/i_data_store_reg[2]/Q
                         net (fo=1, routed)           0.968     6.630    mySeg7x16/i_data_store_reg_n_0_[2]
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.299     6.929 r  mySeg7x16/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.929    mySeg7x16/o_seg_r[6]_i_10_n_0
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I0_O)      0.212     7.141 r  mySeg7x16/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.159     8.300    mySeg7x16/o_seg_r_reg[6]_i_4_n_0
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.329     8.629 r  mySeg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.629    mySeg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.522   104.945    mySeg7x16/clk_IBUF_BUFG
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X29Y98         FDPE (Setup_fdpe_C_D)        0.075   105.243    mySeg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.243    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 96.614    

Slack (MET) :             96.776ns  (required time - arrival time)
  Source:                 mySeg7x16/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 1.229ns (38.625%)  route 1.953ns (61.375%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.640     5.243    mySeg7x16/clk_IBUF_BUFG
    SLICE_X35Y95         FDCE                                         r  mySeg7x16/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.419     5.662 r  mySeg7x16/i_data_store_reg[2]/Q
                         net (fo=1, routed)           0.968     6.630    mySeg7x16/i_data_store_reg_n_0_[2]
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.299     6.929 r  mySeg7x16/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     6.929    mySeg7x16/o_seg_r[6]_i_10_n_0
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I0_O)      0.212     7.141 r  mySeg7x16/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.985     8.126    mySeg7x16/o_seg_r_reg[6]_i_4_n_0
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.299     8.425 r  mySeg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.425    mySeg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.522   104.945    mySeg7x16/clk_IBUF_BUFG
    SLICE_X29Y98         FDPE                                         r  mySeg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X29Y98         FDPE (Setup_fdpe_C_D)        0.032   105.200    mySeg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.200    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                 96.776    

Slack (MET) :             97.427ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y92         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.294    clkdiv_reg_n_0_[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.951 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.068 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.068    clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.185 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.302 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.419 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clkdiv_reg[16]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    clkdiv_reg[20]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.859 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.859    clkdiv_reg[24]_i_1_n_6
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.514   104.937    clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)        0.109   105.286    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.286    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                 97.427    

Slack (MET) :             97.435ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y92         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.294    clkdiv_reg_n_0_[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.951 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.068 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.068    clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.185 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.302 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.419 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clkdiv_reg[16]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    clkdiv_reg[20]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.851 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.851    clkdiv_reg[24]_i_1_n_4
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.514   104.937    clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)        0.109   105.286    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.286    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 97.435    

Slack (MET) :             97.511ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X46Y92         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.294    clkdiv_reg_n_0_[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.951 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.951    clkdiv_reg[0]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.068 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.068    clkdiv_reg[4]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.185 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    clkdiv_reg[8]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.302 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    clkdiv_reg[12]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.419 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clkdiv_reg[16]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.536 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.536    clkdiv_reg[20]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.775    clkdiv_reg[24]_i_1_n_5
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.514   104.937    clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.276   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)        0.109   105.286    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.286    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 97.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_reg[8]_i_1_n_5
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y94         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[14]
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_reg[12]_i_1_n_5
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[18]
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_reg[16]_i_1_n_5
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y96         FDCE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y96         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y97         FDCE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.114     1.765    clkdiv_reg_n_0_[22]
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    clkdiv_reg[20]_i_1_n_5
    SLICE_X46Y97         FDCE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X46Y97         FDCE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y97         FDCE (Hold_fdce_C_D)         0.134     1.620    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  clkdiv_reg[26]/Q
                         net (fo=1, routed)           0.114     1.765    clkdiv_reg_n_0_[26]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    clkdiv_reg[24]_i_1_n_5
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X46Y98         FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y98         FDCE (Hold_fdce_C_D)         0.134     1.620    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y93         FDCE                                         r  clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[6]
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    clkdiv_reg[4]_i_1_n_5
    SLICE_X46Y93         FDCE                                         r  clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y93         FDCE                                         r  clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mySeg7x16/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.571     1.490    mySeg7x16/clk_IBUF_BUFG
    SLICE_X30Y95         FDCE                                         r  mySeg7x16/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  mySeg7x16/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.769    mySeg7x16/cnt_reg_n_0_[10]
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  mySeg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    mySeg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X30Y95         FDCE                                         r  mySeg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.842     2.007    mySeg7x16/clk_IBUF_BUFG
    SLICE_X30Y95         FDCE                                         r  mySeg7x16/cnt_reg[10]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X30Y95         FDCE (Hold_fdce_C_D)         0.134     1.624    mySeg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mySeg7x16/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mySeg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.571     1.490    mySeg7x16/clk_IBUF_BUFG
    SLICE_X30Y94         FDCE                                         r  mySeg7x16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  mySeg7x16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.769    mySeg7x16/cnt_reg_n_0_[6]
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  mySeg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    mySeg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X30Y94         FDCE                                         r  mySeg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.842     2.007    mySeg7x16/clk_IBUF_BUFG
    SLICE_X30Y94         FDCE                                         r  mySeg7x16/cnt_reg[6]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X30Y94         FDCE (Hold_fdce_C_D)         0.134     1.624    mySeg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[10]
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    clkdiv_reg[8]_i_1_n_4
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y94         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y94         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.764    clkdiv_reg_n_0_[14]
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    clkdiv_reg[12]_i_1_n_4
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.134     1.619    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y92    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y94    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y94    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y95    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y95    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y95    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y95    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y98    clkdiv_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y98    clkdiv_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y94    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y94    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y95    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y95    clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y95    clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y95    clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y93    clkdiv_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y93    clkdiv_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y93    clkdiv_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y93    clkdiv_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    mySeg7x16/i_data_store_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X33Y100   mySeg7x16/i_data_store_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    mySeg7x16/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    mySeg7x16/i_data_store_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X33Y100   mySeg7x16/i_data_store_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    mySeg7x16/i_data_store_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    mySeg7x16/i_data_store_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    mySeg7x16/i_data_store_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    mySeg7x16/i_data_store_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y97    mySeg7x16/i_data_store_reg[12]/C



