// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tancalc_calculation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ref_local_0_V_read,
        ref_local_1_V_read,
        ref_local_2_V_read,
        ref_local_3_V_read,
        cmpr_local_0_V_dout,
        cmpr_local_0_V_empty_n,
        cmpr_local_0_V_read,
        cmpr_local_1_V_dout,
        cmpr_local_1_V_empty_n,
        cmpr_local_1_V_read,
        cmpr_local_2_V_dout,
        cmpr_local_2_V_empty_n,
        cmpr_local_2_V_read,
        cmpr_local_3_V_dout,
        cmpr_local_3_V_empty_n,
        cmpr_local_3_V_read,
        cmpr_local_4_V_dout,
        cmpr_local_4_V_empty_n,
        cmpr_local_4_V_read,
        cmpr_local_5_V_dout,
        cmpr_local_5_V_empty_n,
        cmpr_local_5_V_read,
        cmpr_local_6_V_dout,
        cmpr_local_6_V_empty_n,
        cmpr_local_6_V_read,
        cmpr_local_7_V_dout,
        cmpr_local_7_V_empty_n,
        cmpr_local_7_V_read,
        cmpr_local_8_V_dout,
        cmpr_local_8_V_empty_n,
        cmpr_local_8_V_read,
        cmpr_local_9_V_dout,
        cmpr_local_9_V_empty_n,
        cmpr_local_9_V_read,
        cmpr_local_10_V_dout,
        cmpr_local_10_V_empty_n,
        cmpr_local_10_V_read,
        cmpr_local_11_V_dout,
        cmpr_local_11_V_empty_n,
        cmpr_local_11_V_read,
        cmpr_local_12_V_dout,
        cmpr_local_12_V_empty_n,
        cmpr_local_12_V_read,
        cmpr_local_13_V_dout,
        cmpr_local_13_V_empty_n,
        cmpr_local_13_V_read,
        cmpr_local_14_V_dout,
        cmpr_local_14_V_empty_n,
        cmpr_local_14_V_read,
        cmpr_local_15_V_dout,
        cmpr_local_15_V_empty_n,
        cmpr_local_15_V_read,
        refpop_local_0_V_read,
        refpop_local_1_V_read,
        refpop_local_2_V_read,
        refpop_local_3_V_read,
        cmprpop_local_0_V_dout,
        cmprpop_local_0_V_empty_n,
        cmprpop_local_0_V_read,
        cmprpop_local_1_V_dout,
        cmprpop_local_1_V_empty_n,
        cmprpop_local_1_V_read,
        cmprpop_local_2_V_dout,
        cmprpop_local_2_V_empty_n,
        cmprpop_local_2_V_read,
        cmprpop_local_3_V_dout,
        cmprpop_local_3_V_empty_n,
        cmprpop_local_3_V_read,
        cmprpop_local_4_V_dout,
        cmprpop_local_4_V_empty_n,
        cmprpop_local_4_V_read,
        cmprpop_local_5_V_dout,
        cmprpop_local_5_V_empty_n,
        cmprpop_local_5_V_read,
        cmprpop_local_6_V_dout,
        cmprpop_local_6_V_empty_n,
        cmprpop_local_6_V_read,
        cmprpop_local_7_V_dout,
        cmprpop_local_7_V_empty_n,
        cmprpop_local_7_V_read,
        cmprpop_local_8_V_dout,
        cmprpop_local_8_V_empty_n,
        cmprpop_local_8_V_read,
        cmprpop_local_9_V_dout,
        cmprpop_local_9_V_empty_n,
        cmprpop_local_9_V_read,
        cmprpop_local_10_V_dout,
        cmprpop_local_10_V_empty_n,
        cmprpop_local_10_V_read,
        cmprpop_local_11_V_dout,
        cmprpop_local_11_V_empty_n,
        cmprpop_local_11_V_read,
        cmprpop_local_12_V_dout,
        cmprpop_local_12_V_empty_n,
        cmprpop_local_12_V_read,
        cmprpop_local_13_V_dout,
        cmprpop_local_13_V_empty_n,
        cmprpop_local_13_V_read,
        cmprpop_local_14_V_dout,
        cmprpop_local_14_V_empty_n,
        cmprpop_local_14_V_read,
        cmprpop_local_15_V_dout,
        cmprpop_local_15_V_empty_n,
        cmprpop_local_15_V_read,
        data_num_0_i_dout,
        data_num_0_i_empty_n,
        data_num_0_i_read,
        data_num_0_i_out_din,
        data_num_0_i_out_full_n,
        data_num_0_i_out_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] ref_local_0_V_read;
input  [1023:0] ref_local_1_V_read;
input  [1023:0] ref_local_2_V_read;
input  [1023:0] ref_local_3_V_read;
input  [1023:0] cmpr_local_0_V_dout;
input   cmpr_local_0_V_empty_n;
output   cmpr_local_0_V_read;
input  [1023:0] cmpr_local_1_V_dout;
input   cmpr_local_1_V_empty_n;
output   cmpr_local_1_V_read;
input  [1023:0] cmpr_local_2_V_dout;
input   cmpr_local_2_V_empty_n;
output   cmpr_local_2_V_read;
input  [1023:0] cmpr_local_3_V_dout;
input   cmpr_local_3_V_empty_n;
output   cmpr_local_3_V_read;
input  [1023:0] cmpr_local_4_V_dout;
input   cmpr_local_4_V_empty_n;
output   cmpr_local_4_V_read;
input  [1023:0] cmpr_local_5_V_dout;
input   cmpr_local_5_V_empty_n;
output   cmpr_local_5_V_read;
input  [1023:0] cmpr_local_6_V_dout;
input   cmpr_local_6_V_empty_n;
output   cmpr_local_6_V_read;
input  [1023:0] cmpr_local_7_V_dout;
input   cmpr_local_7_V_empty_n;
output   cmpr_local_7_V_read;
input  [1023:0] cmpr_local_8_V_dout;
input   cmpr_local_8_V_empty_n;
output   cmpr_local_8_V_read;
input  [1023:0] cmpr_local_9_V_dout;
input   cmpr_local_9_V_empty_n;
output   cmpr_local_9_V_read;
input  [1023:0] cmpr_local_10_V_dout;
input   cmpr_local_10_V_empty_n;
output   cmpr_local_10_V_read;
input  [1023:0] cmpr_local_11_V_dout;
input   cmpr_local_11_V_empty_n;
output   cmpr_local_11_V_read;
input  [1023:0] cmpr_local_12_V_dout;
input   cmpr_local_12_V_empty_n;
output   cmpr_local_12_V_read;
input  [1023:0] cmpr_local_13_V_dout;
input   cmpr_local_13_V_empty_n;
output   cmpr_local_13_V_read;
input  [1023:0] cmpr_local_14_V_dout;
input   cmpr_local_14_V_empty_n;
output   cmpr_local_14_V_read;
input  [1023:0] cmpr_local_15_V_dout;
input   cmpr_local_15_V_empty_n;
output   cmpr_local_15_V_read;
input  [10:0] refpop_local_0_V_read;
input  [10:0] refpop_local_1_V_read;
input  [10:0] refpop_local_2_V_read;
input  [10:0] refpop_local_3_V_read;
input  [10:0] cmprpop_local_0_V_dout;
input   cmprpop_local_0_V_empty_n;
output   cmprpop_local_0_V_read;
input  [10:0] cmprpop_local_1_V_dout;
input   cmprpop_local_1_V_empty_n;
output   cmprpop_local_1_V_read;
input  [10:0] cmprpop_local_2_V_dout;
input   cmprpop_local_2_V_empty_n;
output   cmprpop_local_2_V_read;
input  [10:0] cmprpop_local_3_V_dout;
input   cmprpop_local_3_V_empty_n;
output   cmprpop_local_3_V_read;
input  [10:0] cmprpop_local_4_V_dout;
input   cmprpop_local_4_V_empty_n;
output   cmprpop_local_4_V_read;
input  [10:0] cmprpop_local_5_V_dout;
input   cmprpop_local_5_V_empty_n;
output   cmprpop_local_5_V_read;
input  [10:0] cmprpop_local_6_V_dout;
input   cmprpop_local_6_V_empty_n;
output   cmprpop_local_6_V_read;
input  [10:0] cmprpop_local_7_V_dout;
input   cmprpop_local_7_V_empty_n;
output   cmprpop_local_7_V_read;
input  [10:0] cmprpop_local_8_V_dout;
input   cmprpop_local_8_V_empty_n;
output   cmprpop_local_8_V_read;
input  [10:0] cmprpop_local_9_V_dout;
input   cmprpop_local_9_V_empty_n;
output   cmprpop_local_9_V_read;
input  [10:0] cmprpop_local_10_V_dout;
input   cmprpop_local_10_V_empty_n;
output   cmprpop_local_10_V_read;
input  [10:0] cmprpop_local_11_V_dout;
input   cmprpop_local_11_V_empty_n;
output   cmprpop_local_11_V_read;
input  [10:0] cmprpop_local_12_V_dout;
input   cmprpop_local_12_V_empty_n;
output   cmprpop_local_12_V_read;
input  [10:0] cmprpop_local_13_V_dout;
input   cmprpop_local_13_V_empty_n;
output   cmprpop_local_13_V_read;
input  [10:0] cmprpop_local_14_V_dout;
input   cmprpop_local_14_V_empty_n;
output   cmprpop_local_14_V_read;
input  [9:0] cmprpop_local_15_V_dout;
input   cmprpop_local_15_V_empty_n;
output   cmprpop_local_15_V_read;
input  [5:0] data_num_0_i_dout;
input   data_num_0_i_empty_n;
output   data_num_0_i_read;
output  [5:0] data_num_0_i_out_din;
input   data_num_0_i_out_full_n;
output   data_num_0_i_out_write;
output  [0:0] ap_return_0;
output  [0:0] ap_return_1;
output  [0:0] ap_return_2;
output  [0:0] ap_return_3;
output  [0:0] ap_return_4;
output  [0:0] ap_return_5;
output  [0:0] ap_return_6;
output  [0:0] ap_return_7;
output  [0:0] ap_return_8;
output  [0:0] ap_return_9;
output  [0:0] ap_return_10;
output  [0:0] ap_return_11;
output  [0:0] ap_return_12;
output  [0:0] ap_return_13;
output  [0:0] ap_return_14;
output  [0:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg cmpr_local_0_V_read;
reg cmpr_local_1_V_read;
reg cmpr_local_2_V_read;
reg cmpr_local_3_V_read;
reg cmpr_local_4_V_read;
reg cmpr_local_5_V_read;
reg cmpr_local_6_V_read;
reg cmpr_local_7_V_read;
reg cmpr_local_8_V_read;
reg cmpr_local_9_V_read;
reg cmpr_local_10_V_read;
reg cmpr_local_11_V_read;
reg cmpr_local_12_V_read;
reg cmpr_local_13_V_read;
reg cmpr_local_14_V_read;
reg cmpr_local_15_V_read;
reg cmprpop_local_0_V_read;
reg cmprpop_local_1_V_read;
reg cmprpop_local_2_V_read;
reg cmprpop_local_3_V_read;
reg cmprpop_local_4_V_read;
reg cmprpop_local_5_V_read;
reg cmprpop_local_6_V_read;
reg cmprpop_local_7_V_read;
reg cmprpop_local_8_V_read;
reg cmprpop_local_9_V_read;
reg cmprpop_local_10_V_read;
reg cmprpop_local_11_V_read;
reg cmprpop_local_12_V_read;
reg cmprpop_local_13_V_read;
reg cmprpop_local_14_V_read;
reg cmprpop_local_15_V_read;
reg data_num_0_i_read;
reg data_num_0_i_out_write;
reg[0:0] ap_return_0;
reg[0:0] ap_return_1;
reg[0:0] ap_return_2;
reg[0:0] ap_return_3;
reg[0:0] ap_return_4;
reg[0:0] ap_return_5;
reg[0:0] ap_return_6;
reg[0:0] ap_return_7;
reg[0:0] ap_return_8;
reg[0:0] ap_return_9;
reg[0:0] ap_return_10;
reg[0:0] ap_return_11;
reg[0:0] ap_return_12;
reg[0:0] ap_return_13;
reg[0:0] ap_return_14;
reg[0:0] ap_return_15;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    cmpr_local_0_V_blk_n;
reg    cmpr_local_1_V_blk_n;
reg    cmpr_local_2_V_blk_n;
reg    cmpr_local_3_V_blk_n;
reg    cmpr_local_4_V_blk_n;
reg    cmpr_local_5_V_blk_n;
reg    cmpr_local_6_V_blk_n;
reg    cmpr_local_7_V_blk_n;
reg    cmpr_local_8_V_blk_n;
reg    cmpr_local_9_V_blk_n;
reg    cmpr_local_10_V_blk_n;
reg    cmpr_local_11_V_blk_n;
reg    cmpr_local_12_V_blk_n;
reg    cmpr_local_13_V_blk_n;
reg    cmpr_local_14_V_blk_n;
reg    cmpr_local_15_V_blk_n;
reg    cmprpop_local_0_V_blk_n;
reg    cmprpop_local_1_V_blk_n;
reg    cmprpop_local_2_V_blk_n;
reg    cmprpop_local_3_V_blk_n;
reg    cmprpop_local_4_V_blk_n;
reg    cmprpop_local_5_V_blk_n;
reg    cmprpop_local_6_V_blk_n;
reg    cmprpop_local_7_V_blk_n;
reg    cmprpop_local_8_V_blk_n;
reg    cmprpop_local_9_V_blk_n;
reg    cmprpop_local_10_V_blk_n;
reg    cmprpop_local_11_V_blk_n;
reg    cmprpop_local_12_V_blk_n;
reg    cmprpop_local_13_V_blk_n;
reg    cmprpop_local_14_V_blk_n;
reg    cmprpop_local_15_V_blk_n;
reg    data_num_0_i_blk_n;
reg    data_num_0_i_out_blk_n;
wire   [1:0] trunc_ln138_fu_456_p1;
reg   [1:0] trunc_ln138_reg_1243;
reg    ap_block_state1;
wire   [1023:0] and_ln1355_fu_474_p2;
reg   [1023:0] and_ln1355_reg_1248;
reg   [10:0] cmprpop_local_0_V_read_reg_1253;
wire   [1023:0] and_ln1355_1_fu_480_p2;
reg   [1023:0] and_ln1355_1_reg_1258;
reg   [10:0] cmprpop_local_1_V_read_reg_1263;
wire   [1023:0] and_ln1355_2_fu_486_p2;
reg   [1023:0] and_ln1355_2_reg_1268;
reg   [10:0] cmprpop_local_2_V_read_reg_1273;
wire   [1023:0] and_ln1355_3_fu_492_p2;
reg   [1023:0] and_ln1355_3_reg_1278;
reg   [10:0] cmprpop_local_3_V_read_reg_1283;
wire   [1023:0] and_ln1355_4_fu_498_p2;
reg   [1023:0] and_ln1355_4_reg_1288;
reg   [10:0] cmprpop_local_4_V_read_reg_1293;
wire   [1023:0] and_ln1355_5_fu_504_p2;
reg   [1023:0] and_ln1355_5_reg_1298;
reg   [10:0] cmprpop_local_5_V_read_reg_1303;
wire   [1023:0] and_ln1355_6_fu_510_p2;
reg   [1023:0] and_ln1355_6_reg_1308;
reg   [10:0] cmprpop_local_6_V_read_reg_1313;
wire   [1023:0] and_ln1355_7_fu_516_p2;
reg   [1023:0] and_ln1355_7_reg_1318;
reg   [10:0] cmprpop_local_7_V_read_reg_1323;
wire   [1023:0] and_ln1355_8_fu_522_p2;
reg   [1023:0] and_ln1355_8_reg_1328;
reg   [10:0] cmprpop_local_8_V_read_reg_1333;
wire   [1023:0] and_ln1355_9_fu_528_p2;
reg   [1023:0] and_ln1355_9_reg_1338;
reg   [10:0] cmprpop_local_9_V_read_reg_1343;
wire   [1023:0] and_ln1355_10_fu_534_p2;
reg   [1023:0] and_ln1355_10_reg_1348;
reg   [10:0] cmprpop_local_10_V_read_reg_1353;
wire   [1023:0] and_ln1355_11_fu_540_p2;
reg   [1023:0] and_ln1355_11_reg_1358;
reg   [10:0] cmprpop_local_11_V_read_reg_1363;
wire   [1023:0] and_ln1355_12_fu_546_p2;
reg   [1023:0] and_ln1355_12_reg_1368;
reg   [10:0] cmprpop_local_12_V_read_reg_1373;
wire   [1023:0] and_ln1355_13_fu_552_p2;
reg   [1023:0] and_ln1355_13_reg_1378;
reg   [10:0] cmprpop_local_13_V_read_reg_1383;
wire   [1023:0] and_ln1355_14_fu_558_p2;
reg   [1023:0] and_ln1355_14_reg_1388;
reg   [10:0] cmprpop_local_14_V_read_reg_1393;
wire   [1023:0] and_ln1355_15_fu_564_p2;
reg   [1023:0] and_ln1355_15_reg_1398;
reg   [9:0] cmprpop_local_15_V_read_reg_1403;
wire    grp_popcntdata_fu_376_ap_start;
wire    grp_popcntdata_fu_376_ap_done;
wire    grp_popcntdata_fu_376_ap_idle;
wire    grp_popcntdata_fu_376_ap_ready;
wire   [10:0] grp_popcntdata_fu_376_ap_return;
wire    grp_popcntdata_fu_381_ap_start;
wire    grp_popcntdata_fu_381_ap_done;
wire    grp_popcntdata_fu_381_ap_idle;
wire    grp_popcntdata_fu_381_ap_ready;
wire   [10:0] grp_popcntdata_fu_381_ap_return;
wire    grp_popcntdata_fu_386_ap_start;
wire    grp_popcntdata_fu_386_ap_done;
wire    grp_popcntdata_fu_386_ap_idle;
wire    grp_popcntdata_fu_386_ap_ready;
wire   [10:0] grp_popcntdata_fu_386_ap_return;
wire    grp_popcntdata_fu_391_ap_start;
wire    grp_popcntdata_fu_391_ap_done;
wire    grp_popcntdata_fu_391_ap_idle;
wire    grp_popcntdata_fu_391_ap_ready;
wire   [10:0] grp_popcntdata_fu_391_ap_return;
wire    grp_popcntdata_fu_396_ap_start;
wire    grp_popcntdata_fu_396_ap_done;
wire    grp_popcntdata_fu_396_ap_idle;
wire    grp_popcntdata_fu_396_ap_ready;
wire   [10:0] grp_popcntdata_fu_396_ap_return;
wire    grp_popcntdata_fu_401_ap_start;
wire    grp_popcntdata_fu_401_ap_done;
wire    grp_popcntdata_fu_401_ap_idle;
wire    grp_popcntdata_fu_401_ap_ready;
wire   [10:0] grp_popcntdata_fu_401_ap_return;
wire    grp_popcntdata_fu_406_ap_start;
wire    grp_popcntdata_fu_406_ap_done;
wire    grp_popcntdata_fu_406_ap_idle;
wire    grp_popcntdata_fu_406_ap_ready;
wire   [10:0] grp_popcntdata_fu_406_ap_return;
wire    grp_popcntdata_fu_411_ap_start;
wire    grp_popcntdata_fu_411_ap_done;
wire    grp_popcntdata_fu_411_ap_idle;
wire    grp_popcntdata_fu_411_ap_ready;
wire   [10:0] grp_popcntdata_fu_411_ap_return;
wire    grp_popcntdata_fu_416_ap_start;
wire    grp_popcntdata_fu_416_ap_done;
wire    grp_popcntdata_fu_416_ap_idle;
wire    grp_popcntdata_fu_416_ap_ready;
wire   [10:0] grp_popcntdata_fu_416_ap_return;
wire    grp_popcntdata_fu_421_ap_start;
wire    grp_popcntdata_fu_421_ap_done;
wire    grp_popcntdata_fu_421_ap_idle;
wire    grp_popcntdata_fu_421_ap_ready;
wire   [10:0] grp_popcntdata_fu_421_ap_return;
wire    grp_popcntdata_fu_426_ap_start;
wire    grp_popcntdata_fu_426_ap_done;
wire    grp_popcntdata_fu_426_ap_idle;
wire    grp_popcntdata_fu_426_ap_ready;
wire   [10:0] grp_popcntdata_fu_426_ap_return;
wire    grp_popcntdata_fu_431_ap_start;
wire    grp_popcntdata_fu_431_ap_done;
wire    grp_popcntdata_fu_431_ap_idle;
wire    grp_popcntdata_fu_431_ap_ready;
wire   [10:0] grp_popcntdata_fu_431_ap_return;
wire    grp_popcntdata_fu_436_ap_start;
wire    grp_popcntdata_fu_436_ap_done;
wire    grp_popcntdata_fu_436_ap_idle;
wire    grp_popcntdata_fu_436_ap_ready;
wire   [10:0] grp_popcntdata_fu_436_ap_return;
wire    grp_popcntdata_fu_441_ap_start;
wire    grp_popcntdata_fu_441_ap_done;
wire    grp_popcntdata_fu_441_ap_idle;
wire    grp_popcntdata_fu_441_ap_ready;
wire   [10:0] grp_popcntdata_fu_441_ap_return;
wire    grp_popcntdata_fu_446_ap_start;
wire    grp_popcntdata_fu_446_ap_done;
wire    grp_popcntdata_fu_446_ap_idle;
wire    grp_popcntdata_fu_446_ap_ready;
wire   [10:0] grp_popcntdata_fu_446_ap_return;
wire    grp_popcntdata_fu_451_ap_start;
wire    grp_popcntdata_fu_451_ap_done;
wire    grp_popcntdata_fu_451_ap_idle;
wire    grp_popcntdata_fu_451_ap_ready;
wire   [10:0] grp_popcntdata_fu_451_ap_return;
reg    grp_popcntdata_fu_376_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_popcntdata_fu_381_ap_start_reg;
reg    grp_popcntdata_fu_386_ap_start_reg;
reg    grp_popcntdata_fu_391_ap_start_reg;
reg    grp_popcntdata_fu_396_ap_start_reg;
reg    grp_popcntdata_fu_401_ap_start_reg;
reg    grp_popcntdata_fu_406_ap_start_reg;
reg    grp_popcntdata_fu_411_ap_start_reg;
reg    grp_popcntdata_fu_416_ap_start_reg;
reg    grp_popcntdata_fu_421_ap_start_reg;
reg    grp_popcntdata_fu_426_ap_start_reg;
reg    grp_popcntdata_fu_431_ap_start_reg;
reg    grp_popcntdata_fu_436_ap_start_reg;
reg    grp_popcntdata_fu_441_ap_start_reg;
reg    grp_popcntdata_fu_446_ap_start_reg;
reg    grp_popcntdata_fu_451_ap_start_reg;
reg    ap_block_state3_on_subcall_done;
wire   [1:0] tmp_fu_460_p5;
wire   [1023:0] tmp_fu_460_p6;
wire   [10:0] tmp_1_fu_570_p6;
wire   [11:0] zext_ln215_fu_583_p1;
wire   [11:0] zext_ln215_1_fu_587_p1;
wire   [11:0] add_ln1353_fu_590_p2;
wire   [12:0] zext_ln215_2_fu_596_p1;
wire   [12:0] zext_ln215_3_fu_600_p1;
wire   [12:0] sub_ln1354_fu_604_p2;
wire   [0:0] icmp_ln54_fu_610_p2;
wire   [11:0] zext_ln215_4_fu_622_p1;
wire   [11:0] add_ln1353_1_fu_625_p2;
wire   [12:0] zext_ln215_5_fu_631_p1;
wire   [12:0] zext_ln215_6_fu_635_p1;
wire   [12:0] sub_ln1354_1_fu_639_p2;
wire   [0:0] icmp_ln54_1_fu_645_p2;
wire   [11:0] zext_ln215_7_fu_657_p1;
wire   [11:0] add_ln1353_2_fu_660_p2;
wire   [12:0] zext_ln215_8_fu_666_p1;
wire   [12:0] zext_ln215_9_fu_670_p1;
wire   [12:0] sub_ln1354_2_fu_674_p2;
wire   [0:0] icmp_ln54_2_fu_680_p2;
wire   [11:0] zext_ln215_10_fu_692_p1;
wire   [11:0] add_ln1353_3_fu_695_p2;
wire   [12:0] zext_ln215_11_fu_701_p1;
wire   [12:0] zext_ln215_12_fu_705_p1;
wire   [12:0] sub_ln1354_3_fu_709_p2;
wire   [0:0] icmp_ln54_3_fu_715_p2;
wire   [11:0] zext_ln215_13_fu_727_p1;
wire   [11:0] add_ln1353_4_fu_730_p2;
wire   [12:0] zext_ln215_14_fu_736_p1;
wire   [12:0] zext_ln215_15_fu_740_p1;
wire   [12:0] sub_ln1354_4_fu_744_p2;
wire   [0:0] icmp_ln54_4_fu_750_p2;
wire   [11:0] zext_ln215_16_fu_762_p1;
wire   [11:0] add_ln1353_5_fu_765_p2;
wire   [12:0] zext_ln215_17_fu_771_p1;
wire   [12:0] zext_ln215_18_fu_775_p1;
wire   [12:0] sub_ln1354_5_fu_779_p2;
wire   [0:0] icmp_ln54_5_fu_785_p2;
wire   [11:0] zext_ln215_19_fu_797_p1;
wire   [11:0] add_ln1353_6_fu_800_p2;
wire   [12:0] zext_ln215_20_fu_806_p1;
wire   [12:0] zext_ln215_21_fu_810_p1;
wire   [12:0] sub_ln1354_6_fu_814_p2;
wire   [0:0] icmp_ln54_6_fu_820_p2;
wire   [11:0] zext_ln215_22_fu_832_p1;
wire   [11:0] add_ln1353_7_fu_835_p2;
wire   [12:0] zext_ln215_23_fu_841_p1;
wire   [12:0] zext_ln215_24_fu_845_p1;
wire   [12:0] sub_ln1354_7_fu_849_p2;
wire   [0:0] icmp_ln54_7_fu_855_p2;
wire   [11:0] zext_ln215_25_fu_867_p1;
wire   [11:0] add_ln1353_8_fu_870_p2;
wire   [12:0] zext_ln215_26_fu_876_p1;
wire   [12:0] zext_ln215_27_fu_880_p1;
wire   [12:0] sub_ln1354_8_fu_884_p2;
wire   [0:0] icmp_ln54_8_fu_890_p2;
wire   [11:0] zext_ln215_28_fu_902_p1;
wire   [11:0] add_ln1353_9_fu_905_p2;
wire   [12:0] zext_ln215_29_fu_911_p1;
wire   [12:0] zext_ln215_30_fu_915_p1;
wire   [12:0] sub_ln1354_9_fu_919_p2;
wire   [0:0] icmp_ln54_9_fu_925_p2;
wire   [11:0] zext_ln215_31_fu_937_p1;
wire   [11:0] add_ln1353_10_fu_940_p2;
wire   [12:0] zext_ln215_32_fu_946_p1;
wire   [12:0] zext_ln215_33_fu_950_p1;
wire   [12:0] sub_ln1354_10_fu_954_p2;
wire   [0:0] icmp_ln54_10_fu_960_p2;
wire   [11:0] zext_ln215_34_fu_972_p1;
wire   [11:0] add_ln1353_11_fu_975_p2;
wire   [12:0] zext_ln215_35_fu_981_p1;
wire   [12:0] zext_ln215_36_fu_985_p1;
wire   [12:0] sub_ln1354_11_fu_989_p2;
wire   [0:0] icmp_ln54_11_fu_995_p2;
wire   [11:0] zext_ln215_37_fu_1007_p1;
wire   [11:0] add_ln1353_12_fu_1010_p2;
wire   [12:0] zext_ln215_38_fu_1016_p1;
wire   [12:0] zext_ln215_39_fu_1020_p1;
wire   [12:0] sub_ln1354_12_fu_1024_p2;
wire   [0:0] icmp_ln54_12_fu_1030_p2;
wire   [11:0] zext_ln215_40_fu_1042_p1;
wire   [11:0] add_ln1353_13_fu_1045_p2;
wire   [12:0] zext_ln215_41_fu_1051_p1;
wire   [12:0] zext_ln215_42_fu_1055_p1;
wire   [12:0] sub_ln1354_13_fu_1059_p2;
wire   [0:0] icmp_ln54_13_fu_1065_p2;
wire   [11:0] zext_ln215_43_fu_1077_p1;
wire   [11:0] add_ln1353_14_fu_1080_p2;
wire   [12:0] zext_ln215_44_fu_1086_p1;
wire   [12:0] zext_ln215_45_fu_1090_p1;
wire   [12:0] sub_ln1354_14_fu_1094_p2;
wire   [0:0] icmp_ln54_14_fu_1100_p2;
wire   [11:0] zext_ln215_46_fu_1112_p1;
wire   [11:0] add_ln1353_15_fu_1115_p2;
wire   [12:0] zext_ln215_47_fu_1121_p1;
wire   [12:0] zext_ln215_48_fu_1125_p1;
wire   [12:0] sub_ln1354_15_fu_1129_p2;
wire   [0:0] icmp_ln54_15_fu_1135_p2;
wire   [0:0] xor_ln54_fu_616_p2;
wire   [0:0] xor_ln54_1_fu_651_p2;
wire   [0:0] xor_ln54_2_fu_686_p2;
wire   [0:0] xor_ln54_3_fu_721_p2;
wire   [0:0] xor_ln54_4_fu_756_p2;
wire   [0:0] xor_ln54_5_fu_791_p2;
wire   [0:0] xor_ln54_6_fu_826_p2;
wire   [0:0] xor_ln54_7_fu_861_p2;
wire   [0:0] xor_ln54_8_fu_896_p2;
wire   [0:0] xor_ln54_9_fu_931_p2;
wire   [0:0] xor_ln54_10_fu_966_p2;
wire   [0:0] xor_ln54_11_fu_1001_p2;
wire   [0:0] xor_ln54_12_fu_1036_p2;
wire   [0:0] xor_ln54_13_fu_1071_p2;
wire   [0:0] xor_ln54_14_fu_1106_p2;
wire   [0:0] xor_ln54_15_fu_1141_p2;
reg   [0:0] ap_return_0_preg;
reg   [0:0] ap_return_1_preg;
reg   [0:0] ap_return_2_preg;
reg   [0:0] ap_return_3_preg;
reg   [0:0] ap_return_4_preg;
reg   [0:0] ap_return_5_preg;
reg   [0:0] ap_return_6_preg;
reg   [0:0] ap_return_7_preg;
reg   [0:0] ap_return_8_preg;
reg   [0:0] ap_return_9_preg;
reg   [0:0] ap_return_10_preg;
reg   [0:0] ap_return_11_preg;
reg   [0:0] ap_return_12_preg;
reg   [0:0] ap_return_13_preg;
reg   [0:0] ap_return_14_preg;
reg   [0:0] ap_return_15_preg;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_popcntdata_fu_376_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_381_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_386_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_391_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_396_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_401_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_406_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_411_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_416_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_421_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_426_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_431_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_436_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_441_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_446_ap_start_reg = 1'b0;
#0 grp_popcntdata_fu_451_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 1'd0;
#0 ap_return_1_preg = 1'd0;
#0 ap_return_2_preg = 1'd0;
#0 ap_return_3_preg = 1'd0;
#0 ap_return_4_preg = 1'd0;
#0 ap_return_5_preg = 1'd0;
#0 ap_return_6_preg = 1'd0;
#0 ap_return_7_preg = 1'd0;
#0 ap_return_8_preg = 1'd0;
#0 ap_return_9_preg = 1'd0;
#0 ap_return_10_preg = 1'd0;
#0 ap_return_11_preg = 1'd0;
#0 ap_return_12_preg = 1'd0;
#0 ap_return_13_preg = 1'd0;
#0 ap_return_14_preg = 1'd0;
#0 ap_return_15_preg = 1'd0;
end

tancalc_popcntdata grp_popcntdata_fu_376(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_376_ap_start),
    .ap_done(grp_popcntdata_fu_376_ap_done),
    .ap_idle(grp_popcntdata_fu_376_ap_idle),
    .ap_ready(grp_popcntdata_fu_376_ap_ready),
    .x_V(and_ln1355_reg_1248),
    .ap_return(grp_popcntdata_fu_376_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_381(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_381_ap_start),
    .ap_done(grp_popcntdata_fu_381_ap_done),
    .ap_idle(grp_popcntdata_fu_381_ap_idle),
    .ap_ready(grp_popcntdata_fu_381_ap_ready),
    .x_V(and_ln1355_1_reg_1258),
    .ap_return(grp_popcntdata_fu_381_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_386_ap_start),
    .ap_done(grp_popcntdata_fu_386_ap_done),
    .ap_idle(grp_popcntdata_fu_386_ap_idle),
    .ap_ready(grp_popcntdata_fu_386_ap_ready),
    .x_V(and_ln1355_2_reg_1268),
    .ap_return(grp_popcntdata_fu_386_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_391(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_391_ap_start),
    .ap_done(grp_popcntdata_fu_391_ap_done),
    .ap_idle(grp_popcntdata_fu_391_ap_idle),
    .ap_ready(grp_popcntdata_fu_391_ap_ready),
    .x_V(and_ln1355_3_reg_1278),
    .ap_return(grp_popcntdata_fu_391_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_396(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_396_ap_start),
    .ap_done(grp_popcntdata_fu_396_ap_done),
    .ap_idle(grp_popcntdata_fu_396_ap_idle),
    .ap_ready(grp_popcntdata_fu_396_ap_ready),
    .x_V(and_ln1355_4_reg_1288),
    .ap_return(grp_popcntdata_fu_396_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_401(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_401_ap_start),
    .ap_done(grp_popcntdata_fu_401_ap_done),
    .ap_idle(grp_popcntdata_fu_401_ap_idle),
    .ap_ready(grp_popcntdata_fu_401_ap_ready),
    .x_V(and_ln1355_5_reg_1298),
    .ap_return(grp_popcntdata_fu_401_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_406_ap_start),
    .ap_done(grp_popcntdata_fu_406_ap_done),
    .ap_idle(grp_popcntdata_fu_406_ap_idle),
    .ap_ready(grp_popcntdata_fu_406_ap_ready),
    .x_V(and_ln1355_6_reg_1308),
    .ap_return(grp_popcntdata_fu_406_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_411(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_411_ap_start),
    .ap_done(grp_popcntdata_fu_411_ap_done),
    .ap_idle(grp_popcntdata_fu_411_ap_idle),
    .ap_ready(grp_popcntdata_fu_411_ap_ready),
    .x_V(and_ln1355_7_reg_1318),
    .ap_return(grp_popcntdata_fu_411_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_416(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_416_ap_start),
    .ap_done(grp_popcntdata_fu_416_ap_done),
    .ap_idle(grp_popcntdata_fu_416_ap_idle),
    .ap_ready(grp_popcntdata_fu_416_ap_ready),
    .x_V(and_ln1355_8_reg_1328),
    .ap_return(grp_popcntdata_fu_416_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_421(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_421_ap_start),
    .ap_done(grp_popcntdata_fu_421_ap_done),
    .ap_idle(grp_popcntdata_fu_421_ap_idle),
    .ap_ready(grp_popcntdata_fu_421_ap_ready),
    .x_V(and_ln1355_9_reg_1338),
    .ap_return(grp_popcntdata_fu_421_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_426(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_426_ap_start),
    .ap_done(grp_popcntdata_fu_426_ap_done),
    .ap_idle(grp_popcntdata_fu_426_ap_idle),
    .ap_ready(grp_popcntdata_fu_426_ap_ready),
    .x_V(and_ln1355_10_reg_1348),
    .ap_return(grp_popcntdata_fu_426_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_431(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_431_ap_start),
    .ap_done(grp_popcntdata_fu_431_ap_done),
    .ap_idle(grp_popcntdata_fu_431_ap_idle),
    .ap_ready(grp_popcntdata_fu_431_ap_ready),
    .x_V(and_ln1355_11_reg_1358),
    .ap_return(grp_popcntdata_fu_431_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_436(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_436_ap_start),
    .ap_done(grp_popcntdata_fu_436_ap_done),
    .ap_idle(grp_popcntdata_fu_436_ap_idle),
    .ap_ready(grp_popcntdata_fu_436_ap_ready),
    .x_V(and_ln1355_12_reg_1368),
    .ap_return(grp_popcntdata_fu_436_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_441(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_441_ap_start),
    .ap_done(grp_popcntdata_fu_441_ap_done),
    .ap_idle(grp_popcntdata_fu_441_ap_idle),
    .ap_ready(grp_popcntdata_fu_441_ap_ready),
    .x_V(and_ln1355_13_reg_1378),
    .ap_return(grp_popcntdata_fu_441_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_446(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_446_ap_start),
    .ap_done(grp_popcntdata_fu_446_ap_done),
    .ap_idle(grp_popcntdata_fu_446_ap_idle),
    .ap_ready(grp_popcntdata_fu_446_ap_ready),
    .x_V(and_ln1355_14_reg_1388),
    .ap_return(grp_popcntdata_fu_446_ap_return)
);

tancalc_popcntdata grp_popcntdata_fu_451(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcntdata_fu_451_ap_start),
    .ap_done(grp_popcntdata_fu_451_ap_done),
    .ap_idle(grp_popcntdata_fu_451_ap_idle),
    .ap_ready(grp_popcntdata_fu_451_ap_ready),
    .x_V(and_ln1355_15_reg_1398),
    .ap_return(grp_popcntdata_fu_451_ap_return)
);

tancalc_tancalc_mux_42_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_42_1024_1_1_U215(
    .din0(ref_local_0_V_read),
    .din1(ref_local_1_V_read),
    .din2(ref_local_2_V_read),
    .din3(ref_local_3_V_read),
    .din4(tmp_fu_460_p5),
    .dout(tmp_fu_460_p6)
);

tancalc_tancalc_mux_42_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 11 ))
tancalc_mux_42_11_1_1_U216(
    .din0(refpop_local_0_V_read),
    .din1(refpop_local_1_V_read),
    .din2(refpop_local_2_V_read),
    .din3(refpop_local_3_V_read),
    .din4(trunc_ln138_reg_1243),
    .dout(tmp_1_fu_570_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_0_preg <= xor_ln54_fu_616_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_10_preg <= xor_ln54_10_fu_966_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_11_preg <= xor_ln54_11_fu_1001_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_12_preg <= xor_ln54_12_fu_1036_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_13_preg <= xor_ln54_13_fu_1071_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_14_preg <= xor_ln54_14_fu_1106_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_15_preg <= xor_ln54_15_fu_1141_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_1_preg <= xor_ln54_1_fu_651_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_2_preg <= xor_ln54_2_fu_686_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_3_preg <= xor_ln54_3_fu_721_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_4_preg <= xor_ln54_4_fu_756_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_5_preg <= xor_ln54_5_fu_791_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_6_preg <= xor_ln54_6_fu_826_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_7_preg <= xor_ln54_7_fu_861_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_8_preg <= xor_ln54_8_fu_896_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_return_9_preg <= xor_ln54_9_fu_931_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_376_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_376_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_376_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_376_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_381_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_381_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_381_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_381_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_386_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_386_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_386_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_386_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_391_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_391_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_391_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_391_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_396_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_396_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_396_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_396_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_401_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_401_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_401_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_401_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_406_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_406_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_406_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_406_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_411_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_411_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_411_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_411_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_416_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_416_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_416_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_416_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_421_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_421_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_421_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_421_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_426_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_426_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_426_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_426_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_431_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_431_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_431_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_431_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_436_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_436_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_436_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_436_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_441_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_441_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_441_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_441_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_446_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_446_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_446_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_446_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcntdata_fu_451_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_popcntdata_fu_451_ap_start_reg <= 1'b1;
        end else if ((grp_popcntdata_fu_451_ap_ready == 1'b1)) begin
            grp_popcntdata_fu_451_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln1355_10_reg_1348 <= and_ln1355_10_fu_534_p2;
        and_ln1355_11_reg_1358 <= and_ln1355_11_fu_540_p2;
        and_ln1355_12_reg_1368 <= and_ln1355_12_fu_546_p2;
        and_ln1355_13_reg_1378 <= and_ln1355_13_fu_552_p2;
        and_ln1355_14_reg_1388 <= and_ln1355_14_fu_558_p2;
        and_ln1355_15_reg_1398 <= and_ln1355_15_fu_564_p2;
        and_ln1355_1_reg_1258 <= and_ln1355_1_fu_480_p2;
        and_ln1355_2_reg_1268 <= and_ln1355_2_fu_486_p2;
        and_ln1355_3_reg_1278 <= and_ln1355_3_fu_492_p2;
        and_ln1355_4_reg_1288 <= and_ln1355_4_fu_498_p2;
        and_ln1355_5_reg_1298 <= and_ln1355_5_fu_504_p2;
        and_ln1355_6_reg_1308 <= and_ln1355_6_fu_510_p2;
        and_ln1355_7_reg_1318 <= and_ln1355_7_fu_516_p2;
        and_ln1355_8_reg_1328 <= and_ln1355_8_fu_522_p2;
        and_ln1355_9_reg_1338 <= and_ln1355_9_fu_528_p2;
        and_ln1355_reg_1248 <= and_ln1355_fu_474_p2;
        cmprpop_local_0_V_read_reg_1253 <= cmprpop_local_0_V_dout;
        cmprpop_local_10_V_read_reg_1353 <= cmprpop_local_10_V_dout;
        cmprpop_local_11_V_read_reg_1363 <= cmprpop_local_11_V_dout;
        cmprpop_local_12_V_read_reg_1373 <= cmprpop_local_12_V_dout;
        cmprpop_local_13_V_read_reg_1383 <= cmprpop_local_13_V_dout;
        cmprpop_local_14_V_read_reg_1393 <= cmprpop_local_14_V_dout;
        cmprpop_local_15_V_read_reg_1403 <= cmprpop_local_15_V_dout;
        cmprpop_local_1_V_read_reg_1263 <= cmprpop_local_1_V_dout;
        cmprpop_local_2_V_read_reg_1273 <= cmprpop_local_2_V_dout;
        cmprpop_local_3_V_read_reg_1283 <= cmprpop_local_3_V_dout;
        cmprpop_local_4_V_read_reg_1293 <= cmprpop_local_4_V_dout;
        cmprpop_local_5_V_read_reg_1303 <= cmprpop_local_5_V_dout;
        cmprpop_local_6_V_read_reg_1313 <= cmprpop_local_6_V_dout;
        cmprpop_local_7_V_read_reg_1323 <= cmprpop_local_7_V_dout;
        cmprpop_local_8_V_read_reg_1333 <= cmprpop_local_8_V_dout;
        cmprpop_local_9_V_read_reg_1343 <= cmprpop_local_9_V_dout;
        trunc_ln138_reg_1243 <= trunc_ln138_fu_456_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_0 = xor_ln54_fu_616_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_1 = xor_ln54_1_fu_651_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_10 = xor_ln54_10_fu_966_p2;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_11 = xor_ln54_11_fu_1001_p2;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_12 = xor_ln54_12_fu_1036_p2;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_13 = xor_ln54_13_fu_1071_p2;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_14 = xor_ln54_14_fu_1106_p2;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_15 = xor_ln54_15_fu_1141_p2;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_2 = xor_ln54_2_fu_686_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_3 = xor_ln54_3_fu_721_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_4 = xor_ln54_4_fu_756_p2;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_5 = xor_ln54_5_fu_791_p2;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_6 = xor_ln54_6_fu_826_p2;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_7 = xor_ln54_7_fu_861_p2;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_8 = xor_ln54_8_fu_896_p2;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_return_9 = xor_ln54_9_fu_931_p2;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_0_V_blk_n = cmpr_local_0_V_empty_n;
    end else begin
        cmpr_local_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_0_V_read = 1'b1;
    end else begin
        cmpr_local_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_10_V_blk_n = cmpr_local_10_V_empty_n;
    end else begin
        cmpr_local_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_10_V_read = 1'b1;
    end else begin
        cmpr_local_10_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_11_V_blk_n = cmpr_local_11_V_empty_n;
    end else begin
        cmpr_local_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_11_V_read = 1'b1;
    end else begin
        cmpr_local_11_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_12_V_blk_n = cmpr_local_12_V_empty_n;
    end else begin
        cmpr_local_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_12_V_read = 1'b1;
    end else begin
        cmpr_local_12_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_13_V_blk_n = cmpr_local_13_V_empty_n;
    end else begin
        cmpr_local_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_13_V_read = 1'b1;
    end else begin
        cmpr_local_13_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_14_V_blk_n = cmpr_local_14_V_empty_n;
    end else begin
        cmpr_local_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_14_V_read = 1'b1;
    end else begin
        cmpr_local_14_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_15_V_blk_n = cmpr_local_15_V_empty_n;
    end else begin
        cmpr_local_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_15_V_read = 1'b1;
    end else begin
        cmpr_local_15_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_1_V_blk_n = cmpr_local_1_V_empty_n;
    end else begin
        cmpr_local_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_1_V_read = 1'b1;
    end else begin
        cmpr_local_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_2_V_blk_n = cmpr_local_2_V_empty_n;
    end else begin
        cmpr_local_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_2_V_read = 1'b1;
    end else begin
        cmpr_local_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_3_V_blk_n = cmpr_local_3_V_empty_n;
    end else begin
        cmpr_local_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_3_V_read = 1'b1;
    end else begin
        cmpr_local_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_4_V_blk_n = cmpr_local_4_V_empty_n;
    end else begin
        cmpr_local_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_4_V_read = 1'b1;
    end else begin
        cmpr_local_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_5_V_blk_n = cmpr_local_5_V_empty_n;
    end else begin
        cmpr_local_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_5_V_read = 1'b1;
    end else begin
        cmpr_local_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_6_V_blk_n = cmpr_local_6_V_empty_n;
    end else begin
        cmpr_local_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_6_V_read = 1'b1;
    end else begin
        cmpr_local_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_7_V_blk_n = cmpr_local_7_V_empty_n;
    end else begin
        cmpr_local_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_7_V_read = 1'b1;
    end else begin
        cmpr_local_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_8_V_blk_n = cmpr_local_8_V_empty_n;
    end else begin
        cmpr_local_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_8_V_read = 1'b1;
    end else begin
        cmpr_local_8_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_9_V_blk_n = cmpr_local_9_V_empty_n;
    end else begin
        cmpr_local_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_local_9_V_read = 1'b1;
    end else begin
        cmpr_local_9_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_0_V_blk_n = cmprpop_local_0_V_empty_n;
    end else begin
        cmprpop_local_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_0_V_read = 1'b1;
    end else begin
        cmprpop_local_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_10_V_blk_n = cmprpop_local_10_V_empty_n;
    end else begin
        cmprpop_local_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_10_V_read = 1'b1;
    end else begin
        cmprpop_local_10_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_11_V_blk_n = cmprpop_local_11_V_empty_n;
    end else begin
        cmprpop_local_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_11_V_read = 1'b1;
    end else begin
        cmprpop_local_11_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_12_V_blk_n = cmprpop_local_12_V_empty_n;
    end else begin
        cmprpop_local_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_12_V_read = 1'b1;
    end else begin
        cmprpop_local_12_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_13_V_blk_n = cmprpop_local_13_V_empty_n;
    end else begin
        cmprpop_local_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_13_V_read = 1'b1;
    end else begin
        cmprpop_local_13_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_14_V_blk_n = cmprpop_local_14_V_empty_n;
    end else begin
        cmprpop_local_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_14_V_read = 1'b1;
    end else begin
        cmprpop_local_14_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_15_V_blk_n = cmprpop_local_15_V_empty_n;
    end else begin
        cmprpop_local_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_15_V_read = 1'b1;
    end else begin
        cmprpop_local_15_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_1_V_blk_n = cmprpop_local_1_V_empty_n;
    end else begin
        cmprpop_local_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_1_V_read = 1'b1;
    end else begin
        cmprpop_local_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_2_V_blk_n = cmprpop_local_2_V_empty_n;
    end else begin
        cmprpop_local_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_2_V_read = 1'b1;
    end else begin
        cmprpop_local_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_3_V_blk_n = cmprpop_local_3_V_empty_n;
    end else begin
        cmprpop_local_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_3_V_read = 1'b1;
    end else begin
        cmprpop_local_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_4_V_blk_n = cmprpop_local_4_V_empty_n;
    end else begin
        cmprpop_local_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_4_V_read = 1'b1;
    end else begin
        cmprpop_local_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_5_V_blk_n = cmprpop_local_5_V_empty_n;
    end else begin
        cmprpop_local_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_5_V_read = 1'b1;
    end else begin
        cmprpop_local_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_6_V_blk_n = cmprpop_local_6_V_empty_n;
    end else begin
        cmprpop_local_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_6_V_read = 1'b1;
    end else begin
        cmprpop_local_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_7_V_blk_n = cmprpop_local_7_V_empty_n;
    end else begin
        cmprpop_local_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_7_V_read = 1'b1;
    end else begin
        cmprpop_local_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_8_V_blk_n = cmprpop_local_8_V_empty_n;
    end else begin
        cmprpop_local_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_8_V_read = 1'b1;
    end else begin
        cmprpop_local_8_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_9_V_blk_n = cmprpop_local_9_V_empty_n;
    end else begin
        cmprpop_local_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmprpop_local_9_V_read = 1'b1;
    end else begin
        cmprpop_local_9_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        data_num_0_i_blk_n = data_num_0_i_empty_n;
    end else begin
        data_num_0_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        data_num_0_i_out_blk_n = data_num_0_i_out_full_n;
    end else begin
        data_num_0_i_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        data_num_0_i_out_write = 1'b1;
    end else begin
        data_num_0_i_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        data_num_0_i_read = 1'b1;
    end else begin
        data_num_0_i_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_10_fu_940_p2 = (zext_ln215_fu_583_p1 + zext_ln215_31_fu_937_p1);

assign add_ln1353_11_fu_975_p2 = (zext_ln215_fu_583_p1 + zext_ln215_34_fu_972_p1);

assign add_ln1353_12_fu_1010_p2 = (zext_ln215_fu_583_p1 + zext_ln215_37_fu_1007_p1);

assign add_ln1353_13_fu_1045_p2 = (zext_ln215_fu_583_p1 + zext_ln215_40_fu_1042_p1);

assign add_ln1353_14_fu_1080_p2 = (zext_ln215_fu_583_p1 + zext_ln215_43_fu_1077_p1);

assign add_ln1353_15_fu_1115_p2 = (zext_ln215_46_fu_1112_p1 + zext_ln215_fu_583_p1);

assign add_ln1353_1_fu_625_p2 = (zext_ln215_fu_583_p1 + zext_ln215_4_fu_622_p1);

assign add_ln1353_2_fu_660_p2 = (zext_ln215_fu_583_p1 + zext_ln215_7_fu_657_p1);

assign add_ln1353_3_fu_695_p2 = (zext_ln215_fu_583_p1 + zext_ln215_10_fu_692_p1);

assign add_ln1353_4_fu_730_p2 = (zext_ln215_fu_583_p1 + zext_ln215_13_fu_727_p1);

assign add_ln1353_5_fu_765_p2 = (zext_ln215_fu_583_p1 + zext_ln215_16_fu_762_p1);

assign add_ln1353_6_fu_800_p2 = (zext_ln215_fu_583_p1 + zext_ln215_19_fu_797_p1);

assign add_ln1353_7_fu_835_p2 = (zext_ln215_fu_583_p1 + zext_ln215_22_fu_832_p1);

assign add_ln1353_8_fu_870_p2 = (zext_ln215_fu_583_p1 + zext_ln215_25_fu_867_p1);

assign add_ln1353_9_fu_905_p2 = (zext_ln215_fu_583_p1 + zext_ln215_28_fu_902_p1);

assign add_ln1353_fu_590_p2 = (zext_ln215_fu_583_p1 + zext_ln215_1_fu_587_p1);

assign and_ln1355_10_fu_534_p2 = (tmp_fu_460_p6 & cmpr_local_10_V_dout);

assign and_ln1355_11_fu_540_p2 = (tmp_fu_460_p6 & cmpr_local_11_V_dout);

assign and_ln1355_12_fu_546_p2 = (tmp_fu_460_p6 & cmpr_local_12_V_dout);

assign and_ln1355_13_fu_552_p2 = (tmp_fu_460_p6 & cmpr_local_13_V_dout);

assign and_ln1355_14_fu_558_p2 = (tmp_fu_460_p6 & cmpr_local_14_V_dout);

assign and_ln1355_15_fu_564_p2 = (tmp_fu_460_p6 & cmpr_local_15_V_dout);

assign and_ln1355_1_fu_480_p2 = (tmp_fu_460_p6 & cmpr_local_1_V_dout);

assign and_ln1355_2_fu_486_p2 = (tmp_fu_460_p6 & cmpr_local_2_V_dout);

assign and_ln1355_3_fu_492_p2 = (tmp_fu_460_p6 & cmpr_local_3_V_dout);

assign and_ln1355_4_fu_498_p2 = (tmp_fu_460_p6 & cmpr_local_4_V_dout);

assign and_ln1355_5_fu_504_p2 = (tmp_fu_460_p6 & cmpr_local_5_V_dout);

assign and_ln1355_6_fu_510_p2 = (tmp_fu_460_p6 & cmpr_local_6_V_dout);

assign and_ln1355_7_fu_516_p2 = (tmp_fu_460_p6 & cmpr_local_7_V_dout);

assign and_ln1355_8_fu_522_p2 = (tmp_fu_460_p6 & cmpr_local_8_V_dout);

assign and_ln1355_9_fu_528_p2 = (tmp_fu_460_p6 & cmpr_local_9_V_dout);

assign and_ln1355_fu_474_p2 = (tmp_fu_460_p6 & cmpr_local_0_V_dout);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((cmprpop_local_0_V_empty_n == 1'b0) | (cmpr_local_15_V_empty_n == 1'b0) | (cmpr_local_14_V_empty_n == 1'b0) | (cmpr_local_13_V_empty_n == 1'b0) | (ap_start == 1'b0) | (cmpr_local_12_V_empty_n == 1'b0) | (cmpr_local_11_V_empty_n == 1'b0) | (cmpr_local_10_V_empty_n == 1'b0) | (cmpr_local_9_V_empty_n == 1'b0) | (cmpr_local_8_V_empty_n == 1'b0) | (cmpr_local_7_V_empty_n == 1'b0) | (cmpr_local_6_V_empty_n == 1'b0) | (cmpr_local_5_V_empty_n == 1'b0) | (cmpr_local_4_V_empty_n == 1'b0) | (cmpr_local_3_V_empty_n == 1'b0) | (cmpr_local_2_V_empty_n == 1'b0) | (cmpr_local_1_V_empty_n == 1'b0) | (cmpr_local_0_V_empty_n == 1'b0) | (data_num_0_i_out_full_n == 1'b0) | (data_num_0_i_empty_n == 1'b0) | (cmprpop_local_15_V_empty_n == 1'b0) | (cmprpop_local_14_V_empty_n == 1'b0) | (cmprpop_local_13_V_empty_n == 1'b0) | (cmprpop_local_12_V_empty_n == 1'b0) | (cmprpop_local_11_V_empty_n == 1'b0) | (cmprpop_local_10_V_empty_n == 1'b0) | (cmprpop_local_9_V_empty_n == 1'b0) | (cmprpop_local_8_V_empty_n == 1'b0) | (cmprpop_local_7_V_empty_n == 1'b0) | (cmprpop_local_6_V_empty_n == 1'b0) | (cmprpop_local_5_V_empty_n == 1'b0) | (cmprpop_local_4_V_empty_n == 1'b0) | (cmprpop_local_3_V_empty_n == 1'b0) | (cmprpop_local_2_V_empty_n == 1'b0) | (cmprpop_local_1_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_popcntdata_fu_451_ap_done == 1'b0) | (grp_popcntdata_fu_446_ap_done == 1'b0) | (grp_popcntdata_fu_441_ap_done == 1'b0) | (grp_popcntdata_fu_436_ap_done == 1'b0) | (grp_popcntdata_fu_431_ap_done == 1'b0) | (grp_popcntdata_fu_426_ap_done == 1'b0) | (grp_popcntdata_fu_421_ap_done == 1'b0) | (grp_popcntdata_fu_416_ap_done == 1'b0) | (grp_popcntdata_fu_411_ap_done == 1'b0) | (grp_popcntdata_fu_406_ap_done == 1'b0) | (grp_popcntdata_fu_401_ap_done == 1'b0) | (grp_popcntdata_fu_396_ap_done == 1'b0) | (grp_popcntdata_fu_391_ap_done == 1'b0) | (grp_popcntdata_fu_386_ap_done == 1'b0) | (grp_popcntdata_fu_381_ap_done == 1'b0) | (grp_popcntdata_fu_376_ap_done == 1'b0));
end

assign data_num_0_i_out_din = data_num_0_i_dout;

assign grp_popcntdata_fu_376_ap_start = grp_popcntdata_fu_376_ap_start_reg;

assign grp_popcntdata_fu_381_ap_start = grp_popcntdata_fu_381_ap_start_reg;

assign grp_popcntdata_fu_386_ap_start = grp_popcntdata_fu_386_ap_start_reg;

assign grp_popcntdata_fu_391_ap_start = grp_popcntdata_fu_391_ap_start_reg;

assign grp_popcntdata_fu_396_ap_start = grp_popcntdata_fu_396_ap_start_reg;

assign grp_popcntdata_fu_401_ap_start = grp_popcntdata_fu_401_ap_start_reg;

assign grp_popcntdata_fu_406_ap_start = grp_popcntdata_fu_406_ap_start_reg;

assign grp_popcntdata_fu_411_ap_start = grp_popcntdata_fu_411_ap_start_reg;

assign grp_popcntdata_fu_416_ap_start = grp_popcntdata_fu_416_ap_start_reg;

assign grp_popcntdata_fu_421_ap_start = grp_popcntdata_fu_421_ap_start_reg;

assign grp_popcntdata_fu_426_ap_start = grp_popcntdata_fu_426_ap_start_reg;

assign grp_popcntdata_fu_431_ap_start = grp_popcntdata_fu_431_ap_start_reg;

assign grp_popcntdata_fu_436_ap_start = grp_popcntdata_fu_436_ap_start_reg;

assign grp_popcntdata_fu_441_ap_start = grp_popcntdata_fu_441_ap_start_reg;

assign grp_popcntdata_fu_446_ap_start = grp_popcntdata_fu_446_ap_start_reg;

assign grp_popcntdata_fu_451_ap_start = grp_popcntdata_fu_451_ap_start_reg;

assign icmp_ln54_10_fu_960_p2 = (($signed(zext_ln215_33_fu_950_p1) < $signed(sub_ln1354_10_fu_954_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_11_fu_995_p2 = (($signed(zext_ln215_36_fu_985_p1) < $signed(sub_ln1354_11_fu_989_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_12_fu_1030_p2 = (($signed(zext_ln215_39_fu_1020_p1) < $signed(sub_ln1354_12_fu_1024_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_13_fu_1065_p2 = (($signed(zext_ln215_42_fu_1055_p1) < $signed(sub_ln1354_13_fu_1059_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_14_fu_1100_p2 = (($signed(zext_ln215_45_fu_1090_p1) < $signed(sub_ln1354_14_fu_1094_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_15_fu_1135_p2 = (($signed(zext_ln215_48_fu_1125_p1) < $signed(sub_ln1354_15_fu_1129_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_645_p2 = (($signed(zext_ln215_6_fu_635_p1) < $signed(sub_ln1354_1_fu_639_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_680_p2 = (($signed(zext_ln215_9_fu_670_p1) < $signed(sub_ln1354_2_fu_674_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_715_p2 = (($signed(zext_ln215_12_fu_705_p1) < $signed(sub_ln1354_3_fu_709_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_750_p2 = (($signed(zext_ln215_15_fu_740_p1) < $signed(sub_ln1354_4_fu_744_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_785_p2 = (($signed(zext_ln215_18_fu_775_p1) < $signed(sub_ln1354_5_fu_779_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_820_p2 = (($signed(zext_ln215_21_fu_810_p1) < $signed(sub_ln1354_6_fu_814_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_7_fu_855_p2 = (($signed(zext_ln215_24_fu_845_p1) < $signed(sub_ln1354_7_fu_849_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_8_fu_890_p2 = (($signed(zext_ln215_27_fu_880_p1) < $signed(sub_ln1354_8_fu_884_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_9_fu_925_p2 = (($signed(zext_ln215_30_fu_915_p1) < $signed(sub_ln1354_9_fu_919_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_610_p2 = (($signed(zext_ln215_3_fu_600_p1) < $signed(sub_ln1354_fu_604_p2)) ? 1'b1 : 1'b0);

assign sub_ln1354_10_fu_954_p2 = (zext_ln215_32_fu_946_p1 - zext_ln215_33_fu_950_p1);

assign sub_ln1354_11_fu_989_p2 = (zext_ln215_35_fu_981_p1 - zext_ln215_36_fu_985_p1);

assign sub_ln1354_12_fu_1024_p2 = (zext_ln215_38_fu_1016_p1 - zext_ln215_39_fu_1020_p1);

assign sub_ln1354_13_fu_1059_p2 = (zext_ln215_41_fu_1051_p1 - zext_ln215_42_fu_1055_p1);

assign sub_ln1354_14_fu_1094_p2 = (zext_ln215_44_fu_1086_p1 - zext_ln215_45_fu_1090_p1);

assign sub_ln1354_15_fu_1129_p2 = (zext_ln215_47_fu_1121_p1 - zext_ln215_48_fu_1125_p1);

assign sub_ln1354_1_fu_639_p2 = (zext_ln215_5_fu_631_p1 - zext_ln215_6_fu_635_p1);

assign sub_ln1354_2_fu_674_p2 = (zext_ln215_8_fu_666_p1 - zext_ln215_9_fu_670_p1);

assign sub_ln1354_3_fu_709_p2 = (zext_ln215_11_fu_701_p1 - zext_ln215_12_fu_705_p1);

assign sub_ln1354_4_fu_744_p2 = (zext_ln215_14_fu_736_p1 - zext_ln215_15_fu_740_p1);

assign sub_ln1354_5_fu_779_p2 = (zext_ln215_17_fu_771_p1 - zext_ln215_18_fu_775_p1);

assign sub_ln1354_6_fu_814_p2 = (zext_ln215_20_fu_806_p1 - zext_ln215_21_fu_810_p1);

assign sub_ln1354_7_fu_849_p2 = (zext_ln215_23_fu_841_p1 - zext_ln215_24_fu_845_p1);

assign sub_ln1354_8_fu_884_p2 = (zext_ln215_26_fu_876_p1 - zext_ln215_27_fu_880_p1);

assign sub_ln1354_9_fu_919_p2 = (zext_ln215_29_fu_911_p1 - zext_ln215_30_fu_915_p1);

assign sub_ln1354_fu_604_p2 = (zext_ln215_2_fu_596_p1 - zext_ln215_3_fu_600_p1);

assign tmp_fu_460_p5 = data_num_0_i_dout[1:0];

assign trunc_ln138_fu_456_p1 = data_num_0_i_dout[1:0];

assign xor_ln54_10_fu_966_p2 = (icmp_ln54_10_fu_960_p2 ^ 1'd1);

assign xor_ln54_11_fu_1001_p2 = (icmp_ln54_11_fu_995_p2 ^ 1'd1);

assign xor_ln54_12_fu_1036_p2 = (icmp_ln54_12_fu_1030_p2 ^ 1'd1);

assign xor_ln54_13_fu_1071_p2 = (icmp_ln54_13_fu_1065_p2 ^ 1'd1);

assign xor_ln54_14_fu_1106_p2 = (icmp_ln54_14_fu_1100_p2 ^ 1'd1);

assign xor_ln54_15_fu_1141_p2 = (icmp_ln54_15_fu_1135_p2 ^ 1'd1);

assign xor_ln54_1_fu_651_p2 = (icmp_ln54_1_fu_645_p2 ^ 1'd1);

assign xor_ln54_2_fu_686_p2 = (icmp_ln54_2_fu_680_p2 ^ 1'd1);

assign xor_ln54_3_fu_721_p2 = (icmp_ln54_3_fu_715_p2 ^ 1'd1);

assign xor_ln54_4_fu_756_p2 = (icmp_ln54_4_fu_750_p2 ^ 1'd1);

assign xor_ln54_5_fu_791_p2 = (icmp_ln54_5_fu_785_p2 ^ 1'd1);

assign xor_ln54_6_fu_826_p2 = (icmp_ln54_6_fu_820_p2 ^ 1'd1);

assign xor_ln54_7_fu_861_p2 = (icmp_ln54_7_fu_855_p2 ^ 1'd1);

assign xor_ln54_8_fu_896_p2 = (icmp_ln54_8_fu_890_p2 ^ 1'd1);

assign xor_ln54_9_fu_931_p2 = (icmp_ln54_9_fu_925_p2 ^ 1'd1);

assign xor_ln54_fu_616_p2 = (icmp_ln54_fu_610_p2 ^ 1'd1);

assign zext_ln215_10_fu_692_p1 = cmprpop_local_3_V_read_reg_1283;

assign zext_ln215_11_fu_701_p1 = add_ln1353_3_fu_695_p2;

assign zext_ln215_12_fu_705_p1 = grp_popcntdata_fu_391_ap_return;

assign zext_ln215_13_fu_727_p1 = cmprpop_local_4_V_read_reg_1293;

assign zext_ln215_14_fu_736_p1 = add_ln1353_4_fu_730_p2;

assign zext_ln215_15_fu_740_p1 = grp_popcntdata_fu_396_ap_return;

assign zext_ln215_16_fu_762_p1 = cmprpop_local_5_V_read_reg_1303;

assign zext_ln215_17_fu_771_p1 = add_ln1353_5_fu_765_p2;

assign zext_ln215_18_fu_775_p1 = grp_popcntdata_fu_401_ap_return;

assign zext_ln215_19_fu_797_p1 = cmprpop_local_6_V_read_reg_1313;

assign zext_ln215_1_fu_587_p1 = cmprpop_local_0_V_read_reg_1253;

assign zext_ln215_20_fu_806_p1 = add_ln1353_6_fu_800_p2;

assign zext_ln215_21_fu_810_p1 = grp_popcntdata_fu_406_ap_return;

assign zext_ln215_22_fu_832_p1 = cmprpop_local_7_V_read_reg_1323;

assign zext_ln215_23_fu_841_p1 = add_ln1353_7_fu_835_p2;

assign zext_ln215_24_fu_845_p1 = grp_popcntdata_fu_411_ap_return;

assign zext_ln215_25_fu_867_p1 = cmprpop_local_8_V_read_reg_1333;

assign zext_ln215_26_fu_876_p1 = add_ln1353_8_fu_870_p2;

assign zext_ln215_27_fu_880_p1 = grp_popcntdata_fu_416_ap_return;

assign zext_ln215_28_fu_902_p1 = cmprpop_local_9_V_read_reg_1343;

assign zext_ln215_29_fu_911_p1 = add_ln1353_9_fu_905_p2;

assign zext_ln215_2_fu_596_p1 = add_ln1353_fu_590_p2;

assign zext_ln215_30_fu_915_p1 = grp_popcntdata_fu_421_ap_return;

assign zext_ln215_31_fu_937_p1 = cmprpop_local_10_V_read_reg_1353;

assign zext_ln215_32_fu_946_p1 = add_ln1353_10_fu_940_p2;

assign zext_ln215_33_fu_950_p1 = grp_popcntdata_fu_426_ap_return;

assign zext_ln215_34_fu_972_p1 = cmprpop_local_11_V_read_reg_1363;

assign zext_ln215_35_fu_981_p1 = add_ln1353_11_fu_975_p2;

assign zext_ln215_36_fu_985_p1 = grp_popcntdata_fu_431_ap_return;

assign zext_ln215_37_fu_1007_p1 = cmprpop_local_12_V_read_reg_1373;

assign zext_ln215_38_fu_1016_p1 = add_ln1353_12_fu_1010_p2;

assign zext_ln215_39_fu_1020_p1 = grp_popcntdata_fu_436_ap_return;

assign zext_ln215_3_fu_600_p1 = grp_popcntdata_fu_376_ap_return;

assign zext_ln215_40_fu_1042_p1 = cmprpop_local_13_V_read_reg_1383;

assign zext_ln215_41_fu_1051_p1 = add_ln1353_13_fu_1045_p2;

assign zext_ln215_42_fu_1055_p1 = grp_popcntdata_fu_441_ap_return;

assign zext_ln215_43_fu_1077_p1 = cmprpop_local_14_V_read_reg_1393;

assign zext_ln215_44_fu_1086_p1 = add_ln1353_14_fu_1080_p2;

assign zext_ln215_45_fu_1090_p1 = grp_popcntdata_fu_446_ap_return;

assign zext_ln215_46_fu_1112_p1 = cmprpop_local_15_V_read_reg_1403;

assign zext_ln215_47_fu_1121_p1 = add_ln1353_15_fu_1115_p2;

assign zext_ln215_48_fu_1125_p1 = grp_popcntdata_fu_451_ap_return;

assign zext_ln215_4_fu_622_p1 = cmprpop_local_1_V_read_reg_1263;

assign zext_ln215_5_fu_631_p1 = add_ln1353_1_fu_625_p2;

assign zext_ln215_6_fu_635_p1 = grp_popcntdata_fu_381_ap_return;

assign zext_ln215_7_fu_657_p1 = cmprpop_local_2_V_read_reg_1273;

assign zext_ln215_8_fu_666_p1 = add_ln1353_2_fu_660_p2;

assign zext_ln215_9_fu_670_p1 = grp_popcntdata_fu_386_ap_return;

assign zext_ln215_fu_583_p1 = tmp_1_fu_570_p6;

endmodule //tancalc_calculation
