Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 10:35:56 2024
| Host         : ALEXIVENSKY1668 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    85 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|      4 |            5 |
|      5 |            3 |
|      6 |            3 |
|      7 |            1 |
|      8 |            1 |
|     10 |            1 |
|     11 |            1 |
|     12 |            4 |
|     13 |            1 |
|     14 |            4 |
|     15 |            1 |
|    16+ |           56 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             184 |           62 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              40 |           18 |
| Yes          | No                    | No                     |             502 |          112 |
| Yes          | No                    | Yes                    |            1456 |          589 |
| Yes          | Yes                   | No                     |              60 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/CPU_no_mem_0/U0/cont/SHAMT_Sel_reg_i_2_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |
|  design_1_i/CPU_no_mem_0/U0/cont/MemtoReg_reg[2]_i_2_n_0 |                                                                                                                                                                |                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/CPU_no_mem_0/U0/cont/ALUOp_reg[3]_i_2_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state[3]_i_1_n_0                                                                                                | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/CPU_no_mem_0/U0/cont/AR[0]                                                                                                                 |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/mult/CONT/MPLR_S                                                                                                              | design_1_i/CPU_no_mem_0/U0/cont/AR[0]                                                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_regmap_0/U0/axi_awaddr[15]_i_1_n_0                                                                                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/axi_regmap_0/U0/axi_araddr_1                                                                                                                        |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/CPU_no_mem_0/U0/cont/MemWrite_reg_i_2_n_0    |                                                                                                                                                                |                                                                                                                                                       |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                       |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                       |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[11]_0[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/mult/CONT/FSM_onehot_state_reg[0]_0[0]                                                                                        | design_1_i/CPU_no_mem_0/U0/cont/AR[0]                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_0[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[14]_3[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/E[0]                                                                                                                | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[14]_2[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_13[0]                                                                                                 | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[11]_2[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[12]_0[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[12]_1[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[13]_3[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[14]_0[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_2[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[13]_1[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[13]_4[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[13]_2[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/cont/instr_reg[27][0]                                                                                                               | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[14]_5[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state_reg[2]_1[0]                                                                                               | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_8[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/cont/E[0]                                                                                                                           | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state_reg[0]_0[0]                                                                                               | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state_reg[2]_0[0]                                                                                               | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[11]_1[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_3[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[13]_5[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_7[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[14]_4[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_11[0]                                                                                                 | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[13]_0[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_9[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_5[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_6[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_12[0]                                                                                                 | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_1[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[14]_1[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_4[0]                                                                                                  | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/instr_reg/instr_reg[15]_10[0]                                                                                                 | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/cont/IRWrite                                                                                                                        | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                       |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               13 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/mult/CONT/E[0]                                                                                                                | design_1_i/CPU_no_mem_0/U0/cont/AR[0]                                                                                                                 |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/dflow/mult/CONT/FSM_onehot_state_reg[5]_0[0]                                                                                        | design_1_i/CPU_no_mem_0/U0/cont/AR[0]                                                                                                                 |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          | design_1_i/CPU_no_mem_0/U0/cont/FSM_sequential_state_reg[1]_0[0]                                                                                               | design_1_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                |                                                                                                                                                       |               54 |            160 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


