Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 17 03:11:37 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2468 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.996        0.000                      0                 7239        0.056        0.000                      0                 7239        3.000        0.000                       0                  2474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          1.996        0.000                      0                 7239        0.188        0.000                      0                 7239        6.642        0.000                       0                  2470  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        1.998        0.000                      0                 7239        0.188        0.000                      0                 7239        6.642        0.000                       0                  2470  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          1.996        0.000                      0                 7239        0.056        0.000                      0                 7239  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        1.996        0.000                      0                 7239        0.056        0.000                      0                 7239  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 5.844ns (43.996%)  route 7.439ns (56.004%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.784    12.831    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.097    12.928 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.928    packetgen/checksum[13]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.289ns  (logic 5.850ns (44.021%)  route 7.439ns (55.979%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.784    12.831    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.103    12.934 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.934    packetgen/checksum[15]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 6.138ns (46.202%)  route 7.147ns (53.798%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.787 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.194    packetgen/checksum2[5]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.814 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.814    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.995 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.701    12.697    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.233    12.930 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.930    packetgen/checksum[11]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.187ns  (logic 5.844ns (44.316%)  route 7.343ns (55.684%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.688    12.735    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.832 r  packetgen/packet[151]_i_1/O
                         net (fo=1, routed)           0.000    12.832    packetgen/checksum[7]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[151]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[151]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 5.844ns (44.322%)  route 7.341ns (55.678%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.687    12.733    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.830 r  packetgen/packet[148]_i_1/O
                         net (fo=1, routed)           0.000    12.830    packetgen/checksum[4]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[148]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[148]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.202ns  (logic 5.861ns (44.393%)  route 7.341ns (55.607%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.687    12.733    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.114    12.847 r  packetgen/packet[150]_i_1/O
                         net (fo=1, routed)           0.000    12.847    packetgen/checksum[6]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[150]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[150]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 6.284ns (47.623%)  route 6.911ns (52.377%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.787 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.194    packetgen/checksum2[5]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.814 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.814    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.903 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.903    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.133 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.466    12.599    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.241    12.840 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.840    packetgen/checksum[14]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 5.844ns (44.389%)  route 7.322ns (55.611%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.667    12.713    packetgen/checksum1
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.097    12.810 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.810    packetgen/checksum[2]
    SLICE_X10Y92         FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y92         FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.069    14.923    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 5.851ns (44.346%)  route 7.343ns (55.654%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.688    12.735    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.104    12.839 r  packetgen/packet[152]_i_1/O
                         net (fo=1, routed)           0.000    12.839    packetgen/checksum[8]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[152]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[152]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.167ns  (logic 5.844ns (44.383%)  route 7.323ns (55.617%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.669    12.715    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.097    12.812 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.812    packetgen/checksum[12]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.072    14.926    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  2.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 srx/data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.092%)  route 0.140ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.559    -0.605    srx/clk_out_65mhz
    SLICE_X48Y81         FDRE                                         r  srx/data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  srx/data_q_reg[124]/Q
                         net (fo=8, routed)           0.140    -0.324    packetrcv/data_q_reg[255][124]
    SLICE_X50Y82         FDSE                                         r  packetrcv/messagepart1_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.827    -0.846    packetrcv/clk_out_65mhz
    SLICE_X50Y82         FDSE                                         r  packetrcv/messagepart1_reg[124]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X50Y82         FDSE (Hold_fdse_C_D)         0.059    -0.512    packetrcv/messagepart1_reg[124]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.626%)  route 0.138ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X4Y85          FDRE                                         r  kbdexport1/cstring_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  kbdexport1/cstring_reg[99]/Q
                         net (fo=6, routed)           0.138    -0.287    kbdexport1/currentkeyboard[99]
    SLICE_X5Y84          FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.868    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X5Y84          FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.072    -0.479    kbdexport1/messageoutarray4_reg[99]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.681%)  route 0.136ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.571    -0.593    srx/clk_out_65mhz
    SLICE_X34Y99         FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.136    -0.293    packetrcv/data_q_reg[255][145]
    SLICE_X32Y99         FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.843    -0.830    packetrcv/clk_out_65mhz
    SLICE_X32Y99         FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.066    -0.489    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.127%)  route 0.108ns (45.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X9Y90          FDRE                                         r  packetgen/packet_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  packetgen/packet_reg[85]/Q
                         net (fo=1, routed)           0.108    -0.354    stx/data[75]
    SLICE_X9Y91          FDRE                                         r  stx/data_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X9Y91          FDRE                                         r  stx/data_q_reg[85]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.023    -0.551    stx/data_q_reg[85]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 srx/data_q_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.133%)  route 0.108ns (45.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.569    -0.595    srx/clk_out_65mhz
    SLICE_X36Y91         FDRE                                         r  srx/data_q_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  srx/data_q_reg[172]/Q
                         net (fo=3, routed)           0.108    -0.359    srx/incomingpacket[172]
    SLICE_X36Y90         FDRE                                         r  srx/data_q_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.840    -0.833    srx/clk_out_65mhz
    SLICE_X36Y90         FDRE                                         r  srx/data_q_reg[171]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.022    -0.557    srx/data_q_reg[171]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 srx/data_q_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.740%)  route 0.120ns (42.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.571    -0.593    srx/clk_out_65mhz
    SLICE_X34Y98         FDRE                                         r  srx/data_q_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  srx/data_q_reg[203]/Q
                         net (fo=4, routed)           0.120    -0.309    packetrcv/data_q_reg[255][142]
    SLICE_X33Y98         FDRE                                         r  packetrcv/ack_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.843    -0.830    packetrcv/clk_out_65mhz
    SLICE_X33Y98         FDRE                                         r  packetrcv/ack_reg[11]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.047    -0.508    packetrcv/ack_reg[11]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.176%)  route 0.118ns (41.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.601    -0.563    kbdexport1/clk_out_65mhz
    SLICE_X6Y89          FDRE                                         r  kbdexport1/cstring_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  kbdexport1/cstring_reg[115]/Q
                         net (fo=6, routed)           0.118    -0.281    kbdexport1/currentkeyboard[115]
    SLICE_X5Y88          FDRE                                         r  kbdexport1/messageoutarray3_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X5Y88          FDRE                                         r  kbdexport1/messageoutarray3_reg[115]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.066    -0.481    kbdexport1/messageoutarray3_reg[115]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.515%)  route 0.142ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.575    -0.589    packetgen/clk_out_65mhz
    SLICE_X12Y96         FDRE                                         r  packetgen/packet_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  packetgen/packet_reg[204]/Q
                         net (fo=1, routed)           0.142    -0.283    stx/data[143]
    SLICE_X12Y97         FDRE                                         r  stx/data_q_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.847    -0.826    stx/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  stx/data_q_reg[204]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.085    -0.487    stx/data_q_reg[204]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 srx/data_q_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.562%)  route 0.154ns (48.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.558    -0.606    srx/clk_out_65mhz
    SLICE_X38Y78         FDRE                                         r  srx/data_q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  srx/data_q_reg[71]/Q
                         net (fo=8, routed)           0.154    -0.288    packetrcv/data_q_reg[255][71]
    SLICE_X35Y79         FDRE                                         r  packetrcv/messagepart1_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.830    -0.843    packetrcv/clk_out_65mhz
    SLICE_X35Y79         FDRE                                         r  packetrcv/messagepart1_reg[71]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.075    -0.493    packetrcv/messagepart1_reg[71]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.598    -0.566    packetgen/clk_out_65mhz
    SLICE_X6Y101         FDRE                                         r  packetgen/packet_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  packetgen/packet_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.293    stx/data[13]
    SLICE_X6Y102         FDRE                                         r  stx/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.868    -0.804    stx/clk_out_65mhz
    SLICE_X6Y102         FDRE                                         r  stx/data_q_reg[14]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.052    -0.498    stx/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y39     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y44     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y30     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y45     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y32     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y33     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 5.844ns (43.996%)  route 7.439ns (56.004%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.784    12.831    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.097    12.928 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.928    packetgen/checksum[13]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.070    14.926    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.289ns  (logic 5.850ns (44.021%)  route 7.439ns (55.979%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.784    12.831    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.103    12.934 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.934    packetgen/checksum[15]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.954    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 6.138ns (46.202%)  route 7.147ns (53.798%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.787 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.194    packetgen/checksum2[5]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.814 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.814    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.995 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.701    12.697    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.233    12.930 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.930    packetgen/checksum[11]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.954    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.187ns  (logic 5.844ns (44.316%)  route 7.343ns (55.684%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.688    12.735    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.832 r  packetgen/packet[151]_i_1/O
                         net (fo=1, routed)           0.000    12.832    packetgen/checksum[7]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[151]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.070    14.926    packetgen/packet_reg[151]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 5.844ns (44.322%)  route 7.341ns (55.678%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.687    12.733    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.830 r  packetgen/packet[148]_i_1/O
                         net (fo=1, routed)           0.000    12.830    packetgen/checksum[4]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[148]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.070    14.926    packetgen/packet_reg[148]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.202ns  (logic 5.861ns (44.393%)  route 7.341ns (55.607%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.687    12.733    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.114    12.847 r  packetgen/packet[150]_i_1/O
                         net (fo=1, routed)           0.000    12.847    packetgen/checksum[6]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[150]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.098    14.954    packetgen/packet_reg[150]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 6.284ns (47.623%)  route 6.911ns (52.377%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.787 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.194    packetgen/checksum2[5]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.814 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.814    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.903 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.903    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.133 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.466    12.599    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.241    12.840 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.840    packetgen/checksum[14]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.954    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 5.844ns (44.389%)  route 7.322ns (55.611%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.667    12.713    packetgen/checksum1
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.097    12.810 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.810    packetgen/checksum[2]
    SLICE_X10Y92         FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y92         FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.069    14.925    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 5.851ns (44.346%)  route 7.343ns (55.654%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.688    12.735    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.104    12.839 r  packetgen/packet[152]_i_1/O
                         net (fo=1, routed)           0.000    12.839    packetgen/checksum[8]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[152]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.098    14.954    packetgen/packet_reg[152]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.167ns  (logic 5.844ns (44.383%)  route 7.323ns (55.617%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.669    12.715    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.097    12.812 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.812    packetgen/checksum[12]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.130    14.856    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.072    14.928    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  2.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 srx/data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.092%)  route 0.140ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.559    -0.605    srx/clk_out_65mhz
    SLICE_X48Y81         FDRE                                         r  srx/data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  srx/data_q_reg[124]/Q
                         net (fo=8, routed)           0.140    -0.324    packetrcv/data_q_reg[255][124]
    SLICE_X50Y82         FDSE                                         r  packetrcv/messagepart1_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.827    -0.846    packetrcv/clk_out_65mhz
    SLICE_X50Y82         FDSE                                         r  packetrcv/messagepart1_reg[124]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X50Y82         FDSE (Hold_fdse_C_D)         0.059    -0.512    packetrcv/messagepart1_reg[124]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.626%)  route 0.138ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X4Y85          FDRE                                         r  kbdexport1/cstring_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  kbdexport1/cstring_reg[99]/Q
                         net (fo=6, routed)           0.138    -0.287    kbdexport1/currentkeyboard[99]
    SLICE_X5Y84          FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.868    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X5Y84          FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.072    -0.479    kbdexport1/messageoutarray4_reg[99]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.681%)  route 0.136ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.571    -0.593    srx/clk_out_65mhz
    SLICE_X34Y99         FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.136    -0.293    packetrcv/data_q_reg[255][145]
    SLICE_X32Y99         FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.843    -0.830    packetrcv/clk_out_65mhz
    SLICE_X32Y99         FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.066    -0.489    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.127%)  route 0.108ns (45.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X9Y90          FDRE                                         r  packetgen/packet_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  packetgen/packet_reg[85]/Q
                         net (fo=1, routed)           0.108    -0.354    stx/data[75]
    SLICE_X9Y91          FDRE                                         r  stx/data_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X9Y91          FDRE                                         r  stx/data_q_reg[85]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.023    -0.551    stx/data_q_reg[85]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 srx/data_q_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.133%)  route 0.108ns (45.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.569    -0.595    srx/clk_out_65mhz
    SLICE_X36Y91         FDRE                                         r  srx/data_q_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  srx/data_q_reg[172]/Q
                         net (fo=3, routed)           0.108    -0.359    srx/incomingpacket[172]
    SLICE_X36Y90         FDRE                                         r  srx/data_q_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.840    -0.833    srx/clk_out_65mhz
    SLICE_X36Y90         FDRE                                         r  srx/data_q_reg[171]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.022    -0.557    srx/data_q_reg[171]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 srx/data_q_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.740%)  route 0.120ns (42.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.571    -0.593    srx/clk_out_65mhz
    SLICE_X34Y98         FDRE                                         r  srx/data_q_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  srx/data_q_reg[203]/Q
                         net (fo=4, routed)           0.120    -0.309    packetrcv/data_q_reg[255][142]
    SLICE_X33Y98         FDRE                                         r  packetrcv/ack_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.843    -0.830    packetrcv/clk_out_65mhz
    SLICE_X33Y98         FDRE                                         r  packetrcv/ack_reg[11]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.047    -0.508    packetrcv/ack_reg[11]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.176%)  route 0.118ns (41.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.601    -0.563    kbdexport1/clk_out_65mhz
    SLICE_X6Y89          FDRE                                         r  kbdexport1/cstring_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  kbdexport1/cstring_reg[115]/Q
                         net (fo=6, routed)           0.118    -0.281    kbdexport1/currentkeyboard[115]
    SLICE_X5Y88          FDRE                                         r  kbdexport1/messageoutarray3_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X5Y88          FDRE                                         r  kbdexport1/messageoutarray3_reg[115]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.066    -0.481    kbdexport1/messageoutarray3_reg[115]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.515%)  route 0.142ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.575    -0.589    packetgen/clk_out_65mhz
    SLICE_X12Y96         FDRE                                         r  packetgen/packet_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  packetgen/packet_reg[204]/Q
                         net (fo=1, routed)           0.142    -0.283    stx/data[143]
    SLICE_X12Y97         FDRE                                         r  stx/data_q_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.847    -0.826    stx/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  stx/data_q_reg[204]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.085    -0.487    stx/data_q_reg[204]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 srx/data_q_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.562%)  route 0.154ns (48.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.558    -0.606    srx/clk_out_65mhz
    SLICE_X38Y78         FDRE                                         r  srx/data_q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  srx/data_q_reg[71]/Q
                         net (fo=8, routed)           0.154    -0.288    packetrcv/data_q_reg[255][71]
    SLICE_X35Y79         FDRE                                         r  packetrcv/messagepart1_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.830    -0.843    packetrcv/clk_out_65mhz
    SLICE_X35Y79         FDRE                                         r  packetrcv/messagepart1_reg[71]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.075    -0.493    packetrcv/messagepart1_reg[71]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.598    -0.566    packetgen/clk_out_65mhz
    SLICE_X6Y101         FDRE                                         r  packetgen/packet_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  packetgen/packet_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.293    stx/data[13]
    SLICE_X6Y102         FDRE                                         r  stx/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.868    -0.804    stx/clk_out_65mhz
    SLICE_X6Y102         FDRE                                         r  stx/data_q_reg[14]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.052    -0.498    stx/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y39     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y44     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y30     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y45     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y32     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y33     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X8Y55      kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 5.844ns (43.996%)  route 7.439ns (56.004%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.784    12.831    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.097    12.928 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.928    packetgen/checksum[13]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.289ns  (logic 5.850ns (44.021%)  route 7.439ns (55.979%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.784    12.831    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.103    12.934 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.934    packetgen/checksum[15]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 6.138ns (46.202%)  route 7.147ns (53.798%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.787 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.194    packetgen/checksum2[5]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.814 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.814    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.995 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.701    12.697    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.233    12.930 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.930    packetgen/checksum[11]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.187ns  (logic 5.844ns (44.316%)  route 7.343ns (55.684%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.688    12.735    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.832 r  packetgen/packet[151]_i_1/O
                         net (fo=1, routed)           0.000    12.832    packetgen/checksum[7]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[151]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[151]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 5.844ns (44.322%)  route 7.341ns (55.678%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.687    12.733    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.830 r  packetgen/packet[148]_i_1/O
                         net (fo=1, routed)           0.000    12.830    packetgen/checksum[4]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[148]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[148]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.202ns  (logic 5.861ns (44.393%)  route 7.341ns (55.607%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.687    12.733    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.114    12.847 r  packetgen/packet[150]_i_1/O
                         net (fo=1, routed)           0.000    12.847    packetgen/checksum[6]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[150]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[150]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 6.284ns (47.623%)  route 6.911ns (52.377%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.787 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.194    packetgen/checksum2[5]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.814 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.814    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.903 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.903    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.133 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.466    12.599    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.241    12.840 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.840    packetgen/checksum[14]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 5.844ns (44.389%)  route 7.322ns (55.611%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.667    12.713    packetgen/checksum1
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.097    12.810 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.810    packetgen/checksum[2]
    SLICE_X10Y92         FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y92         FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.069    14.923    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 5.851ns (44.346%)  route 7.343ns (55.654%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.688    12.735    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.104    12.839 r  packetgen/packet[152]_i_1/O
                         net (fo=1, routed)           0.000    12.839    packetgen/checksum[8]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[152]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[152]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.167ns  (logic 5.844ns (44.383%)  route 7.323ns (55.617%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.669    12.715    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.097    12.812 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.812    packetgen/checksum[12]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.072    14.926    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  2.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 srx/data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.092%)  route 0.140ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.559    -0.605    srx/clk_out_65mhz
    SLICE_X48Y81         FDRE                                         r  srx/data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  srx/data_q_reg[124]/Q
                         net (fo=8, routed)           0.140    -0.324    packetrcv/data_q_reg[255][124]
    SLICE_X50Y82         FDSE                                         r  packetrcv/messagepart1_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.827    -0.846    packetrcv/clk_out_65mhz
    SLICE_X50Y82         FDSE                                         r  packetrcv/messagepart1_reg[124]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X50Y82         FDSE (Hold_fdse_C_D)         0.059    -0.380    packetrcv/messagepart1_reg[124]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.626%)  route 0.138ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X4Y85          FDRE                                         r  kbdexport1/cstring_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  kbdexport1/cstring_reg[99]/Q
                         net (fo=6, routed)           0.138    -0.287    kbdexport1/currentkeyboard[99]
    SLICE_X5Y84          FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.868    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X5Y84          FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.072    -0.347    kbdexport1/messageoutarray4_reg[99]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.681%)  route 0.136ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.571    -0.593    srx/clk_out_65mhz
    SLICE_X34Y99         FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.136    -0.293    packetrcv/data_q_reg[255][145]
    SLICE_X32Y99         FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.843    -0.830    packetrcv/clk_out_65mhz
    SLICE_X32Y99         FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.066    -0.357    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.127%)  route 0.108ns (45.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X9Y90          FDRE                                         r  packetgen/packet_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  packetgen/packet_reg[85]/Q
                         net (fo=1, routed)           0.108    -0.354    stx/data[75]
    SLICE_X9Y91          FDRE                                         r  stx/data_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X9Y91          FDRE                                         r  stx/data_q_reg[85]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.023    -0.419    stx/data_q_reg[85]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 srx/data_q_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.133%)  route 0.108ns (45.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.569    -0.595    srx/clk_out_65mhz
    SLICE_X36Y91         FDRE                                         r  srx/data_q_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  srx/data_q_reg[172]/Q
                         net (fo=3, routed)           0.108    -0.359    srx/incomingpacket[172]
    SLICE_X36Y90         FDRE                                         r  srx/data_q_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.840    -0.833    srx/clk_out_65mhz
    SLICE_X36Y90         FDRE                                         r  srx/data_q_reg[171]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.022    -0.425    srx/data_q_reg[171]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 srx/data_q_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.740%)  route 0.120ns (42.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.571    -0.593    srx/clk_out_65mhz
    SLICE_X34Y98         FDRE                                         r  srx/data_q_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  srx/data_q_reg[203]/Q
                         net (fo=4, routed)           0.120    -0.309    packetrcv/data_q_reg[255][142]
    SLICE_X33Y98         FDRE                                         r  packetrcv/ack_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.843    -0.830    packetrcv/clk_out_65mhz
    SLICE_X33Y98         FDRE                                         r  packetrcv/ack_reg[11]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.047    -0.376    packetrcv/ack_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.176%)  route 0.118ns (41.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.601    -0.563    kbdexport1/clk_out_65mhz
    SLICE_X6Y89          FDRE                                         r  kbdexport1/cstring_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  kbdexport1/cstring_reg[115]/Q
                         net (fo=6, routed)           0.118    -0.281    kbdexport1/currentkeyboard[115]
    SLICE_X5Y88          FDRE                                         r  kbdexport1/messageoutarray3_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X5Y88          FDRE                                         r  kbdexport1/messageoutarray3_reg[115]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.132    -0.415    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.066    -0.349    kbdexport1/messageoutarray3_reg[115]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.515%)  route 0.142ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.575    -0.589    packetgen/clk_out_65mhz
    SLICE_X12Y96         FDRE                                         r  packetgen/packet_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  packetgen/packet_reg[204]/Q
                         net (fo=1, routed)           0.142    -0.283    stx/data[143]
    SLICE_X12Y97         FDRE                                         r  stx/data_q_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.847    -0.826    stx/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  stx/data_q_reg[204]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.085    -0.355    stx/data_q_reg[204]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 srx/data_q_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.562%)  route 0.154ns (48.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.558    -0.606    srx/clk_out_65mhz
    SLICE_X38Y78         FDRE                                         r  srx/data_q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  srx/data_q_reg[71]/Q
                         net (fo=8, routed)           0.154    -0.288    packetrcv/data_q_reg[255][71]
    SLICE_X35Y79         FDRE                                         r  packetrcv/messagepart1_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.830    -0.843    packetrcv/clk_out_65mhz
    SLICE_X35Y79         FDRE                                         r  packetrcv/messagepart1_reg[71]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.132    -0.436    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.075    -0.361    packetrcv/messagepart1_reg[71]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.598    -0.566    packetgen/clk_out_65mhz
    SLICE_X6Y101         FDRE                                         r  packetgen/packet_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  packetgen/packet_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.293    stx/data[13]
    SLICE_X6Y102         FDRE                                         r  stx/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.868    -0.804    stx/clk_out_65mhz
    SLICE_X6Y102         FDRE                                         r  stx/data_q_reg[14]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.132    -0.418    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.052    -0.366    stx/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 5.844ns (43.996%)  route 7.439ns (56.004%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.784    12.831    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.097    12.928 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.928    packetgen/checksum[13]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.289ns  (logic 5.850ns (44.021%)  route 7.439ns (55.979%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.784    12.831    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.103    12.934 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.934    packetgen/checksum[15]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 6.138ns (46.202%)  route 7.147ns (53.798%))
  Logic Levels:           25  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.787 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.194    packetgen/checksum2[5]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.814 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.814    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.995 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.701    12.697    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.233    12.930 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.930    packetgen/checksum[11]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.187ns  (logic 5.844ns (44.316%)  route 7.343ns (55.684%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.688    12.735    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.832 r  packetgen/packet[151]_i_1/O
                         net (fo=1, routed)           0.000    12.832    packetgen/checksum[7]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[151]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[151]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 5.844ns (44.322%)  route 7.341ns (55.678%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.687    12.733    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.097    12.830 r  packetgen/packet[148]_i_1/O
                         net (fo=1, routed)           0.000    12.830    packetgen/checksum[4]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[148]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.070    14.924    packetgen/packet_reg[148]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.202ns  (logic 5.861ns (44.393%)  route 7.341ns (55.607%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.687    12.733    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.114    12.847 r  packetgen/packet[150]_i_1/O
                         net (fo=1, routed)           0.000    12.847    packetgen/checksum[6]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[150]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[150]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 6.284ns (47.623%)  route 6.911ns (52.377%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.787 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.194    packetgen/checksum2[5]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.814 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.814    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.903 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.903    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.133 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.466    12.599    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.241    12.840 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    12.840    packetgen/checksum[14]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 5.844ns (44.389%)  route 7.322ns (55.611%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.667    12.713    packetgen/checksum1
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.097    12.810 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.810    packetgen/checksum[2]
    SLICE_X10Y92         FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y92         FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y92         FDRE (Setup_fdre_C_D)        0.069    14.923    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 5.851ns (44.346%)  route 7.343ns (55.654%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.688    12.735    packetgen/checksum1
    SLICE_X10Y93         LUT3 (Prop_lut3_I2_O)        0.104    12.839 r  packetgen/packet[152]_i_1/O
                         net (fo=1, routed)           0.000    12.839    packetgen/checksum[8]
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y93         FDRE                                         r  packetgen/packet_reg[152]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.098    14.952    packetgen/packet_reg[152]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.167ns  (logic 5.844ns (44.383%)  route 7.323ns (55.617%))
  Logic Levels:           27  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 14.638 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.262    -0.355    statemachine/clk_out_65mhz
    SLICE_X14Y99         FDRE                                         r  statemachine/SN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.393     0.038 f  statemachine/SN_reg[6]/Q
                         net (fo=8, routed)           0.557     0.595    statemachine/Q[6]
    SLICE_X11Y99         LUT1 (Prop_lut1_I0_O)        0.097     0.692 r  statemachine/packet[126]_i_45/O
                         net (fo=1, routed)           0.000     0.692    statemachine/packet[126]_i_45_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.104 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.001     1.104    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.263 f  statemachine/packet_reg[126]_i_34/O[0]
                         net (fo=1, routed)           0.508     1.771    packetgen/p_0_in[22]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.224     1.995 f  packetgen/packet[126]_i_23/O
                         net (fo=1, routed)           0.511     2.506    packetgen/packet[126]_i_23_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.097     2.603 r  packetgen/packet[126]_i_9/O
                         net (fo=1, routed)           0.527     3.129    packetgen/packet[126]_i_9_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I5_O)        0.097     3.226 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.645     3.872    kbdexport1/SN_reg[20]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.097     3.969 r  kbdexport1/packet[159]_i_129/O
                         net (fo=2, routed)           0.424     4.393    kbdexport1/packet[159]_i_129_n_0
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.097     4.490 r  kbdexport1/packet[159]_i_132/O
                         net (fo=1, routed)           0.000     4.490    kbdexport1/packet[159]_i_132_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.892 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     4.892    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.049 r  kbdexport1/packet_reg[159]_i_118/O[0]
                         net (fo=2, routed)           0.548     5.596    statemachine/SN_reg[23]_1[0]
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.209     5.805 r  statemachine/packet[159]_i_104/O
                         net (fo=2, routed)           0.300     6.105    statemachine/packet[159]_i_104_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.097     6.202 r  statemachine/packet[159]_i_108/O
                         net (fo=1, routed)           0.000     6.202    statemachine/packet[159]_i_108_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.614 r  statemachine/packet_reg[159]_i_60/CO[3]
                         net (fo=1, routed)           0.001     6.615    statemachine/packet_reg[159]_i_60_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.849 r  statemachine/packet_reg[159]_i_52/O[3]
                         net (fo=3, routed)           0.552     7.401    statemachine_n_120
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.234     7.635 r  packet[159]_i_54/O
                         net (fo=2, routed)           0.337     7.972    packet[159]_i_54_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.097     8.069 r  packet[159]_i_34/O
                         net (fo=2, routed)           0.379     8.448    packet[159]_i_34_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.097     8.545 r  packet[159]_i_38/O
                         net (fo=1, routed)           0.000     8.545    packet[159]_i_38_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.940 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.940    packet_reg[159]_i_21_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.170 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.750     9.920    p_1_in12_in[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.225    10.145 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.145    packet[147]_i_6_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.557 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.557    packet_reg[147]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.646 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    packet_reg[151]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.735 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.735    packet_reg[155]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.916 r  packet_reg[159]_i_3/O[2]
                         net (fo=4, routed)           0.617    11.532    packetgen/checksum2[14]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.230    11.762 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.762    packetgen/packet[159]_i_17_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.046 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.669    12.715    packetgen/checksum1
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.097    12.812 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.812    packetgen/checksum[12]
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        1.158    14.638    packetgen/clk_out_65mhz
    SLICE_X10Y95         FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.348    14.986    
                         clock uncertainty           -0.132    14.854    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.072    14.926    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  2.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 srx/data_q_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.092%)  route 0.140ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.559    -0.605    srx/clk_out_65mhz
    SLICE_X48Y81         FDRE                                         r  srx/data_q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  srx/data_q_reg[124]/Q
                         net (fo=8, routed)           0.140    -0.324    packetrcv/data_q_reg[255][124]
    SLICE_X50Y82         FDSE                                         r  packetrcv/messagepart1_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.827    -0.846    packetrcv/clk_out_65mhz
    SLICE_X50Y82         FDSE                                         r  packetrcv/messagepart1_reg[124]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X50Y82         FDSE (Hold_fdse_C_D)         0.059    -0.380    packetrcv/messagepart1_reg[124]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.626%)  route 0.138ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X4Y85          FDRE                                         r  kbdexport1/cstring_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  kbdexport1/cstring_reg[99]/Q
                         net (fo=6, routed)           0.138    -0.287    kbdexport1/currentkeyboard[99]
    SLICE_X5Y84          FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.868    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X5Y84          FDRE                                         r  kbdexport1/messageoutarray4_reg[99]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.072    -0.347    kbdexport1/messageoutarray4_reg[99]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.681%)  route 0.136ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.571    -0.593    srx/clk_out_65mhz
    SLICE_X34Y99         FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.136    -0.293    packetrcv/data_q_reg[255][145]
    SLICE_X32Y99         FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.843    -0.830    packetrcv/clk_out_65mhz
    SLICE_X32Y99         FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.066    -0.357    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.127%)  route 0.108ns (45.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.574    -0.590    packetgen/clk_out_65mhz
    SLICE_X9Y90          FDRE                                         r  packetgen/packet_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  packetgen/packet_reg[85]/Q
                         net (fo=1, routed)           0.108    -0.354    stx/data[75]
    SLICE_X9Y91          FDRE                                         r  stx/data_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.845    -0.828    stx/clk_out_65mhz
    SLICE_X9Y91          FDRE                                         r  stx/data_q_reg[85]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.023    -0.419    stx/data_q_reg[85]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 srx/data_q_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            srx/data_q_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.133%)  route 0.108ns (45.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.569    -0.595    srx/clk_out_65mhz
    SLICE_X36Y91         FDRE                                         r  srx/data_q_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  srx/data_q_reg[172]/Q
                         net (fo=3, routed)           0.108    -0.359    srx/incomingpacket[172]
    SLICE_X36Y90         FDRE                                         r  srx/data_q_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.840    -0.833    srx/clk_out_65mhz
    SLICE_X36Y90         FDRE                                         r  srx/data_q_reg[171]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.022    -0.425    srx/data_q_reg[171]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 srx/data_q_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.740%)  route 0.120ns (42.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.571    -0.593    srx/clk_out_65mhz
    SLICE_X34Y98         FDRE                                         r  srx/data_q_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  srx/data_q_reg[203]/Q
                         net (fo=4, routed)           0.120    -0.309    packetrcv/data_q_reg[255][142]
    SLICE_X33Y98         FDRE                                         r  packetrcv/ack_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.843    -0.830    packetrcv/clk_out_65mhz
    SLICE_X33Y98         FDRE                                         r  packetrcv/ack_reg[11]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.047    -0.376    packetrcv/ack_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.176%)  route 0.118ns (41.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.601    -0.563    kbdexport1/clk_out_65mhz
    SLICE_X6Y89          FDRE                                         r  kbdexport1/cstring_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  kbdexport1/cstring_reg[115]/Q
                         net (fo=6, routed)           0.118    -0.281    kbdexport1/currentkeyboard[115]
    SLICE_X5Y88          FDRE                                         r  kbdexport1/messageoutarray3_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X5Y88          FDRE                                         r  kbdexport1/messageoutarray3_reg[115]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.132    -0.415    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.066    -0.349    kbdexport1/messageoutarray3_reg[115]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.515%)  route 0.142ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.575    -0.589    packetgen/clk_out_65mhz
    SLICE_X12Y96         FDRE                                         r  packetgen/packet_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  packetgen/packet_reg[204]/Q
                         net (fo=1, routed)           0.142    -0.283    stx/data[143]
    SLICE_X12Y97         FDRE                                         r  stx/data_q_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.847    -0.826    stx/clk_out_65mhz
    SLICE_X12Y97         FDRE                                         r  stx/data_q_reg[204]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.085    -0.355    stx/data_q_reg[204]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 srx/data_q_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart1_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.562%)  route 0.154ns (48.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.558    -0.606    srx/clk_out_65mhz
    SLICE_X38Y78         FDRE                                         r  srx/data_q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  srx/data_q_reg[71]/Q
                         net (fo=8, routed)           0.154    -0.288    packetrcv/data_q_reg[255][71]
    SLICE_X35Y79         FDRE                                         r  packetrcv/messagepart1_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.830    -0.843    packetrcv/clk_out_65mhz
    SLICE_X35Y79         FDRE                                         r  packetrcv/messagepart1_reg[71]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.132    -0.436    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.075    -0.361    packetrcv/messagepart1_reg[71]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.598    -0.566    packetgen/clk_out_65mhz
    SLICE_X6Y101         FDRE                                         r  packetgen/packet_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  packetgen/packet_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.293    stx/data[13]
    SLICE_X6Y102         FDRE                                         r  stx/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2468, routed)        0.868    -0.804    stx/clk_out_65mhz
    SLICE_X6Y102         FDRE                                         r  stx/data_q_reg[14]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.132    -0.418    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.052    -0.366    stx/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.073    





