// Seed: 1956338099
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd66,
    parameter id_4 = 32'd95
) (
    _id_1[id_2==id_2 : 1'b0],
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  inout supply1 id_3;
  input wire _id_2;
  input logic [7:0] _id_1;
  wire [1 : id_2] id_5;
  wire [id_4  *  1 : id_1] id_6, id_7, id_8;
  assign id_3 = -1 - id_1 - id_1;
endmodule
