

================================================================
== Vivado HLS Report for 'rms_norm'
================================================================
* Date:           Thu Nov 28 23:10:18 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.664 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13861|    13947| 0.139 ms | 0.139 ms |  13861|  13947|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_pow_32_20_s_fu_163  |pow_32_20_s  |        1|       87| 10.000 ns | 0.870 us |    1|   87|   none  |
        +------------------------+-------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i   |     6144|     6144|         4|          -|          -|  1536|    no    |
        |- l_S_i_1_i1  |     7680|     7680|         5|          -|          -|  1536|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    340|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       28|     61|   10412|   6898|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    239|    -|
|Register         |        -|      -|     502|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       28|     73|   10914|   7477|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|     33|      10|     14|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |attention_mul_46nvdy_U35  |attention_mul_46nvdy  |        0|      9|   221|    79|    0|
    |attention_sdiv_27wdI_U36  |attention_sdiv_27wdI  |        0|      0|   394|   238|    0|
    |grp_pow_32_20_s_fu_163    |pow_32_20_s           |       28|     52|  9797|  6581|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |       28|     61| 10412|  6898|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_349_p2     |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_2_fu_368_p2     |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_fu_233_p2       |     *    |      4|  0|  20|          32|          32|
    |add_ln25_fu_200_p2         |     +    |      0|  0|  13|          11|           1|
    |add_ln38_fu_330_p2         |     +    |      0|  0|  13|          11|           1|
    |add_ln703_fu_249_p2        |     +    |      0|  0|  39|          32|          32|
    |sub_ln1148_fu_264_p2       |     -    |      0|  0|  96|           1|          89|
    |sub_ln703_fu_297_p2        |     -    |      0|  0|  39|           1|          32|
    |icmp_ln25_fu_194_p2        |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln38_fu_324_p2        |   icmp   |      0|  0|  13|          11|          11|
    |select_ln1148_1_fu_306_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln1148_fu_287_p3    |  select  |      0|  0|  22|           1|          22|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     12|  0| 340|         176|         327|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  197|         45|    1|         45|
    |i1_0_0_reg_152  |    9|          2|   11|         22|
    |i_0_0_reg_141   |    9|          2|   11|         22|
    |v0_V_address0   |   15|          3|   11|         33|
    |v9_V_0_reg_129  |    9|          2|   32|         64|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  239|         54|   66|        186|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln25_reg_386                     |  11|   0|   11|          0|
    |add_ln38_reg_450                     |  11|   0|   11|          0|
    |ap_CS_fsm                            |  44|   0|   44|          0|
    |grp_pow_32_20_s_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_0_reg_152                       |  11|   0|   11|          0|
    |i_0_0_reg_141                        |  11|   0|   11|          0|
    |mul_ln1148_reg_411                   |  89|   0|   89|          0|
    |reg_190                              |  32|   0|   32|          0|
    |select_ln1148_1_reg_432              |  32|   0|   32|          0|
    |select_ln1148_reg_426                |  22|   0|   22|          0|
    |sext_ln38_reg_442                    |  44|   0|   44|          0|
    |tmp_1_reg_421                        |   1|   0|    1|          0|
    |tmp_3_reg_416                        |  22|   0|   22|          0|
    |trunc_ln708_1_reg_475                |  32|   0|   32|          0|
    |trunc_ln708_2_reg_480                |  32|   0|   32|          0|
    |trunc_ln_reg_401                     |  32|   0|   32|          0|
    |v1_V_load_reg_470                    |  32|   0|   32|          0|
    |v9_V_0_reg_129                       |  32|   0|   32|          0|
    |zext_ln39_reg_455                    |  11|   0|   64|         53|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 502|   0|  555|         53|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   rms_norm   | return value |
|v0_V_address0    | out |   11|  ap_memory |     v0_V     |     array    |
|v0_V_ce0         | out |    1|  ap_memory |     v0_V     |     array    |
|v0_V_q0          |  in |   32|  ap_memory |     v0_V     |     array    |
|v1_V_address0    | out |   11|  ap_memory |     v1_V     |     array    |
|v1_V_ce0         | out |    1|  ap_memory |     v1_V     |     array    |
|v1_V_q0          |  in |   32|  ap_memory |     v1_V     |     array    |
|v3_0_V_address0  | out |   11|  ap_memory |    v3_0_V    |     array    |
|v3_0_V_ce0       | out |    1|  ap_memory |    v3_0_V    |     array    |
|v3_0_V_we0       | out |    1|  ap_memory |    v3_0_V    |     array    |
|v3_0_V_d0        | out |   32|  ap_memory |    v3_0_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

