v 20150101 2
L 400 1000 600 1000 3 0 0 0 -1 -1
L 400 400 600 400 3 0 0 0 -1 -1
A 40 700 398 311 98 3 0 2 0 -1 -1
A 140 700 398 311 98 3 0 2 0 -1 -1
L 300 1000 300 1400 3 0 2 0 -1 -1
L 300 400 300 0 3 0 2 0 -1 -1
L 300 900 385 900 3 0 2 0 100 100
L 300 700 440 700 3 0 2 0 100 100
L 300 500 385 500 3 0 2 0 100 100
A 600 800 400 270 76 3 0 0 0 -1 -1
A 600 600 400 14 76 3 0 0 0 -1 -1
P 1000 700 1300 700 1 0 1
{
T 1000 700 5 8 0 0 0 0 1
pinnumber=OUT
T 1000 700 5 8 0 0 0 0 1
pinseq=1
T 1000 700 5 8 0 0 0 0 1
pinlabel=n_a
T 1000 700 5 8 0 0 0 0 1
pintype=io
}
P 300 100 0 100 1 0 1
{
T 300 100 5 8 0 0 0 0 1
pinnumber=IN0
T 300 100 5 8 0 0 0 0 1
pinseq=2
T 300 100 5 8 0 0 0 0 1
pinlabel=n_a
T 300 100 5 8 0 0 0 0 1
pintype=io
}
P 300 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=IN1
T 300 300 5 8 0 0 0 0 1
pinseq=3
T 300 300 5 8 0 0 0 0 1
pinlabel=n_a
T 300 300 5 8 0 0 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=IN2
T 300 500 5 8 0 0 0 0 1
pinseq=4
T 300 500 5 8 0 0 0 0 1
pinlabel=n_a
T 300 500 5 8 0 0 0 0 1
pintype=io
}
P 300 700 0 700 1 0 1
{
T 300 700 5 8 0 0 0 0 1
pinnumber=IN3
T 300 700 5 8 0 0 0 0 1
pinseq=5
T 300 700 5 8 0 0 0 0 1
pinlabel=n_a
T 300 700 5 8 0 0 0 0 1
pintype=io
}
P 300 900 0 900 1 0 1
{
T 300 900 5 8 0 0 0 0 1
pinnumber=IN4
T 300 900 5 8 0 0 0 0 1
pinseq=6
T 300 900 5 8 0 0 0 0 1
pinlabel=n_a
T 300 900 5 8 0 0 0 0 1
pintype=io
}
P 300 1100 0 1100 1 0 1
{
T 300 1100 5 8 0 0 0 0 1
pinnumber=IN5
T 300 1100 5 8 0 0 0 0 1
pinseq=7
T 300 1100 5 8 0 0 0 0 1
pinlabel=n_a
T 300 1100 5 8 0 0 0 0 1
pintype=io
}
P 300 1300 0 1300 1 0 1
{
T 300 1300 5 8 0 0 0 0 1
pinnumber=IN6
T 300 1300 5 8 0 0 0 0 1
pinseq=8
T 300 1300 5 8 0 0 0 0 1
pinlabel=n_a
T 300 1300 5 8 0 0 0 0 1
pintype=io
}
T 850 650 5 10 1 1 0 6 1
refdes=U?
T 200 1500 5 8 0 0 0 0 1
device=xor
T 200 2200 9 10 0 0 0 0 1
numslots=0
T 200 1650 9 10 0 0 0 0 1
footprint=unknown
T 200 2000 5 10 0 1 0 0 1
description=7 Input Exclusive OR Gate
T 200 1850 5 8 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL
