#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-583-g9d0d1938)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x5629fb494d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5629fb494f10 .scope module, "test" "test" 3 5;
 .timescale -3 -3;
v0x5629fb4a9050_0 .var "clk", 0 0;
v0x5629fb4a90f0_0 .net "trigger", 0 0, v0x5629fb4a8e70_0;  1 drivers
S_0x5629fb45d640 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 19, 3 19 0, S_0x5629fb494f10;
 .timescale -3 -3;
v0x5629fb45d7d0_0 .var/2s "i", 31 0;
S_0x5629fb4a8690 .scope module, "instance_name" "signal_generator" 3 12, 4 1 0, S_0x5629fb494f10;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /OUTPUT 1 "out";
P_0x5629fb4a8890 .param/l "DELAY" 0 4 1, +C4<00000000000000000000000000001010>;
v0x5629fb4a89b0_0 .net *"_s0", 31 0, L_0x5629fb4a91c0;  1 drivers
L_0x7fd9fe4d0018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5629fb4a8ab0_0 .net *"_s3", 23 0, L_0x7fd9fe4d0018;  1 drivers
L_0x7fd9fe4d0060 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x5629fb4a8b90_0 .net/2u *"_s4", 31 0, L_0x7fd9fe4d0060;  1 drivers
v0x5629fb4a8c80_0 .var "counter", 7 0;
v0x5629fb4a8d60_0 .net "increment", 0 0, v0x5629fb4a9050_0;  1 drivers
v0x5629fb4a8e70_0 .var "out", 0 0;
v0x5629fb4a8f30_0 .net "trigger", 0 0, L_0x5629fb4b9380;  1 drivers
E_0x5629fb492fd0 .event posedge, v0x5629fb4a8d60_0;
E_0x5629fb492830 .event posedge, v0x5629fb4a8f30_0;
E_0x5629fb492b50 .event negedge, v0x5629fb4a8d60_0;
L_0x5629fb4a91c0 .concat [ 8 24 0 0], v0x5629fb4a8c80_0, L_0x7fd9fe4d0018;
L_0x5629fb4b9380 .cmp/eq 32, L_0x5629fb4a91c0, L_0x7fd9fe4d0060;
    .scope S_0x5629fb4a8690;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629fb4a8e70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629fb4a8c80_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_0x5629fb4a8690;
T_1 ;
    %wait E_0x5629fb492b50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629fb4a8e70_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5629fb4a8690;
T_2 ;
    %wait E_0x5629fb492830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629fb4a8e70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5629fb4a8690;
T_3 ;
    %wait E_0x5629fb492fd0;
    %load/vec4 v0x5629fb4a8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5629fb4a8c80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5629fb4a8c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5629fb4a8c80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5629fb494f10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629fb4a9050_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5629fb494f10;
T_5 ;
    %vpi_call/w 3 16 "$dumpfile", "verilog_test.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5629fb494f10 {0 0 0};
    %fork t_1, S_0x5629fb45d640;
    %jmp t_0;
    .scope S_0x5629fb45d640;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5629fb45d7d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5629fb45d7d0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x5629fb4a9050_0;
    %inv;
    %store/vec4 v0x5629fb4a9050_0, 0, 1;
    %delay 1, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5629fb45d7d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5629fb45d7d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x5629fb494f10;
t_0 %join;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test.v";
    "./signal_generator.v";
