<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>heap_slam</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS:M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS:S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>heap_ip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>85c5b709</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>heap_ip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>85c5b709</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8522cabb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">292</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>KEY_WIDTH</spirit:name>
        <spirit:displayName>Key Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.KEY_WIDTH">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NLEVELS</spirit:name>
        <spirit:displayName>Nlevels</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NLEVELS">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bram_rtl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data_store.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/heap_rtl_new.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sort_node.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sub_heap.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/heap_slam_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9aaca7dd</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/bram_rtl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data_store.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/heap_rtl_new.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sort_node.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sub_heap.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/heap_slam_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/heap_slam_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8522cabb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3">512</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4">512</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">heap_slam_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">292</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>KEY_WIDTH</spirit:name>
      <spirit:displayName>Key Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.KEY_WIDTH">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NLEVELS</spirit:name>
      <spirit:displayName>Nlevels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NLEVELS">7</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>heap_slam_v1.0</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-31T13:43:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131f1790_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcc76c7_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3bda5d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d38bd6_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@980c6e3_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed0aef6_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc37829_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47da0704_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d1e067_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43566354_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2ee390_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbc9607_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15400f83_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee2e059_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c13c1b_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fe9f99_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79000dd2_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcb1c2e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a0ff26_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eabfaa1_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2677640_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528490fe_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51eb3e7f_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381393a5_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d24ae9_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433c366b_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15652b53_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9445a6_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f448da_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e48304d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6379b8a6_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e564bc_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e582b9e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95325dc_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358d30ea_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f05cc26_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566a990d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b4b475_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6c5ada_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df706bd_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1aabec_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e81176_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fa4e0e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba2c493_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bfe8b9_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e97c82_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a22af00_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263845d4_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f074b4_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a07d99_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73012764_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c11ad62_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e56068d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146dbf79_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8d5a9e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f51c552_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a69db8d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b768ab8_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1daf8895_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291ccc40_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bb34c2_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e87b21f_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb65524_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78566104_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd06a17_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d611b1e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692b7346_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7241f169_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398a6a1e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a213130_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fc06b5_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9c6ece_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffb8d78_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563ee1ba_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6ae40b_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a6913d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdd85dc_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4514c4d2_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ebd271_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b401ce7_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d02876b_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a36ab19_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291f7a9d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d71aa4e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ff4986_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b788a3d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7704036c_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f54efa4_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be9196c_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d333aa_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1647a17d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec97fae_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1207e834_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fef0510_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ce8398_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f8fef_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e01ed4_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240dbaa8_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b15d2a_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709cb062_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cbafa3_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678bbb42_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac31aee_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c00e0d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42da9c2_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e573510_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680960c1_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f4cc43_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215fb62e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b658e01_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfdf38a_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744c5385_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e9ca16_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4c9049_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eef30bf_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a853c54_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320b3276_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270439e5_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc95228_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766e8115_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d72c7c6_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d90f19_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a690ec7_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760535a7_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e712e3_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9cc1f2_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2343d3_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f87c55d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58506d7d_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223741c1_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9553c46_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765124b9_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4bac1c_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75682271_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633fe7e1_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdaafe6_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24040450_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2098af1a_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a74dbb_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21bf6f38_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70174cd7_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76853f0f_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb86536_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d0cc17_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640f6c0e_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e064a0a_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a305ad_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae68d51_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73478ad2_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a4569f_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621e18f0_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1de1f_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0044b9_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7c1ec1_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7bac87_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31736836_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8c2e51_ARCHIVE_LOCATION">/home/jianming/liuyingkun/vivado/ip_repo/heap_slam_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="429885c3"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0e110e18"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b5ddd262"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d315831a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="665b0dfc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
