Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug  7 21:44:39 2024
| Host         : OzgurArkan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_top_timing_summary_routed.rpt -pb design_top_timing_summary_routed.pb -rpx design_top_timing_summary_routed.rpx -warn_on_violation
| Design       : design_top
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: switch_11 (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: clk_and_cal/clk_div/clk_hz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pg/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pg/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pg/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pg/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pg/cdr/addr_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sev_seg/refresh_counter_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/date_out_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_demod/time_out_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 291 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.215      -58.327                     48                  686        0.121        0.000                      0                  686        4.500        0.000                       0                   422  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.215      -58.327                     48                  686        0.121        0.000                      0                  686        4.500        0.000                       0                   422  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           48  Failing Endpoints,  Worst Slack       -1.215ns,  Total Violation      -58.327ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[0]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_153
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[10]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_143
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[11]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_142
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[12]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_141
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[13]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_140
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[14]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_139
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[15]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_138
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[16]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_137
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[17]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_136
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 uart_rec/stream_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/years_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 8.212ns (83.546%)  route 1.617ns (16.454%))
  Logic Levels:           4  (DSP48E1=3 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.570     5.091    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X12Y2          FDCE                                         r  uart_rec/stream_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  uart_rec/stream_out_reg[53]/Q
                         net (fo=5, routed)           0.596     6.205    uart_rec/storage[53]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.329 r  uart_rec/years2_i_1/O
                         net (fo=4, routed)           0.580     6.909    uart_demod/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    10.750 r  uart_demod/years2/P[11]
                         net (fo=1, routed)           0.438    11.188    uart_demod/years2_n_94
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_C[11]_PCOUT[47])
                                                      2.016    13.204 r  uart_demod/years0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.206    uart_demod/years0_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    14.919 r  uart_demod/years0__0/PCOUT[18]
                         net (fo=1, routed)           0.002    14.921    uart_demod/years0__0_n_135
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.540    14.881    uart_demod/clk_100MHz_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  uart_demod/years_reg/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.705    uart_demod/years_reg
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 -1.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_demod/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/time_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.448    uart_demod/clk_100MHz_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  uart_demod/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart_demod/seconds_reg[3]/Q
                         net (fo=1, routed)           0.056     1.645    uart_demod/seconds[3]
    SLICE_X9Y7           FDRE                                         r  uart_demod/time_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.835     1.962    uart_demod/clk_100MHz_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  uart_demod/time_out_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.076     1.524    uart_demod/time_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.590     1.473    vgc/clk_100MHz_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  vgc/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vgc/h_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.111     1.726    vgc/h_count_reg_reg[4]_0[2]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.771    vgc/h_sync_next
    SLICE_X2Y16          FDRE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.859     1.986    vgc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.606    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_trans/uart_rx_inst/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_trans/uart_rx_inst/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.448    uart_trans/uart_rx_inst/clk_100MHz_IBUF_BUFG
    SLICE_X15Y9          FDCE                                         r  uart_trans/uart_rx_inst/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  uart_trans/uart_rx_inst/n_reg_reg[0]/Q
                         net (fo=4, routed)           0.114     1.704    uart_trans/uart_rx_inst/n_reg[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.749 r  uart_trans/uart_rx_inst/n_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    uart_trans/uart_rx_inst/n_reg[2]_i_1__0_n_0
    SLICE_X14Y9          FDCE                                         r  uart_trans/uart_rx_inst/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.835     1.962    uart_trans/uart_rx_inst/clk_100MHz_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  uart_trans/uart_rx_inst/n_reg_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y9          FDCE (Hold_fdce_C_D)         0.121     1.582    uart_trans/uart_rx_inst/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_demod/months_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/date_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.450    uart_demod/clk_100MHz_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  uart_demod/months_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_demod/months_reg[3]/Q
                         net (fo=1, routed)           0.056     1.670    uart_demod/months[3]
    SLICE_X8Y1           FDRE                                         r  uart_demod/date_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.837     1.964    uart_demod/clk_100MHz_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  uart_demod/date_out_reg[8]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y1           FDRE (Hold_fdre_C_D)         0.053     1.503    uart_demod/date_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_demod/minutes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/time_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.328%)  route 0.117ns (41.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.566     1.449    uart_demod/clk_100MHz_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  uart_demod/minutes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uart_demod/minutes_reg[3]/Q
                         net (fo=1, routed)           0.117     1.730    uart_demod/minutes[3]
    SLICE_X9Y6           FDRE                                         r  uart_demod/time_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.836     1.963    uart_demod/clk_100MHz_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  uart_demod/time_out_reg[9]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.076     1.561    uart_demod/time_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_rec/stream_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/serial_in_previous_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.282%)  route 0.124ns (46.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.450    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  uart_rec/stream_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  uart_rec/stream_out_reg[4]/Q
                         net (fo=2, routed)           0.124     1.715    uart_demod/storage[4]
    SLICE_X10Y0          FDRE                                         r  uart_demod/serial_in_previous_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.837     1.964    uart_demod/clk_100MHz_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  uart_demod/serial_in_previous_reg[4]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X10Y0          FDRE (Hold_fdre_C_D)         0.076     1.542    uart_demod/serial_in_previous_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rec/uart_rx_inst/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rec/uart_rx_inst/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.879%)  route 0.126ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.450    uart_rec/uart_rx_inst/clk_100MHz_IBUF_BUFG
    SLICE_X15Y2          FDCE                                         r  uart_rec/uart_rx_inst/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  uart_rec/uart_rx_inst/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.126     1.717    uart_rec/uart_rx_inst/p_0_in_0[2]
    SLICE_X14Y2          FDRE                                         r  uart_rec/uart_rx_inst/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.837     1.964    uart_rec/uart_rx_inst/clk_100MHz_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  uart_rec/uart_rx_inst/dout_reg[3]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X14Y2          FDRE (Hold_fdre_C_D)         0.076     1.539    uart_rec/uart_rx_inst/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_trans/uart_rx_inst/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_trans/uart_rx_inst/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.448    uart_trans/uart_rx_inst/clk_100MHz_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  uart_trans/uart_rx_inst/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  uart_trans/uart_rx_inst/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.701    uart_trans/uart_rx_inst/b_reg_reg_n_0_[0]
    SLICE_X14Y8          FDRE                                         r  uart_trans/uart_rx_inst/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.835     1.962    uart_trans/uart_rx_inst/clk_100MHz_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  uart_trans/uart_rx_inst/dout_reg[0]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.059     1.523    uart_trans/uart_rx_inst/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rec/uart_rx_inst/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rec/uart_rx_inst/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.450    uart_rec/uart_rx_inst/clk_100MHz_IBUF_BUFG
    SLICE_X15Y2          FDCE                                         r  uart_rec/uart_rx_inst/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  uart_rec/uart_rx_inst/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.703    uart_rec/uart_rx_inst/b_reg_reg_n_0_[0]
    SLICE_X14Y3          FDRE                                         r  uart_rec/uart_rx_inst/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.836     1.963    uart_rec/uart_rx_inst/clk_100MHz_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  uart_rec/uart_rx_inst/dout_reg[0]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.059     1.524    uart_rec/uart_rx_inst/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_rec/stream_out_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_demod/minutes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.239%)  route 0.128ns (43.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.448    uart_rec/clk_100MHz_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  uart_rec/stream_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  uart_rec/stream_out_reg[88]/Q
                         net (fo=2, routed)           0.128     1.740    uart_demod/storage[27]
    SLICE_X9Y7           FDRE                                         r  uart_demod/minutes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.835     1.962    uart_demod/clk_100MHz_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  uart_demod/minutes_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.071     1.555    uart_demod/minutes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y3     uart_demod/years_reg/CLK
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X13Y3    uart_rec/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y3    uart_rec/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y3    uart_rec/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y3    uart_rec/byte_counter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y3    uart_rec/byte_counter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y3    uart_rec/byte_counter_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y3    uart_rec/byte_counter_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y1    BAUD_RATE_GEN/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y13   date_mod/serial_out_reg[50]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y14    date_mod/serial_out_reg[58]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y14   date_mod/serial_out_reg[65]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y14    date_mod/serial_out_reg[66]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y13    date_mod/serial_out_reg[73]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y13    date_mod/serial_out_reg[74]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y12    date_mod/serial_out_reg[89]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y11   uart_demod/date_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y11   uart_demod/date_out_reg[20]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X7Y4     uart_rec/stream_out_reg[68]/C
High Pulse Width  Slow    FDPE/C       n/a            0.500         5.000       4.500      SLICE_X13Y3    uart_rec/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X13Y3    uart_rec/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X13Y3    uart_rec/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y3    uart_rec/byte_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y3    uart_rec/byte_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y3    uart_rec/byte_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X12Y3    uart_rec/byte_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X13Y3    uart_rec/start_receiving_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X9Y3     uart_rec/stream_out_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X15Y6    uart_rec/stream_out_reg[100]/C



