

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Fri Oct 11 11:03:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        wb_s_uart_fd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.294 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [wb_s_uart_fd/source/top.cpp:13]   --->   Operation 2 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 4 'specinterface' 'specinterface_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %adr"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %adr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %we"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %we, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cyc"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cyc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stb"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stb, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %wb_in"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wb_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rx"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %tx"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %tx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ack"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ack, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %uart_out"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %uart_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rx_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %rx" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 23 'read' 'rx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wb_in_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %wb_in" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 24 'read' 'wb_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stb_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %stb" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 25 'read' 'stb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cyc_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %cyc" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 26 'read' 'cyc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%we_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %we" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 27 'read' 'we_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%adr_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %adr" [wb_s_uart_fd/source/top.cpp:11]   --->   Operation 28 'read' 'adr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [wb_s_uart_fd/source/top.cpp:46]   --->   Operation 29 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tx_ff_load = load i1 %tx_ff" [wb_s_uart_fd/source/top.cpp:142]   --->   Operation 30 'load' 'tx_ff_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [wb_s_uart_fd/source/top.cpp:77]   --->   Operation 31 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [wb_s_uart_fd/source/top.cpp:109]   --->   Operation 32 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%baud_count_load = load i32 %baud_count" [wb_s_uart_fd/source/top.cpp:76]   --->   Operation 33 'load' 'baud_count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i11 %uart_rd_shift_V"   --->   Operation 34 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i11 %p_Val2_1" [wb_s_uart_fd/source/top.cpp:46]   --->   Operation 35 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.44ns)   --->   "%switch_ln46 = switch i2 %state_load, void %sw.bb, i2 3, void %sw.bb57, i2 1, void %sw.bb39, i2 2, void %sw.bb51" [wb_s_uart_fd/source/top.cpp:46]   --->   Operation 36 'switch' 'switch_ln46' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %rx_read, void %if.then52, void %if.else55" [wb_s_uart_fd/source/top.cpp:98]   --->   Operation 37 'br' 'br_ln98' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i11 @_ssdm_op_BitSet.i11.i11.i32.i1, i11 %p_Val2_1, i32 0, i1 0"   --->   Operation 38 'bitset' 'p_Result_2' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln798_1 = trunc i11 %p_Result_2"   --->   Operation 39 'trunc' 'trunc_ln798_1' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln798 = store i11 %p_Result_2, i11 %uart_rd_shift_V"   --->   Operation 40 'store' 'store_ln798' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.52ns)   --->   "%br_ln100 = br void %sw.epilog" [wb_s_uart_fd/source/top.cpp:100]   --->   Operation 41 'br' 'br_ln100' <Predicate = (state_load == 2 & !rx_read)> <Delay = 0.52>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:103]   --->   Operation 42 'write' 'write_ln103' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 43 'br' 'br_ln0' <Predicate = (state_load == 2 & rx_read)> <Delay = 0.52>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%icmp_ln76 = icmp_eq  i32 %baud_count_load, i32 1" [wb_s_uart_fd/source/top.cpp:76]   --->   Operation 44 'icmp' 'icmp_ln76' <Predicate = (state_load == 1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else49, void %if.then41" [wb_s_uart_fd/source/top.cpp:76]   --->   Operation 45 'br' 'br_ln76' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:90]   --->   Operation 46 'write' 'write_ln90' <Predicate = (state_load == 1 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.01ns)   --->   "%add_ln91 = add i32 %baud_count_load, i32 4294967295" [wb_s_uart_fd/source/top.cpp:91]   --->   Operation 47 'add' 'add_ln91' <Predicate = (state_load == 1 & !icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.47ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:91]   --->   Operation 48 'store' 'store_ln91' <Predicate = (state_load == 1 & !icmp_ln76)> <Delay = 0.47>
ST_1 : Operation 49 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 49 'br' 'br_ln0' <Predicate = (state_load == 1 & !icmp_ln76)> <Delay = 0.52>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_s = load i10 %uart_wr_shift_V"   --->   Operation 50 'load' 'p_Val2_s' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln779 = sext i10 %p_Val2_s"   --->   Operation 51 'sext' 'sext_ln779' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i32 %i_load"   --->   Operation 52 'trunc' 'trunc_ln779' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i11, i11 %sext_ln779, i11 %trunc_ln779"   --->   Operation 53 'bitselect' 'p_Result_s' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.47ns)   --->   "%store_ln78 = store i32 54, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:78]   --->   Operation 54 'store' 'store_ln78' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.47>
ST_1 : Operation 55 [1/1] (1.01ns)   --->   "%add_ln79 = add i32 %i_load, i32 1" [wb_s_uart_fd/source/top.cpp:79]   --->   Operation 55 'add' 'add_ln79' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln80 = icmp_sgt  i32 %add_ln79, i32 10" [wb_s_uart_fd/source/top.cpp:80]   --->   Operation 56 'icmp' 'icmp_ln80' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else47, void %if.then46" [wb_s_uart_fd/source/top.cpp:80]   --->   Operation 57 'br' 'br_ln80' <Predicate = (state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:86]   --->   Operation 58 'write' 'write_ln86' <Predicate = (state_load == 1 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 59 'br' 'br_ln0' <Predicate = (state_load == 1 & icmp_ln76 & !icmp_ln80)> <Delay = 0.52>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1" [wb_s_uart_fd/source/top.cpp:82]   --->   Operation 60 'write' 'write_ln82' <Predicate = (state_load == 1 & icmp_ln76 & icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.52ns)   --->   "%br_ln84 = br void %sw.epilog" [wb_s_uart_fd/source/top.cpp:84]   --->   Operation 61 'br' 'br_ln84' <Predicate = (state_load == 1 & icmp_ln76 & icmp_ln80)> <Delay = 0.52>
ST_1 : Operation 62 [1/1] (0.99ns)   --->   "%icmp_ln108 = icmp_eq  i32 %baud_count_load, i32 1" [wb_s_uart_fd/source/top.cpp:108]   --->   Operation 62 'icmp' 'icmp_ln108' <Predicate = (state_load == 3)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %if.else67, void %if.then59" [wb_s_uart_fd/source/top.cpp:108]   --->   Operation 63 'br' 'br_ln108' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.01ns)   --->   "%add_ln124 = add i32 %baud_count_load, i32 4294967295" [wb_s_uart_fd/source/top.cpp:124]   --->   Operation 64 'add' 'add_ln124' <Predicate = (state_load == 3 & !icmp_ln108)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.47ns)   --->   "%store_ln124 = store i32 %add_ln124, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:124]   --->   Operation 65 'store' 'store_ln124' <Predicate = (state_load == 3 & !icmp_ln108)> <Delay = 0.47>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:126]   --->   Operation 66 'write' 'write_ln126' <Predicate = (state_load == 3 & !icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 67 'br' 'br_ln0' <Predicate = (state_load == 3 & !icmp_ln108)> <Delay = 0.52>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_1 = bitset i11 @_ssdm_op_BitSet.i11.i11.i32.i1, i11 %p_Val2_1, i32 %j_load, i1 %rx_read"   --->   Operation 68 'bitset' 'p_Result_1' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln798 = trunc i11 %p_Result_1"   --->   Operation 69 'trunc' 'trunc_ln798' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln798 = store i11 %p_Result_1, i11 %uart_rd_shift_V"   --->   Operation 70 'store' 'store_ln798' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.47ns)   --->   "%store_ln110 = store i32 54, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:110]   --->   Operation 71 'store' 'store_ln110' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.47>
ST_1 : Operation 72 [1/1] (1.01ns)   --->   "%add_ln111 = add i32 %j_load, i32 1" [wb_s_uart_fd/source/top.cpp:111]   --->   Operation 72 'add' 'add_ln111' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.99ns)   --->   "%icmp_ln112 = icmp_sgt  i32 %add_ln111, i32 9" [wb_s_uart_fd/source/top.cpp:112]   --->   Operation 73 'icmp' 'icmp_ln112' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %if.else65, void %if.then64" [wb_s_uart_fd/source/top.cpp:112]   --->   Operation 74 'br' 'br_ln112' <Predicate = (state_load == 3 & icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:119]   --->   Operation 75 'write' 'write_ln119' <Predicate = (state_load == 3 & icmp_ln108 & !icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 76 'br' 'br_ln0' <Predicate = (state_load == 3 & icmp_ln108 & !icmp_ln112)> <Delay = 0.52>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln115 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1" [wb_s_uart_fd/source/top.cpp:115]   --->   Operation 77 'write' 'write_ln115' <Predicate = (state_load == 3 & icmp_ln108 & icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.52ns)   --->   "%br_ln116 = br void %sw.epilog" [wb_s_uart_fd/source/top.cpp:116]   --->   Operation 78 'br' 'br_ln116' <Predicate = (state_load == 3 & icmp_ln108 & icmp_ln112)> <Delay = 0.52>
ST_1 : Operation 79 [1/1] (0.47ns)   --->   "%store_ln51 = store i32 54, i32 %baud_count" [wb_s_uart_fd/source/top.cpp:51]   --->   Operation 79 'store' 'store_ln51' <Predicate = (state_load == 0)> <Delay = 0.47>
ST_1 : Operation 80 [1/1] (0.84ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %adr_read, i8 252"   --->   Operation 80 'icmp' 'icmp_ln1019' <Predicate = (state_load == 0)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0" [wb_s_uart_fd/source/top.cpp:53]   --->   Operation 81 'write' 'write_ln53' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.52ns)   --->   "%br_ln52 = br i1 %icmp_ln1019, void %sw.epilog, void %if.then" [wb_s_uart_fd/source/top.cpp:52]   --->   Operation 82 'br' 'br_ln52' <Predicate = (state_load == 0)> <Delay = 0.52>
ST_1 : Operation 83 [1/1] (0.28ns)   --->   "%and_ln54 = and i1 %stb_read, i1 %cyc_read" [wb_s_uart_fd/source/top.cpp:54]   --->   Operation 83 'and' 'and_ln54' <Predicate = (state_load == 0 & icmp_ln1019)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.28ns)   --->   "%and_ln54_1 = and i1 %and_ln54, i1 %we_read" [wb_s_uart_fd/source/top.cpp:54]   --->   Operation 84 'and' 'and_ln54_1' <Predicate = (state_load == 0 & icmp_ln1019)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %and_ln54_1, void %if.else, void %if.then17" [wb_s_uart_fd/source/top.cpp:54]   --->   Operation 85 'br' 'br_ln54' <Predicate = (state_load == 0 & icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%xor_ln61 = xor i1 %we_read, i1 1" [wb_s_uart_fd/source/top.cpp:61]   --->   Operation 86 'xor' 'xor_ln61' <Predicate = (state_load == 0 & icmp_ln1019 & !and_ln54_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node next_state)   --->   "%and_ln61 = and i1 %and_ln54, i1 %xor_ln61" [wb_s_uart_fd/source/top.cpp:61]   --->   Operation 87 'and' 'and_ln61' <Predicate = (state_load == 0 & icmp_ln1019 & !and_ln54_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%next_state = select i1 %and_ln61, i2 2, i2 0" [wb_s_uart_fd/source/top.cpp:61]   --->   Operation 88 'select' 'next_state' <Predicate = (state_load == 0 & icmp_ln1019 & !and_ln54_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.52ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 89 'br' 'br_ln0' <Predicate = (state_load == 0 & icmp_ln1019 & !and_ln54_1)> <Delay = 0.52>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1669 = trunc i8 %wb_in_read"   --->   Operation 90 'trunc' 'trunc_ln1669' <Predicate = (state_load == 0 & icmp_ln1019 & and_ln54_1)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i7.i1, i2 2, i7 %trunc_ln1669, i1 0"   --->   Operation 91 'bitconcatenate' 'p_Val2_2' <Predicate = (state_load == 0 & icmp_ln1019 & and_ln54_1)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln56 = store i10 %p_Val2_2, i10 %uart_wr_shift_V" [wb_s_uart_fd/source/top.cpp:56]   --->   Operation 92 'store' 'store_ln56' <Predicate = (state_load == 0 & icmp_ln1019 & and_ln54_1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.52ns)   --->   "%br_ln60 = br void %sw.epilog" [wb_s_uart_fd/source/top.cpp:60]   --->   Operation 93 'br' 'br_ln60' <Predicate = (state_load == 0 & icmp_ln1019 & and_ln54_1)> <Delay = 0.52>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tx_ff_flag_0 = phi i1 1, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 0, void %if.else55, i1 0, void %if.then52, i1 1, void %if.then46, i1 1, void %if.else47, i1 0, void %if.else49, i1 0, void %if.then64, i1 0, void %if.else65, i1 0, void %if.else67"   --->   Operation 94 'phi' 'tx_ff_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tx_ff_loc_0 = phi i1 0, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 %tx_ff_load, void %if.else55, i1 %tx_ff_load, void %if.then52, i1 %p_Result_s, void %if.then46, i1 %p_Result_s, void %if.else47, i1 %tx_ff_load, void %if.else49, i1 %tx_ff_load, void %if.then64, i1 %tx_ff_load, void %if.else65, i1 %tx_ff_load, void %if.else67"   --->   Operation 95 'phi' 'tx_ff_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%i_new_0 = phi i32 1, void %if.then17, i32 0, void %if.else, i32 0, void %sw.bb, i32 0, void %if.else55, i32 0, void %if.then52, i32 0, void %if.then46, i32 %add_ln79, void %if.else47, i32 0, void %if.else49, i32 0, void %if.then64, i32 0, void %if.else65, i32 0, void %if.else67" [wb_s_uart_fd/source/top.cpp:79]   --->   Operation 96 'phi' 'i_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%j_flag_0 = phi i1 1, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 0, void %if.else55, i1 0, void %if.then52, i1 0, void %if.then46, i1 0, void %if.else47, i1 0, void %if.else49, i1 1, void %if.then64, i1 1, void %if.else65, i1 0, void %if.else67"   --->   Operation 97 'phi' 'j_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%j_new_0 = phi i32 1, void %if.then17, i32 1, void %if.else, i32 1, void %sw.bb, i32 0, void %if.else55, i32 0, void %if.then52, i32 0, void %if.then46, i32 0, void %if.else47, i32 0, void %if.else49, i32 1, void %if.then64, i32 %add_ln111, void %if.else65, i32 0, void %if.else67" [wb_s_uart_fd/source/top.cpp:111]   --->   Operation 98 'phi' 'j_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%phi_ln186 = phi i10 %trunc_ln46, void %if.then17, i10 %trunc_ln46, void %if.else, i10 %trunc_ln46, void %sw.bb, i10 %trunc_ln46, void %if.else55, i10 %trunc_ln798_1, void %if.then52, i10 %trunc_ln46, void %if.then46, i10 %trunc_ln46, void %if.else47, i10 %trunc_ln46, void %if.else49, i10 %trunc_ln798, void %if.then64, i10 %trunc_ln798, void %if.else65, i10 %trunc_ln46, void %if.else67"   --->   Operation 99 'phi' 'phi_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%next_state_1 = phi i2 1, void %if.then17, i2 %next_state, void %if.else, i2 0, void %sw.bb, i2 0, void %if.else55, i2 3, void %if.then52, i2 0, void %if.then46, i2 1, void %if.else47, i2 1, void %if.else49, i2 0, void %if.then64, i2 3, void %if.else65, i2 3, void %if.else67"   --->   Operation 100 'phi' 'next_state_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 %tx_ff_loc_0" [wb_s_uart_fd/source/top.cpp:142]   --->   Operation 101 'write' 'write_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln143 = store i2 %next_state_1, i2 %state" [wb_s_uart_fd/source/top.cpp:143]   --->   Operation 102 'store' 'store_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_none.i10P0A, i10 %uart_out, i10 %phi_ln186" [wb_s_uart_fd/source/top.cpp:144]   --->   Operation 103 'write' 'write_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %j_flag_0, void %sw.epilog.new4, void %mergeST3"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %j_new_0, i32 %j" [wb_s_uart_fd/source/top.cpp:50]   --->   Operation 105 'store' 'store_ln50' <Predicate = (j_flag_0)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new4"   --->   Operation 106 'br' 'br_ln0' <Predicate = (j_flag_0)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %tx_ff_flag_0, void %sw.epilog.new, void %mergeST1"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln49 = store i32 %i_new_0, i32 %i" [wb_s_uart_fd/source/top.cpp:49]   --->   Operation 108 'store' 'store_ln49' <Predicate = (tx_ff_flag_0)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln48 = store i1 %tx_ff_loc_0, i1 %tx_ff" [wb_s_uart_fd/source/top.cpp:48]   --->   Operation 109 'store' 'store_ln48' <Predicate = (tx_ff_flag_0)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new"   --->   Operation 110 'br' 'br_ln0' <Predicate = (tx_ff_flag_0)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln148 = ret" [wb_s_uart_fd/source/top.cpp:148]   --->   Operation 111 'ret' 'ret_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	'load' operation ('j_load', wb_s_uart_fd/source/top.cpp:109) on static variable 'j' [47]  (0 ns)
	'add' operation ('add_ln111', wb_s_uart_fd/source/top.cpp:111) [98]  (1.02 ns)
	'icmp' operation ('icmp_ln112', wb_s_uart_fd/source/top.cpp:112) [99]  (0.991 ns)
	blocking operation 0.287 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
