INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/new/adder4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/new/adder8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/new/add_sub_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sim_4/new/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.sim/sim_4/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
