
---------- Begin Simulation Statistics ----------
final_tick                                13208325500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77902                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715740                       # Number of bytes of host memory used
host_op_rate                                    78122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.37                       # Real time elapsed on the host
host_tick_rate                              102895239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013208                       # Number of seconds simulated
sim_ticks                                 13208325500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.803707                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300303                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               303939                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603861                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             398                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              271                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716799                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6949                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.641665                       # CPI: cycles per instruction
system.cpu.discardedOps                         15357                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169336                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801059                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454401                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11917414                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378549                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         26416651                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14499237                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        51035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168026                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       115790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          432                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       236189                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            432                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              46762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41323                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9706                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70235                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         46762                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       285023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 285023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10132480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10132480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116997                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              116997                       # Request fanout histogram
system.membus.respLayer1.occupancy          625762000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           349338000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       110796                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           56445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70246                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           533                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       355532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                356598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12118336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12152448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           51461                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2644672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           171870                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002770                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052554                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 171394     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             171870                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          187567500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         179815996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            799500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3392                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3408                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data                3392                       # number of overall hits
system.l2.overall_hits::total                    3408                       # number of overall hits
system.l2.demand_misses::.cpu.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             116484                       # number of demand (read+write) misses
system.l2.demand_misses::total                 117001                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               517                       # number of overall misses
system.l2.overall_misses::.cpu.data            116484                       # number of overall misses
system.l2.overall_misses::total                117001                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9381829000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9420998500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39169500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9381829000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9420998500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           119876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120409                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          119876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120409                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.969981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.971704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971696                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.971704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971696                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75763.056093                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80541.782562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80520.666490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75763.056093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80541.782562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80520.666490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41323                       # number of writebacks
system.l2.writebacks::total                     41323                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        116480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            116997                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       116480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           116997                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8216785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8250784500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8216785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8250784500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.971671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971663                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.971671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971663                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65763.056093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70542.453640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70521.333880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65763.056093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70542.453640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70521.333880                       # average overall mshr miss latency
system.l2.replacements                          51461                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69473                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69473                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69473                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70235                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5855651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5855651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         70246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83372.264540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83372.264540                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5153301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5153301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73372.264540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73372.264540                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39169500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39169500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75763.056093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75763.056093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65763.056093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65763.056093                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        46249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           46249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3526178000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3526178000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.931876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76243.334991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76243.334991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        46245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        46245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3063484000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3063484000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.931795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66244.653476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66244.653476                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 50883.213598                       # Cycle average of tags in use
system.l2.tags.total_refs                      236151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    116997                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.018436                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       177.354372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     50705.859226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.002706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.773710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.776416                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        48546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16637                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2006237                       # Number of tag accesses
system.l2.tags.data_accesses                  2006237                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7454720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7487808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2644672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2644672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          116480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              116997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41323                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41323                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2505087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         564395540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             566900626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2505087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2505087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200227652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200227652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200227652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2505087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        564395540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            767128278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    116480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000767191250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2578                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2578                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              272554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      116997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41323                       # Number of write requests accepted
system.mem_ctrls.readBursts                    116997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41323                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2587                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1231525500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  584985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3425219250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10526.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29276.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104894                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34987                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                116997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41323                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   63197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    550.014332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   430.502866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.014609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1598      8.68%      8.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1980     10.75%     19.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          893      4.85%     24.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          898      4.88%     29.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8057     43.74%     72.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          212      1.15%     74.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          200      1.09%     75.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          224      1.22%     76.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4358     23.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.372770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.622818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.389148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2328     90.30%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          249      9.66%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2578                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.235387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2554     99.07%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      0.74%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2578                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7487808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2643456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7487808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2644672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       566.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    566.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13204262500                       # Total gap between requests
system.mem_ctrls.avgGap                      83402.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7454720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2643456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2505086.659168113489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 564395539.767701864243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200135588.723945379257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       116480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41323                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12831250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3412388000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 307522651500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24818.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29295.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7441924.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             63338940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             33665445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           414662640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          106409700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1042429440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3347946870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2252673600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7261126635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.738620                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5811120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    440960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6956245500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             68179860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             36238455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           420695940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109197180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1042429440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4184222940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1548441120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7409404935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.964744                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3972355250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    440960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8795010250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13208325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1162290                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1162290                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1162290                       # number of overall hits
system.cpu.icache.overall_hits::total         1162290                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          533                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            533                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          533                       # number of overall misses
system.cpu.icache.overall_misses::total           533                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40686500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40686500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40686500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40686500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1162823                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1162823                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1162823                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1162823                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000458                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76334.896811                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76334.896811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76334.896811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76334.896811                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          533                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40153500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40153500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40153500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40153500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000458                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000458                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75334.896811                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75334.896811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75334.896811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75334.896811                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1162290                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1162290                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          533                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           533                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40686500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40686500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1162823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1162823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76334.896811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76334.896811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40153500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40153500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75334.896811                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75334.896811                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.548643                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1162823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2181.656660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.548643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.116101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.116101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          533                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.130127                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2326179                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2326179                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6986022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6986022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6986129                       # number of overall hits
system.cpu.dcache.overall_hits::total         6986129                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156283                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156283                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       157789                       # number of overall misses
system.cpu.dcache.overall_misses::total        157789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9857347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9857347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9857347000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9857347000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7142305                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7142305                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143918                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021881                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021881                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022087                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022087                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63073.699635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63073.699635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62471.699548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62471.699548                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        44055                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               498                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.463855                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69473                       # number of writebacks
system.cpu.dcache.writebacks::total             69473                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        37907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37907                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37907                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       118376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       118376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119876                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9449550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9449550000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9597293999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9597293999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016780                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016780                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79826.569575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79826.569575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80060.178843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80060.178843                       # average overall mshr miss latency
system.cpu.dcache.replacements                 115780                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5638548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5638548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3544426500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3544426500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73459.616580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73459.616580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3488413500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3488413500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72478.984002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72478.984002                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1347474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1347474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       108033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       108033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6312920500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6312920500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.074224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58435.112419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58435.112419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        37787                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        37787                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        70246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5961136500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5961136500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84860.867523                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84860.867523                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1506                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933664                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933664                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1500                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1500                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    147743999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    147743999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.929944                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.929944                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98495.999333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98495.999333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3621.034357                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7106081                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119876                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.278596                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3621.034357                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.884042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.884042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3734                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14407864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14407864                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13208325500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
