// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/27/2022 19:45:06"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module task1 (
	clk,
	rst_n,
	start_pc,
	out);
input 	clk;
input 	rst_n;
input 	[7:0] start_pc;
output 	[15:0] out;

// Design Ports Information
// out[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[4]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[5]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[7]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \cpu|controller_fsm|states~69_combout ;
wire \cpu|controller_fsm|states.LDR6~q ;
wire \cpu|Add0~1_sumout ;
wire \start_pc[0]~input_o ;
wire \cpu|controller_fsm|states.clear_pc_state~q ;
wire \cpu|controller_fsm|WideOr16~0_combout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~5_sumout ;
wire \start_pc[1]~input_o ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~9_sumout ;
wire \start_pc[2]~input_o ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~13_sumout ;
wire \start_pc[3]~input_o ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~17_sumout ;
wire \start_pc[4]~input_o ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~21_sumout ;
wire \start_pc[5]~input_o ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~25_sumout ;
wire \start_pc[6]~input_o ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~29_sumout ;
wire \start_pc[7]~input_o ;
wire \cpu|modified_datapath|Mux4~0_combout ;
wire \cpu|controller_fsm|Decoder0~0_combout ;
wire \cpu|controller_fsm|states~58_combout ;
wire \cpu|controller_fsm|states.CMP1~q ;
wire \cpu|controller_fsm|states~63_combout ;
wire \cpu|controller_fsm|states.CMP2~q ;
wire \cpu|controller_fsm|states~80_combout ;
wire \cpu|controller_fsm|states.CMP3~q ;
wire \cpu|controller_fsm|states~61_combout ;
wire \cpu|controller_fsm|states.MVN1~q ;
wire \cpu|controller_fsm|states~53_combout ;
wire \cpu|controller_fsm|states.MVN2~q ;
wire \cpu|controller_fsm|states~73_combout ;
wire \cpu|controller_fsm|states.MVN3~q ;
wire \cpu|controller_fsm|states~50_combout ;
wire \cpu|controller_fsm|states.MOVreg2~q ;
wire \cpu|controller_fsm|states~75_combout ;
wire \cpu|controller_fsm|states.MOVreg3~q ;
wire \cpu|controller_fsm|states~59_combout ;
wire \cpu|controller_fsm|states.AND1~q ;
wire \cpu|controller_fsm|states~62_combout ;
wire \cpu|controller_fsm|states.AND2~q ;
wire \cpu|controller_fsm|states~52_combout ;
wire \cpu|controller_fsm|states.AND3~q ;
wire \cpu|controller_fsm|states~74_combout ;
wire \cpu|controller_fsm|states.AND4~q ;
wire \cpu|controller_fsm|states~57_combout ;
wire \cpu|controller_fsm|states.ADD1~q ;
wire \cpu|controller_fsm|states~65_combout ;
wire \cpu|controller_fsm|states.ADD2~q ;
wire \cpu|controller_fsm|states~51_combout ;
wire \cpu|controller_fsm|states.ADD3~q ;
wire \cpu|controller_fsm|states~76_combout ;
wire \cpu|controller_fsm|states.ADD4~q ;
wire \cpu|controller_fsm|WideOr5~0_combout ;
wire \cpu|controller_fsm|WideOr12~combout ;
wire \cpu|modified_datapath|val_B[12]~19_combout ;
wire \cpu|controller_fsm|WideOr11~combout ;
wire \cpu|modified_datapath|val_A[15]~1_combout ;
wire \cpu|modified_datapath|Mux15~0_combout ;
wire \cpu|modified_datapath|myregfile|m~80feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~80_q ;
wire \cpu|controller_fsm|WideOr1~1_combout ;
wire \cpu|instr_reg_dec[1]~DUPLICATE_q ;
wire \cpu|instruction_decoder|Mux4~0_combout ;
wire \cpu|modified_datapath|myregfile|m~259_combout ;
wire \cpu|modified_datapath|myregfile|m~96_q ;
wire \cpu|modified_datapath|myregfile|m~112feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~257_combout ;
wire \cpu|modified_datapath|myregfile|m~112_q ;
wire \cpu|modified_datapath|myregfile|m~16feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~260_combout ;
wire \cpu|modified_datapath|myregfile|m~16_q ;
wire \cpu|modified_datapath|myregfile|m~261_combout ;
wire \cpu|modified_datapath|myregfile|m~48_q ;
wire \cpu|modified_datapath|myregfile|m~263_combout ;
wire \cpu|modified_datapath|myregfile|m~32_q ;
wire \cpu|modified_datapath|myregfile|m~262_combout ;
wire \cpu|modified_datapath|myregfile|m~0_q ;
wire \cpu|modified_datapath|myregfile|m~192_combout ;
wire \cpu|modified_datapath|myregfile|m~64feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~258_combout ;
wire \cpu|modified_datapath|myregfile|m~64_q ;
wire \cpu|modified_datapath|myregfile|m~128_combout ;
wire \cpu|modified_datapath|B_out[0]~feeder_combout ;
wire \cpu|modified_datapath|B_out[0]~DUPLICATE_q ;
wire \cpu|modified_datapath|myshifter|Mux0~0_combout ;
wire \cpu|modified_datapath|Mux3~0_combout ;
wire \cpu|modified_datapath|myregfile|m~92_q ;
wire \cpu|modified_datapath|myregfile|m~108feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~108_q ;
wire \cpu|modified_datapath|myregfile|m~124feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~124_q ;
wire \cpu|modified_datapath|myregfile|m~60_q ;
wire \cpu|modified_datapath|myregfile|m~28feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~28_q ;
wire \cpu|modified_datapath|myregfile|m~44feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~44_q ;
wire \cpu|modified_datapath|myregfile|m~12feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~12_q ;
wire \cpu|modified_datapath|myregfile|m~240_combout ;
wire \cpu|modified_datapath|myregfile|m~76feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~76_q ;
wire \cpu|modified_datapath|myregfile|m~176_combout ;
wire \cpu|modified_datapath|val_B[11]~17_combout ;
wire \cpu|modified_datapath|val_B[11]~18_combout ;
wire \cpu|modified_datapath|val_B[11]~30_combout ;
wire \cpu|modified_datapath|val_B[10]~15_combout ;
wire \cpu|modified_datapath|val_B[10]~16_combout ;
wire \cpu|modified_datapath|val_B[10]~29_combout ;
wire \cpu|modified_datapath|Mux8~0_combout ;
wire \cpu|modified_datapath|myregfile|m~87feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~87_q ;
wire \cpu|modified_datapath|myregfile|m~103feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~103_q ;
wire \cpu|modified_datapath|myregfile|m~23feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~23_q ;
wire \cpu|modified_datapath|myregfile|m~39_q ;
wire \cpu|modified_datapath|myregfile|m~55_q ;
wire \cpu|modified_datapath|myregfile|m~7feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~7_q ;
wire \cpu|modified_datapath|myregfile|m~220_combout ;
wire \cpu|modified_datapath|myregfile|m~119feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~119_q ;
wire \cpu|modified_datapath|myregfile|m~71feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~71_q ;
wire \cpu|modified_datapath|myregfile|m~156_combout ;
wire \cpu|modified_datapath|val_B[8]~11_combout ;
wire \cpu|modified_datapath|val_B[8]~12_combout ;
wire \cpu|modified_datapath|val_B[8]~27_combout ;
wire \cpu|modified_datapath|val_B[6]~7_combout ;
wire \cpu|modified_datapath|B_out[7]~DUPLICATE_q ;
wire \cpu|modified_datapath|val_B[6]~8_combout ;
wire \cpu|modified_datapath|val_B[6]~25_combout ;
wire \cpu|controller_fsm|WideOr13~0_combout ;
wire \cpu|modified_datapath|val_B[5]~6_combout ;
wire \cpu|modified_datapath|Mux12~0_combout ;
wire \cpu|modified_datapath|myregfile|m~83_q ;
wire \cpu|modified_datapath|myregfile|m~99_q ;
wire \cpu|modified_datapath|myregfile|m~51_q ;
wire \cpu|modified_datapath|myregfile|m~19feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~19_q ;
wire \cpu|modified_datapath|myregfile|m~35_q ;
wire \cpu|modified_datapath|myregfile|m~3_q ;
wire \cpu|modified_datapath|myregfile|m~204_combout ;
wire \cpu|modified_datapath|myregfile|m~115_q ;
wire \cpu|modified_datapath|myregfile|m~67_q ;
wire \cpu|modified_datapath|myregfile|m~140_combout ;
wire \cpu|modified_datapath|val_B[4]~5_combout ;
wire \cpu|modified_datapath|B_out[1]~feeder_combout ;
wire \cpu|modified_datapath|B_out[1]~DUPLICATE_q ;
wire \ram|m_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu|modified_datapath|val_B[5]~1_combout ;
wire \cpu|modified_datapath|val_B[5]~0_combout ;
wire \cpu|modified_datapath|val_B[2]~3_combout ;
wire \cpu|modified_datapath|val_B[1]~2_combout ;
wire \cpu|modified_datapath|myshifter|Mux15~0_combout ;
wire \cpu|modified_datapath|A_out[0]~feeder_combout ;
wire \cpu|modified_datapath|val_A[0]~0_combout ;
wire \cpu|modified_datapath|myALU|Add0~66_cout ;
wire \cpu|modified_datapath|myALU|Add0~2 ;
wire \cpu|modified_datapath|myALU|Add0~6 ;
wire \cpu|modified_datapath|myALU|Add0~10 ;
wire \cpu|modified_datapath|myALU|Add0~14 ;
wire \cpu|modified_datapath|myALU|Add0~18 ;
wire \cpu|modified_datapath|myALU|Add0~22 ;
wire \cpu|modified_datapath|myALU|Add0~26 ;
wire \cpu|modified_datapath|myALU|Add0~30 ;
wire \cpu|modified_datapath|myALU|Add0~34 ;
wire \cpu|modified_datapath|myALU|Add0~38 ;
wire \cpu|modified_datapath|myALU|Add0~42 ;
wire \cpu|modified_datapath|myALU|Add0~46 ;
wire \cpu|modified_datapath|myALU|Add0~50 ;
wire \cpu|modified_datapath|myALU|Add0~54 ;
wire \cpu|modified_datapath|myALU|Add0~58 ;
wire \cpu|modified_datapath|myALU|Add0~61_sumout ;
wire \cpu|modified_datapath|datapath_result[15]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux0~0_combout ;
wire \cpu|controller_fsm|WideOr13~combout ;
wire \cpu|modified_datapath|Mux0~0_combout ;
wire \cpu|modified_datapath|myregfile|m~95_q ;
wire \cpu|modified_datapath|myregfile|m~111feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~111_q ;
wire \cpu|modified_datapath|myregfile|m~127feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~127_q ;
wire \cpu|modified_datapath|myregfile|m~31_q ;
wire \cpu|modified_datapath|myregfile|m~47feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~47_q ;
wire \cpu|modified_datapath|myregfile|m~63_q ;
wire \cpu|modified_datapath|myregfile|m~15feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~15_q ;
wire \cpu|modified_datapath|myregfile|m~252_combout ;
wire \cpu|modified_datapath|myregfile|m~79_q ;
wire \cpu|modified_datapath|myregfile|m~188_combout ;
wire \cpu|modified_datapath|val_B[14]~24_combout ;
wire \cpu|modified_datapath|val_B[14]~23_combout ;
wire \cpu|modified_datapath|val_B[14]~33_combout ;
wire \cpu|modified_datapath|myALU|Add0~57_sumout ;
wire \cpu|modified_datapath|datapath_result[14]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux1~0_combout ;
wire \cpu|modified_datapath|Mux1~0_combout ;
wire \cpu|modified_datapath|myregfile|m~94_q ;
wire \cpu|modified_datapath|myregfile|m~126feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~126_q ;
wire \cpu|modified_datapath|myregfile|m~110feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~110_q ;
wire \cpu|modified_datapath|myregfile|m~62_q ;
wire \cpu|modified_datapath|myregfile|m~30feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~30_q ;
wire \cpu|modified_datapath|myregfile|m~46_q ;
wire \cpu|modified_datapath|myregfile|m~14feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~14_q ;
wire \cpu|modified_datapath|myregfile|m~248_combout ;
wire \cpu|modified_datapath|myregfile|m~78_q ;
wire \cpu|modified_datapath|myregfile|m~184_combout ;
wire \cpu|modified_datapath|val_B[13]~22_combout ;
wire \cpu|modified_datapath|val_B[13]~21_combout ;
wire \cpu|modified_datapath|val_B[13]~32_combout ;
wire \cpu|modified_datapath|myALU|Add0~53_sumout ;
wire \cpu|modified_datapath|datapath_result[13]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux2~0_combout ;
wire \cpu|modified_datapath|Mux2~0_combout ;
wire \cpu|modified_datapath|myregfile|m~125feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~125_q ;
wire \cpu|modified_datapath|myregfile|m~109_q ;
wire \cpu|modified_datapath|myregfile|m~93_q ;
wire \cpu|modified_datapath|myregfile|m~61_q ;
wire \cpu|modified_datapath|myregfile|m~29feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~29_q ;
wire \cpu|modified_datapath|myregfile|m~45_q ;
wire \cpu|modified_datapath|myregfile|m~13_q ;
wire \cpu|modified_datapath|myregfile|m~244_combout ;
wire \cpu|modified_datapath|myregfile|m~77_q ;
wire \cpu|modified_datapath|myregfile|m~180_combout ;
wire \cpu|modified_datapath|val_B[12]~20_combout ;
wire \cpu|modified_datapath|val_B[12]~31_combout ;
wire \cpu|modified_datapath|myALU|Add0~49_sumout ;
wire \cpu|modified_datapath|datapath_result[12]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux3~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|instr_reg_dec[0]~DUPLICATE_q ;
wire \ram|m_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu|instr_reg_dec[5]~DUPLICATE_q ;
wire \cpu|instruction_decoder|Mux5~0_combout ;
wire \cpu|modified_datapath|myregfile|m~256_combout ;
wire \cpu|modified_datapath|myregfile|m~91_q ;
wire \cpu|modified_datapath|myregfile|m~27_q ;
wire \cpu|modified_datapath|myregfile|m~59feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~59_q ;
wire \cpu|modified_datapath|myregfile|m~43_q ;
wire \cpu|modified_datapath|myregfile|m~11feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~11_q ;
wire \cpu|modified_datapath|myregfile|m~236_combout ;
wire \cpu|modified_datapath|myregfile|m~107feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~107_q ;
wire \cpu|modified_datapath|myregfile|m~123_q ;
wire \cpu|modified_datapath|myregfile|m~75feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~75_q ;
wire \cpu|modified_datapath|myregfile|m~172_combout ;
wire \cpu|modified_datapath|myALU|Add0~45_sumout ;
wire \cpu|modified_datapath|datapath_result[11]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux4~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a10 ;
wire \cpu|modified_datapath|Mux5~0_combout ;
wire \cpu|modified_datapath|myregfile|m~90feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~90_q ;
wire \cpu|modified_datapath|myregfile|m~106_q ;
wire \cpu|modified_datapath|myregfile|m~58_q ;
wire \cpu|modified_datapath|myregfile|m~42_q ;
wire \cpu|modified_datapath|myregfile|m~26_q ;
wire \cpu|modified_datapath|myregfile|m~10feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~10_q ;
wire \cpu|modified_datapath|myregfile|m~232_combout ;
wire \cpu|modified_datapath|myregfile|m~122_q ;
wire \cpu|modified_datapath|myregfile|m~74_q ;
wire \cpu|modified_datapath|myregfile|m~168_combout ;
wire \cpu|modified_datapath|myALU|Add0~41_sumout ;
wire \cpu|modified_datapath|datapath_result[10]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux5~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu|modified_datapath|Mux6~0_combout ;
wire \cpu|modified_datapath|myregfile|m~121feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~121_q ;
wire \cpu|modified_datapath|myregfile|m~105feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~105_q ;
wire \cpu|modified_datapath|myregfile|m~89_q ;
wire \cpu|modified_datapath|myregfile|m~57_q ;
wire \cpu|modified_datapath|myregfile|m~25_q ;
wire \cpu|modified_datapath|myregfile|m~41_q ;
wire \cpu|modified_datapath|myregfile|m~9_q ;
wire \cpu|modified_datapath|myregfile|m~228_combout ;
wire \cpu|modified_datapath|myregfile|m~73_q ;
wire \cpu|modified_datapath|myregfile|m~164_combout ;
wire \cpu|modified_datapath|val_B[9]~14_combout ;
wire \cpu|modified_datapath|val_B[9]~13_combout ;
wire \cpu|modified_datapath|val_B[9]~28_combout ;
wire \cpu|modified_datapath|myALU|Add0~37_sumout ;
wire \cpu|modified_datapath|datapath_result[9]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux6~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu|modified_datapath|Mux7~0_combout ;
wire \cpu|modified_datapath|myregfile|m~120feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~120_q ;
wire \cpu|modified_datapath|myregfile|m~104_q ;
wire \cpu|modified_datapath|myregfile|m~88feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~88_q ;
wire \cpu|modified_datapath|myregfile|m~24feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~24_q ;
wire \cpu|modified_datapath|myregfile|m~40_q ;
wire \cpu|modified_datapath|myregfile|m~56_q ;
wire \cpu|modified_datapath|myregfile|m~8_q ;
wire \cpu|modified_datapath|myregfile|m~224_combout ;
wire \cpu|modified_datapath|myregfile|m~72feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~72_q ;
wire \cpu|modified_datapath|myregfile|m~160_combout ;
wire \cpu|modified_datapath|myALU|Add0~33_sumout ;
wire \cpu|modified_datapath|datapath_result[8]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux7~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu|instr_reg_dec[3]~DUPLICATE_q ;
wire \cpu|modified_datapath|val_B[7]~9_combout ;
wire \cpu|modified_datapath|val_B[7]~10_combout ;
wire \cpu|modified_datapath|val_B[7]~26_combout ;
wire \cpu|modified_datapath|myALU|Add0~29_sumout ;
wire \cpu|modified_datapath|datapath_result[7]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux8~0_combout ;
wire \cpu|controller_fsm|load_addr~combout ;
wire \cpu|ram_addr[7]~7_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu|instr_reg_dec[6]~feeder_combout ;
wire \cpu|modified_datapath|Mux9~0_combout ;
wire \cpu|modified_datapath|myregfile|m~86feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~86_q ;
wire \cpu|modified_datapath|myregfile|m~118feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~118_q ;
wire \cpu|modified_datapath|myregfile|m~102_q ;
wire \cpu|modified_datapath|myregfile|m~54_q ;
wire \cpu|modified_datapath|myregfile|m~38_q ;
wire \cpu|modified_datapath|myregfile|m~22feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~22_q ;
wire \cpu|modified_datapath|myregfile|m~6_q ;
wire \cpu|modified_datapath|myregfile|m~216_combout ;
wire \cpu|modified_datapath|myregfile|m~70feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~70_q ;
wire \cpu|modified_datapath|myregfile|m~152_combout ;
wire \cpu|modified_datapath|myALU|Add0~25_sumout ;
wire \cpu|modified_datapath|datapath_result[6]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux9~0_combout ;
wire \cpu|ram_addr[6]~6_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu|modified_datapath|Mux10~0_combout ;
wire \cpu|modified_datapath|myregfile|m~117feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~117_q ;
wire \cpu|modified_datapath|myregfile|m~101feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~101_q ;
wire \cpu|modified_datapath|myregfile|m~85_q ;
wire \cpu|modified_datapath|myregfile|m~53_q ;
wire \cpu|modified_datapath|myregfile|m~21feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~21_q ;
wire \cpu|modified_datapath|myregfile|m~37_q ;
wire \cpu|modified_datapath|myregfile|m~5_q ;
wire \cpu|modified_datapath|myregfile|m~212_combout ;
wire \cpu|modified_datapath|myregfile|m~69_q ;
wire \cpu|modified_datapath|myregfile|m~148_combout ;
wire \cpu|modified_datapath|myALU|Add0~21_sumout ;
wire \cpu|modified_datapath|datapath_result[5]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux10~0_combout ;
wire \cpu|ram_addr[5]~5_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a13 ;
wire \cpu|controller_fsm|Decoder0~2_combout ;
wire \cpu|controller_fsm|states~79_combout ;
wire \cpu|controller_fsm|states.MOVimm1~q ;
wire \cpu|controller_fsm|WideOr1~0_combout ;
wire \cpu|modified_datapath|Mux11~0_combout ;
wire \cpu|modified_datapath|myregfile|m~84feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~84_q ;
wire \cpu|modified_datapath|myregfile|m~116feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~116_q ;
wire \cpu|modified_datapath|myregfile|m~100feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~100_q ;
wire \cpu|modified_datapath|myregfile|m~52_q ;
wire \cpu|modified_datapath|myregfile|m~36_q ;
wire \cpu|modified_datapath|myregfile|m~20_q ;
wire \cpu|modified_datapath|myregfile|m~4feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~4_q ;
wire \cpu|modified_datapath|myregfile|m~208_combout ;
wire \cpu|modified_datapath|myregfile|m~68feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~68_q ;
wire \cpu|modified_datapath|myregfile|m~144_combout ;
wire \cpu|modified_datapath|myALU|Add0~17_sumout ;
wire \cpu|modified_datapath|datapath_result[4]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux11~0_combout ;
wire \cpu|ram_addr[4]~4_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu|instr_reg_dec[4]~DUPLICATE_q ;
wire \cpu|modified_datapath|val_B[3]~4_combout ;
wire \cpu|modified_datapath|myALU|Add0~13_sumout ;
wire \cpu|modified_datapath|datapath_result[3]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux12~0_combout ;
wire \cpu|ram_addr[3]~3_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a12 ;
wire \cpu|controller_fsm|Decoder0~1_combout ;
wire \cpu|controller_fsm|states~64_combout ;
wire \cpu|controller_fsm|states.MOVreg1~q ;
wire \cpu|controller_fsm|WideOr5~1_combout ;
wire \cpu|instruction_decoder|Mux3~0_combout ;
wire \cpu|modified_datapath|Mux13~0_combout ;
wire \cpu|modified_datapath|myregfile|m~82feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~82_q ;
wire \cpu|modified_datapath|myregfile|m~98feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~98_q ;
wire \cpu|modified_datapath|myregfile|m~114feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~114_q ;
wire \cpu|modified_datapath|myregfile|m~50_q ;
wire \cpu|modified_datapath|myregfile|m~18_q ;
wire \cpu|modified_datapath|myregfile|m~34_q ;
wire \cpu|modified_datapath|myregfile|m~2_q ;
wire \cpu|modified_datapath|myregfile|m~200_combout ;
wire \cpu|modified_datapath|myregfile|m~66feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~66_q ;
wire \cpu|modified_datapath|myregfile|m~136_combout ;
wire \cpu|modified_datapath|myALU|Add0~9_sumout ;
wire \cpu|modified_datapath|datapath_result[2]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux13~0_combout ;
wire \cpu|ram_addr[2]~2_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu|modified_datapath|Mux14~0_combout ;
wire \cpu|modified_datapath|myregfile|m~113feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~113_q ;
wire \cpu|modified_datapath|myregfile|m~97_q ;
wire \cpu|modified_datapath|myregfile|m~17feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~17_q ;
wire \cpu|modified_datapath|myregfile|m~33_q ;
wire \cpu|modified_datapath|myregfile|m~49_q ;
wire \cpu|modified_datapath|myregfile|m~1feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~1_q ;
wire \cpu|modified_datapath|myregfile|m~196_combout ;
wire \cpu|modified_datapath|myregfile|m~81feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~81_q ;
wire \cpu|modified_datapath|myregfile|m~65feeder_combout ;
wire \cpu|modified_datapath|myregfile|m~65_q ;
wire \cpu|modified_datapath|myregfile|m~132_combout ;
wire \cpu|modified_datapath|myALU|Add0~5_sumout ;
wire \cpu|modified_datapath|datapath_result[1]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux14~0_combout ;
wire \cpu|ram_addr[1]~1_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a14 ;
wire \cpu|controller_fsm|states~71_combout ;
wire \cpu|controller_fsm|states.STR1~q ;
wire \cpu|controller_fsm|states~56_combout ;
wire \cpu|controller_fsm|states.STR2~q ;
wire \cpu|controller_fsm|states~48_combout ;
wire \cpu|controller_fsm|states.STR3~q ;
wire \cpu|controller_fsm|states~78_combout ;
wire \cpu|controller_fsm|states.STR4~q ;
wire \cpu|controller_fsm|states~72_combout ;
wire \cpu|controller_fsm|states.STR5~q ;
wire \cpu|controller_fsm|states~60_combout ;
wire \cpu|controller_fsm|states.STR6~q ;
wire \cpu|controller_fsm|states~49_combout ;
wire \cpu|controller_fsm|states.STR7~q ;
wire \cpu|controller_fsm|states~67_combout ;
wire \cpu|controller_fsm|states.STR8~q ;
wire \cpu|controller_fsm|WideOr1~combout ;
wire \cpu|controller_fsm|states.load_pc_state~q ;
wire \cpu|controller_fsm|states~68_combout ;
wire \cpu|controller_fsm|states.instruction_fetch_state~q ;
wire \cpu|controller_fsm|states~54_combout ;
wire \cpu|controller_fsm|states.store_ir_state~q ;
wire \cpu|controller_fsm|Selector0~0_combout ;
wire \cpu|controller_fsm|Selector0~1_combout ;
wire \cpu|controller_fsm|states.start_state~q ;
wire \cpu|ram_addr[0]~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a15 ;
wire \cpu|controller_fsm|states~70_combout ;
wire \cpu|controller_fsm|states.LDR1~q ;
wire \cpu|controller_fsm|states~55_combout ;
wire \cpu|controller_fsm|states.LDR2~q ;
wire \cpu|controller_fsm|states~47_combout ;
wire \cpu|controller_fsm|states.LDR3~q ;
wire \cpu|controller_fsm|states~77_combout ;
wire \cpu|controller_fsm|states.LDR4~q ;
wire \cpu|controller_fsm|states~66_combout ;
wire \cpu|controller_fsm|states.LDR5~q ;
wire \cpu|controller_fsm|ram_w_en~combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a11 ;
wire \cpu|instr_reg_dec[11]~DUPLICATE_q ;
wire \cpu|modified_datapath|myALU|Add0~1_sumout ;
wire \cpu|modified_datapath|datapath_result[0]~feeder_combout ;
wire \cpu|modified_datapath|myALU|Mux15~0_combout ;
wire [15:0] \cpu|instr_reg_dec ;
wire [15:0] \cpu|modified_datapath|datapath_result ;
wire [1:0] \cpu|controller_fsm|wb_sel ;
wire [7:0] \cpu|wire_pc ;
wire [15:0] \cpu|modified_datapath|A_out ;
wire [15:0] \cpu|modified_datapath|B_out ;
wire [7:0] \cpu|wire_DAR_out ;

wire [39:0] \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram|m_rtl_0|auto_generated|ram_block1a1  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram|m_rtl_0|auto_generated|ram_block1a2  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram|m_rtl_0|auto_generated|ram_block1a3  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram|m_rtl_0|auto_generated|ram_block1a4  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram|m_rtl_0|auto_generated|ram_block1a5  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram|m_rtl_0|auto_generated|ram_block1a6  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram|m_rtl_0|auto_generated|ram_block1a7  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ram|m_rtl_0|auto_generated|ram_block1a8  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ram|m_rtl_0|auto_generated|ram_block1a9  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ram|m_rtl_0|auto_generated|ram_block1a10  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ram|m_rtl_0|auto_generated|ram_block1a11  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ram|m_rtl_0|auto_generated|ram_block1a12  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ram|m_rtl_0|auto_generated|ram_block1a13  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ram|m_rtl_0|auto_generated|ram_block1a14  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ram|m_rtl_0|auto_generated|ram_block1a15  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \out[0]~output (
	.i(\cpu|modified_datapath|datapath_result [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \out[1]~output (
	.i(\cpu|modified_datapath|datapath_result [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \out[2]~output (
	.i(\cpu|modified_datapath|datapath_result [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \out[3]~output (
	.i(\cpu|modified_datapath|datapath_result [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \out[4]~output (
	.i(\cpu|modified_datapath|datapath_result [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \out[5]~output (
	.i(\cpu|modified_datapath|datapath_result [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \out[6]~output (
	.i(\cpu|modified_datapath|datapath_result [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \out[7]~output (
	.i(\cpu|modified_datapath|datapath_result [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \out[8]~output (
	.i(\cpu|modified_datapath|datapath_result [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
defparam \out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \out[9]~output (
	.i(\cpu|modified_datapath|datapath_result [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
defparam \out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \out[10]~output (
	.i(\cpu|modified_datapath|datapath_result [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
defparam \out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \out[11]~output (
	.i(\cpu|modified_datapath|datapath_result [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
defparam \out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \out[12]~output (
	.i(\cpu|modified_datapath|datapath_result [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
defparam \out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \out[13]~output (
	.i(\cpu|modified_datapath|datapath_result [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
defparam \out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \out[14]~output (
	.i(\cpu|modified_datapath|datapath_result [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
defparam \out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \out[15]~output (
	.i(\cpu|modified_datapath|datapath_result [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
defparam \out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \cpu|controller_fsm|states~69 (
// Equation(s):
// \cpu|controller_fsm|states~69_combout  = ( \cpu|controller_fsm|states.LDR5~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~69 .extended_lut = "off";
defparam \cpu|controller_fsm|states~69 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N14
dffeas \cpu|controller_fsm|states.LDR6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.LDR6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.LDR6 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.LDR6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( \cpu|wire_pc [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~2  = CARRY(( \cpu|wire_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|wire_pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \start_pc[0]~input (
	.i(start_pc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[0]~input_o ));
// synopsys translate_off
defparam \start_pc[0]~input .bus_hold = "false";
defparam \start_pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N13
dffeas \cpu|controller_fsm|states.clear_pc_state (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.clear_pc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.clear_pc_state .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.clear_pc_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \cpu|controller_fsm|WideOr16~0 (
// Equation(s):
// \cpu|controller_fsm|WideOr16~0_combout  = ( \cpu|controller_fsm|states.start_state~q  ) # ( !\cpu|controller_fsm|states.start_state~q  & ( (!\cpu|controller_fsm|states.clear_pc_state~q ) # (\cpu|controller_fsm|states.STR6~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|controller_fsm|states.STR6~q ),
	.datac(gnd),
	.datad(!\cpu|controller_fsm|states.clear_pc_state~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.start_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr16~0 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr16~0 .lut_mask = 64'hFF33FF33FFFFFFFF;
defparam \cpu|controller_fsm|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N32
dffeas \cpu|wire_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(\start_pc[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|controller_fsm|WideOr16~0_combout ),
	.ena(\cpu|controller_fsm|states.load_pc_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_pc[0] .is_wysiwyg = "true";
defparam \cpu|wire_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N33
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|wire_pc [1] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~6  = CARRY(( \cpu|wire_pc [1] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|wire_pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \start_pc[1]~input (
	.i(start_pc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[1]~input_o ));
// synopsys translate_off
defparam \start_pc[1]~input .bus_hold = "false";
defparam \start_pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N35
dffeas \cpu|wire_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(\start_pc[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|controller_fsm|WideOr16~0_combout ),
	.ena(\cpu|controller_fsm|states.load_pc_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_pc[1] .is_wysiwyg = "true";
defparam \cpu|wire_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|wire_pc [2] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~10  = CARRY(( \cpu|wire_pc [2] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|wire_pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \start_pc[2]~input (
	.i(start_pc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[2]~input_o ));
// synopsys translate_off
defparam \start_pc[2]~input .bus_hold = "false";
defparam \start_pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N38
dffeas \cpu|wire_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(\start_pc[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|controller_fsm|WideOr16~0_combout ),
	.ena(\cpu|controller_fsm|states.load_pc_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_pc[2] .is_wysiwyg = "true";
defparam \cpu|wire_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N39
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|wire_pc [3] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~14  = CARRY(( \cpu|wire_pc [3] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|wire_pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \start_pc[3]~input (
	.i(start_pc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[3]~input_o ));
// synopsys translate_off
defparam \start_pc[3]~input .bus_hold = "false";
defparam \start_pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N41
dffeas \cpu|wire_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(\start_pc[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|controller_fsm|WideOr16~0_combout ),
	.ena(\cpu|controller_fsm|states.load_pc_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_pc[3] .is_wysiwyg = "true";
defparam \cpu|wire_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|wire_pc [4] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~18  = CARRY(( \cpu|wire_pc [4] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|wire_pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \start_pc[4]~input (
	.i(start_pc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[4]~input_o ));
// synopsys translate_off
defparam \start_pc[4]~input .bus_hold = "false";
defparam \start_pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N44
dffeas \cpu|wire_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(\start_pc[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|controller_fsm|WideOr16~0_combout ),
	.ena(\cpu|controller_fsm|states.load_pc_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_pc[4] .is_wysiwyg = "true";
defparam \cpu|wire_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N4
dffeas \cpu|instr_reg_dec[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[4] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N45
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|wire_pc [5] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~22  = CARRY(( \cpu|wire_pc [5] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|wire_pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \start_pc[5]~input (
	.i(start_pc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[5]~input_o ));
// synopsys translate_off
defparam \start_pc[5]~input .bus_hold = "false";
defparam \start_pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N47
dffeas \cpu|wire_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(\start_pc[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|controller_fsm|WideOr16~0_combout ),
	.ena(\cpu|controller_fsm|states.load_pc_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_pc[5] .is_wysiwyg = "true";
defparam \cpu|wire_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N57
cyclonev_lcell_comb \cpu|controller_fsm|wb_sel[1] (
// Equation(s):
// \cpu|controller_fsm|wb_sel [1] = ( !\cpu|controller_fsm|states.MOVimm1~q  & ( !\cpu|controller_fsm|states.STR5~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|controller_fsm|states.STR5~q ),
	.datae(!\cpu|controller_fsm|states.MOVimm1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|wb_sel [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|wb_sel[1] .extended_lut = "off";
defparam \cpu|controller_fsm|wb_sel[1] .lut_mask = 64'hFF000000FF000000;
defparam \cpu|controller_fsm|wb_sel[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|wire_pc [6] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~26  = CARRY(( \cpu|wire_pc [6] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|wire_pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \start_pc[6]~input (
	.i(start_pc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[6]~input_o ));
// synopsys translate_off
defparam \start_pc[6]~input .bus_hold = "false";
defparam \start_pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N50
dffeas \cpu|wire_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(\start_pc[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|controller_fsm|WideOr16~0_combout ),
	.ena(\cpu|controller_fsm|states.load_pc_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_pc[6] .is_wysiwyg = "true";
defparam \cpu|wire_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N51
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|wire_pc [7] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|wire_pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \start_pc[7]~input (
	.i(start_pc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[7]~input_o ));
// synopsys translate_off
defparam \start_pc[7]~input .bus_hold = "false";
defparam \start_pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N53
dffeas \cpu|wire_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(\start_pc[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|controller_fsm|WideOr16~0_combout ),
	.ena(\cpu|controller_fsm|states.load_pc_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_pc[7] .is_wysiwyg = "true";
defparam \cpu|wire_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N18
cyclonev_lcell_comb \cpu|modified_datapath|Mux4~0 (
// Equation(s):
// \cpu|modified_datapath|Mux4~0_combout  = ( \cpu|controller_fsm|WideOr1~0_combout  & ( \ram|m_rtl_0|auto_generated|ram_block1a11  & ( !\cpu|controller_fsm|wb_sel [1] ) ) ) # ( !\cpu|controller_fsm|WideOr1~0_combout  & ( 
// \ram|m_rtl_0|auto_generated|ram_block1a11  & ( (\cpu|modified_datapath|datapath_result [11] & \cpu|controller_fsm|wb_sel [1]) ) ) ) # ( !\cpu|controller_fsm|WideOr1~0_combout  & ( !\ram|m_rtl_0|auto_generated|ram_block1a11  & ( 
// (\cpu|modified_datapath|datapath_result [11] & \cpu|controller_fsm|wb_sel [1]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|modified_datapath|datapath_result [11]),
	.datac(!\cpu|controller_fsm|wb_sel [1]),
	.datad(gnd),
	.datae(!\cpu|controller_fsm|WideOr1~0_combout ),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux4~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux4~0 .lut_mask = 64'h030300000303F0F0;
defparam \cpu|modified_datapath|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N9
cyclonev_lcell_comb \cpu|controller_fsm|Decoder0~0 (
// Equation(s):
// \cpu|controller_fsm|Decoder0~0_combout  = (\cpu|instr_reg_dec [15] & (\cpu|instr_reg_dec [13] & !\cpu|instr_reg_dec [14]))

	.dataa(!\cpu|instr_reg_dec [15]),
	.datab(gnd),
	.datac(!\cpu|instr_reg_dec [13]),
	.datad(!\cpu|instr_reg_dec [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|Decoder0~0 .extended_lut = "off";
defparam \cpu|controller_fsm|Decoder0~0 .lut_mask = 64'h0500050005000500;
defparam \cpu|controller_fsm|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N45
cyclonev_lcell_comb \cpu|controller_fsm|states~58 (
// Equation(s):
// \cpu|controller_fsm|states~58_combout  = ( \cpu|controller_fsm|states.start_state~q  & ( (!\cpu|instr_reg_dec [12] & (\cpu|instr_reg_dec[11]~DUPLICATE_q  & (\cpu|controller_fsm|Decoder0~0_combout  & \rst_n~input_o ))) ) )

	.dataa(!\cpu|instr_reg_dec [12]),
	.datab(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datac(!\cpu|controller_fsm|Decoder0~0_combout ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.start_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~58 .extended_lut = "off";
defparam \cpu|controller_fsm|states~58 .lut_mask = 64'h0000000000020002;
defparam \cpu|controller_fsm|states~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N47
dffeas \cpu|controller_fsm|states.CMP1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.CMP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.CMP1 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.CMP1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \cpu|controller_fsm|states~63 (
// Equation(s):
// \cpu|controller_fsm|states~63_combout  = (\rst_n~input_o  & \cpu|controller_fsm|states.CMP1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(!\cpu|controller_fsm|states.CMP1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~63 .extended_lut = "off";
defparam \cpu|controller_fsm|states~63 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|controller_fsm|states~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N59
dffeas \cpu|controller_fsm|states.CMP2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.CMP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.CMP2 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.CMP2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \cpu|controller_fsm|states~80 (
// Equation(s):
// \cpu|controller_fsm|states~80_combout  = (\rst_n~input_o  & \cpu|controller_fsm|states.CMP2~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.CMP2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~80 .extended_lut = "off";
defparam \cpu|controller_fsm|states~80 .lut_mask = 64'h0505050505050505;
defparam \cpu|controller_fsm|states~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N17
dffeas \cpu|controller_fsm|states.CMP3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.CMP3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.CMP3 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.CMP3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N30
cyclonev_lcell_comb \cpu|controller_fsm|states~61 (
// Equation(s):
// \cpu|controller_fsm|states~61_combout  = ( \cpu|instr_reg_dec[11]~DUPLICATE_q  & ( (\cpu|instr_reg_dec [12] & (\rst_n~input_o  & (\cpu|controller_fsm|states.start_state~q  & \cpu|controller_fsm|Decoder0~0_combout ))) ) )

	.dataa(!\cpu|instr_reg_dec [12]),
	.datab(!\rst_n~input_o ),
	.datac(!\cpu|controller_fsm|states.start_state~q ),
	.datad(!\cpu|controller_fsm|Decoder0~0_combout ),
	.datae(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~61 .extended_lut = "off";
defparam \cpu|controller_fsm|states~61 .lut_mask = 64'h0000000100000001;
defparam \cpu|controller_fsm|states~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N20
dffeas \cpu|controller_fsm|states.MVN1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller_fsm|states~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.MVN1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.MVN1 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.MVN1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N3
cyclonev_lcell_comb \cpu|controller_fsm|states~53 (
// Equation(s):
// \cpu|controller_fsm|states~53_combout  = (\rst_n~input_o  & \cpu|controller_fsm|states.MVN1~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|controller_fsm|states.MVN1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~53 .extended_lut = "off";
defparam \cpu|controller_fsm|states~53 .lut_mask = 64'h0055005500550055;
defparam \cpu|controller_fsm|states~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N5
dffeas \cpu|controller_fsm|states.MVN2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.MVN2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.MVN2 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.MVN2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \cpu|controller_fsm|states~73 (
// Equation(s):
// \cpu|controller_fsm|states~73_combout  = (\cpu|controller_fsm|states.MVN2~q  & \rst_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.MVN2~q ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~73 .extended_lut = "off";
defparam \cpu|controller_fsm|states~73 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|controller_fsm|states~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N26
dffeas \cpu|controller_fsm|states.MVN3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.MVN3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.MVN3 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.MVN3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \cpu|controller_fsm|states~50 (
// Equation(s):
// \cpu|controller_fsm|states~50_combout  = ( \cpu|controller_fsm|states.MOVreg1~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.MOVreg1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~50 .extended_lut = "off";
defparam \cpu|controller_fsm|states~50 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \cpu|controller_fsm|states.MOVreg2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.MOVreg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.MOVreg2 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.MOVreg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \cpu|controller_fsm|states~75 (
// Equation(s):
// \cpu|controller_fsm|states~75_combout  = ( \cpu|controller_fsm|states.MOVreg2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.MOVreg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~75 .extended_lut = "off";
defparam \cpu|controller_fsm|states~75 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N44
dffeas \cpu|controller_fsm|states.MOVreg3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller_fsm|states~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.MOVreg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.MOVreg3 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.MOVreg3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N36
cyclonev_lcell_comb \cpu|controller_fsm|states~59 (
// Equation(s):
// \cpu|controller_fsm|states~59_combout  = ( \cpu|controller_fsm|Decoder0~0_combout  & ( (\cpu|controller_fsm|states.start_state~q  & (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (\cpu|instr_reg_dec [12] & \rst_n~input_o ))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datac(!\cpu|instr_reg_dec [12]),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~59 .extended_lut = "off";
defparam \cpu|controller_fsm|states~59 .lut_mask = 64'h0000000000040004;
defparam \cpu|controller_fsm|states~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N38
dffeas \cpu|controller_fsm|states.AND1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.AND1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.AND1 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.AND1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \cpu|controller_fsm|states~62 (
// Equation(s):
// \cpu|controller_fsm|states~62_combout  = (\rst_n~input_o  & \cpu|controller_fsm|states.AND1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(!\cpu|controller_fsm|states.AND1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~62 .extended_lut = "off";
defparam \cpu|controller_fsm|states~62 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|controller_fsm|states~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N17
dffeas \cpu|controller_fsm|states.AND2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.AND2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.AND2 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.AND2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \cpu|controller_fsm|states~52 (
// Equation(s):
// \cpu|controller_fsm|states~52_combout  = ( \cpu|controller_fsm|states.AND2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.AND2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~52 .extended_lut = "off";
defparam \cpu|controller_fsm|states~52 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N35
dffeas \cpu|controller_fsm|states.AND3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.AND3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.AND3 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.AND3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \cpu|controller_fsm|states~74 (
// Equation(s):
// \cpu|controller_fsm|states~74_combout  = (\cpu|controller_fsm|states.AND3~q  & \rst_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.AND3~q ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~74 .extended_lut = "off";
defparam \cpu|controller_fsm|states~74 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|controller_fsm|states~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N47
dffeas \cpu|controller_fsm|states.AND4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.AND4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.AND4 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.AND4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N42
cyclonev_lcell_comb \cpu|controller_fsm|states~57 (
// Equation(s):
// \cpu|controller_fsm|states~57_combout  = ( \cpu|controller_fsm|Decoder0~0_combout  & ( (!\cpu|instr_reg_dec [12] & (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (\cpu|controller_fsm|states.start_state~q  & \rst_n~input_o ))) ) )

	.dataa(!\cpu|instr_reg_dec [12]),
	.datab(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datac(!\cpu|controller_fsm|states.start_state~q ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~57 .extended_lut = "off";
defparam \cpu|controller_fsm|states~57 .lut_mask = 64'h0000000000080008;
defparam \cpu|controller_fsm|states~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N44
dffeas \cpu|controller_fsm|states.ADD1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.ADD1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.ADD1 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.ADD1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N21
cyclonev_lcell_comb \cpu|controller_fsm|states~65 (
// Equation(s):
// \cpu|controller_fsm|states~65_combout  = ( \rst_n~input_o  & ( \cpu|controller_fsm|states.ADD1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst_n~input_o ),
	.dataf(!\cpu|controller_fsm|states.ADD1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~65 .extended_lut = "off";
defparam \cpu|controller_fsm|states~65 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|controller_fsm|states~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N14
dffeas \cpu|controller_fsm|states.ADD2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller_fsm|states~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.ADD2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.ADD2 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.ADD2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \cpu|controller_fsm|states~51 (
// Equation(s):
// \cpu|controller_fsm|states~51_combout  = ( \cpu|controller_fsm|states.ADD2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.ADD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~51 .extended_lut = "off";
defparam \cpu|controller_fsm|states~51 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N41
dffeas \cpu|controller_fsm|states.ADD3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.ADD3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.ADD3 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.ADD3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \cpu|controller_fsm|states~76 (
// Equation(s):
// \cpu|controller_fsm|states~76_combout  = ( \cpu|controller_fsm|states.ADD3~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.ADD3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~76 .extended_lut = "off";
defparam \cpu|controller_fsm|states~76 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N56
dffeas \cpu|controller_fsm|states.ADD4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller_fsm|states~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.ADD4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.ADD4 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.ADD4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \cpu|controller_fsm|WideOr5~0 (
// Equation(s):
// \cpu|controller_fsm|WideOr5~0_combout  = ( !\cpu|controller_fsm|states.AND4~q  & ( !\cpu|controller_fsm|states.ADD4~q  & ( (!\cpu|controller_fsm|states.MVN3~q  & (!\cpu|controller_fsm|states.MOVreg3~q  & !\cpu|controller_fsm|states.STR5~q )) ) ) )

	.dataa(!\cpu|controller_fsm|states.MVN3~q ),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.MOVreg3~q ),
	.datad(!\cpu|controller_fsm|states.STR5~q ),
	.datae(!\cpu|controller_fsm|states.AND4~q ),
	.dataf(!\cpu|controller_fsm|states.ADD4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr5~0 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr5~0 .lut_mask = 64'hA000000000000000;
defparam \cpu|controller_fsm|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N31
dffeas \cpu|instr_reg_dec[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[3] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N57
cyclonev_lcell_comb \cpu|controller_fsm|WideOr12 (
// Equation(s):
// \cpu|controller_fsm|WideOr12~combout  = ( \cpu|controller_fsm|states.ADD2~q  & ( \cpu|controller_fsm|states.MOVreg1~q  ) ) # ( !\cpu|controller_fsm|states.ADD2~q  & ( \cpu|controller_fsm|states.MOVreg1~q  ) ) # ( \cpu|controller_fsm|states.ADD2~q  & ( 
// !\cpu|controller_fsm|states.MOVreg1~q  ) ) # ( !\cpu|controller_fsm|states.ADD2~q  & ( !\cpu|controller_fsm|states.MOVreg1~q  & ( (((\cpu|controller_fsm|states.AND2~q ) # (\cpu|controller_fsm|states.CMP2~q )) # (\cpu|controller_fsm|states.STR6~q )) # 
// (\cpu|controller_fsm|states.MVN1~q ) ) ) )

	.dataa(!\cpu|controller_fsm|states.MVN1~q ),
	.datab(!\cpu|controller_fsm|states.STR6~q ),
	.datac(!\cpu|controller_fsm|states.CMP2~q ),
	.datad(!\cpu|controller_fsm|states.AND2~q ),
	.datae(!\cpu|controller_fsm|states.ADD2~q ),
	.dataf(!\cpu|controller_fsm|states.MOVreg1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr12 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr12 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|controller_fsm|WideOr12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N23
dffeas \cpu|modified_datapath|B_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[11] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \cpu|modified_datapath|val_B[12]~19 (
// Equation(s):
// \cpu|modified_datapath|val_B[12]~19_combout  = ( \cpu|modified_datapath|B_out [11] & ( (\cpu|instr_reg_dec [3] & (!\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q ))) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|instr_reg_dec [4]),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|B_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[12]~19 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[12]~19 .lut_mask = 64'h0000000040004000;
defparam \cpu|modified_datapath|val_B[12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N12
cyclonev_lcell_comb \cpu|controller_fsm|WideOr11 (
// Equation(s):
// \cpu|controller_fsm|WideOr11~combout  = ( \cpu|controller_fsm|states.LDR2~q  ) # ( !\cpu|controller_fsm|states.LDR2~q  & ( (((\cpu|controller_fsm|states.CMP1~q ) # (\cpu|controller_fsm|states.STR2~q )) # (\cpu|controller_fsm|states.ADD1~q )) # 
// (\cpu|controller_fsm|states.AND1~q ) ) )

	.dataa(!\cpu|controller_fsm|states.AND1~q ),
	.datab(!\cpu|controller_fsm|states.ADD1~q ),
	.datac(!\cpu|controller_fsm|states.STR2~q ),
	.datad(!\cpu|controller_fsm|states.CMP1~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr11 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr11 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \cpu|controller_fsm|WideOr11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N13
dffeas \cpu|modified_datapath|A_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[15] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N6
cyclonev_lcell_comb \cpu|modified_datapath|val_A[15]~1 (
// Equation(s):
// \cpu|modified_datapath|val_A[15]~1_combout  = ( !\cpu|controller_fsm|states.STR7~q  & ( \cpu|modified_datapath|A_out [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|A_out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_A[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_A[15]~1 .extended_lut = "off";
defparam \cpu|modified_datapath|val_A[15]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|modified_datapath|val_A[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \cpu|modified_datapath|Mux15~0 (
// Equation(s):
// \cpu|modified_datapath|Mux15~0_combout  = ( \cpu|controller_fsm|WideOr1~0_combout  & ( \ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\cpu|controller_fsm|wb_sel [1]) # (\cpu|wire_pc [0]) ) ) ) # ( !\cpu|controller_fsm|WideOr1~0_combout  & ( 
// \ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\cpu|controller_fsm|wb_sel [1] & (\cpu|instr_reg_dec[0]~DUPLICATE_q )) # (\cpu|controller_fsm|wb_sel [1] & ((\cpu|modified_datapath|datapath_result [0]))) ) ) ) # ( 
// \cpu|controller_fsm|WideOr1~0_combout  & ( !\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\cpu|wire_pc [0] & \cpu|controller_fsm|wb_sel [1]) ) ) ) # ( !\cpu|controller_fsm|WideOr1~0_combout  & ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\cpu|controller_fsm|wb_sel [1] & (\cpu|instr_reg_dec[0]~DUPLICATE_q )) # (\cpu|controller_fsm|wb_sel [1] & ((\cpu|modified_datapath|datapath_result [0]))) ) ) )

	.dataa(!\cpu|instr_reg_dec[0]~DUPLICATE_q ),
	.datab(!\cpu|modified_datapath|datapath_result [0]),
	.datac(!\cpu|wire_pc [0]),
	.datad(!\cpu|controller_fsm|wb_sel [1]),
	.datae(!\cpu|controller_fsm|WideOr1~0_combout ),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux15~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux15~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \cpu|modified_datapath|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N57
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~80feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~80feeder_combout  = ( \cpu|modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~80feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N58
dffeas \cpu|modified_datapath|myregfile|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~80 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \cpu|controller_fsm|WideOr1~1 (
// Equation(s):
// \cpu|controller_fsm|WideOr1~1_combout  = ( !\cpu|controller_fsm|states.AND4~q  & ( !\cpu|controller_fsm|states.MOVimm1~q  & ( (!\cpu|controller_fsm|states.ADD4~q  & (!\cpu|controller_fsm|states.MOVreg3~q  & !\cpu|controller_fsm|states.MVN3~q )) ) ) )

	.dataa(!\cpu|controller_fsm|states.ADD4~q ),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.MOVreg3~q ),
	.datad(!\cpu|controller_fsm|states.MVN3~q ),
	.datae(!\cpu|controller_fsm|states.AND4~q ),
	.dataf(!\cpu|controller_fsm|states.MOVimm1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr1~1 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr1~1 .lut_mask = 64'hA000000000000000;
defparam \cpu|controller_fsm|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \cpu|instr_reg_dec[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N7
dffeas \cpu|instr_reg_dec[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[9] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \cpu|instruction_decoder|Mux4~0 (
// Equation(s):
// \cpu|instruction_decoder|Mux4~0_combout  = ( \cpu|controller_fsm|WideOr5~0_combout  & ( (!\cpu|controller_fsm|WideOr5~1_combout  & (\cpu|instr_reg_dec[1]~DUPLICATE_q )) # (\cpu|controller_fsm|WideOr5~1_combout  & ((\cpu|instr_reg_dec [9]))) ) ) # ( 
// !\cpu|controller_fsm|WideOr5~0_combout  & ( \cpu|instr_reg_dec [6] ) )

	.dataa(!\cpu|instr_reg_dec [6]),
	.datab(!\cpu|instr_reg_dec[1]~DUPLICATE_q ),
	.datac(!\cpu|instr_reg_dec [9]),
	.datad(!\cpu|controller_fsm|WideOr5~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|instruction_decoder|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|instruction_decoder|Mux4~0 .extended_lut = "off";
defparam \cpu|instruction_decoder|Mux4~0 .lut_mask = 64'h55555555330F330F;
defparam \cpu|instruction_decoder|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~259 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~259_combout  = ( \cpu|instruction_decoder|Mux3~0_combout  & ( (!\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|instruction_decoder|Mux4~0_combout  & ((!\cpu|controller_fsm|WideOr1~1_combout ) # 
// (\cpu|controller_fsm|states.CMP3~q )))) ) )

	.dataa(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datab(!\cpu|controller_fsm|WideOr1~1_combout ),
	.datac(!\cpu|instruction_decoder|Mux4~0_combout ),
	.datad(!\cpu|controller_fsm|states.CMP3~q ),
	.datae(gnd),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~259 .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~259 .lut_mask = 64'h00000000080A080A;
defparam \cpu|modified_datapath|myregfile|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N19
dffeas \cpu|modified_datapath|myregfile|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~96 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~112feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~112feeder_combout  = ( \cpu|modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~112feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~257 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~257_combout  = ( \cpu|instruction_decoder|Mux4~0_combout  & ( (\cpu|instruction_decoder|Mux3~0_combout  & (\cpu|instruction_decoder|Mux5~0_combout  & ((!\cpu|controller_fsm|WideOr1~1_combout ) # 
// (\cpu|controller_fsm|states.CMP3~q )))) ) )

	.dataa(!\cpu|controller_fsm|states.CMP3~q ),
	.datab(!\cpu|controller_fsm|WideOr1~1_combout ),
	.datac(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~257 .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~257 .lut_mask = 64'h0000000D0000000D;
defparam \cpu|modified_datapath|myregfile|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N19
dffeas \cpu|modified_datapath|myregfile|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~112 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~16feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~16feeder_combout  = ( \cpu|modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~16feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~260 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~260_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & (\cpu|instruction_decoder|Mux5~0_combout  & ((!\cpu|controller_fsm|WideOr1~1_combout ) # 
// (\cpu|controller_fsm|states.CMP3~q )))) ) )

	.dataa(!\cpu|controller_fsm|states.CMP3~q ),
	.datab(!\cpu|controller_fsm|WideOr1~1_combout ),
	.datac(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|instruction_decoder|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~260 .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~260 .lut_mask = 64'h00D000D000000000;
defparam \cpu|modified_datapath|myregfile|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N32
dffeas \cpu|modified_datapath|myregfile|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~16 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~261 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~261_combout  = ( !\cpu|instruction_decoder|Mux3~0_combout  & ( (\cpu|instruction_decoder|Mux4~0_combout  & (\cpu|instruction_decoder|Mux5~0_combout  & ((!\cpu|controller_fsm|WideOr1~1_combout ) # 
// (\cpu|controller_fsm|states.CMP3~q )))) ) )

	.dataa(!\cpu|controller_fsm|states.CMP3~q ),
	.datab(!\cpu|instruction_decoder|Mux4~0_combout ),
	.datac(!\cpu|controller_fsm|WideOr1~1_combout ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~261 .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~261 .lut_mask = 64'h0031003100000000;
defparam \cpu|modified_datapath|myregfile|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N49
dffeas \cpu|modified_datapath|myregfile|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~48 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N27
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~263 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~263_combout  = ( !\cpu|instruction_decoder|Mux5~0_combout  & ( !\cpu|instruction_decoder|Mux3~0_combout  & ( (\cpu|instruction_decoder|Mux4~0_combout  & ((!\cpu|controller_fsm|WideOr1~1_combout ) # 
// (\cpu|controller_fsm|states.CMP3~q ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|controller_fsm|states.CMP3~q ),
	.datac(!\cpu|controller_fsm|WideOr1~1_combout ),
	.datad(!\cpu|instruction_decoder|Mux4~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux5~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~263 .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~263 .lut_mask = 64'h00F3000000000000;
defparam \cpu|modified_datapath|myregfile|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N29
dffeas \cpu|modified_datapath|myregfile|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~32 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~262 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~262_combout  = ( !\cpu|instruction_decoder|Mux3~0_combout  & ( (!\cpu|instruction_decoder|Mux4~0_combout  & (!\cpu|instruction_decoder|Mux5~0_combout  & ((!\cpu|controller_fsm|WideOr1~1_combout ) # 
// (\cpu|controller_fsm|states.CMP3~q )))) ) )

	.dataa(!\cpu|instruction_decoder|Mux4~0_combout ),
	.datab(!\cpu|controller_fsm|WideOr1~1_combout ),
	.datac(!\cpu|controller_fsm|states.CMP3~q ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~262 .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~262 .lut_mask = 64'h8A008A0000000000;
defparam \cpu|modified_datapath|myregfile|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N25
dffeas \cpu|modified_datapath|myregfile|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~0 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~192 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~192_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~0_q  & !\cpu|instruction_decoder|Mux3~0_combout )))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout )) # (\cpu|modified_datapath|myregfile|m~16_q )))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & 
// (((\cpu|modified_datapath|myregfile|m~32_q  & !\cpu|instruction_decoder|Mux3~0_combout )))) # (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout )) # (\cpu|modified_datapath|myregfile|m~48_q )))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~16_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~48_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~32_q ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~192 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~192 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu|modified_datapath|myregfile|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~64feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~64feeder_combout  = ( \cpu|modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~64feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~258 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~258_combout  = ( \cpu|instruction_decoder|Mux3~0_combout  & ( (!\cpu|instruction_decoder|Mux4~0_combout  & (!\cpu|instruction_decoder|Mux5~0_combout  & ((!\cpu|controller_fsm|WideOr1~1_combout ) # 
// (\cpu|controller_fsm|states.CMP3~q )))) ) )

	.dataa(!\cpu|controller_fsm|WideOr1~1_combout ),
	.datab(!\cpu|instruction_decoder|Mux4~0_combout ),
	.datac(!\cpu|controller_fsm|states.CMP3~q ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~258 .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~258 .lut_mask = 64'h000000008C008C00;
defparam \cpu|modified_datapath|myregfile|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N28
dffeas \cpu|modified_datapath|myregfile|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~64 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~128 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~128_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~192_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// (((!\cpu|modified_datapath|myregfile|m~192_combout  & ((\cpu|modified_datapath|myregfile|m~64_q ))) # (\cpu|modified_datapath|myregfile|m~192_combout  & (\cpu|modified_datapath|myregfile|m~80_q ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~192_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|modified_datapath|myregfile|m~192_combout  & (\cpu|modified_datapath|myregfile|m~96_q )) # 
// (\cpu|modified_datapath|myregfile|m~192_combout  & ((\cpu|modified_datapath|myregfile|m~112_q )))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~80_q ),
	.datab(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~96_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~112_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~192_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~128 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~128 .lut_mask = 64'h03030303DDDDCCFF;
defparam \cpu|modified_datapath|myregfile|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \cpu|modified_datapath|B_out[0]~feeder (
// Equation(s):
// \cpu|modified_datapath|B_out[0]~feeder_combout  = ( \cpu|modified_datapath|myregfile|m~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myregfile|m~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|B_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[0]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|B_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|B_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N1
dffeas \cpu|modified_datapath|B_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|B_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \cpu|modified_datapath|myshifter|Mux0~0 (
// Equation(s):
// \cpu|modified_datapath|myshifter|Mux0~0_combout  = ( \cpu|modified_datapath|B_out[0]~DUPLICATE_q  & ( (!\cpu|instr_reg_dec [3] & (((\cpu|modified_datapath|B_out [15] & !\cpu|instr_reg_dec[4]~DUPLICATE_q )))) # (\cpu|instr_reg_dec [3] & 
// (((\cpu|instr_reg_dec[4]~DUPLICATE_q )) # (\cpu|modified_datapath|B_out [14]))) ) ) # ( !\cpu|modified_datapath|B_out[0]~DUPLICATE_q  & ( (!\cpu|instr_reg_dec[4]~DUPLICATE_q  & ((!\cpu|instr_reg_dec [3] & ((\cpu|modified_datapath|B_out [15]))) # 
// (\cpu|instr_reg_dec [3] & (\cpu|modified_datapath|B_out [14])))) ) )

	.dataa(!\cpu|modified_datapath|B_out [14]),
	.datab(!\cpu|modified_datapath|B_out [15]),
	.datac(!\cpu|instr_reg_dec [3]),
	.datad(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|B_out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myshifter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myshifter|Mux0~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myshifter|Mux0~0 .lut_mask = 64'h35003500350F350F;
defparam \cpu|modified_datapath|myshifter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N38
dffeas \cpu|modified_datapath|A_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[14] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N2
dffeas \cpu|modified_datapath|A_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[13] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \cpu|modified_datapath|Mux3~0 (
// Equation(s):
// \cpu|modified_datapath|Mux3~0_combout  = ( \cpu|controller_fsm|WideOr1~0_combout  & ( \ram|m_rtl_0|auto_generated|ram_block1a12  & ( !\cpu|controller_fsm|wb_sel [1] ) ) ) # ( !\cpu|controller_fsm|WideOr1~0_combout  & ( 
// \ram|m_rtl_0|auto_generated|ram_block1a12  & ( (\cpu|controller_fsm|wb_sel [1] & \cpu|modified_datapath|datapath_result [12]) ) ) ) # ( !\cpu|controller_fsm|WideOr1~0_combout  & ( !\ram|m_rtl_0|auto_generated|ram_block1a12  & ( (\cpu|controller_fsm|wb_sel 
// [1] & \cpu|modified_datapath|datapath_result [12]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|controller_fsm|wb_sel [1]),
	.datac(!\cpu|modified_datapath|datapath_result [12]),
	.datad(gnd),
	.datae(!\cpu|controller_fsm|WideOr1~0_combout ),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux3~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux3~0 .lut_mask = 64'h030300000303CCCC;
defparam \cpu|modified_datapath|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N20
dffeas \cpu|modified_datapath|myregfile|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~92 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~108feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~108feeder_combout  = ( \cpu|modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~108feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N32
dffeas \cpu|modified_datapath|myregfile|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~108 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~124feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~124feeder_combout  = ( \cpu|modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~124feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N1
dffeas \cpu|modified_datapath|myregfile|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~124 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N38
dffeas \cpu|modified_datapath|myregfile|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~60 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~28feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~28feeder_combout  = ( \cpu|modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~28feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N31
dffeas \cpu|modified_datapath|myregfile|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~28 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N33
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~44feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~44feeder_combout  = ( \cpu|modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~44feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N35
dffeas \cpu|modified_datapath|myregfile|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~44 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~12feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~12feeder_combout  = ( \cpu|modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~12feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N8
dffeas \cpu|modified_datapath|myregfile|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~12 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~240 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~240_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~12_q ))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~28_q )))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~44_q ))) # (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~60_q )))) # 
// (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~60_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~28_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~44_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~240 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~240 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cpu|modified_datapath|myregfile|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~76feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~76feeder_combout  = ( \cpu|modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~76feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N58
dffeas \cpu|modified_datapath|myregfile|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~76 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~176 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~176_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~240_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// (((!\cpu|modified_datapath|myregfile|m~240_combout  & ((\cpu|modified_datapath|myregfile|m~76_q ))) # (\cpu|modified_datapath|myregfile|m~240_combout  & (\cpu|modified_datapath|myregfile|m~92_q ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~240_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~240_combout  & (\cpu|modified_datapath|myregfile|m~108_q )) # 
// (\cpu|modified_datapath|myregfile|m~240_combout  & ((\cpu|modified_datapath|myregfile|m~124_q )))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~92_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~108_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~124_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~240_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~176 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~176 .lut_mask = 64'h05050505BBBBAAFF;
defparam \cpu|modified_datapath|myregfile|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N50
dffeas \cpu|modified_datapath|A_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[12] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N32
dffeas \cpu|modified_datapath|B_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[10] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \cpu|modified_datapath|val_B[11]~17 (
// Equation(s):
// \cpu|modified_datapath|val_B[11]~17_combout  = ( !\cpu|controller_fsm|states.STR3~q  & ( (\cpu|instr_reg_dec [3] & (!\cpu|instr_reg_dec [4] & (\cpu|modified_datapath|B_out [10] & !\cpu|controller_fsm|states.LDR3~q ))) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|instr_reg_dec [4]),
	.datac(!\cpu|modified_datapath|B_out [10]),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[11]~17 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[11]~17 .lut_mask = 64'h0400040000000000;
defparam \cpu|modified_datapath|val_B[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N14
dffeas \cpu|modified_datapath|B_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[12] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \cpu|modified_datapath|val_B[11]~18 (
// Equation(s):
// \cpu|modified_datapath|val_B[11]~18_combout  = ( \cpu|modified_datapath|B_out [12] & ( \cpu|modified_datapath|B_out [11] & ( (!\cpu|controller_fsm|states.STR3~q  & (!\cpu|controller_fsm|states.LDR3~q  & ((!\cpu|instr_reg_dec [3]) # (\cpu|instr_reg_dec 
// [4])))) ) ) ) # ( !\cpu|modified_datapath|B_out [12] & ( \cpu|modified_datapath|B_out [11] & ( (!\cpu|instr_reg_dec [3] & (!\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q ))) ) ) ) # ( 
// \cpu|modified_datapath|B_out [12] & ( !\cpu|modified_datapath|B_out [11] & ( (\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q )) ) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|instr_reg_dec [4]),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(!\cpu|modified_datapath|B_out [12]),
	.dataf(!\cpu|modified_datapath|B_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[11]~18 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[11]~18 .lut_mask = 64'h000030008000B000;
defparam \cpu|modified_datapath|val_B[11]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N33
cyclonev_lcell_comb \cpu|modified_datapath|val_B[11]~30 (
// Equation(s):
// \cpu|modified_datapath|val_B[11]~30_combout  = ( \cpu|modified_datapath|val_B[11]~18_combout  ) # ( !\cpu|modified_datapath|val_B[11]~18_combout  & ( \cpu|modified_datapath|val_B[11]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|val_B[11]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_B[11]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[11]~30 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[11]~30 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cpu|modified_datapath|val_B[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N9
cyclonev_lcell_comb \cpu|modified_datapath|val_B[10]~15 (
// Equation(s):
// \cpu|modified_datapath|val_B[10]~15_combout  = ( \cpu|modified_datapath|B_out [9] & ( (\cpu|instr_reg_dec [3] & (!\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q ))) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|instr_reg_dec [4]),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|B_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[10]~15 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[10]~15 .lut_mask = 64'h0000000040004000;
defparam \cpu|modified_datapath|val_B[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N21
cyclonev_lcell_comb \cpu|modified_datapath|val_B[10]~16 (
// Equation(s):
// \cpu|modified_datapath|val_B[10]~16_combout  = ( \cpu|modified_datapath|B_out [11] & ( \cpu|modified_datapath|B_out [10] & ( (!\cpu|controller_fsm|states.LDR3~q  & (!\cpu|controller_fsm|states.STR3~q  & ((!\cpu|instr_reg_dec [3]) # (\cpu|instr_reg_dec 
// [4])))) ) ) ) # ( !\cpu|modified_datapath|B_out [11] & ( \cpu|modified_datapath|B_out [10] & ( (!\cpu|instr_reg_dec [3] & (!\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q ))) ) ) ) # ( 
// \cpu|modified_datapath|B_out [11] & ( !\cpu|modified_datapath|B_out [10] & ( (\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q )) ) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|instr_reg_dec [4]),
	.datac(!\cpu|controller_fsm|states.LDR3~q ),
	.datad(!\cpu|controller_fsm|states.STR3~q ),
	.datae(!\cpu|modified_datapath|B_out [11]),
	.dataf(!\cpu|modified_datapath|B_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[10]~16 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[10]~16 .lut_mask = 64'h000030008000B000;
defparam \cpu|modified_datapath|val_B[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N27
cyclonev_lcell_comb \cpu|modified_datapath|val_B[10]~29 (
// Equation(s):
// \cpu|modified_datapath|val_B[10]~29_combout  = (\cpu|modified_datapath|val_B[10]~16_combout ) # (\cpu|modified_datapath|val_B[10]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|val_B[10]~15_combout ),
	.datad(!\cpu|modified_datapath|val_B[10]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[10]~29 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[10]~29 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \cpu|modified_datapath|val_B[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N26
dffeas \cpu|modified_datapath|A_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[9] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N9
cyclonev_lcell_comb \cpu|modified_datapath|Mux8~0 (
// Equation(s):
// \cpu|modified_datapath|Mux8~0_combout  = ( \cpu|instr_reg_dec [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a7  & ( (!\cpu|controller_fsm|wb_sel [1]) # ((!\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|modified_datapath|datapath_result [7])) # 
// (\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|wire_pc [7])))) ) ) ) # ( !\cpu|instr_reg_dec [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a7  & ( (!\cpu|controller_fsm|wb_sel [1] & (((\cpu|controller_fsm|WideOr1~0_combout )))) # 
// (\cpu|controller_fsm|wb_sel [1] & ((!\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|modified_datapath|datapath_result [7])) # (\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|wire_pc [7]))))) ) ) ) # ( \cpu|instr_reg_dec [7] & ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a7  & ( (!\cpu|controller_fsm|wb_sel [1] & (((!\cpu|controller_fsm|WideOr1~0_combout )))) # (\cpu|controller_fsm|wb_sel [1] & ((!\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|modified_datapath|datapath_result [7])) 
// # (\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|wire_pc [7]))))) ) ) ) # ( !\cpu|instr_reg_dec [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a7  & ( (\cpu|controller_fsm|wb_sel [1] & ((!\cpu|controller_fsm|WideOr1~0_combout  & 
// (\cpu|modified_datapath|datapath_result [7])) # (\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|wire_pc [7]))))) ) ) )

	.dataa(!\cpu|controller_fsm|wb_sel [1]),
	.datab(!\cpu|modified_datapath|datapath_result [7]),
	.datac(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datad(!\cpu|wire_pc [7]),
	.datae(!\cpu|instr_reg_dec [7]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux8~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux8~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \cpu|modified_datapath|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~87feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~87feeder_combout  = ( \cpu|modified_datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~87feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N37
dffeas \cpu|modified_datapath|myregfile|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~87 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N45
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~103feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~103feeder_combout  = ( \cpu|modified_datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~103feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N46
dffeas \cpu|modified_datapath|myregfile|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~103 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~23feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~23feeder_combout  = ( \cpu|modified_datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~23feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N25
dffeas \cpu|modified_datapath|myregfile|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~23 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N10
dffeas \cpu|modified_datapath|myregfile|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~39 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N50
dffeas \cpu|modified_datapath|myregfile|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~55 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N15
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~7feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~7feeder_combout  = \cpu|modified_datapath|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~7feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~7feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|modified_datapath|myregfile|m~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N17
dffeas \cpu|modified_datapath|myregfile|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~7 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~220 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~220_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~7_q  & ((!\cpu|instruction_decoder|Mux3~0_combout )))))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & ((((\cpu|instruction_decoder|Mux3~0_combout ))) # (\cpu|modified_datapath|myregfile|m~23_q ))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux5~0_combout  & 
// (((\cpu|modified_datapath|myregfile|m~39_q  & ((!\cpu|instruction_decoder|Mux3~0_combout )))))) # (\cpu|instruction_decoder|Mux5~0_combout  & ((((\cpu|instruction_decoder|Mux3~0_combout ) # (\cpu|modified_datapath|myregfile|m~55_q ))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~23_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~39_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~55_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~220 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~220 .lut_mask = 64'h1B1B0A5F55555555;
defparam \cpu|modified_datapath|myregfile|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~119feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~119feeder_combout  = ( \cpu|modified_datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~119feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N28
dffeas \cpu|modified_datapath|myregfile|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~119 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N45
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~71feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~71feeder_combout  = ( \cpu|modified_datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~71feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N47
dffeas \cpu|modified_datapath|myregfile|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~71 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~156 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~156_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~220_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// ((!\cpu|modified_datapath|myregfile|m~220_combout  & (((\cpu|modified_datapath|myregfile|m~71_q )))) # (\cpu|modified_datapath|myregfile|m~220_combout  & (\cpu|modified_datapath|myregfile|m~87_q )))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~220_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~220_combout  & (\cpu|modified_datapath|myregfile|m~103_q )) # 
// (\cpu|modified_datapath|myregfile|m~220_combout  & ((\cpu|modified_datapath|myregfile|m~119_q )))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~87_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~103_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~220_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~119_q ),
	.datag(!\cpu|modified_datapath|myregfile|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~156 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~156 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \cpu|modified_datapath|myregfile|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N37
dffeas \cpu|modified_datapath|B_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[7] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N15
cyclonev_lcell_comb \cpu|modified_datapath|val_B[8]~11 (
// Equation(s):
// \cpu|modified_datapath|val_B[8]~11_combout  = ( !\cpu|controller_fsm|states.STR3~q  & ( (\cpu|instr_reg_dec [3] & (\cpu|modified_datapath|B_out [7] & (!\cpu|instr_reg_dec [4] & !\cpu|controller_fsm|states.LDR3~q ))) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|modified_datapath|B_out [7]),
	.datac(!\cpu|instr_reg_dec [4]),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[8]~11 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[8]~11 .lut_mask = 64'h1000100000000000;
defparam \cpu|modified_datapath|val_B[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N23
dffeas \cpu|modified_datapath|B_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[8] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N15
cyclonev_lcell_comb \cpu|modified_datapath|val_B[8]~12 (
// Equation(s):
// \cpu|modified_datapath|val_B[8]~12_combout  = ( \cpu|instr_reg_dec[4]~DUPLICATE_q  & ( \cpu|instr_reg_dec [3] & ( (\cpu|modified_datapath|B_out [9] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q )) ) ) ) # ( 
// \cpu|instr_reg_dec[4]~DUPLICATE_q  & ( !\cpu|instr_reg_dec [3] & ( (\cpu|modified_datapath|B_out [9] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q )) ) ) ) # ( !\cpu|instr_reg_dec[4]~DUPLICATE_q  & ( !\cpu|instr_reg_dec [3] & 
// ( (!\cpu|controller_fsm|states.LDR3~q  & (!\cpu|controller_fsm|states.STR3~q  & \cpu|modified_datapath|B_out [8])) ) ) )

	.dataa(!\cpu|modified_datapath|B_out [9]),
	.datab(!\cpu|controller_fsm|states.LDR3~q ),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|modified_datapath|B_out [8]),
	.datae(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.dataf(!\cpu|instr_reg_dec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[8]~12 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[8]~12 .lut_mask = 64'h00C0404000004040;
defparam \cpu|modified_datapath|val_B[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N57
cyclonev_lcell_comb \cpu|modified_datapath|val_B[8]~27 (
// Equation(s):
// \cpu|modified_datapath|val_B[8]~27_combout  = ( \cpu|modified_datapath|val_B[8]~12_combout  ) # ( !\cpu|modified_datapath|val_B[8]~12_combout  & ( \cpu|modified_datapath|val_B[8]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|val_B[8]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_B[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[8]~27 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[8]~27 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cpu|modified_datapath|val_B[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N50
dffeas \cpu|modified_datapath|A_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[7] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N59
dffeas \cpu|modified_datapath|B_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[5] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N15
cyclonev_lcell_comb \cpu|modified_datapath|val_B[6]~7 (
// Equation(s):
// \cpu|modified_datapath|val_B[6]~7_combout  = ( \cpu|instr_reg_dec[3]~DUPLICATE_q  & ( (!\cpu|controller_fsm|states.LDR3~q  & (!\cpu|controller_fsm|states.STR3~q  & (\cpu|modified_datapath|B_out [5] & !\cpu|instr_reg_dec[4]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|controller_fsm|states.LDR3~q ),
	.datab(!\cpu|controller_fsm|states.STR3~q ),
	.datac(!\cpu|modified_datapath|B_out [5]),
	.datad(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[6]~7 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[6]~7 .lut_mask = 64'h0000000008000800;
defparam \cpu|modified_datapath|val_B[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \cpu|modified_datapath|B_out[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N53
dffeas \cpu|modified_datapath|B_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[6] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \cpu|modified_datapath|val_B[6]~8 (
// Equation(s):
// \cpu|modified_datapath|val_B[6]~8_combout  = ( \cpu|modified_datapath|B_out[7]~DUPLICATE_q  & ( \cpu|modified_datapath|B_out [6] & ( (!\cpu|controller_fsm|states.STR3~q  & (!\cpu|controller_fsm|states.LDR3~q  & ((!\cpu|instr_reg_dec [3]) # 
// (\cpu|instr_reg_dec[4]~DUPLICATE_q )))) ) ) ) # ( !\cpu|modified_datapath|B_out[7]~DUPLICATE_q  & ( \cpu|modified_datapath|B_out [6] & ( (!\cpu|instr_reg_dec [3] & (!\cpu|controller_fsm|states.STR3~q  & (!\cpu|instr_reg_dec[4]~DUPLICATE_q  & 
// !\cpu|controller_fsm|states.LDR3~q ))) ) ) ) # ( \cpu|modified_datapath|B_out[7]~DUPLICATE_q  & ( !\cpu|modified_datapath|B_out [6] & ( (!\cpu|controller_fsm|states.STR3~q  & (\cpu|instr_reg_dec[4]~DUPLICATE_q  & !\cpu|controller_fsm|states.LDR3~q )) ) ) 
// )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|controller_fsm|states.STR3~q ),
	.datac(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(!\cpu|modified_datapath|B_out[7]~DUPLICATE_q ),
	.dataf(!\cpu|modified_datapath|B_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[6]~8 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[6]~8 .lut_mask = 64'h00000C0080008C00;
defparam \cpu|modified_datapath|val_B[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \cpu|modified_datapath|val_B[6]~25 (
// Equation(s):
// \cpu|modified_datapath|val_B[6]~25_combout  = ( \cpu|modified_datapath|val_B[6]~8_combout  ) # ( !\cpu|modified_datapath|val_B[6]~8_combout  & ( \cpu|modified_datapath|val_B[6]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|val_B[6]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_B[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[6]~25 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[6]~25 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cpu|modified_datapath|val_B[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N41
dffeas \cpu|modified_datapath|B_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[4] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \cpu|controller_fsm|WideOr13~0 (
// Equation(s):
// \cpu|controller_fsm|WideOr13~0_combout  = ( !\cpu|controller_fsm|states.LDR3~q  & ( !\cpu|controller_fsm|states.STR3~q  ) )

	.dataa(gnd),
	.datab(!\cpu|controller_fsm|states.STR3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr13~0 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr13~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \cpu|controller_fsm|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \cpu|modified_datapath|val_B[5]~6 (
// Equation(s):
// \cpu|modified_datapath|val_B[5]~6_combout  = ( \cpu|modified_datapath|B_out [5] & ( \cpu|controller_fsm|WideOr13~0_combout  & ( (!\cpu|instr_reg_dec[4]~DUPLICATE_q  & ((!\cpu|instr_reg_dec[3]~DUPLICATE_q ) # ((\cpu|modified_datapath|B_out [4])))) # 
// (\cpu|instr_reg_dec[4]~DUPLICATE_q  & (((\cpu|modified_datapath|B_out [6])))) ) ) ) # ( !\cpu|modified_datapath|B_out [5] & ( \cpu|controller_fsm|WideOr13~0_combout  & ( (!\cpu|instr_reg_dec[4]~DUPLICATE_q  & (\cpu|instr_reg_dec[3]~DUPLICATE_q  & 
// ((\cpu|modified_datapath|B_out [4])))) # (\cpu|instr_reg_dec[4]~DUPLICATE_q  & (((\cpu|modified_datapath|B_out [6])))) ) ) ) # ( \cpu|modified_datapath|B_out [5] & ( !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec[4]~DUPLICATE_q  ) ) ) # ( 
// !\cpu|modified_datapath|B_out [5] & ( !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec[4]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datab(!\cpu|instr_reg_dec[3]~DUPLICATE_q ),
	.datac(!\cpu|modified_datapath|B_out [6]),
	.datad(!\cpu|modified_datapath|B_out [4]),
	.datae(!\cpu|modified_datapath|B_out [5]),
	.dataf(!\cpu|controller_fsm|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[5]~6 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[5]~6 .lut_mask = 64'h5555555505278DAF;
defparam \cpu|modified_datapath|val_B[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N3
cyclonev_lcell_comb \cpu|modified_datapath|Mux12~0 (
// Equation(s):
// \cpu|modified_datapath|Mux12~0_combout  = ( \cpu|controller_fsm|wb_sel [1] & ( \ram|m_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|modified_datapath|datapath_result [3])) # (\cpu|controller_fsm|WideOr1~0_combout  
// & ((\cpu|wire_pc [3]))) ) ) ) # ( !\cpu|controller_fsm|wb_sel [1] & ( \ram|m_rtl_0|auto_generated|ram_block1a3  & ( (\cpu|controller_fsm|WideOr1~0_combout ) # (\cpu|instr_reg_dec[3]~DUPLICATE_q ) ) ) ) # ( \cpu|controller_fsm|wb_sel [1] & ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|modified_datapath|datapath_result [3])) # (\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|wire_pc [3]))) ) ) ) # ( !\cpu|controller_fsm|wb_sel [1] & ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a3  & ( (\cpu|instr_reg_dec[3]~DUPLICATE_q  & !\cpu|controller_fsm|WideOr1~0_combout ) ) ) )

	.dataa(!\cpu|modified_datapath|datapath_result [3]),
	.datab(!\cpu|instr_reg_dec[3]~DUPLICATE_q ),
	.datac(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datad(!\cpu|wire_pc [3]),
	.datae(!\cpu|controller_fsm|wb_sel [1]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux12~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux12~0 .lut_mask = 64'h3030505F3F3F505F;
defparam \cpu|modified_datapath|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N29
dffeas \cpu|modified_datapath|myregfile|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~83 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N22
dffeas \cpu|modified_datapath|myregfile|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~99 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N2
dffeas \cpu|modified_datapath|myregfile|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~51 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N33
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~19feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~19feeder_combout  = ( \cpu|modified_datapath|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~19feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N34
dffeas \cpu|modified_datapath|myregfile|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~19 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N5
dffeas \cpu|modified_datapath|myregfile|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~35 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N53
dffeas \cpu|modified_datapath|myregfile|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~3 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~204 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~204_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~3_q ))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~19_q )))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~35_q ))) # (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~51_q )))) # 
// (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~51_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~19_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~35_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~204 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~204 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cpu|modified_datapath|myregfile|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N25
dffeas \cpu|modified_datapath|myregfile|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~115 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N43
dffeas \cpu|modified_datapath|myregfile|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~67 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~140 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~140_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~204_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// ((!\cpu|modified_datapath|myregfile|m~204_combout  & (((\cpu|modified_datapath|myregfile|m~67_q )))) # (\cpu|modified_datapath|myregfile|m~204_combout  & (\cpu|modified_datapath|myregfile|m~83_q )))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~204_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~204_combout  & (\cpu|modified_datapath|myregfile|m~99_q )) # 
// (\cpu|modified_datapath|myregfile|m~204_combout  & ((\cpu|modified_datapath|myregfile|m~115_q )))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~83_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~99_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~204_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~115_q ),
	.datag(!\cpu|modified_datapath|myregfile|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~140 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~140 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \cpu|modified_datapath|myregfile|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N11
dffeas \cpu|modified_datapath|B_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[3] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \cpu|modified_datapath|val_B[4]~5 (
// Equation(s):
// \cpu|modified_datapath|val_B[4]~5_combout  = ( \cpu|modified_datapath|B_out [5] & ( \cpu|controller_fsm|WideOr13~0_combout  & ( ((!\cpu|instr_reg_dec [3] & (\cpu|modified_datapath|B_out [4])) # (\cpu|instr_reg_dec [3] & ((\cpu|modified_datapath|B_out 
// [3])))) # (\cpu|instr_reg_dec[4]~DUPLICATE_q ) ) ) ) # ( !\cpu|modified_datapath|B_out [5] & ( \cpu|controller_fsm|WideOr13~0_combout  & ( (!\cpu|instr_reg_dec[4]~DUPLICATE_q  & ((!\cpu|instr_reg_dec [3] & (\cpu|modified_datapath|B_out [4])) # 
// (\cpu|instr_reg_dec [3] & ((\cpu|modified_datapath|B_out [3]))))) ) ) ) # ( \cpu|modified_datapath|B_out [5] & ( !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec[4]~DUPLICATE_q  ) ) ) # ( !\cpu|modified_datapath|B_out [5] & ( 
// !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec[4]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datab(!\cpu|modified_datapath|B_out [4]),
	.datac(!\cpu|modified_datapath|B_out [3]),
	.datad(!\cpu|instr_reg_dec [3]),
	.datae(!\cpu|modified_datapath|B_out [5]),
	.dataf(!\cpu|controller_fsm|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[4]~5 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[4]~5 .lut_mask = 64'h55555555220A775F;
defparam \cpu|modified_datapath|val_B[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N32
dffeas \cpu|modified_datapath|A_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[3] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \cpu|modified_datapath|B_out[1]~feeder (
// Equation(s):
// \cpu|modified_datapath|B_out[1]~feeder_combout  = ( \cpu|modified_datapath|myregfile|m~132_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myregfile|m~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|B_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[1]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|B_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|B_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N37
dffeas \cpu|modified_datapath|B_out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|B_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N14
dffeas \cpu|modified_datapath|B_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[2] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \ram|m_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu|controller_fsm|ram_w_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|modified_datapath|datapath_result [15],\cpu|modified_datapath|datapath_result [14],\cpu|modified_datapath|datapath_result [13],\cpu|modified_datapath|datapath_result [12],
\cpu|modified_datapath|datapath_result [11],\cpu|modified_datapath|datapath_result [10],\cpu|modified_datapath|datapath_result [9],\cpu|modified_datapath|datapath_result [8],\cpu|modified_datapath|datapath_result [7],\cpu|modified_datapath|datapath_result [6],
\cpu|modified_datapath|datapath_result [5],\cpu|modified_datapath|datapath_result [4],\cpu|modified_datapath|datapath_result [3],\cpu|modified_datapath|datapath_result [2],\cpu|modified_datapath|datapath_result [1],\cpu|modified_datapath|datapath_result [0]}),
	.portaaddr({\cpu|ram_addr[7]~7_combout ,\cpu|ram_addr[6]~6_combout ,\cpu|ram_addr[5]~5_combout ,\cpu|ram_addr[4]~4_combout ,\cpu|ram_addr[3]~3_combout ,\cpu|ram_addr[2]~2_combout ,\cpu|ram_addr[1]~1_combout ,\cpu|ram_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|ram_addr[7]~7_combout ,\cpu|ram_addr[6]~6_combout ,\cpu|ram_addr[5]~5_combout ,\cpu|ram_addr[4]~4_combout ,\cpu|ram_addr[3]~3_combout ,\cpu|ram_addr[2]~2_combout ,\cpu|ram_addr[1]~1_combout ,\cpu|ram_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .init_file = "db/task1.ram0_ram_1d0cf.hdl.mif";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram|altsyncram:m_rtl_0|altsyncram_vvq1:auto_generated|ALTSYNCRAM";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X72_Y3_N35
dffeas \cpu|instr_reg_dec[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[2] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \cpu|modified_datapath|val_B[5]~1 (
// Equation(s):
// \cpu|modified_datapath|val_B[5]~1_combout  = ( !\cpu|controller_fsm|states.LDR3~q  & ( (!\cpu|controller_fsm|states.STR3~q  & !\cpu|instr_reg_dec[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[5]~1 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[5]~1 .lut_mask = 64'hF000F00000000000;
defparam \cpu|modified_datapath|val_B[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \cpu|modified_datapath|val_B[5]~0 (
// Equation(s):
// \cpu|modified_datapath|val_B[5]~0_combout  = ( !\cpu|controller_fsm|states.LDR3~q  & ( (!\cpu|controller_fsm|states.STR3~q  & ((\cpu|instr_reg_dec[4]~DUPLICATE_q ) # (\cpu|instr_reg_dec[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\cpu|instr_reg_dec[3]~DUPLICATE_q ),
	.datac(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datad(!\cpu|controller_fsm|states.STR3~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[5]~0 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[5]~0 .lut_mask = 64'h3F003F0000000000;
defparam \cpu|modified_datapath|val_B[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \cpu|modified_datapath|val_B[2]~3 (
// Equation(s):
// \cpu|modified_datapath|val_B[2]~3_combout  = ( \cpu|modified_datapath|val_B[5]~1_combout  & ( \cpu|modified_datapath|val_B[5]~0_combout  & ( \cpu|modified_datapath|B_out[1]~DUPLICATE_q  ) ) ) # ( !\cpu|modified_datapath|val_B[5]~1_combout  & ( 
// \cpu|modified_datapath|val_B[5]~0_combout  & ( \cpu|modified_datapath|B_out [3] ) ) ) # ( \cpu|modified_datapath|val_B[5]~1_combout  & ( !\cpu|modified_datapath|val_B[5]~0_combout  & ( \cpu|modified_datapath|B_out [2] ) ) ) # ( 
// !\cpu|modified_datapath|val_B[5]~1_combout  & ( !\cpu|modified_datapath|val_B[5]~0_combout  & ( \cpu|instr_reg_dec [2] ) ) )

	.dataa(!\cpu|modified_datapath|B_out[1]~DUPLICATE_q ),
	.datab(!\cpu|modified_datapath|B_out [2]),
	.datac(!\cpu|instr_reg_dec [2]),
	.datad(!\cpu|modified_datapath|B_out [3]),
	.datae(!\cpu|modified_datapath|val_B[5]~1_combout ),
	.dataf(!\cpu|modified_datapath|val_B[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[2]~3 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[2]~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|modified_datapath|val_B[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \cpu|modified_datapath|val_B[1]~2 (
// Equation(s):
// \cpu|modified_datapath|val_B[1]~2_combout  = ( \cpu|modified_datapath|val_B[5]~1_combout  & ( \cpu|modified_datapath|val_B[5]~0_combout  & ( \cpu|modified_datapath|B_out[0]~DUPLICATE_q  ) ) ) # ( !\cpu|modified_datapath|val_B[5]~1_combout  & ( 
// \cpu|modified_datapath|val_B[5]~0_combout  & ( \cpu|modified_datapath|B_out [2] ) ) ) # ( \cpu|modified_datapath|val_B[5]~1_combout  & ( !\cpu|modified_datapath|val_B[5]~0_combout  & ( \cpu|modified_datapath|B_out[1]~DUPLICATE_q  ) ) ) # ( 
// !\cpu|modified_datapath|val_B[5]~1_combout  & ( !\cpu|modified_datapath|val_B[5]~0_combout  & ( \cpu|instr_reg_dec [1] ) ) )

	.dataa(!\cpu|modified_datapath|B_out[1]~DUPLICATE_q ),
	.datab(!\cpu|modified_datapath|B_out [2]),
	.datac(!\cpu|instr_reg_dec [1]),
	.datad(!\cpu|modified_datapath|B_out[0]~DUPLICATE_q ),
	.datae(!\cpu|modified_datapath|val_B[5]~1_combout ),
	.dataf(!\cpu|modified_datapath|val_B[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[1]~2 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[1]~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|modified_datapath|val_B[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N43
dffeas \cpu|instr_reg_dec[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[0] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \cpu|modified_datapath|B_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|B_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[1] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \cpu|modified_datapath|B_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|B_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[0] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \cpu|modified_datapath|myshifter|Mux15~0 (
// Equation(s):
// \cpu|modified_datapath|myshifter|Mux15~0_combout  = ( \cpu|instr_reg_dec[4]~DUPLICATE_q  & ( \cpu|instr_reg_dec[3]~DUPLICATE_q  & ( \cpu|modified_datapath|B_out [1] ) ) ) # ( \cpu|instr_reg_dec[4]~DUPLICATE_q  & ( !\cpu|instr_reg_dec[3]~DUPLICATE_q  & ( 
// \cpu|modified_datapath|B_out [1] ) ) ) # ( !\cpu|instr_reg_dec[4]~DUPLICATE_q  & ( !\cpu|instr_reg_dec[3]~DUPLICATE_q  & ( \cpu|modified_datapath|B_out [0] ) ) )

	.dataa(!\cpu|modified_datapath|B_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|modified_datapath|B_out [0]),
	.datae(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.dataf(!\cpu|instr_reg_dec[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myshifter|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myshifter|Mux15~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myshifter|Mux15~0 .lut_mask = 64'h00FF555500005555;
defparam \cpu|modified_datapath|myshifter|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \cpu|modified_datapath|A_out[0]~feeder (
// Equation(s):
// \cpu|modified_datapath|A_out[0]~feeder_combout  = ( \cpu|modified_datapath|myregfile|m~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myregfile|m~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|A_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[0]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|A_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|A_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N55
dffeas \cpu|modified_datapath|A_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|A_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[0] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \cpu|modified_datapath|val_A[0]~0 (
// Equation(s):
// \cpu|modified_datapath|val_A[0]~0_combout  = ( \cpu|modified_datapath|A_out [0] & ( !\cpu|controller_fsm|states.STR7~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|modified_datapath|A_out [0]),
	.dataf(!\cpu|controller_fsm|states.STR7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_A[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_A[0]~0 .extended_lut = "off";
defparam \cpu|modified_datapath|val_A[0]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu|modified_datapath|val_A[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N0
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~66 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~66_cout  = CARRY(( \cpu|instr_reg_dec[11]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|modified_datapath|myALU|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~66 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~66 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|modified_datapath|myALU|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N3
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~1 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~1_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (((!\cpu|controller_fsm|WideOr13~0_combout  & (!\cpu|instr_reg_dec [0])) # (\cpu|controller_fsm|WideOr13~0_combout  & 
// ((!\cpu|modified_datapath|myshifter|Mux15~0_combout ))))) ) + ( \cpu|modified_datapath|val_A[0]~0_combout  ) + ( \cpu|modified_datapath|myALU|Add0~66_cout  ))
// \cpu|modified_datapath|myALU|Add0~2  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (((!\cpu|controller_fsm|WideOr13~0_combout  & (!\cpu|instr_reg_dec [0])) # (\cpu|controller_fsm|WideOr13~0_combout  & ((!\cpu|modified_datapath|myshifter|Mux15~0_combout 
// ))))) ) + ( \cpu|modified_datapath|val_A[0]~0_combout  ) + ( \cpu|modified_datapath|myALU|Add0~66_cout  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|instr_reg_dec [0]),
	.datac(!\cpu|controller_fsm|WideOr13~0_combout ),
	.datad(!\cpu|modified_datapath|myshifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_A[0]~0_combout ),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~1_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~1 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~1 .lut_mask = 64'h0000FF000000656A;
defparam \cpu|modified_datapath|myALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N6
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~5 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~5_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[1]~2_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [1]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~2  ))
// \cpu|modified_datapath|myALU|Add0~6  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[1]~2_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [1]) ) + ( \cpu|modified_datapath|myALU|Add0~2  
// ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [1]),
	.datad(!\cpu|modified_datapath|val_B[1]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~5_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~5 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~5 .lut_mask = 64'h0000F3F3000055AA;
defparam \cpu|modified_datapath|myALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N9
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~9 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~9_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[2]~3_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [2]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~6  ))
// \cpu|modified_datapath|myALU|Add0~10  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[2]~3_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [2]) ) + ( \cpu|modified_datapath|myALU|Add0~6  
// ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [2]),
	.datad(!\cpu|modified_datapath|val_B[2]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~9_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~9 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~9 .lut_mask = 64'h0000F3F3000055AA;
defparam \cpu|modified_datapath|myALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N12
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~13 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~13_sumout  = SUM(( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [3]) ) + ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[3]~4_combout ) ) + ( 
// \cpu|modified_datapath|myALU|Add0~10  ))
// \cpu|modified_datapath|myALU|Add0~14  = CARRY(( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [3]) ) + ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[3]~4_combout ) ) + ( \cpu|modified_datapath|myALU|Add0~10  
// ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|val_B[3]~4_combout ),
	.datad(!\cpu|modified_datapath|A_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~13_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~13 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~13 .lut_mask = 64'h0000A5A5000000CC;
defparam \cpu|modified_datapath|myALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N15
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~17 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~17_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[4]~5_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [4]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~14  ))
// \cpu|modified_datapath|myALU|Add0~18  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[4]~5_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [4]) ) + ( \cpu|modified_datapath|myALU|Add0~14  
// ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [4]),
	.datad(!\cpu|modified_datapath|val_B[4]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~17_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~17 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~17 .lut_mask = 64'h0000F3F3000055AA;
defparam \cpu|modified_datapath|myALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N18
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~21 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~21_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[5]~6_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [5]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~18  ))
// \cpu|modified_datapath|myALU|Add0~22  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[5]~6_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [5]) ) + ( \cpu|modified_datapath|myALU|Add0~18  
// ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [5]),
	.datad(!\cpu|modified_datapath|val_B[5]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~21_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~21 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~21 .lut_mask = 64'h0000F3F3000055AA;
defparam \cpu|modified_datapath|myALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N21
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~25 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~25_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[6]~25_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [6]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~22  ))
// \cpu|modified_datapath|myALU|Add0~26  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[6]~25_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [6]) ) + ( \cpu|modified_datapath|myALU|Add0~22 
//  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [6]),
	.datad(!\cpu|modified_datapath|val_B[6]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~25_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~25 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~25 .lut_mask = 64'h0000F3F3000055AA;
defparam \cpu|modified_datapath|myALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N24
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~29 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~29_sumout  = SUM(( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [7]) ) + ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[7]~26_combout ) ) + ( 
// \cpu|modified_datapath|myALU|Add0~26  ))
// \cpu|modified_datapath|myALU|Add0~30  = CARRY(( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [7]) ) + ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[7]~26_combout ) ) + ( \cpu|modified_datapath|myALU|Add0~26 
//  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|val_B[7]~26_combout ),
	.datad(!\cpu|modified_datapath|A_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~29_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~29 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~29 .lut_mask = 64'h0000A5A5000000CC;
defparam \cpu|modified_datapath|myALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N27
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~33 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~33_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[8]~27_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [8]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~30  ))
// \cpu|modified_datapath|myALU|Add0~34  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[8]~27_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [8]) ) + ( \cpu|modified_datapath|myALU|Add0~30 
//  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [8]),
	.datad(!\cpu|modified_datapath|val_B[8]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~33_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~33 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~33 .lut_mask = 64'h0000F3F3000055AA;
defparam \cpu|modified_datapath|myALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N30
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~37 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~37_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[9]~28_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [9]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~34  ))
// \cpu|modified_datapath|myALU|Add0~38  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[9]~28_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [9]) ) + ( \cpu|modified_datapath|myALU|Add0~34 
//  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|val_B[9]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|A_out [9]),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~37_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~37 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~37 .lut_mask = 64'h0000FF3300005A5A;
defparam \cpu|modified_datapath|myALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N33
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~41 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~41_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[10]~29_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [10]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~38  ))
// \cpu|modified_datapath|myALU|Add0~42  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[10]~29_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [10]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~38  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [10]),
	.datad(!\cpu|modified_datapath|val_B[10]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~41_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~41 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~41 .lut_mask = 64'h0000F3F3000055AA;
defparam \cpu|modified_datapath|myALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~45 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~45_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[11]~30_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [11]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~42  ))
// \cpu|modified_datapath|myALU|Add0~46  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[11]~30_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [11]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~42  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [11]),
	.datad(!\cpu|modified_datapath|val_B[11]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~45_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~45 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~45 .lut_mask = 64'h0000F3F3000055AA;
defparam \cpu|modified_datapath|myALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N39
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~49 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~49_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[12]~31_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [12]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~46  ))
// \cpu|modified_datapath|myALU|Add0~50  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[12]~31_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [12]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~46  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.STR7~q ),
	.datad(!\cpu|modified_datapath|val_B[12]~31_combout ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|A_out [12]),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~49_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~49 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~49 .lut_mask = 64'h0000FF0F000055AA;
defparam \cpu|modified_datapath|myALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N42
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~53 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~53_sumout  = SUM(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[13]~32_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [13]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~50  ))
// \cpu|modified_datapath|myALU|Add0~54  = CARRY(( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[13]~32_combout ) ) + ( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [13]) ) + ( 
// \cpu|modified_datapath|myALU|Add0~50  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(gnd),
	.datad(!\cpu|modified_datapath|val_B[13]~32_combout ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|A_out [13]),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~53_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~53 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~53 .lut_mask = 64'h0000FF33000055AA;
defparam \cpu|modified_datapath|myALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N45
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~57 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~57_sumout  = SUM(( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [14]) ) + ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[14]~33_combout ) ) + ( 
// \cpu|modified_datapath|myALU|Add0~54  ))
// \cpu|modified_datapath|myALU|Add0~58  = CARRY(( (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [14]) ) + ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ (!\cpu|modified_datapath|val_B[14]~33_combout ) ) + ( 
// \cpu|modified_datapath|myALU|Add0~54  ))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|val_B[14]~33_combout ),
	.datad(!\cpu|modified_datapath|A_out [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~57_sumout ),
	.cout(\cpu|modified_datapath|myALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~57 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~57 .lut_mask = 64'h0000A5A5000000CC;
defparam \cpu|modified_datapath|myALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Add0~61 (
// Equation(s):
// \cpu|modified_datapath|myALU|Add0~61_sumout  = SUM(( \cpu|modified_datapath|val_A[15]~1_combout  ) + ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  $ ((((!\cpu|modified_datapath|myshifter|Mux0~0_combout ) # (\cpu|controller_fsm|states.LDR3~q )) # 
// (\cpu|controller_fsm|states.STR3~q ))) ) + ( \cpu|modified_datapath|myALU|Add0~58  ))

	.dataa(!\cpu|controller_fsm|states.STR3~q ),
	.datab(!\cpu|controller_fsm|states.LDR3~q ),
	.datac(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datad(!\cpu|modified_datapath|val_A[15]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myshifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(\cpu|modified_datapath|myALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|modified_datapath|myALU|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Add0~61 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Add0~61 .lut_mask = 64'h0000F078000000FF;
defparam \cpu|modified_datapath|myALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N9
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[15]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[15]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[15]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N38
dffeas \cpu|instr_reg_dec[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[11] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N39
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux0~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux0~0_combout  = ( \cpu|modified_datapath|myshifter|Mux0~0_combout  & ( \cpu|controller_fsm|WideOr13~0_combout  & ( (!\cpu|instr_reg_dec [11] & \cpu|modified_datapath|val_A[15]~1_combout ) ) ) ) # ( 
// !\cpu|modified_datapath|myshifter|Mux0~0_combout  & ( \cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec [11] ) ) ) # ( \cpu|modified_datapath|myshifter|Mux0~0_combout  & ( !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec [11] ) 
// ) ) # ( !\cpu|modified_datapath|myshifter|Mux0~0_combout  & ( !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec [11] ) ) )

	.dataa(!\cpu|instr_reg_dec [11]),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|val_A[15]~1_combout ),
	.datad(gnd),
	.datae(!\cpu|modified_datapath|myshifter|Mux0~0_combout ),
	.dataf(!\cpu|controller_fsm|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux0~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux0~0 .lut_mask = 64'h5555555555550A0A;
defparam \cpu|modified_datapath|myALU|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \cpu|controller_fsm|WideOr13 (
// Equation(s):
// \cpu|controller_fsm|WideOr13~combout  = ( \cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|controller_fsm|states.AND3~q  ) ) # ( !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|controller_fsm|states.AND3~q  ) ) # ( \cpu|controller_fsm|WideOr13~0_combout 
//  & ( !\cpu|controller_fsm|states.AND3~q  & ( (((\cpu|controller_fsm|states.MOVreg2~q ) # (\cpu|controller_fsm|states.MVN2~q )) # (\cpu|controller_fsm|states.STR7~q )) # (\cpu|controller_fsm|states.ADD3~q ) ) ) ) # ( !\cpu|controller_fsm|WideOr13~0_combout 
//  & ( !\cpu|controller_fsm|states.AND3~q  ) )

	.dataa(!\cpu|controller_fsm|states.ADD3~q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|controller_fsm|states.MVN2~q ),
	.datad(!\cpu|controller_fsm|states.MOVreg2~q ),
	.datae(!\cpu|controller_fsm|WideOr13~0_combout ),
	.dataf(!\cpu|controller_fsm|states.AND3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr13 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr13 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \cpu|controller_fsm|WideOr13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N10
dffeas \cpu|modified_datapath|datapath_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[15]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[15] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N15
cyclonev_lcell_comb \cpu|modified_datapath|Mux0~0 (
// Equation(s):
// \cpu|modified_datapath|Mux0~0_combout  = ( \cpu|controller_fsm|WideOr1~0_combout  & ( \ram|m_rtl_0|auto_generated|ram_block1a15  & ( !\cpu|controller_fsm|wb_sel [1] ) ) ) # ( !\cpu|controller_fsm|WideOr1~0_combout  & ( 
// \ram|m_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|modified_datapath|datapath_result [15] & \cpu|controller_fsm|wb_sel [1]) ) ) ) # ( !\cpu|controller_fsm|WideOr1~0_combout  & ( !\ram|m_rtl_0|auto_generated|ram_block1a15  & ( 
// (\cpu|modified_datapath|datapath_result [15] & \cpu|controller_fsm|wb_sel [1]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|modified_datapath|datapath_result [15]),
	.datac(!\cpu|controller_fsm|wb_sel [1]),
	.datad(gnd),
	.datae(!\cpu|controller_fsm|WideOr1~0_combout ),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux0~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux0~0 .lut_mask = 64'h030300000303F0F0;
defparam \cpu|modified_datapath|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N17
dffeas \cpu|modified_datapath|myregfile|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~95 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~111feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~111feeder_combout  = ( \cpu|modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~111feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N2
dffeas \cpu|modified_datapath|myregfile|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~111 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~127feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~127feeder_combout  = ( \cpu|modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~127feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N49
dffeas \cpu|modified_datapath|myregfile|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~127 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \cpu|modified_datapath|myregfile|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~31 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~47feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~47feeder_combout  = ( \cpu|modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~47feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N31
dffeas \cpu|modified_datapath|myregfile|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~47 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N8
dffeas \cpu|modified_datapath|myregfile|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~63 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~15feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~15feeder_combout  = ( \cpu|modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~15feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N49
dffeas \cpu|modified_datapath|myregfile|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~15 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~252 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~252_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~15_q  & ((!\cpu|instruction_decoder|Mux3~0_combout )))))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & ((((\cpu|instruction_decoder|Mux3~0_combout ))) # (\cpu|modified_datapath|myregfile|m~31_q ))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & 
// (\cpu|modified_datapath|myregfile|m~47_q  & ((!\cpu|instruction_decoder|Mux3~0_combout )))) # (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout ) # (\cpu|modified_datapath|myregfile|m~63_q ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~31_q ),
	.datab(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~47_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~63_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~252 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~252 .lut_mask = 64'h1D1D0C3F33333333;
defparam \cpu|modified_datapath|myregfile|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N22
dffeas \cpu|modified_datapath|myregfile|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~79 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~188 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~188_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~252_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// (((!\cpu|modified_datapath|myregfile|m~252_combout  & ((\cpu|modified_datapath|myregfile|m~79_q ))) # (\cpu|modified_datapath|myregfile|m~252_combout  & (\cpu|modified_datapath|myregfile|m~95_q ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~252_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~252_combout  & (\cpu|modified_datapath|myregfile|m~111_q )) # 
// (\cpu|modified_datapath|myregfile|m~252_combout  & ((\cpu|modified_datapath|myregfile|m~127_q )))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~95_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~111_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~127_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~252_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~188 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~188 .lut_mask = 64'h05050505BBBBAAFF;
defparam \cpu|modified_datapath|myregfile|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N5
dffeas \cpu|modified_datapath|B_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[15] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \cpu|modified_datapath|val_B[14]~24 (
// Equation(s):
// \cpu|modified_datapath|val_B[14]~24_combout  = ( \cpu|instr_reg_dec[4]~DUPLICATE_q  & ( \cpu|instr_reg_dec [3] & ( (\cpu|modified_datapath|B_out [15] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q )) ) ) ) # ( 
// \cpu|instr_reg_dec[4]~DUPLICATE_q  & ( !\cpu|instr_reg_dec [3] & ( (\cpu|modified_datapath|B_out [15] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q )) ) ) ) # ( !\cpu|instr_reg_dec[4]~DUPLICATE_q  & ( !\cpu|instr_reg_dec [3] 
// & ( (!\cpu|controller_fsm|states.LDR3~q  & (!\cpu|controller_fsm|states.STR3~q  & \cpu|modified_datapath|B_out [14])) ) ) )

	.dataa(!\cpu|modified_datapath|B_out [15]),
	.datab(!\cpu|controller_fsm|states.LDR3~q ),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|modified_datapath|B_out [14]),
	.datae(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.dataf(!\cpu|instr_reg_dec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[14]~24 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[14]~24 .lut_mask = 64'h00C0404000004040;
defparam \cpu|modified_datapath|val_B[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N21
cyclonev_lcell_comb \cpu|modified_datapath|val_B[14]~23 (
// Equation(s):
// \cpu|modified_datapath|val_B[14]~23_combout  = ( \cpu|modified_datapath|B_out [13] & ( \cpu|instr_reg_dec [3] & ( (!\cpu|controller_fsm|states.STR3~q  & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|instr_reg_dec[4]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|controller_fsm|states.STR3~q ),
	.datab(!\cpu|controller_fsm|states.LDR3~q ),
	.datac(gnd),
	.datad(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datae(!\cpu|modified_datapath|B_out [13]),
	.dataf(!\cpu|instr_reg_dec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[14]~23 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[14]~23 .lut_mask = 64'h0000000000008800;
defparam \cpu|modified_datapath|val_B[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \cpu|modified_datapath|val_B[14]~33 (
// Equation(s):
// \cpu|modified_datapath|val_B[14]~33_combout  = (\cpu|modified_datapath|val_B[14]~23_combout ) # (\cpu|modified_datapath|val_B[14]~24_combout )

	.dataa(gnd),
	.datab(!\cpu|modified_datapath|val_B[14]~24_combout ),
	.datac(gnd),
	.datad(!\cpu|modified_datapath|val_B[14]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[14]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[14]~33 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[14]~33 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \cpu|modified_datapath|val_B[14]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[14]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[14]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[14]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N3
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux1~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux1~0_combout  = ( \cpu|controller_fsm|states.STR7~q  & ( (!\cpu|modified_datapath|val_B[14]~23_combout  & (!\cpu|modified_datapath|val_B[14]~24_combout  & \cpu|instr_reg_dec[11]~DUPLICATE_q )) ) ) # ( 
// !\cpu|controller_fsm|states.STR7~q  & ( (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (\cpu|modified_datapath|A_out [14] & ((\cpu|modified_datapath|val_B[14]~24_combout ) # (\cpu|modified_datapath|val_B[14]~23_combout )))) # (\cpu|instr_reg_dec[11]~DUPLICATE_q  
// & (!\cpu|modified_datapath|val_B[14]~23_combout  & (!\cpu|modified_datapath|val_B[14]~24_combout ))) ) )

	.dataa(!\cpu|modified_datapath|val_B[14]~23_combout ),
	.datab(!\cpu|modified_datapath|val_B[14]~24_combout ),
	.datac(!\cpu|modified_datapath|A_out [14]),
	.datad(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux1~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux1~0 .lut_mask = 64'h0788078800880088;
defparam \cpu|modified_datapath|myALU|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N37
dffeas \cpu|modified_datapath|datapath_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[14]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[14] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N15
cyclonev_lcell_comb \cpu|modified_datapath|Mux1~0 (
// Equation(s):
// \cpu|modified_datapath|Mux1~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\cpu|controller_fsm|wb_sel [1] & (\cpu|controller_fsm|WideOr1~0_combout )) # (\cpu|controller_fsm|wb_sel [1] & (!\cpu|controller_fsm|WideOr1~0_combout  & 
// \cpu|modified_datapath|datapath_result [14])) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a14  & ( (\cpu|controller_fsm|wb_sel [1] & (!\cpu|controller_fsm|WideOr1~0_combout  & \cpu|modified_datapath|datapath_result [14])) ) )

	.dataa(!\cpu|controller_fsm|wb_sel [1]),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datad(!\cpu|modified_datapath|datapath_result [14]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux1~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux1~0 .lut_mask = 64'h005000500A5A0A5A;
defparam \cpu|modified_datapath|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N25
dffeas \cpu|modified_datapath|myregfile|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~94 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~126feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~126feeder_combout  = ( \cpu|modified_datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~126feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N7
dffeas \cpu|modified_datapath|myregfile|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~126 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~110feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~110feeder_combout  = ( \cpu|modified_datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~110feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N44
dffeas \cpu|modified_datapath|myregfile|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~110 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N50
dffeas \cpu|modified_datapath|myregfile|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~62 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~30feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~30feeder_combout  = ( \cpu|modified_datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~30feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \cpu|modified_datapath|myregfile|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~30 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N50
dffeas \cpu|modified_datapath|myregfile|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~46 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~14feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~14feeder_combout  = \cpu|modified_datapath|Mux1~0_combout 

	.dataa(gnd),
	.datab(!\cpu|modified_datapath|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~14feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~14feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|modified_datapath|myregfile|m~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N14
dffeas \cpu|modified_datapath|myregfile|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~14 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~248 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~248_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~14_q  & !\cpu|instruction_decoder|Mux3~0_combout )))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout )) # (\cpu|modified_datapath|myregfile|m~30_q )))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & 
// (((\cpu|modified_datapath|myregfile|m~46_q  & !\cpu|instruction_decoder|Mux3~0_combout )))) # (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout )) # (\cpu|modified_datapath|myregfile|m~62_q )))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~62_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~30_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~46_q ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~248 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~248 .lut_mask = 64'h0F330F5500FF00FF;
defparam \cpu|modified_datapath|myregfile|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N43
dffeas \cpu|modified_datapath|myregfile|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~78 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~184 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~184_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~248_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// ((!\cpu|modified_datapath|myregfile|m~248_combout  & ((\cpu|modified_datapath|myregfile|m~78_q ))) # (\cpu|modified_datapath|myregfile|m~248_combout  & (\cpu|modified_datapath|myregfile|m~94_q ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~248_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|modified_datapath|myregfile|m~248_combout  & ((\cpu|modified_datapath|myregfile|m~110_q ))) # 
// (\cpu|modified_datapath|myregfile|m~248_combout  & (\cpu|modified_datapath|myregfile|m~126_q ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~94_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~126_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~110_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~248_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~184 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~184 .lut_mask = 64'h000F000FFF55FF33;
defparam \cpu|modified_datapath|myregfile|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N17
dffeas \cpu|modified_datapath|B_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[14] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \cpu|modified_datapath|val_B[13]~22 (
// Equation(s):
// \cpu|modified_datapath|val_B[13]~22_combout  = ( \cpu|modified_datapath|B_out [14] & ( \cpu|modified_datapath|B_out [13] & ( (!\cpu|controller_fsm|states.LDR3~q  & (!\cpu|controller_fsm|states.STR3~q  & ((!\cpu|instr_reg_dec [3]) # (\cpu|instr_reg_dec 
// [4])))) ) ) ) # ( !\cpu|modified_datapath|B_out [14] & ( \cpu|modified_datapath|B_out [13] & ( (!\cpu|instr_reg_dec [3] & (!\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q ))) ) ) ) # ( 
// \cpu|modified_datapath|B_out [14] & ( !\cpu|modified_datapath|B_out [13] & ( (\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q )) ) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|instr_reg_dec [4]),
	.datac(!\cpu|controller_fsm|states.LDR3~q ),
	.datad(!\cpu|controller_fsm|states.STR3~q ),
	.datae(!\cpu|modified_datapath|B_out [14]),
	.dataf(!\cpu|modified_datapath|B_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[13]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[13]~22 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[13]~22 .lut_mask = 64'h000030008000B000;
defparam \cpu|modified_datapath|val_B[13]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \cpu|modified_datapath|val_B[13]~21 (
// Equation(s):
// \cpu|modified_datapath|val_B[13]~21_combout  = ( !\cpu|instr_reg_dec [4] & ( (\cpu|instr_reg_dec [3] & (\cpu|modified_datapath|B_out [12] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q ))) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|modified_datapath|B_out [12]),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[13]~21 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[13]~21 .lut_mask = 64'h1000100000000000;
defparam \cpu|modified_datapath|val_B[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N57
cyclonev_lcell_comb \cpu|modified_datapath|val_B[13]~32 (
// Equation(s):
// \cpu|modified_datapath|val_B[13]~32_combout  = (\cpu|modified_datapath|val_B[13]~21_combout ) # (\cpu|modified_datapath|val_B[13]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|val_B[13]~22_combout ),
	.datad(!\cpu|modified_datapath|val_B[13]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[13]~32 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[13]~32 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \cpu|modified_datapath|val_B[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N33
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[13]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[13]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[13]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux2~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux2~0_combout  = ( \cpu|modified_datapath|A_out [13] & ( (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (!\cpu|controller_fsm|states.STR7~q  & ((\cpu|modified_datapath|val_B[13]~22_combout ) # 
// (\cpu|modified_datapath|val_B[13]~21_combout )))) # (\cpu|instr_reg_dec[11]~DUPLICATE_q  & (((!\cpu|modified_datapath|val_B[13]~21_combout  & !\cpu|modified_datapath|val_B[13]~22_combout )))) ) ) # ( !\cpu|modified_datapath|A_out [13] & ( 
// (\cpu|instr_reg_dec[11]~DUPLICATE_q  & (!\cpu|modified_datapath|val_B[13]~21_combout  & !\cpu|modified_datapath|val_B[13]~22_combout )) ) )

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|val_B[13]~21_combout ),
	.datad(!\cpu|modified_datapath|val_B[13]~22_combout ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|A_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux2~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux2~0 .lut_mask = 64'h5000500058885888;
defparam \cpu|modified_datapath|myALU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N34
dffeas \cpu|modified_datapath|datapath_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[13]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[13] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \cpu|modified_datapath|Mux2~0 (
// Equation(s):
// \cpu|modified_datapath|Mux2~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a13  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|modified_datapath|datapath_result [13] & \cpu|controller_fsm|wb_sel [1])) # (\cpu|controller_fsm|WideOr1~0_combout  
// & ((!\cpu|controller_fsm|wb_sel [1]))) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a13  & ( (\cpu|modified_datapath|datapath_result [13] & (!\cpu|controller_fsm|WideOr1~0_combout  & \cpu|controller_fsm|wb_sel [1])) ) )

	.dataa(!\cpu|modified_datapath|datapath_result [13]),
	.datab(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datac(!\cpu|controller_fsm|wb_sel [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux2~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux2~0 .lut_mask = 64'h0404040434343434;
defparam \cpu|modified_datapath|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~125feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~125feeder_combout  = ( \cpu|modified_datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~125feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N14
dffeas \cpu|modified_datapath|myregfile|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~125 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N53
dffeas \cpu|modified_datapath|myregfile|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~109 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N47
dffeas \cpu|modified_datapath|myregfile|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~93 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N20
dffeas \cpu|modified_datapath|myregfile|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~61 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~29feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~29feeder_combout  = ( \cpu|modified_datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~29feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N44
dffeas \cpu|modified_datapath|myregfile|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~29 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N55
dffeas \cpu|modified_datapath|myregfile|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~45 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N23
dffeas \cpu|modified_datapath|myregfile|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~13 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~244 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~244_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~13_q ))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~29_q )))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~45_q ))) # (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~61_q )))) # 
// (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~61_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~29_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~45_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~244 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~244 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cpu|modified_datapath|myregfile|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N47
dffeas \cpu|modified_datapath|myregfile|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~77 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~180 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~180_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~244_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// (((!\cpu|modified_datapath|myregfile|m~244_combout  & (\cpu|modified_datapath|myregfile|m~77_q )) # (\cpu|modified_datapath|myregfile|m~244_combout  & ((\cpu|modified_datapath|myregfile|m~93_q )))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~244_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~244_combout  & ((\cpu|modified_datapath|myregfile|m~109_q ))) # 
// (\cpu|modified_datapath|myregfile|m~244_combout  & (\cpu|modified_datapath|myregfile|m~125_q ))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~125_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~109_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~93_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~244_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~180 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~180 .lut_mask = 64'h05050505AAFFBBBB;
defparam \cpu|modified_datapath|myregfile|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N20
dffeas \cpu|modified_datapath|B_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[13] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \cpu|modified_datapath|val_B[12]~20 (
// Equation(s):
// \cpu|modified_datapath|val_B[12]~20_combout  = ( \cpu|modified_datapath|B_out [13] & ( \cpu|modified_datapath|B_out [12] & ( (!\cpu|controller_fsm|states.STR3~q  & (!\cpu|controller_fsm|states.LDR3~q  & ((!\cpu|instr_reg_dec [3]) # (\cpu|instr_reg_dec 
// [4])))) ) ) ) # ( !\cpu|modified_datapath|B_out [13] & ( \cpu|modified_datapath|B_out [12] & ( (!\cpu|instr_reg_dec [3] & (!\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q ))) ) ) ) # ( 
// \cpu|modified_datapath|B_out [13] & ( !\cpu|modified_datapath|B_out [12] & ( (\cpu|instr_reg_dec [4] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q )) ) ) )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|instr_reg_dec [4]),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(!\cpu|modified_datapath|B_out [13]),
	.dataf(!\cpu|modified_datapath|B_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[12]~20 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[12]~20 .lut_mask = 64'h000030008000B000;
defparam \cpu|modified_datapath|val_B[12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N45
cyclonev_lcell_comb \cpu|modified_datapath|val_B[12]~31 (
// Equation(s):
// \cpu|modified_datapath|val_B[12]~31_combout  = ( \cpu|modified_datapath|val_B[12]~20_combout  ) # ( !\cpu|modified_datapath|val_B[12]~20_combout  & ( \cpu|modified_datapath|val_B[12]~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|val_B[12]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_B[12]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[12]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[12]~31 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[12]~31 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cpu|modified_datapath|val_B[12]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[12]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[12]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[12]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux3~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux3~0_combout  = ( \cpu|controller_fsm|states.STR7~q  & ( (!\cpu|modified_datapath|val_B[12]~19_combout  & (!\cpu|modified_datapath|val_B[12]~20_combout  & \cpu|instr_reg_dec[11]~DUPLICATE_q )) ) ) # ( 
// !\cpu|controller_fsm|states.STR7~q  & ( (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (\cpu|modified_datapath|A_out [12] & ((\cpu|modified_datapath|val_B[12]~20_combout ) # (\cpu|modified_datapath|val_B[12]~19_combout )))) # (\cpu|instr_reg_dec[11]~DUPLICATE_q  
// & (((!\cpu|modified_datapath|val_B[12]~19_combout  & !\cpu|modified_datapath|val_B[12]~20_combout )))) ) )

	.dataa(!\cpu|modified_datapath|A_out [12]),
	.datab(!\cpu|modified_datapath|val_B[12]~19_combout ),
	.datac(!\cpu|modified_datapath|val_B[12]~20_combout ),
	.datad(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux3~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux3~0 .lut_mask = 64'h15C015C000C000C0;
defparam \cpu|modified_datapath|myALU|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N49
dffeas \cpu|modified_datapath|datapath_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[12]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[12] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N44
dffeas \cpu|instr_reg_dec[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \cpu|instr_reg_dec[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[8] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N37
dffeas \cpu|instr_reg_dec[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \cpu|instruction_decoder|Mux5~0 (
// Equation(s):
// \cpu|instruction_decoder|Mux5~0_combout  = ( \cpu|instr_reg_dec[5]~DUPLICATE_q  & ( (!\cpu|controller_fsm|WideOr5~0_combout ) # ((!\cpu|controller_fsm|WideOr5~1_combout  & (\cpu|instr_reg_dec[0]~DUPLICATE_q )) # (\cpu|controller_fsm|WideOr5~1_combout  & 
// ((\cpu|instr_reg_dec [8])))) ) ) # ( !\cpu|instr_reg_dec[5]~DUPLICATE_q  & ( (\cpu|controller_fsm|WideOr5~0_combout  & ((!\cpu|controller_fsm|WideOr5~1_combout  & (\cpu|instr_reg_dec[0]~DUPLICATE_q )) # (\cpu|controller_fsm|WideOr5~1_combout  & 
// ((\cpu|instr_reg_dec [8]))))) ) )

	.dataa(!\cpu|controller_fsm|WideOr5~1_combout ),
	.datab(!\cpu|controller_fsm|WideOr5~0_combout ),
	.datac(!\cpu|instr_reg_dec[0]~DUPLICATE_q ),
	.datad(!\cpu|instr_reg_dec [8]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|instruction_decoder|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|instruction_decoder|Mux5~0 .extended_lut = "off";
defparam \cpu|instruction_decoder|Mux5~0 .lut_mask = 64'h02130213CEDFCEDF;
defparam \cpu|instruction_decoder|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N27
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~256 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~256_combout  = ( \cpu|instruction_decoder|Mux3~0_combout  & ( (\cpu|instruction_decoder|Mux5~0_combout  & (!\cpu|instruction_decoder|Mux4~0_combout  & ((!\cpu|controller_fsm|WideOr1~1_combout ) # 
// (\cpu|controller_fsm|states.CMP3~q )))) ) )

	.dataa(!\cpu|controller_fsm|states.CMP3~q ),
	.datab(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datac(!\cpu|controller_fsm|WideOr1~1_combout ),
	.datad(!\cpu|instruction_decoder|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~256 .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~256 .lut_mask = 64'h0000000031003100;
defparam \cpu|modified_datapath|myregfile|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N20
dffeas \cpu|modified_datapath|myregfile|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~91 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N50
dffeas \cpu|modified_datapath|myregfile|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~27 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~59feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~59feeder_combout  = ( \cpu|modified_datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~59feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N49
dffeas \cpu|modified_datapath|myregfile|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~59 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N55
dffeas \cpu|modified_datapath|myregfile|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~43 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N45
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~11feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~11feeder_combout  = ( \cpu|modified_datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~11feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N46
dffeas \cpu|modified_datapath|myregfile|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~11 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~236 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~236_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~11_q ))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~27_q )))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~43_q ))) # (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~59_q )))) # 
// (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~27_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~59_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~43_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~236 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~236 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cpu|modified_datapath|myregfile|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~107feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~107feeder_combout  = ( \cpu|modified_datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~107feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N13
dffeas \cpu|modified_datapath|myregfile|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~107 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N50
dffeas \cpu|modified_datapath|myregfile|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~123 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N3
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~75feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~75feeder_combout  = ( \cpu|modified_datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~75feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N4
dffeas \cpu|modified_datapath|myregfile|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~75 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~172 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~172_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|modified_datapath|myregfile|m~236_combout  & (((\cpu|modified_datapath|myregfile|m~75_q  & (\cpu|instruction_decoder|Mux3~0_combout ))))) # 
// (\cpu|modified_datapath|myregfile|m~236_combout  & ((((!\cpu|instruction_decoder|Mux3~0_combout ))) # (\cpu|modified_datapath|myregfile|m~91_q ))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|modified_datapath|myregfile|m~236_combout  & 
// (\cpu|modified_datapath|myregfile|m~107_q  & (\cpu|instruction_decoder|Mux3~0_combout ))) # (\cpu|modified_datapath|myregfile|m~236_combout  & (((!\cpu|instruction_decoder|Mux3~0_combout ) # (\cpu|modified_datapath|myregfile|m~123_q ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~91_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~236_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~107_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~123_q ),
	.datag(!\cpu|modified_datapath|myregfile|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~172 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~172 .lut_mask = 64'h331D330C331D333F;
defparam \cpu|modified_datapath|myregfile|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N20
dffeas \cpu|modified_datapath|A_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[11] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[11]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[11]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[11]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N45
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux4~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux4~0_combout  = ( \cpu|modified_datapath|val_B[11]~18_combout  & ( (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|A_out [11])) ) ) # ( 
// !\cpu|modified_datapath|val_B[11]~18_combout  & ( (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (!\cpu|controller_fsm|states.STR7~q  & (\cpu|modified_datapath|A_out [11] & \cpu|modified_datapath|val_B[11]~17_combout ))) # (\cpu|instr_reg_dec[11]~DUPLICATE_q  & 
// (((!\cpu|modified_datapath|val_B[11]~17_combout )))) ) )

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [11]),
	.datad(!\cpu|modified_datapath|val_B[11]~17_combout ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_B[11]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux4~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux4~0 .lut_mask = 64'h5508550808080808;
defparam \cpu|modified_datapath|myALU|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N44
dffeas \cpu|modified_datapath|datapath_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[11]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[11] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N57
cyclonev_lcell_comb \cpu|modified_datapath|Mux5~0 (
// Equation(s):
// \cpu|modified_datapath|Mux5~0_combout  = (!\cpu|controller_fsm|wb_sel [1] & (\cpu|controller_fsm|WideOr1~0_combout  & ((\ram|m_rtl_0|auto_generated|ram_block1a10 )))) # (\cpu|controller_fsm|wb_sel [1] & (!\cpu|controller_fsm|WideOr1~0_combout  & 
// (\cpu|modified_datapath|datapath_result [10])))

	.dataa(!\cpu|controller_fsm|wb_sel [1]),
	.datab(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datac(!\cpu|modified_datapath|datapath_result [10]),
	.datad(!\ram|m_rtl_0|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux5~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux5~0 .lut_mask = 64'h0426042604260426;
defparam \cpu|modified_datapath|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N39
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~90feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~90feeder_combout  = ( \cpu|modified_datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~90feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N40
dffeas \cpu|modified_datapath|myregfile|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~90 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N49
dffeas \cpu|modified_datapath|myregfile|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~106 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \cpu|modified_datapath|myregfile|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~58 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N35
dffeas \cpu|modified_datapath|myregfile|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~42 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N47
dffeas \cpu|modified_datapath|myregfile|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~26 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N9
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~10feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~10feeder_combout  = ( \cpu|modified_datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~10feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N11
dffeas \cpu|modified_datapath|myregfile|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~10 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~232 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~232_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~10_q  & ((!\cpu|instruction_decoder|Mux3~0_combout )))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout ) # (\cpu|modified_datapath|myregfile|m~26_q ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux5~0_combout  & 
// (((\cpu|modified_datapath|myregfile|m~42_q  & ((!\cpu|instruction_decoder|Mux3~0_combout )))))) # (\cpu|instruction_decoder|Mux5~0_combout  & ((((\cpu|instruction_decoder|Mux3~0_combout ))) # (\cpu|modified_datapath|myregfile|m~58_q ))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~58_q ),
	.datab(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~42_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~26_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~232 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~232 .lut_mask = 64'h0C3F1D1D33333333;
defparam \cpu|modified_datapath|myregfile|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N17
dffeas \cpu|modified_datapath|myregfile|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~122 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N38
dffeas \cpu|modified_datapath|myregfile|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~74 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~168 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~168_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~232_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// ((!\cpu|modified_datapath|myregfile|m~232_combout  & (((\cpu|modified_datapath|myregfile|m~74_q )))) # (\cpu|modified_datapath|myregfile|m~232_combout  & (\cpu|modified_datapath|myregfile|m~90_q )))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~232_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|modified_datapath|myregfile|m~232_combout  & (\cpu|modified_datapath|myregfile|m~106_q )) # 
// (\cpu|modified_datapath|myregfile|m~232_combout  & ((\cpu|modified_datapath|myregfile|m~122_q )))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~90_q ),
	.datab(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~106_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~232_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~122_q ),
	.datag(!\cpu|modified_datapath|myregfile|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~168 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~168 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \cpu|modified_datapath|myregfile|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \cpu|modified_datapath|A_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[10] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N24
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[10]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[10]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[10]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N27
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux5~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux5~0_combout  = ( \cpu|modified_datapath|val_B[10]~16_combout  & ( (\cpu|modified_datapath|A_out [10] & (!\cpu|instr_reg_dec [11] & !\cpu|controller_fsm|states.STR7~q )) ) ) # ( !\cpu|modified_datapath|val_B[10]~16_combout  
// & ( (!\cpu|instr_reg_dec [11] & (\cpu|modified_datapath|A_out [10] & (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|val_B[10]~15_combout ))) # (\cpu|instr_reg_dec [11] & (((!\cpu|modified_datapath|val_B[10]~15_combout )))) ) )

	.dataa(!\cpu|modified_datapath|A_out [10]),
	.datab(!\cpu|instr_reg_dec [11]),
	.datac(!\cpu|controller_fsm|states.STR7~q ),
	.datad(!\cpu|modified_datapath|val_B[10]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_B[10]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux5~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux5~0 .lut_mask = 64'h3340334040404040;
defparam \cpu|modified_datapath|myALU|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N25
dffeas \cpu|modified_datapath|datapath_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[10]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[10] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N45
cyclonev_lcell_comb \cpu|modified_datapath|Mux6~0 (
// Equation(s):
// \cpu|modified_datapath|Mux6~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a9  & ( (!\cpu|controller_fsm|wb_sel [1] & ((\cpu|controller_fsm|WideOr1~0_combout ))) # (\cpu|controller_fsm|wb_sel [1] & (\cpu|modified_datapath|datapath_result [9] & 
// !\cpu|controller_fsm|WideOr1~0_combout )) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a9  & ( (\cpu|controller_fsm|wb_sel [1] & (\cpu|modified_datapath|datapath_result [9] & !\cpu|controller_fsm|WideOr1~0_combout )) ) )

	.dataa(!\cpu|controller_fsm|wb_sel [1]),
	.datab(!\cpu|modified_datapath|datapath_result [9]),
	.datac(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datad(gnd),
	.datae(!\ram|m_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux6~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux6~0 .lut_mask = 64'h10101A1A10101A1A;
defparam \cpu|modified_datapath|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N54
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~121feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~121feeder_combout  = ( \cpu|modified_datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~121feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N55
dffeas \cpu|modified_datapath|myregfile|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~121 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N3
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~105feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~105feeder_combout  = ( \cpu|modified_datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~105feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N5
dffeas \cpu|modified_datapath|myregfile|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~105 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N59
dffeas \cpu|modified_datapath|myregfile|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~89 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N20
dffeas \cpu|modified_datapath|myregfile|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~57 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N41
dffeas \cpu|modified_datapath|myregfile|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~25 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N44
dffeas \cpu|modified_datapath|myregfile|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~41 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N16
dffeas \cpu|modified_datapath|myregfile|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~9 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~228 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~228_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~9_q  & !\cpu|instruction_decoder|Mux3~0_combout )))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout )) # (\cpu|modified_datapath|myregfile|m~25_q )))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & 
// (((\cpu|modified_datapath|myregfile|m~41_q  & !\cpu|instruction_decoder|Mux3~0_combout )))) # (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout )) # (\cpu|modified_datapath|myregfile|m~57_q )))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~57_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~25_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~41_q ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~228 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~228 .lut_mask = 64'h0F330F5500FF00FF;
defparam \cpu|modified_datapath|myregfile|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N56
dffeas \cpu|modified_datapath|myregfile|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~73 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~164 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~164_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~228_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// (((!\cpu|modified_datapath|myregfile|m~228_combout  & (\cpu|modified_datapath|myregfile|m~73_q )) # (\cpu|modified_datapath|myregfile|m~228_combout  & ((\cpu|modified_datapath|myregfile|m~89_q )))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~228_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~228_combout  & ((\cpu|modified_datapath|myregfile|m~105_q ))) # 
// (\cpu|modified_datapath|myregfile|m~228_combout  & (\cpu|modified_datapath|myregfile|m~121_q ))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~121_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~105_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~89_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~228_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~164 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~164 .lut_mask = 64'h05050505AAFFBBBB;
defparam \cpu|modified_datapath|myregfile|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N50
dffeas \cpu|modified_datapath|B_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|B_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|B_out[9] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|B_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \cpu|modified_datapath|val_B[9]~14 (
// Equation(s):
// \cpu|modified_datapath|val_B[9]~14_combout  = ( \cpu|instr_reg_dec[4]~DUPLICATE_q  & ( \cpu|instr_reg_dec [3] & ( (\cpu|modified_datapath|B_out [10] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q )) ) ) ) # ( 
// \cpu|instr_reg_dec[4]~DUPLICATE_q  & ( !\cpu|instr_reg_dec [3] & ( (\cpu|modified_datapath|B_out [10] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q )) ) ) ) # ( !\cpu|instr_reg_dec[4]~DUPLICATE_q  & ( !\cpu|instr_reg_dec [3] 
// & ( (\cpu|modified_datapath|B_out [9] & (!\cpu|controller_fsm|states.STR3~q  & !\cpu|controller_fsm|states.LDR3~q )) ) ) )

	.dataa(!\cpu|modified_datapath|B_out [9]),
	.datab(!\cpu|modified_datapath|B_out [10]),
	.datac(!\cpu|controller_fsm|states.STR3~q ),
	.datad(!\cpu|controller_fsm|states.LDR3~q ),
	.datae(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.dataf(!\cpu|instr_reg_dec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[9]~14 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[9]~14 .lut_mask = 64'h5000300000003000;
defparam \cpu|modified_datapath|val_B[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N57
cyclonev_lcell_comb \cpu|modified_datapath|val_B[9]~13 (
// Equation(s):
// \cpu|modified_datapath|val_B[9]~13_combout  = ( !\cpu|instr_reg_dec[4]~DUPLICATE_q  & ( \cpu|instr_reg_dec [3] & ( (\cpu|modified_datapath|B_out [8] & (!\cpu|controller_fsm|states.LDR3~q  & !\cpu|controller_fsm|states.STR3~q )) ) ) )

	.dataa(!\cpu|modified_datapath|B_out [8]),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.LDR3~q ),
	.datad(!\cpu|controller_fsm|states.STR3~q ),
	.datae(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.dataf(!\cpu|instr_reg_dec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[9]~13 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[9]~13 .lut_mask = 64'h0000000050000000;
defparam \cpu|modified_datapath|val_B[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \cpu|modified_datapath|val_B[9]~28 (
// Equation(s):
// \cpu|modified_datapath|val_B[9]~28_combout  = ( \cpu|modified_datapath|val_B[9]~13_combout  ) # ( !\cpu|modified_datapath|val_B[9]~13_combout  & ( \cpu|modified_datapath|val_B[9]~14_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|modified_datapath|val_B[9]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_B[9]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[9]~28 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[9]~28 .lut_mask = 64'h33333333FFFFFFFF;
defparam \cpu|modified_datapath|val_B[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[9]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[9]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[9]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux6~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux6~0_combout  = ( \cpu|controller_fsm|states.STR7~q  & ( (!\cpu|modified_datapath|val_B[9]~13_combout  & (!\cpu|modified_datapath|val_B[9]~14_combout  & \cpu|instr_reg_dec[11]~DUPLICATE_q )) ) ) # ( 
// !\cpu|controller_fsm|states.STR7~q  & ( (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (\cpu|modified_datapath|A_out [9] & ((\cpu|modified_datapath|val_B[9]~14_combout ) # (\cpu|modified_datapath|val_B[9]~13_combout )))) # (\cpu|instr_reg_dec[11]~DUPLICATE_q  & 
// (!\cpu|modified_datapath|val_B[9]~13_combout  & (!\cpu|modified_datapath|val_B[9]~14_combout ))) ) )

	.dataa(!\cpu|modified_datapath|val_B[9]~13_combout ),
	.datab(!\cpu|modified_datapath|val_B[9]~14_combout ),
	.datac(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datad(!\cpu|modified_datapath|A_out [9]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux6~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux6~0 .lut_mask = 64'h0878087808080808;
defparam \cpu|modified_datapath|myALU|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N14
dffeas \cpu|modified_datapath|datapath_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[9]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[9] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N2
dffeas \cpu|instr_reg_dec[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[7] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \cpu|modified_datapath|Mux7~0 (
// Equation(s):
// \cpu|modified_datapath|Mux7~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a8  & ( (!\cpu|controller_fsm|wb_sel [1] & (((\cpu|instr_reg_dec [7])) # (\cpu|controller_fsm|WideOr1~0_combout ))) # (\cpu|controller_fsm|wb_sel [1] & 
// (!\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|modified_datapath|datapath_result [8]))) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a8  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & ((!\cpu|controller_fsm|wb_sel [1] & ((\cpu|instr_reg_dec [7]))) # 
// (\cpu|controller_fsm|wb_sel [1] & (\cpu|modified_datapath|datapath_result [8])))) ) )

	.dataa(!\cpu|controller_fsm|wb_sel [1]),
	.datab(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datac(!\cpu|modified_datapath|datapath_result [8]),
	.datad(!\cpu|instr_reg_dec [7]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux7~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux7~0 .lut_mask = 64'h048C048C26AE26AE;
defparam \cpu|modified_datapath|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N15
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~120feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~120feeder_combout  = ( \cpu|modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~120feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N16
dffeas \cpu|modified_datapath|myregfile|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~120 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N11
dffeas \cpu|modified_datapath|myregfile|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~104 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~88feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~88feeder_combout  = ( \cpu|modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~88feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N56
dffeas \cpu|modified_datapath|myregfile|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~88 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N3
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~24feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~24feeder_combout  = ( \cpu|modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~24feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N4
dffeas \cpu|modified_datapath|myregfile|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~24 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N25
dffeas \cpu|modified_datapath|myregfile|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~40 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N25
dffeas \cpu|modified_datapath|myregfile|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~56 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N20
dffeas \cpu|modified_datapath|myregfile|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~8 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~224 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~224_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~8_q ))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~24_q ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|instruction_decoder|Mux5~0_combout ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~40_q )) # (\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~56_q ))))) # 
// (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~24_q ),
	.datab(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~40_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~56_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~224 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~224 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \cpu|modified_datapath|myregfile|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~72feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~72feeder_combout  = ( \cpu|modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~72feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N1
dffeas \cpu|modified_datapath|myregfile|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~72 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~160 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~160_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~224_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// ((!\cpu|modified_datapath|myregfile|m~224_combout  & (\cpu|modified_datapath|myregfile|m~72_q )) # (\cpu|modified_datapath|myregfile|m~224_combout  & ((\cpu|modified_datapath|myregfile|m~88_q )))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~224_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~224_combout  & ((\cpu|modified_datapath|myregfile|m~104_q ))) # 
// (\cpu|modified_datapath|myregfile|m~224_combout  & (\cpu|modified_datapath|myregfile|m~120_q ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~120_q ),
	.datab(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~104_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~88_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~224_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~160 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~160 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu|modified_datapath|myregfile|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N20
dffeas \cpu|modified_datapath|A_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[8] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N12
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[8]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[8]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[8]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux7~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux7~0_combout  = ( \cpu|controller_fsm|states.STR7~q  & ( (!\cpu|modified_datapath|val_B[8]~12_combout  & (!\cpu|modified_datapath|val_B[8]~11_combout  & \cpu|instr_reg_dec [11])) ) ) # ( !\cpu|controller_fsm|states.STR7~q  & 
// ( (!\cpu|instr_reg_dec [11] & (\cpu|modified_datapath|A_out [8] & ((\cpu|modified_datapath|val_B[8]~11_combout ) # (\cpu|modified_datapath|val_B[8]~12_combout )))) # (\cpu|instr_reg_dec [11] & (!\cpu|modified_datapath|val_B[8]~12_combout  & 
// (!\cpu|modified_datapath|val_B[8]~11_combout ))) ) )

	.dataa(!\cpu|modified_datapath|val_B[8]~12_combout ),
	.datab(!\cpu|modified_datapath|val_B[8]~11_combout ),
	.datac(!\cpu|modified_datapath|A_out [8]),
	.datad(!\cpu|instr_reg_dec [11]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux7~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux7~0 .lut_mask = 64'h0788078800880088;
defparam \cpu|modified_datapath|myALU|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N13
dffeas \cpu|modified_datapath|datapath_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[8]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[8] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N32
dffeas \cpu|instr_reg_dec[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \cpu|modified_datapath|val_B[7]~9 (
// Equation(s):
// \cpu|modified_datapath|val_B[7]~9_combout  = ( !\cpu|controller_fsm|states.LDR3~q  & ( (!\cpu|instr_reg_dec[4]~DUPLICATE_q  & (\cpu|instr_reg_dec[3]~DUPLICATE_q  & (\cpu|modified_datapath|B_out [6] & !\cpu|controller_fsm|states.STR3~q ))) ) )

	.dataa(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datab(!\cpu|instr_reg_dec[3]~DUPLICATE_q ),
	.datac(!\cpu|modified_datapath|B_out [6]),
	.datad(!\cpu|controller_fsm|states.STR3~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[7]~9 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[7]~9 .lut_mask = 64'h0200020000000000;
defparam \cpu|modified_datapath|val_B[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \cpu|modified_datapath|val_B[7]~10 (
// Equation(s):
// \cpu|modified_datapath|val_B[7]~10_combout  = ( \cpu|modified_datapath|B_out [8] & ( \cpu|modified_datapath|B_out[7]~DUPLICATE_q  & ( (!\cpu|controller_fsm|states.STR3~q  & (!\cpu|controller_fsm|states.LDR3~q  & ((!\cpu|instr_reg_dec [3]) # 
// (\cpu|instr_reg_dec[4]~DUPLICATE_q )))) ) ) ) # ( !\cpu|modified_datapath|B_out [8] & ( \cpu|modified_datapath|B_out[7]~DUPLICATE_q  & ( (!\cpu|instr_reg_dec [3] & (!\cpu|controller_fsm|states.STR3~q  & (!\cpu|controller_fsm|states.LDR3~q  & 
// !\cpu|instr_reg_dec[4]~DUPLICATE_q ))) ) ) ) # ( \cpu|modified_datapath|B_out [8] & ( !\cpu|modified_datapath|B_out[7]~DUPLICATE_q  & ( (!\cpu|controller_fsm|states.STR3~q  & (!\cpu|controller_fsm|states.LDR3~q  & \cpu|instr_reg_dec[4]~DUPLICATE_q )) ) ) 
// )

	.dataa(!\cpu|instr_reg_dec [3]),
	.datab(!\cpu|controller_fsm|states.STR3~q ),
	.datac(!\cpu|controller_fsm|states.LDR3~q ),
	.datad(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datae(!\cpu|modified_datapath|B_out [8]),
	.dataf(!\cpu|modified_datapath|B_out[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[7]~10 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[7]~10 .lut_mask = 64'h000000C0800080C0;
defparam \cpu|modified_datapath|val_B[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N9
cyclonev_lcell_comb \cpu|modified_datapath|val_B[7]~26 (
// Equation(s):
// \cpu|modified_datapath|val_B[7]~26_combout  = ( \cpu|modified_datapath|val_B[7]~10_combout  ) # ( !\cpu|modified_datapath|val_B[7]~10_combout  & ( \cpu|modified_datapath|val_B[7]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|val_B[7]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|val_B[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[7]~26 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[7]~26 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cpu|modified_datapath|val_B[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N18
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[7]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[7]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[7]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N21
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux8~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux8~0_combout  = ( \cpu|instr_reg_dec[11]~DUPLICATE_q  & ( (!\cpu|modified_datapath|val_B[7]~9_combout  & !\cpu|modified_datapath|val_B[7]~10_combout ) ) ) # ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  & ( 
// (!\cpu|controller_fsm|states.STR7~q  & (\cpu|modified_datapath|A_out [7] & ((\cpu|modified_datapath|val_B[7]~10_combout ) # (\cpu|modified_datapath|val_B[7]~9_combout )))) ) )

	.dataa(!\cpu|modified_datapath|val_B[7]~9_combout ),
	.datab(!\cpu|modified_datapath|val_B[7]~10_combout ),
	.datac(!\cpu|controller_fsm|states.STR7~q ),
	.datad(!\cpu|modified_datapath|A_out [7]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux8~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux8~0 .lut_mask = 64'h0070007088888888;
defparam \cpu|modified_datapath|myALU|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N19
dffeas \cpu|modified_datapath|datapath_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[7]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[7] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N57
cyclonev_lcell_comb \cpu|controller_fsm|load_addr (
// Equation(s):
// \cpu|controller_fsm|load_addr~combout  = ( \cpu|controller_fsm|states.LDR4~q  ) # ( !\cpu|controller_fsm|states.LDR4~q  & ( \cpu|controller_fsm|states.STR4~q  ) )

	.dataa(!\cpu|controller_fsm|states.STR4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|load_addr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|load_addr .extended_lut = "off";
defparam \cpu|controller_fsm|load_addr .lut_mask = 64'h55555555FFFFFFFF;
defparam \cpu|controller_fsm|load_addr .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N20
dffeas \cpu|wire_DAR_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|datapath_result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|load_addr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_DAR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_DAR_out[7] .is_wysiwyg = "true";
defparam \cpu|wire_DAR_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \cpu|ram_addr[7]~7 (
// Equation(s):
// \cpu|ram_addr[7]~7_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \cpu|wire_pc [7] ) ) # ( !\cpu|controller_fsm|states.instruction_fetch_state~q  & ( (!\cpu|controller_fsm|states.start_state~q  & 
// ((!\cpu|controller_fsm|states.LDR6~q  & ((\cpu|wire_DAR_out [7]))) # (\cpu|controller_fsm|states.LDR6~q  & (\cpu|wire_pc [7])))) # (\cpu|controller_fsm|states.start_state~q  & (((\cpu|wire_pc [7])))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|controller_fsm|states.LDR6~q ),
	.datac(!\cpu|wire_pc [7]),
	.datad(!\cpu|wire_DAR_out [7]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[7]~7 .extended_lut = "off";
defparam \cpu|ram_addr[7]~7 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \cpu|ram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N39
cyclonev_lcell_comb \cpu|instr_reg_dec[6]~feeder (
// Equation(s):
// \cpu|instr_reg_dec[6]~feeder_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a6  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|instr_reg_dec[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|instr_reg_dec[6]~feeder .extended_lut = "off";
defparam \cpu|instr_reg_dec[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|instr_reg_dec[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N40
dffeas \cpu|instr_reg_dec[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|instr_reg_dec[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[6] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \cpu|modified_datapath|Mux9~0 (
// Equation(s):
// \cpu|modified_datapath|Mux9~0_combout  = ( \cpu|modified_datapath|datapath_result [6] & ( \ram|m_rtl_0|auto_generated|ram_block1a6  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (((\cpu|instr_reg_dec [6]) # (\cpu|controller_fsm|wb_sel [1])))) # 
// (\cpu|controller_fsm|WideOr1~0_combout  & (((!\cpu|controller_fsm|wb_sel [1])) # (\cpu|wire_pc [6]))) ) ) ) # ( !\cpu|modified_datapath|datapath_result [6] & ( \ram|m_rtl_0|auto_generated|ram_block1a6  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & 
// (((!\cpu|controller_fsm|wb_sel [1] & \cpu|instr_reg_dec [6])))) # (\cpu|controller_fsm|WideOr1~0_combout  & (((!\cpu|controller_fsm|wb_sel [1])) # (\cpu|wire_pc [6]))) ) ) ) # ( \cpu|modified_datapath|datapath_result [6] & ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a6  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (((\cpu|instr_reg_dec [6]) # (\cpu|controller_fsm|wb_sel [1])))) # (\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|wire_pc [6] & (\cpu|controller_fsm|wb_sel [1]))) ) 
// ) ) # ( !\cpu|modified_datapath|datapath_result [6] & ( !\ram|m_rtl_0|auto_generated|ram_block1a6  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (((!\cpu|controller_fsm|wb_sel [1] & \cpu|instr_reg_dec [6])))) # (\cpu|controller_fsm|WideOr1~0_combout  & 
// (\cpu|wire_pc [6] & (\cpu|controller_fsm|wb_sel [1]))) ) ) )

	.dataa(!\cpu|wire_pc [6]),
	.datab(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datac(!\cpu|controller_fsm|wb_sel [1]),
	.datad(!\cpu|instr_reg_dec [6]),
	.datae(!\cpu|modified_datapath|datapath_result [6]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux9~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux9~0 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \cpu|modified_datapath|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~86feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~86feeder_combout  = ( \cpu|modified_datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~86feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \cpu|modified_datapath|myregfile|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~86 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N57
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~118feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~118feeder_combout  = ( \cpu|modified_datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~118feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N58
dffeas \cpu|modified_datapath|myregfile|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~118 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N7
dffeas \cpu|modified_datapath|myregfile|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~102 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N25
dffeas \cpu|modified_datapath|myregfile|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~54 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N59
dffeas \cpu|modified_datapath|myregfile|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~38 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N9
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~22feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~22feeder_combout  = ( \cpu|modified_datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~22feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N11
dffeas \cpu|modified_datapath|myregfile|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~22 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N13
dffeas \cpu|modified_datapath|myregfile|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~6 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N24
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~216 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~216_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~6_q )) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~22_q )))))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|instruction_decoder|Mux5~0_combout ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~38_q ))) # (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~54_q ))))) # 
// (\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|instruction_decoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~54_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~38_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~22_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~216 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~216 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \cpu|modified_datapath|myregfile|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N27
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~70feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~70feeder_combout  = ( \cpu|modified_datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~70feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N28
dffeas \cpu|modified_datapath|myregfile|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~70 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N54
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~152 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~152_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~216_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// ((!\cpu|modified_datapath|myregfile|m~216_combout  & ((\cpu|modified_datapath|myregfile|m~70_q ))) # (\cpu|modified_datapath|myregfile|m~216_combout  & (\cpu|modified_datapath|myregfile|m~86_q ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~216_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|modified_datapath|myregfile|m~216_combout  & ((\cpu|modified_datapath|myregfile|m~102_q ))) # 
// (\cpu|modified_datapath|myregfile|m~216_combout  & (\cpu|modified_datapath|myregfile|m~118_q ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~86_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~118_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~102_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~216_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~152 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~152 .lut_mask = 64'h000F000FFF55FF33;
defparam \cpu|modified_datapath|myregfile|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N56
dffeas \cpu|modified_datapath|A_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[6] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N15
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[6]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[6]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[6]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N57
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux9~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux9~0_combout  = ( \cpu|instr_reg_dec[11]~DUPLICATE_q  & ( (!\cpu|modified_datapath|val_B[6]~7_combout  & !\cpu|modified_datapath|val_B[6]~8_combout ) ) ) # ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  & ( 
// (!\cpu|controller_fsm|states.STR7~q  & (\cpu|modified_datapath|A_out [6] & ((\cpu|modified_datapath|val_B[6]~8_combout ) # (\cpu|modified_datapath|val_B[6]~7_combout )))) ) )

	.dataa(!\cpu|modified_datapath|val_B[6]~7_combout ),
	.datab(!\cpu|modified_datapath|val_B[6]~8_combout ),
	.datac(!\cpu|controller_fsm|states.STR7~q ),
	.datad(!\cpu|modified_datapath|A_out [6]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux9~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux9~0 .lut_mask = 64'h0070007088888888;
defparam \cpu|modified_datapath|myALU|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N16
dffeas \cpu|modified_datapath|datapath_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[6]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[6] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N23
dffeas \cpu|wire_DAR_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|datapath_result [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|load_addr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_DAR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_DAR_out[6] .is_wysiwyg = "true";
defparam \cpu|wire_DAR_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N21
cyclonev_lcell_comb \cpu|ram_addr[6]~6 (
// Equation(s):
// \cpu|ram_addr[6]~6_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \cpu|wire_pc [6] ) ) # ( !\cpu|controller_fsm|states.instruction_fetch_state~q  & ( (!\cpu|controller_fsm|states.start_state~q  & 
// ((!\cpu|controller_fsm|states.LDR6~q  & ((\cpu|wire_DAR_out [6]))) # (\cpu|controller_fsm|states.LDR6~q  & (\cpu|wire_pc [6])))) # (\cpu|controller_fsm|states.start_state~q  & (((\cpu|wire_pc [6])))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|controller_fsm|states.LDR6~q ),
	.datac(!\cpu|wire_pc [6]),
	.datad(!\cpu|wire_DAR_out [6]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[6]~6 .extended_lut = "off";
defparam \cpu|ram_addr[6]~6 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \cpu|ram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N38
dffeas \cpu|instr_reg_dec[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[5] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \cpu|modified_datapath|Mux10~0 (
// Equation(s):
// \cpu|modified_datapath|Mux10~0_combout  = ( \cpu|instr_reg_dec [5] & ( \ram|m_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu|controller_fsm|wb_sel [1]) # ((!\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|modified_datapath|datapath_result [5]))) # 
// (\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|wire_pc [5]))) ) ) ) # ( !\cpu|instr_reg_dec [5] & ( \ram|m_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu|controller_fsm|wb_sel [1] & (((\cpu|controller_fsm|WideOr1~0_combout )))) # 
// (\cpu|controller_fsm|wb_sel [1] & ((!\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|modified_datapath|datapath_result [5]))) # (\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|wire_pc [5])))) ) ) ) # ( \cpu|instr_reg_dec [5] & ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu|controller_fsm|wb_sel [1] & (((!\cpu|controller_fsm|WideOr1~0_combout )))) # (\cpu|controller_fsm|wb_sel [1] & ((!\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|modified_datapath|datapath_result 
// [5]))) # (\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|wire_pc [5])))) ) ) ) # ( !\cpu|instr_reg_dec [5] & ( !\ram|m_rtl_0|auto_generated|ram_block1a5  & ( (\cpu|controller_fsm|wb_sel [1] & ((!\cpu|controller_fsm|WideOr1~0_combout  & 
// ((\cpu|modified_datapath|datapath_result [5]))) # (\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|wire_pc [5])))) ) ) )

	.dataa(!\cpu|controller_fsm|wb_sel [1]),
	.datab(!\cpu|wire_pc [5]),
	.datac(!\cpu|modified_datapath|datapath_result [5]),
	.datad(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datae(!\cpu|instr_reg_dec [5]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux10~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux10~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \cpu|modified_datapath|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N51
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~117feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~117feeder_combout  = ( \cpu|modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~117feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N53
dffeas \cpu|modified_datapath|myregfile|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~117 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N21
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~101feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~101feeder_combout  = ( \cpu|modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~101feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N23
dffeas \cpu|modified_datapath|myregfile|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~101 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N55
dffeas \cpu|modified_datapath|myregfile|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~85 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N44
dffeas \cpu|modified_datapath|myregfile|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~53 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~21feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~21feeder_combout  = ( \cpu|modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~21feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N8
dffeas \cpu|modified_datapath|myregfile|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~21 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N8
dffeas \cpu|modified_datapath|myregfile|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~37 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N28
dffeas \cpu|modified_datapath|myregfile|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~5 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~212 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~212_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~5_q ))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~21_q )))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~37_q ))) # (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~53_q )))) # 
// (\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|instruction_decoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~53_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~21_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~37_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~212 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~212 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cpu|modified_datapath|myregfile|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N20
dffeas \cpu|modified_datapath|myregfile|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~69 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~148 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~148_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~212_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// (((!\cpu|modified_datapath|myregfile|m~212_combout  & (\cpu|modified_datapath|myregfile|m~69_q )) # (\cpu|modified_datapath|myregfile|m~212_combout  & ((\cpu|modified_datapath|myregfile|m~85_q )))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~212_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~212_combout  & ((\cpu|modified_datapath|myregfile|m~101_q ))) # 
// (\cpu|modified_datapath|myregfile|m~212_combout  & (\cpu|modified_datapath|myregfile|m~117_q ))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~117_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~101_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~85_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~212_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~148 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~148 .lut_mask = 64'h05050505AAFFBBBB;
defparam \cpu|modified_datapath|myregfile|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N8
dffeas \cpu|modified_datapath|A_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|myregfile|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[5] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N18
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[5]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[5]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[5]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N45
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux10~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux10~0_combout  = ( \cpu|modified_datapath|val_B[5]~6_combout  & ( \cpu|modified_datapath|A_out [5] & ( (!\cpu|instr_reg_dec [11] & !\cpu|controller_fsm|states.STR7~q ) ) ) ) # ( !\cpu|modified_datapath|val_B[5]~6_combout  & 
// ( \cpu|modified_datapath|A_out [5] & ( \cpu|instr_reg_dec [11] ) ) ) # ( !\cpu|modified_datapath|val_B[5]~6_combout  & ( !\cpu|modified_datapath|A_out [5] & ( \cpu|instr_reg_dec [11] ) ) )

	.dataa(!\cpu|instr_reg_dec [11]),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.STR7~q ),
	.datad(gnd),
	.datae(!\cpu|modified_datapath|val_B[5]~6_combout ),
	.dataf(!\cpu|modified_datapath|A_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux10~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux10~0 .lut_mask = 64'h555500005555A0A0;
defparam \cpu|modified_datapath|myALU|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N19
dffeas \cpu|modified_datapath|datapath_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[5]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[5] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N56
dffeas \cpu|wire_DAR_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|datapath_result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|load_addr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_DAR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_DAR_out[5] .is_wysiwyg = "true";
defparam \cpu|wire_DAR_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \cpu|ram_addr[5]~5 (
// Equation(s):
// \cpu|ram_addr[5]~5_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \cpu|wire_pc [5] ) ) # ( !\cpu|controller_fsm|states.instruction_fetch_state~q  & ( (!\cpu|controller_fsm|states.start_state~q  & 
// ((!\cpu|controller_fsm|states.LDR6~q  & ((\cpu|wire_DAR_out [5]))) # (\cpu|controller_fsm|states.LDR6~q  & (\cpu|wire_pc [5])))) # (\cpu|controller_fsm|states.start_state~q  & (((\cpu|wire_pc [5])))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|controller_fsm|states.LDR6~q ),
	.datac(!\cpu|wire_pc [5]),
	.datad(!\cpu|wire_DAR_out [5]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[5]~5 .extended_lut = "off";
defparam \cpu|ram_addr[5]~5 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \cpu|ram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N41
dffeas \cpu|instr_reg_dec[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[13] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N15
cyclonev_lcell_comb \cpu|controller_fsm|Decoder0~2 (
// Equation(s):
// \cpu|controller_fsm|Decoder0~2_combout  = ( \cpu|instr_reg_dec [15] & ( (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & !\cpu|instr_reg_dec [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datad(!\cpu|instr_reg_dec [13]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|Decoder0~2 .extended_lut = "off";
defparam \cpu|controller_fsm|Decoder0~2 .lut_mask = 64'h00000000F000F000;
defparam \cpu|controller_fsm|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N0
cyclonev_lcell_comb \cpu|controller_fsm|states~79 (
// Equation(s):
// \cpu|controller_fsm|states~79_combout  = ( \cpu|controller_fsm|Decoder0~2_combout  & ( (\cpu|controller_fsm|states.start_state~q  & (\cpu|instr_reg_dec [14] & (\cpu|instr_reg_dec [12] & \rst_n~input_o ))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|instr_reg_dec [14]),
	.datac(!\cpu|instr_reg_dec [12]),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~79 .extended_lut = "off";
defparam \cpu|controller_fsm|states~79 .lut_mask = 64'h0000000000010001;
defparam \cpu|controller_fsm|states~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N2
dffeas \cpu|controller_fsm|states.MOVimm1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.MOVimm1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.MOVimm1 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.MOVimm1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \cpu|controller_fsm|WideOr1~0 (
// Equation(s):
// \cpu|controller_fsm|WideOr1~0_combout  = ( !\cpu|controller_fsm|states.LDR6~q  & ( !\cpu|controller_fsm|states.MVN3~q  & ( (!\cpu|controller_fsm|states.MOVimm1~q  & (!\cpu|controller_fsm|states.ADD4~q  & (!\cpu|controller_fsm|states.AND4~q  & 
// !\cpu|controller_fsm|states.MOVreg3~q ))) ) ) )

	.dataa(!\cpu|controller_fsm|states.MOVimm1~q ),
	.datab(!\cpu|controller_fsm|states.ADD4~q ),
	.datac(!\cpu|controller_fsm|states.AND4~q ),
	.datad(!\cpu|controller_fsm|states.MOVreg3~q ),
	.datae(!\cpu|controller_fsm|states.LDR6~q ),
	.dataf(!\cpu|controller_fsm|states.MVN3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr1~0 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr1~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|controller_fsm|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \cpu|modified_datapath|Mux11~0 (
// Equation(s):
// \cpu|modified_datapath|Mux11~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a4  & ( \cpu|wire_pc [4] & ( ((!\cpu|controller_fsm|wb_sel [1] & ((\cpu|instr_reg_dec [4]))) # (\cpu|controller_fsm|wb_sel [1] & (\cpu|modified_datapath|datapath_result 
// [4]))) # (\cpu|controller_fsm|WideOr1~0_combout ) ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a4  & ( \cpu|wire_pc [4] & ( (!\cpu|controller_fsm|WideOr1~0_combout  & ((!\cpu|controller_fsm|wb_sel [1] & ((\cpu|instr_reg_dec [4]))) # 
// (\cpu|controller_fsm|wb_sel [1] & (\cpu|modified_datapath|datapath_result [4])))) # (\cpu|controller_fsm|WideOr1~0_combout  & (((\cpu|controller_fsm|wb_sel [1])))) ) ) ) # ( \ram|m_rtl_0|auto_generated|ram_block1a4  & ( !\cpu|wire_pc [4] & ( 
// (!\cpu|controller_fsm|WideOr1~0_combout  & ((!\cpu|controller_fsm|wb_sel [1] & ((\cpu|instr_reg_dec [4]))) # (\cpu|controller_fsm|wb_sel [1] & (\cpu|modified_datapath|datapath_result [4])))) # (\cpu|controller_fsm|WideOr1~0_combout  & 
// (((!\cpu|controller_fsm|wb_sel [1])))) ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a4  & ( !\cpu|wire_pc [4] & ( (!\cpu|controller_fsm|WideOr1~0_combout  & ((!\cpu|controller_fsm|wb_sel [1] & ((\cpu|instr_reg_dec [4]))) # (\cpu|controller_fsm|wb_sel 
// [1] & (\cpu|modified_datapath|datapath_result [4])))) ) ) )

	.dataa(!\cpu|modified_datapath|datapath_result [4]),
	.datab(!\cpu|instr_reg_dec [4]),
	.datac(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datad(!\cpu|controller_fsm|wb_sel [1]),
	.datae(!\ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\cpu|wire_pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux11~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux11~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \cpu|modified_datapath|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~84feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~84feeder_combout  = ( \cpu|modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~84feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N55
dffeas \cpu|modified_datapath|myregfile|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~84 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N9
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~116feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~116feeder_combout  = ( \cpu|modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~116feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N10
dffeas \cpu|modified_datapath|myregfile|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~116 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N18
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~100feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~100feeder_combout  = ( \cpu|modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~100feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N20
dffeas \cpu|modified_datapath|myregfile|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~100 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N13
dffeas \cpu|modified_datapath|myregfile|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~52 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N53
dffeas \cpu|modified_datapath|myregfile|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~36 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N53
dffeas \cpu|modified_datapath|myregfile|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~20 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~4feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~4feeder_combout  = ( \cpu|modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~4feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N7
dffeas \cpu|modified_datapath|myregfile|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~4 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~208 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~208_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~4_q )) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & ((\cpu|modified_datapath|myregfile|m~20_q )))))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|instruction_decoder|Mux5~0_combout ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~36_q )))) # (\cpu|instruction_decoder|Mux5~0_combout  & (\cpu|modified_datapath|myregfile|m~52_q )))) # 
// (\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|instruction_decoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~52_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~36_q ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~20_q ),
	.datag(!\cpu|modified_datapath|myregfile|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~208 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~208 .lut_mask = 64'h0A550A770AFF0A77;
defparam \cpu|modified_datapath|myregfile|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N36
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~68feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~68feeder_combout  = ( \cpu|modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~68feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N38
dffeas \cpu|modified_datapath|myregfile|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~68 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~144 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~144_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~208_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// ((!\cpu|modified_datapath|myregfile|m~208_combout  & ((\cpu|modified_datapath|myregfile|m~68_q ))) # (\cpu|modified_datapath|myregfile|m~208_combout  & (\cpu|modified_datapath|myregfile|m~84_q ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~208_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|modified_datapath|myregfile|m~208_combout  & ((\cpu|modified_datapath|myregfile|m~100_q ))) # 
// (\cpu|modified_datapath|myregfile|m~208_combout  & (\cpu|modified_datapath|myregfile|m~116_q ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~84_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~116_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~100_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~208_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~144 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~144 .lut_mask = 64'h000F000FFF55FF33;
defparam \cpu|modified_datapath|myregfile|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \cpu|modified_datapath|A_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[4] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[4]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[4]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[4]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N9
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux11~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux11~0_combout  = (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & (\cpu|modified_datapath|A_out [4] & (!\cpu|controller_fsm|states.STR7~q  & \cpu|modified_datapath|val_B[4]~5_combout ))) # (\cpu|instr_reg_dec[11]~DUPLICATE_q  & 
// (((!\cpu|modified_datapath|val_B[4]~5_combout ))))

	.dataa(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datab(!\cpu|modified_datapath|A_out [4]),
	.datac(!\cpu|controller_fsm|states.STR7~q ),
	.datad(!\cpu|modified_datapath|val_B[4]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux11~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux11~0 .lut_mask = 64'h5520552055205520;
defparam \cpu|modified_datapath|myALU|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N7
dffeas \cpu|modified_datapath|datapath_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[4]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[4] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N26
dffeas \cpu|wire_DAR_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|datapath_result [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|load_addr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_DAR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_DAR_out[4] .is_wysiwyg = "true";
defparam \cpu|wire_DAR_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \cpu|ram_addr[4]~4 (
// Equation(s):
// \cpu|ram_addr[4]~4_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \cpu|wire_pc [4] ) ) # ( !\cpu|controller_fsm|states.instruction_fetch_state~q  & ( (!\cpu|controller_fsm|states.start_state~q  & 
// ((!\cpu|controller_fsm|states.LDR6~q  & ((\cpu|wire_DAR_out [4]))) # (\cpu|controller_fsm|states.LDR6~q  & (\cpu|wire_pc [4])))) # (\cpu|controller_fsm|states.start_state~q  & (((\cpu|wire_pc [4])))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|controller_fsm|states.LDR6~q ),
	.datac(!\cpu|wire_pc [4]),
	.datad(!\cpu|wire_DAR_out [4]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[4]~4 .extended_lut = "off";
defparam \cpu|ram_addr[4]~4 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \cpu|ram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N5
dffeas \cpu|instr_reg_dec[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \cpu|modified_datapath|val_B[3]~4 (
// Equation(s):
// \cpu|modified_datapath|val_B[3]~4_combout  = ( \cpu|modified_datapath|B_out [2] & ( \cpu|controller_fsm|WideOr13~0_combout  & ( (!\cpu|instr_reg_dec[4]~DUPLICATE_q  & (((\cpu|modified_datapath|B_out [3]) # (\cpu|instr_reg_dec [3])))) # 
// (\cpu|instr_reg_dec[4]~DUPLICATE_q  & (\cpu|modified_datapath|B_out [4])) ) ) ) # ( !\cpu|modified_datapath|B_out [2] & ( \cpu|controller_fsm|WideOr13~0_combout  & ( (!\cpu|instr_reg_dec[4]~DUPLICATE_q  & (((!\cpu|instr_reg_dec [3] & 
// \cpu|modified_datapath|B_out [3])))) # (\cpu|instr_reg_dec[4]~DUPLICATE_q  & (\cpu|modified_datapath|B_out [4])) ) ) ) # ( \cpu|modified_datapath|B_out [2] & ( !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec [3] ) ) ) # ( 
// !\cpu|modified_datapath|B_out [2] & ( !\cpu|controller_fsm|WideOr13~0_combout  & ( \cpu|instr_reg_dec [3] ) ) )

	.dataa(!\cpu|instr_reg_dec[4]~DUPLICATE_q ),
	.datab(!\cpu|modified_datapath|B_out [4]),
	.datac(!\cpu|instr_reg_dec [3]),
	.datad(!\cpu|modified_datapath|B_out [3]),
	.datae(!\cpu|modified_datapath|B_out [2]),
	.dataf(!\cpu|controller_fsm|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|val_B[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|val_B[3]~4 .extended_lut = "off";
defparam \cpu|modified_datapath|val_B[3]~4 .lut_mask = 64'h0F0F0F0F11B11BBB;
defparam \cpu|modified_datapath|val_B[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[3]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[3]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[3]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N57
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux12~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux12~0_combout  = ( !\cpu|modified_datapath|val_B[3]~4_combout  & ( \cpu|instr_reg_dec[11]~DUPLICATE_q  ) ) # ( \cpu|modified_datapath|val_B[3]~4_combout  & ( !\cpu|instr_reg_dec[11]~DUPLICATE_q  & ( 
// (\cpu|modified_datapath|A_out [3] & !\cpu|controller_fsm|states.STR7~q ) ) ) )

	.dataa(!\cpu|modified_datapath|A_out [3]),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.STR7~q ),
	.datad(gnd),
	.datae(!\cpu|modified_datapath|val_B[3]~4_combout ),
	.dataf(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux12~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux12~0 .lut_mask = 64'h00005050FFFF0000;
defparam \cpu|modified_datapath|myALU|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N1
dffeas \cpu|modified_datapath|datapath_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[3]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[3] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \cpu|wire_DAR_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|datapath_result [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|load_addr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_DAR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_DAR_out[3] .is_wysiwyg = "true";
defparam \cpu|wire_DAR_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \cpu|ram_addr[3]~3 (
// Equation(s):
// \cpu|ram_addr[3]~3_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \cpu|wire_pc [3] ) ) # ( !\cpu|controller_fsm|states.instruction_fetch_state~q  & ( (!\cpu|controller_fsm|states.start_state~q  & 
// ((!\cpu|controller_fsm|states.LDR6~q  & ((\cpu|wire_DAR_out [3]))) # (\cpu|controller_fsm|states.LDR6~q  & (\cpu|wire_pc [3])))) # (\cpu|controller_fsm|states.start_state~q  & (((\cpu|wire_pc [3])))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|controller_fsm|states.LDR6~q ),
	.datac(!\cpu|wire_pc [3]),
	.datad(!\cpu|wire_DAR_out [3]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[3]~3 .extended_lut = "off";
defparam \cpu|ram_addr[3]~3 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \cpu|ram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N35
dffeas \cpu|instr_reg_dec[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[12] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N57
cyclonev_lcell_comb \cpu|controller_fsm|Decoder0~1 (
// Equation(s):
// \cpu|controller_fsm|Decoder0~1_combout  = ( !\cpu|instr_reg_dec [12] & ( (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & \cpu|instr_reg_dec [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datad(!\cpu|instr_reg_dec [14]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|Decoder0~1 .extended_lut = "off";
defparam \cpu|controller_fsm|Decoder0~1 .lut_mask = 64'h00F000F000000000;
defparam \cpu|controller_fsm|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N48
cyclonev_lcell_comb \cpu|controller_fsm|states~64 (
// Equation(s):
// \cpu|controller_fsm|states~64_combout  = ( \cpu|instr_reg_dec [15] & ( (\rst_n~input_o  & (\cpu|controller_fsm|Decoder0~1_combout  & (\cpu|controller_fsm|states.start_state~q  & !\cpu|instr_reg_dec [13]))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\cpu|controller_fsm|Decoder0~1_combout ),
	.datac(!\cpu|controller_fsm|states.start_state~q ),
	.datad(!\cpu|instr_reg_dec [13]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~64 .extended_lut = "off";
defparam \cpu|controller_fsm|states~64 .lut_mask = 64'h0000000001000100;
defparam \cpu|controller_fsm|states~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N29
dffeas \cpu|controller_fsm|states.MOVreg1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller_fsm|states~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.MOVreg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.MOVreg1 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.MOVreg1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \cpu|controller_fsm|WideOr5~1 (
// Equation(s):
// \cpu|controller_fsm|WideOr5~1_combout  = ( !\cpu|controller_fsm|states.AND2~q  & ( (!\cpu|controller_fsm|states.MOVreg1~q  & (!\cpu|controller_fsm|states.ADD2~q  & (!\cpu|controller_fsm|states.MVN1~q  & !\cpu|controller_fsm|states.CMP2~q ))) ) )

	.dataa(!\cpu|controller_fsm|states.MOVreg1~q ),
	.datab(!\cpu|controller_fsm|states.ADD2~q ),
	.datac(!\cpu|controller_fsm|states.MVN1~q ),
	.datad(!\cpu|controller_fsm|states.CMP2~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.AND2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr5~1 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr5~1 .lut_mask = 64'h8000800000000000;
defparam \cpu|controller_fsm|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N41
dffeas \cpu|instr_reg_dec[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[10] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \cpu|instruction_decoder|Mux3~0 (
// Equation(s):
// \cpu|instruction_decoder|Mux3~0_combout  = ( \cpu|instr_reg_dec [2] & ( (!\cpu|controller_fsm|WideOr5~0_combout  & (((\cpu|instr_reg_dec [7])))) # (\cpu|controller_fsm|WideOr5~0_combout  & ((!\cpu|controller_fsm|WideOr5~1_combout ) # ((\cpu|instr_reg_dec 
// [10])))) ) ) # ( !\cpu|instr_reg_dec [2] & ( (!\cpu|controller_fsm|WideOr5~0_combout  & (((\cpu|instr_reg_dec [7])))) # (\cpu|controller_fsm|WideOr5~0_combout  & (\cpu|controller_fsm|WideOr5~1_combout  & ((\cpu|instr_reg_dec [10])))) ) )

	.dataa(!\cpu|controller_fsm|WideOr5~1_combout ),
	.datab(!\cpu|controller_fsm|WideOr5~0_combout ),
	.datac(!\cpu|instr_reg_dec [7]),
	.datad(!\cpu|instr_reg_dec [10]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|instruction_decoder|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|instruction_decoder|Mux3~0 .extended_lut = "off";
defparam \cpu|instruction_decoder|Mux3~0 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \cpu|instruction_decoder|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \cpu|modified_datapath|Mux13~0 (
// Equation(s):
// \cpu|modified_datapath|Mux13~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a2  & ( \cpu|controller_fsm|wb_sel [1] & ( (!\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|modified_datapath|datapath_result [2]))) # 
// (\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|wire_pc [2])) ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a2  & ( \cpu|controller_fsm|wb_sel [1] & ( (!\cpu|controller_fsm|WideOr1~0_combout  & ((\cpu|modified_datapath|datapath_result [2]))) # 
// (\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|wire_pc [2])) ) ) ) # ( \ram|m_rtl_0|auto_generated|ram_block1a2  & ( !\cpu|controller_fsm|wb_sel [1] & ( (\cpu|instr_reg_dec [2]) # (\cpu|controller_fsm|WideOr1~0_combout ) ) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a2  & ( !\cpu|controller_fsm|wb_sel [1] & ( (!\cpu|controller_fsm|WideOr1~0_combout  & \cpu|instr_reg_dec [2]) ) ) )

	.dataa(!\cpu|wire_pc [2]),
	.datab(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datac(!\cpu|modified_datapath|datapath_result [2]),
	.datad(!\cpu|instr_reg_dec [2]),
	.datae(!\ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\cpu|controller_fsm|wb_sel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux13~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux13~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu|modified_datapath|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~82feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~82feeder_combout  = ( \cpu|modified_datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~82feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N25
dffeas \cpu|modified_datapath|myregfile|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~82 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~98feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~98feeder_combout  = \cpu|modified_datapath|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~98feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~98feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|modified_datapath|myregfile|m~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N10
dffeas \cpu|modified_datapath|myregfile|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~98 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~114feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~114feeder_combout  = ( \cpu|modified_datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~114feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N11
dffeas \cpu|modified_datapath|myregfile|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~114 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N2
dffeas \cpu|modified_datapath|myregfile|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~50 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N55
dffeas \cpu|modified_datapath|myregfile|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~18 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N32
dffeas \cpu|modified_datapath|myregfile|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~34 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N13
dffeas \cpu|modified_datapath|myregfile|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~2 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~200 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~200_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~2_q  & !\cpu|instruction_decoder|Mux3~0_combout )))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout )) # (\cpu|modified_datapath|myregfile|m~18_q )))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & 
// (((\cpu|modified_datapath|myregfile|m~34_q  & !\cpu|instruction_decoder|Mux3~0_combout )))) # (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|instruction_decoder|Mux3~0_combout )) # (\cpu|modified_datapath|myregfile|m~50_q )))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~50_q ),
	.datab(!\cpu|modified_datapath|myregfile|m~18_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~34_q ),
	.datad(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~200 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~200 .lut_mask = 64'h0F330F5500FF00FF;
defparam \cpu|modified_datapath|myregfile|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~66feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~66feeder_combout  = ( \cpu|modified_datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~66feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N56
dffeas \cpu|modified_datapath|myregfile|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~66 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~136 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~136_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~200_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// (((!\cpu|modified_datapath|myregfile|m~200_combout  & ((\cpu|modified_datapath|myregfile|m~66_q ))) # (\cpu|modified_datapath|myregfile|m~200_combout  & (\cpu|modified_datapath|myregfile|m~82_q ))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~200_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & (((!\cpu|modified_datapath|myregfile|m~200_combout  & (\cpu|modified_datapath|myregfile|m~98_q )) # 
// (\cpu|modified_datapath|myregfile|m~200_combout  & ((\cpu|modified_datapath|myregfile|m~114_q )))))) ) )

	.dataa(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datab(!\cpu|modified_datapath|myregfile|m~82_q ),
	.datac(!\cpu|modified_datapath|myregfile|m~98_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~114_q ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~200_combout ),
	.datag(!\cpu|modified_datapath|myregfile|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~136 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~136 .lut_mask = 64'h05050505BBBBAAFF;
defparam \cpu|modified_datapath|myregfile|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \cpu|modified_datapath|A_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[2] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N48
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[2]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[2]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[2]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N51
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux13~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux13~0_combout  = (!\cpu|instr_reg_dec [11] & (!\cpu|controller_fsm|states.STR7~q  & (\cpu|modified_datapath|A_out [2] & \cpu|modified_datapath|val_B[2]~3_combout ))) # (\cpu|instr_reg_dec [11] & 
// (((!\cpu|modified_datapath|val_B[2]~3_combout ))))

	.dataa(!\cpu|instr_reg_dec [11]),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [2]),
	.datad(!\cpu|modified_datapath|val_B[2]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux13~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux13~0 .lut_mask = 64'h5508550855085508;
defparam \cpu|modified_datapath|myALU|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N49
dffeas \cpu|modified_datapath|datapath_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[2]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[2] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N29
dffeas \cpu|wire_DAR_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|datapath_result [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|load_addr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_DAR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_DAR_out[2] .is_wysiwyg = "true";
defparam \cpu|wire_DAR_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N27
cyclonev_lcell_comb \cpu|ram_addr[2]~2 (
// Equation(s):
// \cpu|ram_addr[2]~2_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \cpu|wire_pc [2] ) ) # ( !\cpu|controller_fsm|states.instruction_fetch_state~q  & ( (!\cpu|controller_fsm|states.start_state~q  & 
// ((!\cpu|controller_fsm|states.LDR6~q  & ((\cpu|wire_DAR_out [2]))) # (\cpu|controller_fsm|states.LDR6~q  & (\cpu|wire_pc [2])))) # (\cpu|controller_fsm|states.start_state~q  & (((\cpu|wire_pc [2])))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|controller_fsm|states.LDR6~q ),
	.datac(!\cpu|wire_pc [2]),
	.datad(!\cpu|wire_DAR_out [2]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[2]~2 .extended_lut = "off";
defparam \cpu|ram_addr[2]~2 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \cpu|ram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N31
dffeas \cpu|instr_reg_dec[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[1] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \cpu|modified_datapath|Mux14~0 (
// Equation(s):
// \cpu|modified_datapath|Mux14~0_combout  = ( \cpu|modified_datapath|datapath_result [1] & ( \ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (((\cpu|controller_fsm|wb_sel [1]) # (\cpu|instr_reg_dec [1])))) # 
// (\cpu|controller_fsm|WideOr1~0_combout  & (((!\cpu|controller_fsm|wb_sel [1])) # (\cpu|wire_pc [1]))) ) ) ) # ( !\cpu|modified_datapath|datapath_result [1] & ( \ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & 
// (((\cpu|instr_reg_dec [1] & !\cpu|controller_fsm|wb_sel [1])))) # (\cpu|controller_fsm|WideOr1~0_combout  & (((!\cpu|controller_fsm|wb_sel [1])) # (\cpu|wire_pc [1]))) ) ) ) # ( \cpu|modified_datapath|datapath_result [1] & ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (((\cpu|controller_fsm|wb_sel [1]) # (\cpu|instr_reg_dec [1])))) # (\cpu|controller_fsm|WideOr1~0_combout  & (\cpu|wire_pc [1] & ((\cpu|controller_fsm|wb_sel [1])))) 
// ) ) ) # ( !\cpu|modified_datapath|datapath_result [1] & ( !\ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu|controller_fsm|WideOr1~0_combout  & (((\cpu|instr_reg_dec [1] & !\cpu|controller_fsm|wb_sel [1])))) # (\cpu|controller_fsm|WideOr1~0_combout  & 
// (\cpu|wire_pc [1] & ((\cpu|controller_fsm|wb_sel [1])))) ) ) )

	.dataa(!\cpu|wire_pc [1]),
	.datab(!\cpu|instr_reg_dec [1]),
	.datac(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datad(!\cpu|controller_fsm|wb_sel [1]),
	.datae(!\cpu|modified_datapath|datapath_result [1]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|Mux14~0 .extended_lut = "off";
defparam \cpu|modified_datapath|Mux14~0 .lut_mask = 64'h300530F53F053FF5;
defparam \cpu|modified_datapath|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N15
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~113feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~113feeder_combout  = ( \cpu|modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~113feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N16
dffeas \cpu|modified_datapath|myregfile|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~113 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N40
dffeas \cpu|modified_datapath|myregfile|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~97 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N51
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~17feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~17feeder_combout  = ( \cpu|modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~17feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N52
dffeas \cpu|modified_datapath|myregfile|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~17 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N47
dffeas \cpu|modified_datapath|myregfile|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~33 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \cpu|modified_datapath|myregfile|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~49 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N21
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~1feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~1feeder_combout  = \cpu|modified_datapath|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|modified_datapath|Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~1feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~1feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|modified_datapath|myregfile|m~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N22
dffeas \cpu|modified_datapath|myregfile|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~1 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~196 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~196_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( (!\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~1_q  & (!\cpu|instruction_decoder|Mux3~0_combout ))))) # 
// (\cpu|instruction_decoder|Mux5~0_combout  & ((((\cpu|instruction_decoder|Mux3~0_combout ))) # (\cpu|modified_datapath|myregfile|m~17_q ))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux5~0_combout  & 
// (\cpu|modified_datapath|myregfile|m~33_q  & (!\cpu|instruction_decoder|Mux3~0_combout ))) # (\cpu|instruction_decoder|Mux5~0_combout  & (((\cpu|modified_datapath|myregfile|m~49_q ) # (\cpu|instruction_decoder|Mux3~0_combout ))))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~17_q ),
	.datab(!\cpu|instruction_decoder|Mux5~0_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~33_q ),
	.datad(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~49_q ),
	.datag(!\cpu|modified_datapath|myregfile|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~196 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~196 .lut_mask = 64'h1D330C331D333F33;
defparam \cpu|modified_datapath|myregfile|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~81feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~81feeder_combout  = ( \cpu|modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~81feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N28
dffeas \cpu|modified_datapath|myregfile|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~81 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~65feeder (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~65feeder_combout  = ( \cpu|modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~65feeder .extended_lut = "off";
defparam \cpu|modified_datapath|myregfile|m~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|myregfile|m~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \cpu|modified_datapath|myregfile|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|myregfile|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~65 .is_wysiwyg = "true";
defparam \cpu|modified_datapath|myregfile|m~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \cpu|modified_datapath|myregfile|m~132 (
// Equation(s):
// \cpu|modified_datapath|myregfile|m~132_combout  = ( !\cpu|instruction_decoder|Mux4~0_combout  & ( ((!\cpu|instruction_decoder|Mux3~0_combout  & (((\cpu|modified_datapath|myregfile|m~196_combout )))) # (\cpu|instruction_decoder|Mux3~0_combout  & 
// ((!\cpu|modified_datapath|myregfile|m~196_combout  & (\cpu|modified_datapath|myregfile|m~65_q )) # (\cpu|modified_datapath|myregfile|m~196_combout  & ((\cpu|modified_datapath|myregfile|m~81_q )))))) ) ) # ( \cpu|instruction_decoder|Mux4~0_combout  & ( 
// (!\cpu|instruction_decoder|Mux3~0_combout  & ((((\cpu|modified_datapath|myregfile|m~196_combout ))))) # (\cpu|instruction_decoder|Mux3~0_combout  & ((!\cpu|modified_datapath|myregfile|m~196_combout  & (((\cpu|modified_datapath|myregfile|m~97_q )))) # 
// (\cpu|modified_datapath|myregfile|m~196_combout  & (\cpu|modified_datapath|myregfile|m~113_q )))) ) )

	.dataa(!\cpu|modified_datapath|myregfile|m~113_q ),
	.datab(!\cpu|instruction_decoder|Mux3~0_combout ),
	.datac(!\cpu|modified_datapath|myregfile|m~97_q ),
	.datad(!\cpu|modified_datapath|myregfile|m~196_combout ),
	.datae(!\cpu|instruction_decoder|Mux4~0_combout ),
	.dataf(!\cpu|modified_datapath|myregfile|m~81_q ),
	.datag(!\cpu|modified_datapath|myregfile|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myregfile|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myregfile|m~132 .extended_lut = "on";
defparam \cpu|modified_datapath|myregfile|m~132 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \cpu|modified_datapath|myregfile|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N8
dffeas \cpu|modified_datapath|A_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|myregfile|m~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller_fsm|WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|A_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|A_out[1] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|A_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N33
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[1]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[1]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[1]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux14~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux14~0_combout  = (!\cpu|instr_reg_dec [11] & (!\cpu|controller_fsm|states.STR7~q  & (\cpu|modified_datapath|A_out [1] & \cpu|modified_datapath|val_B[1]~2_combout ))) # (\cpu|instr_reg_dec [11] & 
// (((!\cpu|modified_datapath|val_B[1]~2_combout ))))

	.dataa(!\cpu|instr_reg_dec [11]),
	.datab(!\cpu|controller_fsm|states.STR7~q ),
	.datac(!\cpu|modified_datapath|A_out [1]),
	.datad(!\cpu|modified_datapath|val_B[1]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux14~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux14~0 .lut_mask = 64'h5508550855085508;
defparam \cpu|modified_datapath|myALU|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N34
dffeas \cpu|modified_datapath|datapath_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[1]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[1] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N59
dffeas \cpu|wire_DAR_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|datapath_result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|load_addr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_DAR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_DAR_out[1] .is_wysiwyg = "true";
defparam \cpu|wire_DAR_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N57
cyclonev_lcell_comb \cpu|ram_addr[1]~1 (
// Equation(s):
// \cpu|ram_addr[1]~1_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \cpu|wire_pc [1] ) ) # ( !\cpu|controller_fsm|states.instruction_fetch_state~q  & ( (!\cpu|controller_fsm|states.start_state~q  & 
// ((!\cpu|controller_fsm|states.LDR6~q  & ((\cpu|wire_DAR_out [1]))) # (\cpu|controller_fsm|states.LDR6~q  & (\cpu|wire_pc [1])))) # (\cpu|controller_fsm|states.start_state~q  & (((\cpu|wire_pc [1])))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|controller_fsm|states.LDR6~q ),
	.datac(!\cpu|wire_pc [1]),
	.datad(!\cpu|wire_DAR_out [1]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[1]~1 .extended_lut = "off";
defparam \cpu|ram_addr[1]~1 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \cpu|ram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N5
dffeas \cpu|instr_reg_dec[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[14] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N3
cyclonev_lcell_comb \cpu|controller_fsm|states~71 (
// Equation(s):
// \cpu|controller_fsm|states~71_combout  = ( !\cpu|instr_reg_dec [12] & ( (\cpu|controller_fsm|states.start_state~q  & (!\cpu|instr_reg_dec [14] & (\cpu|controller_fsm|Decoder0~2_combout  & \rst_n~input_o ))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|instr_reg_dec [14]),
	.datac(!\cpu|controller_fsm|Decoder0~2_combout ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~71 .extended_lut = "off";
defparam \cpu|controller_fsm|states~71 .lut_mask = 64'h0004000400000000;
defparam \cpu|controller_fsm|states~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N4
dffeas \cpu|controller_fsm|states.STR1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.STR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.STR1 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.STR1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N51
cyclonev_lcell_comb \cpu|controller_fsm|states~56 (
// Equation(s):
// \cpu|controller_fsm|states~56_combout  = ( \cpu|controller_fsm|states.STR1~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~56 .extended_lut = "off";
defparam \cpu|controller_fsm|states~56 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N53
dffeas \cpu|controller_fsm|states.STR2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.STR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.STR2 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.STR2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N45
cyclonev_lcell_comb \cpu|controller_fsm|states~48 (
// Equation(s):
// \cpu|controller_fsm|states~48_combout  = (\cpu|controller_fsm|states.STR2~q  & \rst_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.STR2~q ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~48 .extended_lut = "off";
defparam \cpu|controller_fsm|states~48 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|controller_fsm|states~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N47
dffeas \cpu|controller_fsm|states.STR3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.STR3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.STR3 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.STR3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N54
cyclonev_lcell_comb \cpu|controller_fsm|states~78 (
// Equation(s):
// \cpu|controller_fsm|states~78_combout  = (\cpu|controller_fsm|states.STR3~q  & \rst_n~input_o )

	.dataa(gnd),
	.datab(!\cpu|controller_fsm|states.STR3~q ),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~78 .extended_lut = "off";
defparam \cpu|controller_fsm|states~78 .lut_mask = 64'h0303030303030303;
defparam \cpu|controller_fsm|states~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N56
dffeas \cpu|controller_fsm|states.STR4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.STR4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.STR4 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.STR4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \cpu|controller_fsm|states~72 (
// Equation(s):
// \cpu|controller_fsm|states~72_combout  = (\rst_n~input_o  & \cpu|controller_fsm|states.STR4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(!\cpu|controller_fsm|states.STR4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~72 .extended_lut = "off";
defparam \cpu|controller_fsm|states~72 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|controller_fsm|states~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N23
dffeas \cpu|controller_fsm|states.STR5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.STR5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.STR5 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.STR5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \cpu|controller_fsm|states~60 (
// Equation(s):
// \cpu|controller_fsm|states~60_combout  = ( \cpu|controller_fsm|states.STR5~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~60 .extended_lut = "off";
defparam \cpu|controller_fsm|states~60 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N8
dffeas \cpu|controller_fsm|states.STR6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.STR6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.STR6 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.STR6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \cpu|controller_fsm|states~49 (
// Equation(s):
// \cpu|controller_fsm|states~49_combout  = ( \rst_n~input_o  & ( \cpu|controller_fsm|states.STR6~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.STR6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~49 .extended_lut = "off";
defparam \cpu|controller_fsm|states~49 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|controller_fsm|states~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N47
dffeas \cpu|controller_fsm|states.STR7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.STR7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.STR7 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.STR7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \cpu|controller_fsm|states~67 (
// Equation(s):
// \cpu|controller_fsm|states~67_combout  = ( \cpu|controller_fsm|states.STR7~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(!\cpu|controller_fsm|states.STR7~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~67 .extended_lut = "off";
defparam \cpu|controller_fsm|states~67 .lut_mask = 64'h00000F0F00000F0F;
defparam \cpu|controller_fsm|states~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \cpu|controller_fsm|states.STR8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.STR8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.STR8 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.STR8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \cpu|controller_fsm|WideOr1 (
// Equation(s):
// \cpu|controller_fsm|WideOr1~combout  = ( \cpu|controller_fsm|states.CMP3~q  ) # ( !\cpu|controller_fsm|states.CMP3~q  & ( ((!\cpu|controller_fsm|WideOr1~0_combout ) # (!\cpu|controller_fsm|states.clear_pc_state~q )) # (\cpu|controller_fsm|states.STR8~q ) 
// ) )

	.dataa(gnd),
	.datab(!\cpu|controller_fsm|states.STR8~q ),
	.datac(!\cpu|controller_fsm|WideOr1~0_combout ),
	.datad(!\cpu|controller_fsm|states.clear_pc_state~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.CMP3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|WideOr1 .extended_lut = "off";
defparam \cpu|controller_fsm|WideOr1 .lut_mask = 64'hFFF3FFF3FFFFFFFF;
defparam \cpu|controller_fsm|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N44
dffeas \cpu|controller_fsm|states.load_pc_state (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.load_pc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.load_pc_state .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.load_pc_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N9
cyclonev_lcell_comb \cpu|controller_fsm|states~68 (
// Equation(s):
// \cpu|controller_fsm|states~68_combout  = (\rst_n~input_o  & \cpu|controller_fsm|states.load_pc_state~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.load_pc_state~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~68 .extended_lut = "off";
defparam \cpu|controller_fsm|states~68 .lut_mask = 64'h0505050505050505;
defparam \cpu|controller_fsm|states~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N11
dffeas \cpu|controller_fsm|states.instruction_fetch_state (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.instruction_fetch_state .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.instruction_fetch_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \cpu|controller_fsm|states~54 (
// Equation(s):
// \cpu|controller_fsm|states~54_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~54 .extended_lut = "off";
defparam \cpu|controller_fsm|states~54 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N17
dffeas \cpu|controller_fsm|states.store_ir_state (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.store_ir_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.store_ir_state .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.store_ir_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N27
cyclonev_lcell_comb \cpu|controller_fsm|Selector0~0 (
// Equation(s):
// \cpu|controller_fsm|Selector0~0_combout  = ( \cpu|instr_reg_dec [12] & ( (\cpu|instr_reg_dec [15] & ((!\cpu|instr_reg_dec [14] & ((\cpu|instr_reg_dec [13]))) # (\cpu|instr_reg_dec [14] & (!\cpu|instr_reg_dec[11]~DUPLICATE_q  & !\cpu|instr_reg_dec [13])))) 
// ) ) # ( !\cpu|instr_reg_dec [12] & ( (!\cpu|instr_reg_dec [13] & (\cpu|instr_reg_dec [15] & (!\cpu|instr_reg_dec[11]~DUPLICATE_q ))) # (\cpu|instr_reg_dec [13] & ((!\cpu|instr_reg_dec [14] & (\cpu|instr_reg_dec [15])) # (\cpu|instr_reg_dec [14] & 
// ((!\cpu|instr_reg_dec[11]~DUPLICATE_q ))))) ) )

	.dataa(!\cpu|instr_reg_dec [15]),
	.datab(!\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.datac(!\cpu|instr_reg_dec [14]),
	.datad(!\cpu|instr_reg_dec [13]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|Selector0~0 .extended_lut = "off";
defparam \cpu|controller_fsm|Selector0~0 .lut_mask = 64'h445C445C04500450;
defparam \cpu|controller_fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N24
cyclonev_lcell_comb \cpu|controller_fsm|Selector0~1 (
// Equation(s):
// \cpu|controller_fsm|Selector0~1_combout  = ( \cpu|controller_fsm|Selector0~0_combout  & ( \cpu|controller_fsm|states.store_ir_state~q  ) ) # ( !\cpu|controller_fsm|Selector0~0_combout  & ( (\cpu|controller_fsm|states.start_state~q ) # 
// (\cpu|controller_fsm|states.store_ir_state~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.store_ir_state~q ),
	.datad(!\cpu|controller_fsm|states.start_state~q ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|Selector0~1 .extended_lut = "off";
defparam \cpu|controller_fsm|Selector0~1 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \cpu|controller_fsm|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N26
dffeas \cpu|controller_fsm|states.start_state (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.start_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.start_state .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.start_state .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N5
dffeas \cpu|wire_DAR_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|modified_datapath|datapath_result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|load_addr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|wire_DAR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|wire_DAR_out[0] .is_wysiwyg = "true";
defparam \cpu|wire_DAR_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N3
cyclonev_lcell_comb \cpu|ram_addr[0]~0 (
// Equation(s):
// \cpu|ram_addr[0]~0_combout  = ( \cpu|controller_fsm|states.instruction_fetch_state~q  & ( \cpu|wire_pc [0] ) ) # ( !\cpu|controller_fsm|states.instruction_fetch_state~q  & ( (!\cpu|controller_fsm|states.start_state~q  & 
// ((!\cpu|controller_fsm|states.LDR6~q  & ((\cpu|wire_DAR_out [0]))) # (\cpu|controller_fsm|states.LDR6~q  & (\cpu|wire_pc [0])))) # (\cpu|controller_fsm|states.start_state~q  & (((\cpu|wire_pc [0])))) ) )

	.dataa(!\cpu|controller_fsm|states.start_state~q ),
	.datab(!\cpu|controller_fsm|states.LDR6~q ),
	.datac(!\cpu|wire_pc [0]),
	.datad(!\cpu|wire_DAR_out [0]),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.instruction_fetch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[0]~0 .extended_lut = "off";
defparam \cpu|ram_addr[0]~0 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \cpu|ram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N20
dffeas \cpu|instr_reg_dec[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[15] .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N54
cyclonev_lcell_comb \cpu|controller_fsm|states~70 (
// Equation(s):
// \cpu|controller_fsm|states~70_combout  = ( \cpu|controller_fsm|Decoder0~1_combout  & ( (!\cpu|instr_reg_dec [15] & (\cpu|instr_reg_dec [13] & (\cpu|controller_fsm|states.start_state~q  & \rst_n~input_o ))) ) )

	.dataa(!\cpu|instr_reg_dec [15]),
	.datab(!\cpu|instr_reg_dec [13]),
	.datac(!\cpu|controller_fsm|states.start_state~q ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~70 .extended_lut = "off";
defparam \cpu|controller_fsm|states~70 .lut_mask = 64'h0000000000020002;
defparam \cpu|controller_fsm|states~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N56
dffeas \cpu|controller_fsm|states.LDR1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.LDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.LDR1 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.LDR1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N39
cyclonev_lcell_comb \cpu|controller_fsm|states~55 (
// Equation(s):
// \cpu|controller_fsm|states~55_combout  = ( \cpu|controller_fsm|states.LDR1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~55 .extended_lut = "off";
defparam \cpu|controller_fsm|states~55 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|controller_fsm|states~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N41
dffeas \cpu|controller_fsm|states.LDR2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.LDR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.LDR2 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.LDR2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N6
cyclonev_lcell_comb \cpu|controller_fsm|states~47 (
// Equation(s):
// \cpu|controller_fsm|states~47_combout  = ( \cpu|controller_fsm|states.LDR2~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~47 .extended_lut = "off";
defparam \cpu|controller_fsm|states~47 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|controller_fsm|states~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N44
dffeas \cpu|controller_fsm|states.LDR3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller_fsm|states~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.LDR3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.LDR3 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.LDR3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \cpu|controller_fsm|states~77 (
// Equation(s):
// \cpu|controller_fsm|states~77_combout  = ( \cpu|controller_fsm|states.LDR3~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~77 .extended_lut = "off";
defparam \cpu|controller_fsm|states~77 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|controller_fsm|states~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N44
dffeas \cpu|controller_fsm|states.LDR4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.LDR4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.LDR4 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.LDR4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N15
cyclonev_lcell_comb \cpu|controller_fsm|states~66 (
// Equation(s):
// \cpu|controller_fsm|states~66_combout  = ( \cpu|controller_fsm|states.LDR4~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.LDR4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|states~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|states~66 .extended_lut = "off";
defparam \cpu|controller_fsm|states~66 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller_fsm|states~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N17
dffeas \cpu|controller_fsm|states.LDR5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller_fsm|states~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller_fsm|states.LDR5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller_fsm|states.LDR5 .is_wysiwyg = "true";
defparam \cpu|controller_fsm|states.LDR5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \cpu|controller_fsm|ram_w_en (
// Equation(s):
// \cpu|controller_fsm|ram_w_en~combout  = ( \cpu|controller_fsm|states.STR8~q  ) # ( !\cpu|controller_fsm|states.STR8~q  & ( \cpu|controller_fsm|states.LDR5~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller_fsm|states.LDR5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller_fsm|states.STR8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller_fsm|ram_w_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller_fsm|ram_w_en .extended_lut = "off";
defparam \cpu|controller_fsm|ram_w_en .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cpu|controller_fsm|ram_w_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N37
dffeas \cpu|instr_reg_dec[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller_fsm|states.store_ir_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg_dec[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg_dec[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg_dec[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N24
cyclonev_lcell_comb \cpu|modified_datapath|datapath_result[0]~feeder (
// Equation(s):
// \cpu|modified_datapath|datapath_result[0]~feeder_combout  = ( \cpu|modified_datapath|myALU|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|modified_datapath|myALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|datapath_result[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[0]~feeder .extended_lut = "off";
defparam \cpu|modified_datapath|datapath_result[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|modified_datapath|datapath_result[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N27
cyclonev_lcell_comb \cpu|modified_datapath|myALU|Mux15~0 (
// Equation(s):
// \cpu|modified_datapath|myALU|Mux15~0_combout  = ( \cpu|instr_reg_dec[0]~DUPLICATE_q  & ( (!\cpu|instr_reg_dec [11] & (\cpu|modified_datapath|val_A[0]~0_combout  & ((!\cpu|controller_fsm|WideOr13~0_combout ) # 
// (\cpu|modified_datapath|myshifter|Mux15~0_combout )))) # (\cpu|instr_reg_dec [11] & (!\cpu|modified_datapath|myshifter|Mux15~0_combout  & (\cpu|controller_fsm|WideOr13~0_combout ))) ) ) # ( !\cpu|instr_reg_dec[0]~DUPLICATE_q  & ( (!\cpu|instr_reg_dec [11] 
// & (\cpu|modified_datapath|myshifter|Mux15~0_combout  & (\cpu|controller_fsm|WideOr13~0_combout  & \cpu|modified_datapath|val_A[0]~0_combout ))) # (\cpu|instr_reg_dec [11] & ((!\cpu|modified_datapath|myshifter|Mux15~0_combout ) # 
// ((!\cpu|controller_fsm|WideOr13~0_combout )))) ) )

	.dataa(!\cpu|instr_reg_dec [11]),
	.datab(!\cpu|modified_datapath|myshifter|Mux15~0_combout ),
	.datac(!\cpu|controller_fsm|WideOr13~0_combout ),
	.datad(!\cpu|modified_datapath|val_A[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg_dec[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|modified_datapath|myALU|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|modified_datapath|myALU|Mux15~0 .extended_lut = "off";
defparam \cpu|modified_datapath|myALU|Mux15~0 .lut_mask = 64'h5456545604A604A6;
defparam \cpu|modified_datapath|myALU|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N26
dffeas \cpu|modified_datapath|datapath_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|modified_datapath|datapath_result[0]~feeder_combout ),
	.asdata(\cpu|modified_datapath|myALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg_dec [12]),
	.ena(\cpu|controller_fsm|WideOr13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|modified_datapath|datapath_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|modified_datapath|datapath_result[0] .is_wysiwyg = "true";
defparam \cpu|modified_datapath|datapath_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
