

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1'
================================================================
* Date:           Mon May 20 14:15:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_151_1  |       26|       26|        12|          5|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln151_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln151"   --->   Operation 16 'read' 'sext_ln151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln151_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln151_1"   --->   Operation 17 'read' 'sext_ln151_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_init_V_3_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_3_load_2_reload"   --->   Operation 18 'read' 'x_init_V_3_load_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_init_V_2_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_2_load_2_reload"   --->   Operation 19 'read' 'x_init_V_2_load_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_init_V_1_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_1_load_2_reload"   --->   Operation 20 'read' 'x_init_V_1_load_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_init_V_0_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_0_load_2_reload"   --->   Operation 21 'read' 'x_init_V_0_load_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln151_cast = sext i62 %sext_ln151_read"   --->   Operation 22 'sext' 'sext_ln151_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln151_1_cast = sext i62 %sext_ln151_1_read"   --->   Operation 23 'sext' 'sext_ln151_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hostmem, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 128, void @empty_21, void @empty_2, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_154_2"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i"   --->   Operation 27 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i3 %i_6"   --->   Operation 28 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hostmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln151 = icmp_eq  i3 %i_6, i3 4" [kalman_hls/kalman.cpp:151]   --->   Operation 31 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 32 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%add_ln151 = add i3 %i_6, i3 1" [kalman_hls/kalman.cpp:151]   --->   Operation 33 'add' 'add_ln151' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %VITIS_LOOP_154_2.split, void %for.end77.exitStub" [kalman_hls/kalman.cpp:151]   --->   Operation 34 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0" [kalman_hls/kalman.cpp:156]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i4 %tmp_s" [kalman_hls/kalman.cpp:156]   --->   Operation 36 'zext' 'zext_ln156' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%P_init_V_addr = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln156" [kalman_hls/kalman.cpp:156]   --->   Operation 37 'getelementptr' 'P_init_V_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln156 = or i4 %tmp_s, i4 1" [kalman_hls/kalman.cpp:156]   --->   Operation 38 'or' 'or_ln156' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i4 %or_ln156" [kalman_hls/kalman.cpp:156]   --->   Operation 39 'zext' 'zext_ln156_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%P_init_V_addr_4 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln156_1" [kalman_hls/kalman.cpp:156]   --->   Operation 40 'getelementptr' 'P_init_V_addr_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_9_cast10 = zext i3 %i_6"   --->   Operation 41 'zext' 'i_9_cast10' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.82ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %x_init_V_0_load_2_reload_read, i32 %x_init_V_1_load_2_reload_read, i32 %x_init_V_2_load_2_reload_read, i32 %x_init_V_3_load_2_reload_read, i2 %empty" [kalman_hls/kalman.cpp:153]   --->   Operation 42 'mux' 'tmp_9' <Predicate = (!icmp_ln151)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (3.46ns)   --->   "%add_ln153 = add i63 %i_9_cast10, i63 %sext_ln151_1_cast" [kalman_hls/kalman.cpp:153]   --->   Operation 43 'add' 'add_ln153' <Predicate = (!icmp_ln151)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i63 %add_ln153" [kalman_hls/kalman.cpp:153]   --->   Operation 44 'sext' 'sext_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%hostmem_addr = getelementptr i32 %hostmem, i64 %sext_ln153" [kalman_hls/kalman.cpp:153]   --->   Operation 45 'getelementptr' 'hostmem_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%P_init_V_load = load i4 %P_init_V_addr" [kalman_hls/kalman.cpp:156]   --->   Operation 46 'load' 'P_init_V_load' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%P_init_V_load_4 = load i4 %P_init_V_addr_4" [kalman_hls/kalman.cpp:156]   --->   Operation 47 'load' 'P_init_V_load_4' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln151 = store i3 %add_ln151, i3 %i" [kalman_hls/kalman.cpp:151]   --->   Operation 48 'store' 'store_ln151' <Predicate = (!icmp_ln151)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln156_1 = or i4 %tmp_s, i4 2" [kalman_hls/kalman.cpp:156]   --->   Operation 49 'or' 'or_ln156_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln156_2 = zext i4 %or_ln156_1" [kalman_hls/kalman.cpp:156]   --->   Operation 50 'zext' 'zext_ln156_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%P_init_V_addr_5 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln156_2" [kalman_hls/kalman.cpp:156]   --->   Operation 51 'getelementptr' 'P_init_V_addr_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln156_2 = or i4 %tmp_s, i4 3" [kalman_hls/kalman.cpp:156]   --->   Operation 52 'or' 'or_ln156_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln156_3 = zext i4 %or_ln156_2" [kalman_hls/kalman.cpp:156]   --->   Operation 53 'zext' 'zext_ln156_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%P_init_V_addr_6 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln156_3" [kalman_hls/kalman.cpp:156]   --->   Operation 54 'getelementptr' 'P_init_V_addr_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i4 %tmp_s" [kalman_hls/kalman.cpp:153]   --->   Operation 55 'zext' 'zext_ln153' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (7.30ns)   --->   "%hostmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr, i32 1" [kalman_hls/kalman.cpp:153]   --->   Operation 56 'writereq' 'hostmem_addr_req' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%P_init_V_load = load i4 %P_init_V_addr" [kalman_hls/kalman.cpp:156]   --->   Operation 57 'load' 'P_init_V_load' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 58 [1/1] (3.46ns)   --->   "%add_ln156 = add i63 %zext_ln153, i63 %sext_ln151_cast" [kalman_hls/kalman.cpp:156]   --->   Operation 58 'add' 'add_ln156' <Predicate = (!icmp_ln151)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%P_init_V_load_4 = load i4 %P_init_V_addr_4" [kalman_hls/kalman.cpp:156]   --->   Operation 59 'load' 'P_init_V_load_4' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%P_init_V_load_5 = load i4 %P_init_V_addr_5" [kalman_hls/kalman.cpp:156]   --->   Operation 60 'load' 'P_init_V_load_5' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%P_init_V_load_6 = load i4 %P_init_V_addr_6" [kalman_hls/kalman.cpp:156]   --->   Operation 61 'load' 'P_init_V_load_6' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 62 [1/1] (7.30ns)   --->   "%write_ln153 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr, i32 %tmp_9, i4 15" [kalman_hls/kalman.cpp:153]   --->   Operation 62 'write' 'write_ln153' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i63 %add_ln156" [kalman_hls/kalman.cpp:156]   --->   Operation 63 'sext' 'sext_ln156' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%hostmem_addr_1 = getelementptr i32 %hostmem, i64 %sext_ln156" [kalman_hls/kalman.cpp:156]   --->   Operation 64 'getelementptr' 'hostmem_addr_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (7.30ns)   --->   "%hostmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr_1, i32 1" [kalman_hls/kalman.cpp:156]   --->   Operation 65 'writereq' 'hostmem_addr_1_req' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 66 [1/1] (3.49ns)   --->   "%add_ln156_1 = add i63 %add_ln156, i63 1" [kalman_hls/kalman.cpp:156]   --->   Operation 66 'add' 'add_ln156_1' <Predicate = (!icmp_ln151)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i63 %add_ln156_1" [kalman_hls/kalman.cpp:156]   --->   Operation 67 'sext' 'sext_ln156_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%hostmem_addr_2 = getelementptr i32 %hostmem, i64 %sext_ln156_1" [kalman_hls/kalman.cpp:156]   --->   Operation 68 'getelementptr' 'hostmem_addr_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%P_init_V_load_5 = load i4 %P_init_V_addr_5" [kalman_hls/kalman.cpp:156]   --->   Operation 69 'load' 'P_init_V_load_5' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/1] (3.49ns)   --->   "%add_ln156_2 = add i63 %add_ln156, i63 2" [kalman_hls/kalman.cpp:156]   --->   Operation 70 'add' 'add_ln156_2' <Predicate = (!icmp_ln151)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln156_2 = sext i63 %add_ln156_2" [kalman_hls/kalman.cpp:156]   --->   Operation 71 'sext' 'sext_ln156_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%hostmem_addr_3 = getelementptr i32 %hostmem, i64 %sext_ln156_2" [kalman_hls/kalman.cpp:156]   --->   Operation 72 'getelementptr' 'hostmem_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%P_init_V_load_6 = load i4 %P_init_V_addr_6" [kalman_hls/kalman.cpp:156]   --->   Operation 73 'load' 'P_init_V_load_6' <Predicate = (!icmp_ln151)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 74 [1/1] (3.49ns)   --->   "%add_ln156_3 = add i63 %add_ln156, i63 3" [kalman_hls/kalman.cpp:156]   --->   Operation 74 'add' 'add_ln156_3' <Predicate = (!icmp_ln151)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln156_3 = sext i63 %add_ln156_3" [kalman_hls/kalman.cpp:156]   --->   Operation 75 'sext' 'sext_ln156_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%hostmem_addr_4 = getelementptr i32 %hostmem, i64 %sext_ln156_3" [kalman_hls/kalman.cpp:156]   --->   Operation 76 'getelementptr' 'hostmem_addr_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 77 [5/5] (7.30ns)   --->   "%hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr" [kalman_hls/kalman.cpp:153]   --->   Operation 77 'writeresp' 'hostmem_addr_resp' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 78 [1/1] (7.30ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr_1, i32 %P_init_V_load, i4 15" [kalman_hls/kalman.cpp:156]   --->   Operation 78 'write' 'write_ln156' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 79 [1/1] (7.30ns)   --->   "%hostmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr_2, i32 1" [kalman_hls/kalman.cpp:156]   --->   Operation 79 'writereq' 'hostmem_addr_2_req' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 80 [4/5] (7.30ns)   --->   "%hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr" [kalman_hls/kalman.cpp:153]   --->   Operation 80 'writeresp' 'hostmem_addr_resp' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 81 [5/5] (7.30ns)   --->   "%hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1" [kalman_hls/kalman.cpp:156]   --->   Operation 81 'writeresp' 'hostmem_addr_1_resp' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 82 [1/1] (7.30ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr_2, i32 %P_init_V_load_4, i4 15" [kalman_hls/kalman.cpp:156]   --->   Operation 82 'write' 'write_ln156' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 83 [1/1] (7.30ns)   --->   "%hostmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr_3, i32 1" [kalman_hls/kalman.cpp:156]   --->   Operation 83 'writereq' 'hostmem_addr_3_req' <Predicate = (!icmp_ln151)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [3/5] (7.30ns)   --->   "%hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr" [kalman_hls/kalman.cpp:153]   --->   Operation 84 'writeresp' 'hostmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [4/5] (7.30ns)   --->   "%hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1" [kalman_hls/kalman.cpp:156]   --->   Operation 85 'writeresp' 'hostmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [5/5] (7.30ns)   --->   "%hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2" [kalman_hls/kalman.cpp:156]   --->   Operation 86 'writeresp' 'hostmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [1/1] (7.30ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr_3, i32 %P_init_V_load_5, i4 15" [kalman_hls/kalman.cpp:156]   --->   Operation 87 'write' 'write_ln156' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 88 [1/1] (7.30ns)   --->   "%hostmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr_4, i32 1" [kalman_hls/kalman.cpp:156]   --->   Operation 88 'writereq' 'hostmem_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 89 [2/5] (7.30ns)   --->   "%hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr" [kalman_hls/kalman.cpp:153]   --->   Operation 89 'writeresp' 'hostmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 90 [3/5] (7.30ns)   --->   "%hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1" [kalman_hls/kalman.cpp:156]   --->   Operation 90 'writeresp' 'hostmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 91 [4/5] (7.30ns)   --->   "%hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2" [kalman_hls/kalman.cpp:156]   --->   Operation 91 'writeresp' 'hostmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 92 [5/5] (7.30ns)   --->   "%hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3" [kalman_hls/kalman.cpp:156]   --->   Operation 92 'writeresp' 'hostmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [1/1] (7.30ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr_4, i32 %P_init_V_load_6, i4 15" [kalman_hls/kalman.cpp:156]   --->   Operation 93 'write' 'write_ln156' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 94 [1/5] (7.30ns)   --->   "%hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr" [kalman_hls/kalman.cpp:153]   --->   Operation 94 'writeresp' 'hostmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 95 [2/5] (7.30ns)   --->   "%hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1" [kalman_hls/kalman.cpp:156]   --->   Operation 95 'writeresp' 'hostmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 96 [3/5] (7.30ns)   --->   "%hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2" [kalman_hls/kalman.cpp:156]   --->   Operation 96 'writeresp' 'hostmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 97 [4/5] (7.30ns)   --->   "%hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3" [kalman_hls/kalman.cpp:156]   --->   Operation 97 'writeresp' 'hostmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 98 [5/5] (7.30ns)   --->   "%hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4" [kalman_hls/kalman.cpp:156]   --->   Operation 98 'writeresp' 'hostmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 99 [1/5] (7.30ns)   --->   "%hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1" [kalman_hls/kalman.cpp:156]   --->   Operation 99 'writeresp' 'hostmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 100 [2/5] (7.30ns)   --->   "%hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2" [kalman_hls/kalman.cpp:156]   --->   Operation 100 'writeresp' 'hostmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 101 [3/5] (7.30ns)   --->   "%hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3" [kalman_hls/kalman.cpp:156]   --->   Operation 101 'writeresp' 'hostmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [4/5] (7.30ns)   --->   "%hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4" [kalman_hls/kalman.cpp:156]   --->   Operation 102 'writeresp' 'hostmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [1/5] (7.30ns)   --->   "%hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2" [kalman_hls/kalman.cpp:156]   --->   Operation 103 'writeresp' 'hostmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 104 [2/5] (7.30ns)   --->   "%hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3" [kalman_hls/kalman.cpp:156]   --->   Operation 104 'writeresp' 'hostmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 105 [3/5] (7.30ns)   --->   "%hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4" [kalman_hls/kalman.cpp:156]   --->   Operation 105 'writeresp' 'hostmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 106 [1/5] (7.30ns)   --->   "%hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3" [kalman_hls/kalman.cpp:156]   --->   Operation 106 'writeresp' 'hostmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 107 [2/5] (7.30ns)   --->   "%hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4" [kalman_hls/kalman.cpp:156]   --->   Operation 107 'writeresp' 'hostmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [kalman_hls/kalman.cpp:151]   --->   Operation 108 'specloopname' 'specloopname_ln151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/5] (7.30ns)   --->   "%hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4" [kalman_hls/kalman.cpp:156]   --->   Operation 109 'writeresp' 'hostmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln151 = br void %VITIS_LOOP_154_2" [kalman_hls/kalman.cpp:151]   --->   Operation 110 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i') on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln153', kalman_hls/kalman.cpp:153) [47]  (3.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('hostmem_addr_req', kalman_hls/kalman.cpp:153) on port 'hostmem' (kalman_hls/kalman.cpp:153) [50]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln153', kalman_hls/kalman.cpp:153) on port 'hostmem' (kalman_hls/kalman.cpp:153) [51]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_resp', kalman_hls/kalman.cpp:153) on port 'hostmem' (kalman_hls/kalman.cpp:153) [52]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_resp', kalman_hls/kalman.cpp:153) on port 'hostmem' (kalman_hls/kalman.cpp:153) [52]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_resp', kalman_hls/kalman.cpp:153) on port 'hostmem' (kalman_hls/kalman.cpp:153) [52]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_resp', kalman_hls/kalman.cpp:153) on port 'hostmem' (kalman_hls/kalman.cpp:153) [52]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_resp', kalman_hls/kalman.cpp:153) on port 'hostmem' (kalman_hls/kalman.cpp:153) [52]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_1_resp', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) [59]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_2_resp', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) [66]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_3_resp', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) [73]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response operation ('hostmem_addr_4_resp', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) [80]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
