`timescale 1ps / 1ps
module top_module();
    reg clk;
    dut DUT(clk);
    initial 
     begin
        clk = 0;            
        forever #5 clk = ~clk;
    end
endmodule