Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
IEEE Design & Test Staff, A D&T; Roundtable: Are Single-Chip Multiprocessors in Reach?, IEEE Design & Test, v.18 n.1, p.82-89, January 2001[doi>10.1109/MDT.2001.902825]
Alex Bobrek , Joshua J. Pieper , Jeffrey E. Nelson , JoAnn M. Paul , Donald E. Thomas, Modeling Shared Resource Contention Using a Hybrid Simulation/Analytical Approach, Proceedings of the conference on Design, automation and test in Europe, p.21144, February 16-20, 2004
Andrew S. Cassidy , JoAnn M. Paul , Donald E. Thomas, Layered, Multi-Threaded, High-Level Performance Design, Proceedings of the conference on Design, Automation and Test in Europe, p.10954, March 03-07, 2003
Wander O. Cesário , Gabriela Nicolescu , Lovic Gauthier , Damien Lyonnard , Ahmed A. Jerraya, Colif: A Design Representation for Application-Specific Multiprocessor SOCs, IEEE Design & Test, v.18 n.5, p.8-20, September 2001[doi>10.1109/54.953268]
Radu Cornea , Nikil Dutt , Rajesh Gupta , Ingolf Krueger , Alex Nicolau , Doug Schmidt , Sandeep Shukla, FORGE: A Framework for Optimization of Distributed Embedded Systems Software, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.208.1, April 22-26, 2003
Edsger W. Dijkstra, The structure of the “THE”-multiprogramming system, Communications of the ACM, v.11 n.5, p.341-346, May 1968[doi>10.1145/363095.363143]
Eker, J., Janneck, J., Lee, E., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., and Xiong, Y. 2003. Taming heterogeneity---the Ptolemy approach. In Proceedings of the IEEE 91, 1 (Jan.), 127--144.
Ferid Gharsalli , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Automatic generation of embedded memory wrapper for multiprocessor SoC, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514070]
Robert L. Glass, Reuse: What's Wrong with This Picture?, IEEE Software, v.15 n.2, p.57-59, March 1998[doi>10.1109/52.663785]
Brian Grattan , Greg Stitt , Frank Vahid, Codesign-extended applications, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774791]
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Intel Corp. 2001. Intel IXA Software Development Kit. Ver. 2.0.
Intel Corp. 2001. IXP 1200 Network Processor Datasheet.
Faraydon Karim , Alain Mellan , Anh Nguyen , Utku Aydonat , Tarek Abdelrahman, A Multilevel Computing Architecture for Embedded Multimedia Applications, IEEE Micro, v.24 n.3, p.56-66, May 2004[doi>10.1109/MM.2004.1]
K. Keutzer , A. R. Newton , J. M. Rabaey , A. Sangiovanni-Vincentelli, System-level design: orthogonalization of concerns and platform-based design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1523-1543, November 2006[doi>10.1109/43.898830]
E. A. Lee , A. Sangiovanni-Vincentelli, A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1217-1229, November 2006[doi>10.1109/43.736561]
J. Paul , D. Thomas, A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems, Proceedings of the conference on Design, automation and test in Europe, p.522, March 04-08, 2002
JoAnn M. Paul , Christopher M. Eatedali , Donald E. Thomas, The design context of concurrent computation systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774794]
JoAnn M. Paul , Alex Bobrek , Jeffrey E. Nelson , Joshua J. Pieper , Donald E. Thomas, Schedulers as model-based design elements in programmable heterogeneous multiprocessors, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775938]
K. Richter , R. Ernst, Event Model Interfaces for Heterogeneous System Analysis, Proceedings of the conference on Design, automation and test in Europe, p.506, March 04-08, 2002
Seitz, C. L. 1980. System Timing. In Introduction to VLSI Systems. C. Mead, L. Conway. Eds. (Chapt. 7). Addison-Wesley, Reading, MA.
Murali Sitaraman , Greg Kulczycki , Joan Krone , William F. Ogden , A. L. N. Reddy, Performance specification of software components, Proceedings of the 2001 symposium on Software reusability: putting software reuse in context, p.3-10, May 2001, Toronto, Ontario, Canada[doi>10.1145/375212.375223]
David B. Skillicorn , Domenico Talia, Models and languages for parallel computation, ACM Computing Surveys (CSUR), v.30 n.2, p.123-169, June 1998[doi>10.1145/280277.280278]
SystemC. Available at http://www.systemc.org/.
Marcel Waldvogel , George Varghese , Jon Turner , Bernhard Plattner, Scalable high speed IP routing lookups, Proceedings of the ACM SIGCOMM '97 conference on Applications, technologies, architectures, and protocols for computer communication, p.25-36, September 14-18, 1997, Cannes, France[doi>10.1145/263105.263136]
Wayne Wolf, How Many System Architectures?, Computer, v.36 n.3, p.93-95, March 2003[doi>10.1109/MC.2003.1185227]
Bernard P. Zeigler , Tag Gon Kim , Herbert Praehofer, Theory of Modeling and Simulation, Academic Press, Inc., Orlando, FL, 2000
