// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_fftStageKernelS2S_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fftOutData_local2_dout,
        fftOutData_local2_empty_n,
        fftOutData_local2_read,
        fftOutData_local2_num_data_valid,
        fftOutData_local2_fifo_cap,
        fftOutData_local_din,
        fftOutData_local_full_n,
        fftOutData_local_write,
        fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] fftOutData_local2_dout;
input   fftOutData_local2_empty_n;
output   fftOutData_local2_read;
input  [3:0] fftOutData_local2_num_data_valid;
input  [3:0] fftOutData_local2_fifo_cap;
output  [63:0] fftOutData_local_din;
input   fftOutData_local_full_n;
output   fftOutData_local_write;
input  [3:0] fftOutData_local_num_data_valid;
input  [3:0] fftOutData_local_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fftOutData_local2_read;
reg fftOutData_local_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] twiddleObj_M_imag_5_address0;
wire   [15:0] twiddleObj_M_imag_5_q0;
wire   [7:0] twiddleObj_M_imag_5_address1;
wire   [15:0] twiddleObj_M_imag_5_q1;
reg    fftOutData_local2_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln151_fu_220_p2;
wire   [0:0] tmp_nbreadreq_fu_124_p3;
reg    fftOutData_local_blk_n;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0_grp1;
reg   [0:0] icmp_ln151_reg_868;
reg   [0:0] icmp_ln151_reg_868_pp0_iter3_reg;
reg   [0:0] tmp_reg_872;
reg   [0:0] tmp_reg_872_pp0_iter3_reg;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] k_reg_182;
wire   [5:0] f_fu_204_p2;
reg   [5:0] f_reg_863;
wire    ap_CS_fsm_state2;
reg    ap_predicate_op29_read_state3;
reg    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op133_write_state7;
reg    ap_block_state7_pp0_stage0_iter4_grp1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln151_reg_868_pp0_iter1_reg;
reg   [0:0] icmp_ln151_reg_868_pp0_iter2_reg;
reg   [0:0] tmp_reg_872_pp0_iter1_reg;
reg   [0:0] tmp_reg_872_pp0_iter2_reg;
wire  signed [15:0] p_complexOp1_M_real_fu_233_p1;
reg  signed [15:0] p_complexOp1_M_real_reg_876;
reg  signed [15:0] p_complexOp1_M_imag_reg_882;
reg  signed [15:0] p_complexOp1_M_real_4_reg_888;
reg  signed [15:0] p_complexOp1_M_imag_4_reg_894;
wire   [9:0] index_cos_fu_279_p2;
reg   [9:0] index_cos_reg_900;
reg   [9:0] index_cos_reg_900_pp0_iter1_reg;
wire   [0:0] output_saturation_control_imag_fu_305_p2;
reg   [0:0] output_saturation_control_imag_reg_906;
wire   [0:0] icmp_ln129_4_fu_350_p2;
reg   [0:0] icmp_ln129_4_reg_916;
reg   [0:0] icmp_ln129_4_reg_916_pp0_iter1_reg;
wire   [7:0] lut_index_real_6_fu_366_p3;
reg   [7:0] lut_index_real_6_reg_921;
wire   [31:0] k_10_fu_374_p2;
reg   [31:0] k_10_reg_926;
reg  signed [14:0] trunc_ln_reg_931;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [14:0] trunc_ln_reg_931_pp0_iter2_reg;
reg  signed [14:0] trunc_ln_reg_931_pp0_iter3_reg;
reg  signed [14:0] trunc_ln95_s_reg_937;
reg  signed [14:0] trunc_ln95_s_reg_937_pp0_iter2_reg;
reg  signed [14:0] trunc_ln95_s_reg_937_pp0_iter3_reg;
reg   [14:0] trunc_ln95_7_reg_943;
reg   [14:0] trunc_ln95_7_reg_943_pp0_iter2_reg;
reg   [14:0] trunc_ln95_8_reg_948;
reg   [14:0] trunc_ln95_8_reg_948_pp0_iter2_reg;
wire   [15:0] imagSinVal_fu_625_p3;
reg   [15:0] imagSinVal_reg_953;
reg   [15:0] imagSinVal_reg_953_pp0_iter2_reg;
wire   [15:0] realCosVal_fu_692_p3;
reg   [15:0] realCosVal_reg_963;
reg   [15:0] real1_reg_968;
reg   [15:0] real2_reg_973;
reg   [15:0] imag1_reg_978;
reg   [15:0] imag2_reg_983;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [5:0] f_39_reg_170;
reg    ap_block_state1;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln149_fu_857_p2;
reg   [31:0] ap_phi_mux_k_phi_fu_186_p4;
reg   [31:0] ap_phi_mux_k_1_phi_fu_197_p4;
wire   [31:0] k_9_fu_226_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_k_1_reg_194;
wire   [63:0] zext_ln114_fu_337_p1;
wire   [63:0] zext_ln132_fu_633_p1;
reg    ap_block_pp0_stage0_01001_grp1;
reg    twiddleObj_M_imag_5_ce1_local;
reg    twiddleObj_M_imag_5_ce0_local;
wire   [28:0] tmp_27_fu_210_p4;
wire   [3:0] trunc_ln177_fu_267_p1;
wire   [9:0] index_fu_271_p3;
wire   [0:0] icmp_ln111_fu_293_p2;
wire   [0:0] icmp_ln111_4_fu_299_p2;
wire   [1:0] trunc_ln112_fu_311_p1;
wire   [7:0] lut_index_imag_fu_315_p3;
wire   [0:0] index_invert_control_imag_fu_285_p3;
wire   [7:0] lut_index_imag_5_fu_323_p2;
wire   [7:0] lut_index_imag_6_fu_329_p3;
wire   [7:0] lut_index_real_fu_356_p1;
wire   [0:0] index_invert_control_real_fu_342_p3;
wire   [7:0] lut_index_real_5_fu_360_p2;
wire   [30:0] p_shl13_fu_383_p3;
wire  signed [30:0] sext_ln35_fu_380_p1;
wire   [30:0] sub_ln35_fu_390_p2;
wire   [30:0] p_shl14_fu_409_p3;
wire  signed [30:0] sext_ln40_fu_406_p1;
wire   [30:0] sub_ln40_fu_416_p2;
wire   [30:0] p_shl15_fu_435_p3;
wire  signed [30:0] sext_ln35_13_fu_432_p1;
wire   [30:0] sub_ln35_10_fu_442_p2;
wire   [30:0] p_shl16_fu_461_p3;
wire  signed [30:0] sext_ln40_4_fu_458_p1;
wire   [30:0] sub_ln40_10_fu_468_p2;
wire   [15:0] real1_24_fu_448_p4;
wire   [15:0] real1_23_fu_396_p4;
wire   [15:0] imag2_24_fu_474_p4;
wire   [15:0] imag2_23_fu_422_p4;
wire   [15:0] p_r_M_real_10_fu_484_p2;
wire   [15:0] p_r_M_imag_10_fu_490_p2;
wire   [30:0] sub_ln35_11_fu_516_p2;
wire   [30:0] sub_ln40_11_fu_532_p2;
wire   [15:0] real1_25_fu_522_p4;
wire   [15:0] imag2_25_fu_538_p4;
wire   [15:0] p_r_M_real_12_fu_548_p2;
wire   [15:0] p_r_M_imag_12_fu_554_p2;
wire   [15:0] temp_out_sin_fu_588_p3;
wire   [15:0] sub_ln123_fu_595_p2;
wire   [0:0] tmp_32_fu_605_p3;
wire   [14:0] trunc_ln123_fu_601_p1;
wire   [14:0] select_ln123_fu_613_p3;
wire   [0:0] output_negate_control_imag_fu_580_p3;
wire   [15:0] select_ln123_6_cast_fu_621_p1;
wire   [0:0] icmp_ln129_fu_644_p2;
wire   [0:0] output_saturation_control_real_fu_649_p2;
wire   [15:0] temp_out_cos_fu_654_p3;
wire   [15:0] sub_ln139_fu_662_p2;
wire   [0:0] tmp_35_fu_672_p3;
wire   [14:0] trunc_ln139_fu_668_p1;
wire   [14:0] select_ln139_fu_680_p3;
wire   [0:0] output_negate_control_real_fu_637_p3;
wire   [15:0] select_ln139_6_cast_fu_688_p1;
wire  signed [15:0] mul_ln35_fu_706_p0;
wire  signed [30:0] sext_ln35_16_fu_703_p1;
wire  signed [14:0] mul_ln35_fu_706_p1;
wire  signed [30:0] sext_ln35_15_fu_700_p1;
wire   [30:0] mul_ln35_fu_706_p2;
wire  signed [15:0] mul_ln36_fu_728_p0;
wire  signed [30:0] sext_ln36_4_fu_725_p1;
wire  signed [14:0] mul_ln36_fu_728_p1;
wire  signed [30:0] sext_ln36_fu_722_p1;
wire   [30:0] mul_ln36_fu_728_p2;
wire  signed [15:0] mul_ln39_fu_744_p0;
wire  signed [14:0] mul_ln39_fu_744_p1;
wire   [30:0] mul_ln39_fu_744_p2;
wire  signed [15:0] mul_ln40_fu_760_p0;
wire  signed [14:0] mul_ln40_fu_760_p1;
wire   [30:0] mul_ln40_fu_760_p2;
wire   [29:0] tmp_28_fu_779_p3;
wire  signed [30:0] sext_ln35_17_fu_786_p1;
wire  signed [30:0] sext_ln35_14_fu_776_p1;
wire   [30:0] sub_ln35_12_fu_790_p2;
wire   [29:0] tmp_29_fu_809_p3;
wire  signed [30:0] sext_ln40_5_fu_816_p1;
wire  signed [30:0] sext_ln37_fu_806_p1;
wire   [30:0] sub_ln40_12_fu_820_p2;
wire   [15:0] imag_out_fu_840_p2;
wire   [15:0] real_out_fu_836_p2;
wire   [15:0] imag2_26_fu_826_p4;
wire   [15:0] real1_26_fu_796_p4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
twiddleObj_M_imag_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twiddleObj_M_imag_5_address0),
    .ce0(twiddleObj_M_imag_5_ce0_local),
    .q0(twiddleObj_M_imag_5_q0),
    .address1(twiddleObj_M_imag_5_address1),
    .ce1(twiddleObj_M_imag_5_ce1_local),
    .q1(twiddleObj_M_imag_5_q1)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U132(
    .din0(mul_ln35_fu_706_p0),
    .din1(mul_ln35_fu_706_p1),
    .dout(mul_ln35_fu_706_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U133(
    .din0(mul_ln36_fu_728_p0),
    .din1(mul_ln36_fu_728_p1),
    .dout(mul_ln36_fu_728_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U134(
    .din0(mul_ln39_fu_744_p0),
    .din1(mul_ln39_fu_744_p1),
    .dout(mul_ln39_fu_744_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U135(
    .din0(mul_ln40_fu_760_p0),
    .din1(mul_ln40_fu_760_p1),
    .dout(mul_ln40_fu_760_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln149_fu_857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln149_fu_857_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        f_39_reg_170 <= f_reg_863;
    end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_39_reg_170 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_868 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_reg_182 <= k_10_reg_926;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        k_reg_182 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_reg_863 <= f_fu_204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_4_reg_916 <= icmp_ln129_4_fu_350_p2;
        icmp_ln129_4_reg_916_pp0_iter1_reg <= icmp_ln129_4_reg_916;
        icmp_ln151_reg_868 <= icmp_ln151_fu_220_p2;
        icmp_ln151_reg_868_pp0_iter1_reg <= icmp_ln151_reg_868;
        imagSinVal_reg_953 <= imagSinVal_fu_625_p3;
        index_cos_reg_900[9 : 6] <= index_cos_fu_279_p2[9 : 6];
        index_cos_reg_900_pp0_iter1_reg[9 : 6] <= index_cos_reg_900[9 : 6];
        lut_index_real_6_reg_921[7 : 6] <= lut_index_real_6_fu_366_p3[7 : 6];
        output_saturation_control_imag_reg_906 <= output_saturation_control_imag_fu_305_p2;
        p_complexOp1_M_imag_4_reg_894 <= {{fftOutData_local2_dout[63:48]}};
        p_complexOp1_M_imag_reg_882 <= {{fftOutData_local2_dout[31:16]}};
        p_complexOp1_M_real_4_reg_888 <= {{fftOutData_local2_dout[47:32]}};
        p_complexOp1_M_real_reg_876 <= p_complexOp1_M_real_fu_233_p1;
        tmp_reg_872 <= tmp_nbreadreq_fu_124_p3;
        tmp_reg_872_pp0_iter1_reg <= tmp_reg_872;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln151_reg_868_pp0_iter2_reg <= icmp_ln151_reg_868_pp0_iter1_reg;
        icmp_ln151_reg_868_pp0_iter3_reg <= icmp_ln151_reg_868_pp0_iter2_reg;
        imagSinVal_reg_953_pp0_iter2_reg <= imagSinVal_reg_953;
        tmp_reg_872_pp0_iter2_reg <= tmp_reg_872_pp0_iter1_reg;
        tmp_reg_872_pp0_iter3_reg <= tmp_reg_872_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        imag1_reg_978 <= {{mul_ln39_fu_744_p2[30:15]}};
        imag2_reg_983 <= {{mul_ln40_fu_760_p2[30:15]}};
        real1_reg_968 <= {{mul_ln35_fu_706_p2[30:15]}};
        real2_reg_973 <= {{mul_ln36_fu_728_p2[30:15]}};
        realCosVal_reg_963 <= realCosVal_fu_692_p3;
        trunc_ln95_7_reg_943_pp0_iter2_reg <= trunc_ln95_7_reg_943;
        trunc_ln95_8_reg_948_pp0_iter2_reg <= trunc_ln95_8_reg_948;
        trunc_ln95_s_reg_937_pp0_iter2_reg <= trunc_ln95_s_reg_937;
        trunc_ln95_s_reg_937_pp0_iter3_reg <= trunc_ln95_s_reg_937_pp0_iter2_reg;
        trunc_ln_reg_931_pp0_iter2_reg <= trunc_ln_reg_931;
        trunc_ln_reg_931_pp0_iter3_reg <= trunc_ln_reg_931_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_10_reg_926 <= k_10_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln95_7_reg_943 <= {{p_r_M_real_12_fu_548_p2[15:1]}};
        trunc_ln95_8_reg_948 <= {{p_r_M_imag_12_fu_554_p2[15:1]}};
        trunc_ln95_s_reg_937 <= {{p_r_M_imag_10_fu_490_p2[15:1]}};
        trunc_ln_reg_931 <= {{p_r_M_real_10_fu_484_p2[15:1]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln151_fu_220_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln149_fu_857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln151_fu_220_p2 == 1'd1)) begin
        if ((tmp_nbreadreq_fu_124_p3 == 1'd1)) begin
            ap_phi_mux_k_1_phi_fu_197_p4 = ap_phi_mux_k_phi_fu_186_p4;
        end else if ((tmp_nbreadreq_fu_124_p3 == 1'd0)) begin
            ap_phi_mux_k_1_phi_fu_197_p4 = k_9_fu_226_p2;
        end else begin
            ap_phi_mux_k_1_phi_fu_197_p4 = ap_phi_reg_pp0_iter0_k_1_reg_194;
        end
    end else begin
        ap_phi_mux_k_1_phi_fu_197_p4 = ap_phi_reg_pp0_iter0_k_1_reg_194;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_868 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_k_phi_fu_186_p4 = k_10_reg_926;
    end else begin
        ap_phi_mux_k_phi_fu_186_p4 = k_reg_182;
    end
end

always @ (*) begin
    if (((icmp_ln149_fu_857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_124_p3 == 1'd1) & (icmp_ln151_fu_220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_blk_n = fftOutData_local2_empty_n;
    end else begin
        fftOutData_local2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op29_read_state3 == 1'b1))) begin
        fftOutData_local2_read = 1'b1;
    end else begin
        fftOutData_local2_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_872_pp0_iter3_reg == 1'd1) & (icmp_ln151_reg_868_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        fftOutData_local_blk_n = fftOutData_local_full_n;
    end else begin
        fftOutData_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op133_write_state7 == 1'b1))) begin
        fftOutData_local_write = 1'b1;
    end else begin
        fftOutData_local_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddleObj_M_imag_5_ce0_local = 1'b1;
    end else begin
        twiddleObj_M_imag_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddleObj_M_imag_5_ce1_local = 1'b1;
    end else begin
        twiddleObj_M_imag_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln151_fu_220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)) | ((icmp_ln151_fu_220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln149_fu_857_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = ((fftOutData_local2_empty_n == 1'b0) & (ap_predicate_op29_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter4_grp1 = ((fftOutData_local_full_n == 1'b0) & (ap_predicate_op133_write_state7 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_k_1_reg_194 = 'bx;

always @ (*) begin
    ap_predicate_op133_write_state7 = ((tmp_reg_872_pp0_iter3_reg == 1'd1) & (icmp_ln151_reg_868_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op29_read_state3 = ((tmp_nbreadreq_fu_124_p3 == 1'd1) & (icmp_ln151_fu_220_p2 == 1'd1));
end

assign f_fu_204_p2 = (f_39_reg_170 + 6'd1);

assign fftOutData_local_din = {{{{imag_out_fu_840_p2}, {real_out_fu_836_p2}}, {imag2_26_fu_826_p4}}, {real1_26_fu_796_p4}};

assign icmp_ln111_4_fu_299_p2 = ((trunc_ln177_fu_267_p1 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_293_p2 = ((trunc_ln177_fu_267_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln129_4_fu_350_p2 = ((trunc_ln177_fu_267_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_644_p2 = ((index_cos_reg_900_pp0_iter1_reg == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_857_p2 = ((f_39_reg_170 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_220_p2 = (($signed(tmp_27_fu_210_p4) < $signed(29'd1)) ? 1'b1 : 1'b0);

assign imag2_23_fu_422_p4 = {{sub_ln40_fu_416_p2[30:15]}};

assign imag2_24_fu_474_p4 = {{sub_ln40_10_fu_468_p2[30:15]}};

assign imag2_25_fu_538_p4 = {{sub_ln40_11_fu_532_p2[30:15]}};

assign imag2_26_fu_826_p4 = {{sub_ln40_12_fu_820_p2[30:15]}};

assign imagSinVal_fu_625_p3 = ((output_negate_control_imag_fu_580_p3[0:0] == 1'b1) ? select_ln123_6_cast_fu_621_p1 : temp_out_sin_fu_588_p3);

assign imag_out_fu_840_p2 = (imag2_reg_983 + imag1_reg_978);

assign index_cos_fu_279_p2 = ($signed(index_fu_271_p3) + $signed(10'd768));

assign index_fu_271_p3 = {{trunc_ln177_fu_267_p1}, {6'd0}};

assign index_invert_control_imag_fu_285_p3 = ap_phi_mux_k_phi_fu_186_p4[32'd2];

assign index_invert_control_real_fu_342_p3 = index_cos_fu_279_p2[32'd8];

assign k_10_fu_374_p2 = (ap_phi_mux_k_1_phi_fu_197_p4 + 32'd1);

assign k_9_fu_226_p2 = ($signed(ap_phi_mux_k_phi_fu_186_p4) + $signed(32'd4294967295));

assign lut_index_imag_5_fu_323_p2 = (8'd0 - lut_index_imag_fu_315_p3);

assign lut_index_imag_6_fu_329_p3 = ((index_invert_control_imag_fu_285_p3[0:0] == 1'b1) ? lut_index_imag_5_fu_323_p2 : lut_index_imag_fu_315_p3);

assign lut_index_imag_fu_315_p3 = {{trunc_ln112_fu_311_p1}, {6'd0}};

assign lut_index_real_5_fu_360_p2 = (8'd0 - lut_index_real_fu_356_p1);

assign lut_index_real_6_fu_366_p3 = ((index_invert_control_real_fu_342_p3[0:0] == 1'b1) ? lut_index_real_5_fu_360_p2 : lut_index_real_fu_356_p1);

assign lut_index_real_fu_356_p1 = index_cos_fu_279_p2[7:0];

assign mul_ln35_fu_706_p0 = sext_ln35_16_fu_703_p1;

assign mul_ln35_fu_706_p1 = sext_ln35_15_fu_700_p1;

assign mul_ln36_fu_728_p0 = sext_ln36_4_fu_725_p1;

assign mul_ln36_fu_728_p1 = sext_ln36_fu_722_p1;

assign mul_ln39_fu_744_p0 = sext_ln36_4_fu_725_p1;

assign mul_ln39_fu_744_p1 = sext_ln35_15_fu_700_p1;

assign mul_ln40_fu_760_p0 = sext_ln35_16_fu_703_p1;

assign mul_ln40_fu_760_p1 = sext_ln36_fu_722_p1;

assign output_negate_control_imag_fu_580_p3 = k_reg_182[32'd3];

assign output_negate_control_real_fu_637_p3 = index_cos_reg_900_pp0_iter1_reg[32'd9];

assign output_saturation_control_imag_fu_305_p2 = (icmp_ln111_fu_293_p2 | icmp_ln111_4_fu_299_p2);

assign output_saturation_control_real_fu_649_p2 = (icmp_ln129_fu_644_p2 | icmp_ln129_4_reg_916_pp0_iter1_reg);

assign p_complexOp1_M_real_fu_233_p1 = fftOutData_local2_dout[15:0];

assign p_r_M_imag_10_fu_490_p2 = (imag2_24_fu_474_p4 + imag2_23_fu_422_p4);

assign p_r_M_imag_12_fu_554_p2 = (imag2_25_fu_538_p4 + imag2_23_fu_422_p4);

assign p_r_M_real_10_fu_484_p2 = (real1_24_fu_448_p4 + real1_23_fu_396_p4);

assign p_r_M_real_12_fu_548_p2 = (real1_25_fu_522_p4 + real1_23_fu_396_p4);

assign p_shl13_fu_383_p3 = {{p_complexOp1_M_real_reg_876}, {15'd0}};

assign p_shl14_fu_409_p3 = {{p_complexOp1_M_imag_reg_882}, {15'd0}};

assign p_shl15_fu_435_p3 = {{p_complexOp1_M_real_4_reg_888}, {15'd0}};

assign p_shl16_fu_461_p3 = {{p_complexOp1_M_imag_4_reg_894}, {15'd0}};

assign real1_23_fu_396_p4 = {{sub_ln35_fu_390_p2[30:15]}};

assign real1_24_fu_448_p4 = {{sub_ln35_10_fu_442_p2[30:15]}};

assign real1_25_fu_522_p4 = {{sub_ln35_11_fu_516_p2[30:15]}};

assign real1_26_fu_796_p4 = {{sub_ln35_12_fu_790_p2[30:15]}};

assign realCosVal_fu_692_p3 = ((output_negate_control_real_fu_637_p3[0:0] == 1'b1) ? select_ln139_6_cast_fu_688_p1 : temp_out_cos_fu_654_p3);

assign real_out_fu_836_p2 = (real1_reg_968 - real2_reg_973);

assign select_ln123_6_cast_fu_621_p1 = select_ln123_fu_613_p3;

assign select_ln123_fu_613_p3 = ((tmp_32_fu_605_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln123_fu_601_p1);

assign select_ln139_6_cast_fu_688_p1 = select_ln139_fu_680_p3;

assign select_ln139_fu_680_p3 = ((tmp_35_fu_672_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln139_fu_668_p1);

assign sext_ln35_13_fu_432_p1 = p_complexOp1_M_real_4_reg_888;

assign sext_ln35_14_fu_776_p1 = trunc_ln_reg_931_pp0_iter3_reg;

assign sext_ln35_15_fu_700_p1 = $signed(trunc_ln95_7_reg_943_pp0_iter2_reg);

assign sext_ln35_16_fu_703_p1 = $signed(realCosVal_reg_963);

assign sext_ln35_17_fu_786_p1 = $signed(tmp_28_fu_779_p3);

assign sext_ln35_fu_380_p1 = p_complexOp1_M_real_reg_876;

assign sext_ln36_4_fu_725_p1 = $signed(imagSinVal_reg_953_pp0_iter2_reg);

assign sext_ln36_fu_722_p1 = $signed(trunc_ln95_8_reg_948_pp0_iter2_reg);

assign sext_ln37_fu_806_p1 = trunc_ln95_s_reg_937_pp0_iter3_reg;

assign sext_ln40_4_fu_458_p1 = p_complexOp1_M_imag_4_reg_894;

assign sext_ln40_5_fu_816_p1 = $signed(tmp_29_fu_809_p3);

assign sext_ln40_fu_406_p1 = p_complexOp1_M_imag_reg_882;

assign sub_ln123_fu_595_p2 = (16'd0 - temp_out_sin_fu_588_p3);

assign sub_ln139_fu_662_p2 = (16'd0 - temp_out_cos_fu_654_p3);

assign sub_ln35_10_fu_442_p2 = ($signed(p_shl15_fu_435_p3) - $signed(sext_ln35_13_fu_432_p1));

assign sub_ln35_11_fu_516_p2 = (31'd0 - p_shl15_fu_435_p3);

assign sub_ln35_12_fu_790_p2 = ($signed(sext_ln35_17_fu_786_p1) - $signed(sext_ln35_14_fu_776_p1));

assign sub_ln35_fu_390_p2 = ($signed(p_shl13_fu_383_p3) - $signed(sext_ln35_fu_380_p1));

assign sub_ln40_10_fu_468_p2 = ($signed(p_shl16_fu_461_p3) - $signed(sext_ln40_4_fu_458_p1));

assign sub_ln40_11_fu_532_p2 = (31'd0 - p_shl16_fu_461_p3);

assign sub_ln40_12_fu_820_p2 = ($signed(sext_ln40_5_fu_816_p1) - $signed(sext_ln37_fu_806_p1));

assign sub_ln40_fu_416_p2 = ($signed(p_shl14_fu_409_p3) - $signed(sext_ln40_fu_406_p1));

assign temp_out_cos_fu_654_p3 = ((output_saturation_control_real_fu_649_p2[0:0] == 1'b1) ? 16'd32768 : twiddleObj_M_imag_5_q0);

assign temp_out_sin_fu_588_p3 = ((output_saturation_control_imag_reg_906[0:0] == 1'b1) ? 16'd32768 : twiddleObj_M_imag_5_q1);

assign tmp_27_fu_210_p4 = {{ap_phi_mux_k_phi_fu_186_p4[31:3]}};

assign tmp_28_fu_779_p3 = {{trunc_ln_reg_931_pp0_iter3_reg}, {15'd0}};

assign tmp_29_fu_809_p3 = {{trunc_ln95_s_reg_937_pp0_iter3_reg}, {15'd0}};

assign tmp_32_fu_605_p3 = sub_ln123_fu_595_p2[32'd15];

assign tmp_35_fu_672_p3 = sub_ln139_fu_662_p2[32'd15];

assign tmp_nbreadreq_fu_124_p3 = fftOutData_local2_empty_n;

assign trunc_ln112_fu_311_p1 = ap_phi_mux_k_phi_fu_186_p4[1:0];

assign trunc_ln123_fu_601_p1 = sub_ln123_fu_595_p2[14:0];

assign trunc_ln139_fu_668_p1 = sub_ln139_fu_662_p2[14:0];

assign trunc_ln177_fu_267_p1 = ap_phi_mux_k_phi_fu_186_p4[3:0];

assign twiddleObj_M_imag_5_address0 = zext_ln132_fu_633_p1;

assign twiddleObj_M_imag_5_address1 = zext_ln114_fu_337_p1;

assign zext_ln114_fu_337_p1 = lut_index_imag_6_fu_329_p3;

assign zext_ln132_fu_633_p1 = lut_index_real_6_reg_921;

always @ (posedge ap_clk) begin
    index_cos_reg_900[5:0] <= 6'b000000;
    index_cos_reg_900_pp0_iter1_reg[5:0] <= 6'b000000;
    lut_index_real_6_reg_921[5:0] <= 6'b000000;
end

endmodule //fft_top_fftStageKernelS2S_5
