[13:53:37.357] <TB3>     INFO: *** Welcome to pxar ***
[13:53:37.357] <TB3>     INFO: *** Today: 2016/10/07
[13:53:37.363] <TB3>     INFO: *** Version: 47bc-dirty
[13:53:37.363] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C15.dat
[13:53:37.364] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:37.364] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//defaultMaskFile.dat
[13:53:37.364] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters_C15.dat
[13:53:37.438] <TB3>     INFO:         clk: 4
[13:53:37.438] <TB3>     INFO:         ctr: 4
[13:53:37.438] <TB3>     INFO:         sda: 19
[13:53:37.438] <TB3>     INFO:         tin: 9
[13:53:37.438] <TB3>     INFO:         level: 15
[13:53:37.438] <TB3>     INFO:         triggerdelay: 0
[13:53:37.438] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:53:37.438] <TB3>     INFO: Log level: DEBUG
[13:53:37.449] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:53:37.453] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:53:37.455] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:53:39.008] <TB3>     INFO: DUT info: 
[13:53:39.008] <TB3>     INFO: The DUT currently contains the following objects:
[13:53:39.008] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:53:39.008] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:53:39.008] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:53:39.008] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:53:39.008] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:53:39.008] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:53:39.008] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:53:39.008] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:53:39.008] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:53:39.008] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:53:39.008] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:53:39.008] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:53:39.008] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:53:39.009] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:53:39.010] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:53:39.011] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:53:39.011] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:53:39.015] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[13:53:39.015] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2636310
[13:53:39.015] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x25a8770
[13:53:39.015] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fcc81d94010
[13:53:39.015] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fcc87fff510
[13:53:39.015] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7fcc81d94010
[13:53:39.016] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377.8mA
[13:53:39.017] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:53:39.017] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:53:39.017] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:53:39.418] <TB3>     INFO: enter 'restricted' command line mode
[13:53:39.418] <TB3>     INFO: enter test to run
[13:53:39.418] <TB3>     INFO:   test: FPIXTest no parameter change
[13:53:39.418] <TB3>     INFO:   running: fpixtest
[13:53:39.418] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:53:39.421] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:53:39.421] <TB3>     INFO: ######################################################################
[13:53:39.421] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:53:39.421] <TB3>     INFO: ######################################################################
[13:53:39.424] <TB3>     INFO: ######################################################################
[13:53:39.424] <TB3>     INFO: PixTestPretest::doTest()
[13:53:39.424] <TB3>     INFO: ######################################################################
[13:53:39.427] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:39.427] <TB3>     INFO:    PixTestPretest::programROC() 
[13:53:39.427] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:57.445] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:53:57.445] <TB3>     INFO: IA differences per ROC:  17.7 17.7 20.1 19.3 20.1 20.9 19.3 19.3 18.5 20.1 18.5 17.7 18.5 16.9 17.7 20.9
[13:53:57.510] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:57.510] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:53:57.510] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:58.763] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:53:59.265] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:53:59.766] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:54:00.268] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:54:00.770] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:54:01.272] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:54:01.773] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:54:02.275] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:54:02.777] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:54:03.279] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:54:03.780] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:54:04.282] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:54:04.784] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:54:05.286] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:54:05.787] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:54:06.289] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:54:06.543] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 
[13:54:06.543] <TB3>     INFO: Test took 9036 ms.
[13:54:06.543] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:54:06.572] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:06.572] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:54:06.572] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:06.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:54:06.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[13:54:06.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[13:54:06.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 23.9188 mA
[13:54:07.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.1188 mA
[13:54:07.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  83 Ia 24.7188 mA
[13:54:07.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 23.1188 mA
[13:54:07.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 24.7188 mA
[13:54:07.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  82 Ia 24.7188 mA
[13:54:07.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 23.1188 mA
[13:54:07.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  84 Ia 24.7188 mA
[13:54:07.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  81 Ia 23.9188 mA
[13:54:07.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.7188 mA
[13:54:07.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.9188 mA
[13:54:08.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[13:54:08.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  83 Ia 25.5188 mA
[13:54:08.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  75 Ia 23.1188 mA
[13:54:08.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  80 Ia 24.7188 mA
[13:54:08.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  77 Ia 23.1188 mA
[13:54:08.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  82 Ia 24.7188 mA
[13:54:08.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  79 Ia 23.9188 mA
[13:54:08.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.7188 mA
[13:54:08.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 23.9188 mA
[13:54:08.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.5188 mA
[13:54:09.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  70 Ia 23.9188 mA
[13:54:09.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[13:54:09.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[13:54:09.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[13:54:09.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[13:54:09.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[13:54:09.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.7188 mA
[13:54:09.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.9188 mA
[13:54:09.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[13:54:09.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 25.5188 mA
[13:54:10.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  75 Ia 22.3188 mA
[13:54:10.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 25.5188 mA
[13:54:10.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  77 Ia 23.1188 mA
[13:54:10.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  82 Ia 24.7188 mA
[13:54:10.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  79 Ia 23.9188 mA
[13:54:10.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:54:10.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:54:10.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 23.9188 mA
[13:54:10.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[13:54:11.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[13:54:11.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[13:54:11.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[13:54:11.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  88 Ia 23.9188 mA
[13:54:11.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.3188 mA
[13:54:11.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 24.7188 mA
[13:54:11.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 24.7188 mA
[13:54:11.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 23.9188 mA
[13:54:11.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.5188 mA
[13:54:11.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  70 Ia 23.9188 mA
[13:54:11.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[13:54:11.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[13:54:11.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[13:54:11.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  79
[13:54:11.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  75
[13:54:11.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  70
[13:54:11.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  79
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  88
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[13:54:11.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  70
[13:54:13.771] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[13:54:13.771] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1  20.1  19.3  19.3  19.3
[13:54:13.805] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:13.805] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:54:13.805] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:13.941] <TB3>     INFO: Expecting 231680 events.
[13:54:22.032] <TB3>     INFO: 231680 events read in total (7374ms).
[13:54:22.187] <TB3>     INFO: Test took 8380ms.
[13:54:22.387] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:54:22.390] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:54:22.394] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:54:22.397] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 66
[13:54:22.401] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 117 and Delta(CalDel) = 62
[13:54:22.404] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 83 and Delta(CalDel) = 60
[13:54:22.408] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 63
[13:54:22.411] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:54:22.415] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:54:22.418] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 65
[13:54:22.421] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 81 and Delta(CalDel) = 64
[13:54:22.425] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 103 and Delta(CalDel) = 61
[13:54:22.428] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:54:22.432] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:54:22.435] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 62
[13:54:22.439] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:54:22.480] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:54:22.513] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:22.513] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:54:22.513] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:22.648] <TB3>     INFO: Expecting 231680 events.
[13:54:30.739] <TB3>     INFO: 231680 events read in total (7376ms).
[13:54:30.743] <TB3>     INFO: Test took 8227ms.
[13:54:30.765] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31
[13:54:31.084] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31.5
[13:54:31.087] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:54:31.090] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32.5
[13:54:31.094] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 32
[13:54:31.097] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[13:54:31.101] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:54:31.104] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30
[13:54:31.108] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31.5
[13:54:31.111] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[13:54:31.114] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 31.5
[13:54:31.118] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:54:31.121] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31
[13:54:31.125] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[13:54:31.128] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[13:54:31.131] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 30
[13:54:31.165] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:54:31.165] <TB3>     INFO: CalDel:      146   147   143   147   140   144   143   135   133   145   156   139   146   121   142   147
[13:54:31.165] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:54:31.169] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C0.dat
[13:54:31.169] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C1.dat
[13:54:31.169] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C2.dat
[13:54:31.169] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C3.dat
[13:54:31.169] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C4.dat
[13:54:31.169] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C5.dat
[13:54:31.169] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C6.dat
[13:54:31.169] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C7.dat
[13:54:31.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C8.dat
[13:54:31.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C9.dat
[13:54:31.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C10.dat
[13:54:31.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C11.dat
[13:54:31.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C12.dat
[13:54:31.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C13.dat
[13:54:31.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C14.dat
[13:54:31.170] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters_C15.dat
[13:54:31.170] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:54:31.170] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:31.171] <TB3>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:54:31.171] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:54:31.253] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:54:31.254] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:54:31.254] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:54:31.254] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:54:31.256] <TB3>     INFO: ######################################################################
[13:54:31.256] <TB3>     INFO: PixTestTiming::doTest()
[13:54:31.256] <TB3>     INFO: ######################################################################
[13:54:31.256] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:31.256] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:54:31.256] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:31.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:32.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:54:35.049] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:54:37.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:54:39.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:54:41.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:54:44.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:54:46.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:54:48.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:54:50.210] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:54:51.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:54:53.249] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:54:54.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:54:56.288] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:54:57.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:59.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:00.846] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:02.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:03.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:05.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:06.927] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:08.445] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:09.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:11.485] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:12.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:24.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:36.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:48.890] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:01.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:13.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:25.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:37.843] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:50.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:57:01.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:57:13.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:57:25.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:57:38.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:57:50.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:02.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:14.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:26.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:58:30.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:58:32.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:58:34.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:58:36.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:58:39.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:58:41.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:58:43.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:58:46.075] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:58:48.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:58:50.997] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:58:53.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:58:55.544] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:58:57.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:58:59.525] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:01.798] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:04.071] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:06.345] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:08.618] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:10.892] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:13.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:15.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:17.712] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:19.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:22.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:59:24.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:59:26.806] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:59:29.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:59:31.352] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:59:33.625] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:59:35.899] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:59:38.172] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:59:40.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:59:42.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:59:44.993] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:59:47.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:59:49.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:59:51.813] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:59:54.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:59:56.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:59:58.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:00.153] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:00:01.673] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:00:03.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:00:04.712] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:00:06.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:00:07.751] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:00:09.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:00:10.790] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:00:13.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:00:17.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:00:21.001] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:00:25.966] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:00:30.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:00:33.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:00:37.930] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:00:42.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:00:44.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:00:46.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:00:47.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:00:49.103] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:00:50.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:00:52.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:00:53.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:00:55.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:00:57.080] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:00:59.353] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:01:01.626] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:01:03.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:01:05.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:01:07.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:01:09.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:01:12.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:01:14.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:01:16.789] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:01:19.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:01:21.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:01:23.609] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:01:25.882] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:01:28.156] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:01:30.429] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:01:32.703] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:01:34.977] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:01:37.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:01:39.524] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:01:41.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:01:44.071] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:01:46.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:01:48.003] <TB3>     INFO: TBM Phase Settings: 232
[14:01:48.003] <TB3>     INFO: 400MHz Phase: 2
[14:01:48.003] <TB3>     INFO: 160MHz Phase: 7
[14:01:48.003] <TB3>     INFO: Functional Phase Area: 3
[14:01:48.005] <TB3>     INFO: Test took 437749 ms.
[14:01:48.005] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:01:49.006] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:49.006] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:01:49.006] <TB3>     INFO:    ----------------------------------------------------------------------
[14:01:49.006] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:01:52.403] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:01:56.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:01:59.954] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:02:03.730] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:02:07.506] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:02:11.282] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:02:15.058] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:02:19.398] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:02:23.550] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:02:25.070] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:02:26.590] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:02:28.110] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:02:29.630] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:02:31.150] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:02:32.670] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:02:35.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:02:39.657] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:02:41.177] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:02:42.696] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:02:44.216] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:02:45.736] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:02:47.256] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:02:48.776] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:02:51.235] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:02:55.011] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:02:56.531] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:02:58.806] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:03:01.078] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:03:03.351] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:03:05.625] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:03:07.899] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:03:09.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:03:14.134] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:03:15.653] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:03:17.927] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:03:20.201] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:03:22.475] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:03:24.749] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:03:27.022] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:03:29.295] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:03:33.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:03:35.154] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:03:37.428] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:03:39.701] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:03:41.975] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:03:44.248] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:03:46.522] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:03:49.734] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:03:54.262] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:03:55.781] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:03:57.301] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:03:58.821] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:04:00.340] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:04:01.860] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:04:03.380] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:04:06.216] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:04:10.556] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:04:12.076] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:04:13.596] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:04:15.116] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:04:16.636] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:04:18.156] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:04:19.676] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:04:22.518] <TB3>     INFO: ROC Delay Settings: 228
[14:04:22.518] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:04:22.518] <TB3>     INFO: ROC Port 0 Delay: 4
[14:04:22.518] <TB3>     INFO: ROC Port 1 Delay: 4
[14:04:22.518] <TB3>     INFO: Functional ROC Area: 3
[14:04:22.521] <TB3>     INFO: Test took 153515 ms.
[14:04:22.521] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:04:22.521] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:22.521] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:04:22.521] <TB3>     INFO:    ----------------------------------------------------------------------
[14:04:23.660] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e062 c000 a101 80c0 4038 4038 4038 4038 4038 4038 4038 4038 e062 c000 
[14:04:23.660] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4038 4038 4038 4039 4039 4039 4039 4039 e022 c000 a102 8000 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 
[14:04:23.660] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4038 4038 4039 4039 4038 4038 4039 4039 e022 c000 a103 8040 4038 4038 4038 4038 4038 4038 4038 4039 e022 c000 
[14:04:23.660] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:04:37.445] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:37.445] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:04:51.189] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:51.189] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:05:04.944] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:04.944] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:05:18.701] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:18.701] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:05:32.449] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:32.449] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:05:46.197] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:46.197] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:05:59.937] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:59.937] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:06:13.693] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:13.693] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:06:27.446] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:27.446] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:06:41.196] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:41.580] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:41.592] <TB3>     INFO: Decoding statistics:
[14:06:41.592] <TB3>     INFO:   General information:
[14:06:41.592] <TB3>     INFO: 	 16bit words read:         240000000
[14:06:41.592] <TB3>     INFO: 	 valid events total:       20000000
[14:06:41.593] <TB3>     INFO: 	 empty events:             20000000
[14:06:41.593] <TB3>     INFO: 	 valid events with pixels: 0
[14:06:41.593] <TB3>     INFO: 	 valid pixel hits:         0
[14:06:41.593] <TB3>     INFO:   Event errors: 	           0
[14:06:41.593] <TB3>     INFO: 	 start marker:             0
[14:06:41.593] <TB3>     INFO: 	 stop marker:              0
[14:06:41.593] <TB3>     INFO: 	 overflow:                 0
[14:06:41.593] <TB3>     INFO: 	 invalid 5bit words:       0
[14:06:41.593] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:06:41.593] <TB3>     INFO:   TBM errors: 		           0
[14:06:41.593] <TB3>     INFO: 	 flawed TBM headers:       0
[14:06:41.593] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:06:41.593] <TB3>     INFO: 	 event ID mismatches:      0
[14:06:41.593] <TB3>     INFO:   ROC errors: 		           0
[14:06:41.593] <TB3>     INFO: 	 missing ROC header(s):    0
[14:06:41.593] <TB3>     INFO: 	 misplaced readback start: 0
[14:06:41.593] <TB3>     INFO:   Pixel decoding errors:	   0
[14:06:41.593] <TB3>     INFO: 	 pixel data incomplete:    0
[14:06:41.593] <TB3>     INFO: 	 pixel address:            0
[14:06:41.593] <TB3>     INFO: 	 pulse height fill bit:    0
[14:06:41.593] <TB3>     INFO: 	 buffer corruption:        0
[14:06:41.593] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:41.593] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:06:41.593] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:41.593] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:41.593] <TB3>     INFO:    Read back bit status: 1
[14:06:41.593] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:41.593] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:41.593] <TB3>     INFO:    Timings are good!
[14:06:41.593] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:41.593] <TB3>     INFO: Test took 139072 ms.
[14:06:41.593] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:06:41.593] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:06:41.593] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:41.593] <TB3>     INFO: PixTestTiming::doTest took 730339 ms.
[14:06:41.593] <TB3>     INFO: PixTestTiming::doTest() done
[14:06:41.593] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:06:41.593] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:06:41.594] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:06:41.594] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:06:41.594] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:06:41.594] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:06:41.594] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:06:41.948] <TB3>     INFO: ######################################################################
[14:06:41.948] <TB3>     INFO: PixTestAlive::doTest()
[14:06:41.948] <TB3>     INFO: ######################################################################
[14:06:41.951] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:41.951] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:41.951] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:41.952] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:42.294] <TB3>     INFO: Expecting 41600 events.
[14:06:46.271] <TB3>     INFO: 41600 events read in total (3262ms).
[14:06:46.271] <TB3>     INFO: Test took 4319ms.
[14:06:46.279] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:46.279] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:06:46.279] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:06:46.656] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:06:46.656] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:46.656] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:46.659] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:46.659] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:46.659] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:46.661] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:46.003] <TB3>     INFO: Expecting 41600 events.
[14:06:49.918] <TB3>     INFO: 41600 events read in total (2200ms).
[14:06:49.918] <TB3>     INFO: Test took 3257ms.
[14:06:49.918] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:49.918] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:06:49.918] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:06:49.919] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:06:50.325] <TB3>     INFO: PixTestAlive::maskTest() done
[14:06:50.325] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:50.328] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:50.328] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:06:50.328] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:50.330] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:06:50.671] <TB3>     INFO: Expecting 41600 events.
[14:06:54.646] <TB3>     INFO: 41600 events read in total (3260ms).
[14:06:54.647] <TB3>     INFO: Test took 4317ms.
[14:06:54.654] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:54.654] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:06:54.654] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:06:55.033] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:06:55.033] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:06:55.033] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:06:55.033] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:06:55.041] <TB3>     INFO: ######################################################################
[14:06:55.041] <TB3>     INFO: PixTestTrim::doTest()
[14:06:55.041] <TB3>     INFO: ######################################################################
[14:06:55.043] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:55.043] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:06:55.044] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:55.119] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:06:55.119] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:06:55.136] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:55.136] <TB3>     INFO:     run 1 of 1
[14:06:55.136] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:55.476] <TB3>     INFO: Expecting 5025280 events.
[14:07:37.941] <TB3>     INFO: 1385312 events read in total (41750ms).
[14:08:19.481] <TB3>     INFO: 2756264 events read in total (83291ms).
[14:09:01.289] <TB3>     INFO: 4139896 events read in total (125098ms).
[14:09:28.072] <TB3>     INFO: 5025280 events read in total (151881ms).
[14:09:28.109] <TB3>     INFO: Test took 152973ms.
[14:09:28.169] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:28.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:29.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:30.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:32.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:33.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:35.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:36.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:37.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:39.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:40.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:41.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:42.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:44.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:45.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:47.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:48.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:49.661] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230694912
[14:09:49.664] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7483 minThrLimit = 89.7299 minThrNLimit = 115.219 -> result = 89.7483 -> 89
[14:09:49.664] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5745 minThrLimit = 86.5642 minThrNLimit = 111.039 -> result = 86.5745 -> 86
[14:09:49.664] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9513 minThrLimit = 92.9437 minThrNLimit = 116.792 -> result = 92.9513 -> 92
[14:09:49.665] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5349 minThrLimit = 93.5076 minThrNLimit = 115.437 -> result = 93.5349 -> 93
[14:09:49.665] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.096 minThrLimit = 106.086 minThrNLimit = 134.3 -> result = 106.096 -> 106
[14:09:49.666] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1102 minThrLimit = 93.1063 minThrNLimit = 114.901 -> result = 93.1102 -> 93
[14:09:49.666] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4492 minThrLimit = 95.4447 minThrNLimit = 119.214 -> result = 95.4492 -> 95
[14:09:49.666] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5989 minThrLimit = 96.582 minThrNLimit = 118.567 -> result = 96.5989 -> 96
[14:09:49.667] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4417 minThrLimit = 87.4261 minThrNLimit = 113.324 -> result = 87.4417 -> 87
[14:09:49.667] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7479 minThrLimit = 85.7478 minThrNLimit = 106.769 -> result = 85.7479 -> 85
[14:09:49.667] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.695 minThrLimit = 86.6719 minThrNLimit = 108.59 -> result = 86.695 -> 86
[14:09:49.668] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5582 minThrLimit = 88.5438 minThrNLimit = 118.832 -> result = 88.5582 -> 88
[14:09:49.668] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0008 minThrLimit = 97.9972 minThrNLimit = 122.734 -> result = 98.0008 -> 98
[14:09:49.668] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4654 minThrLimit = 91.4383 minThrNLimit = 118.265 -> result = 91.4654 -> 91
[14:09:49.669] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5456 minThrLimit = 91.4058 minThrNLimit = 120.465 -> result = 91.5456 -> 91
[14:09:49.669] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6072 minThrLimit = 83.5778 minThrNLimit = 105.6 -> result = 83.6072 -> 83
[14:09:49.669] <TB3>     INFO: ROC 0 VthrComp = 89
[14:09:49.669] <TB3>     INFO: ROC 1 VthrComp = 86
[14:09:49.669] <TB3>     INFO: ROC 2 VthrComp = 92
[14:09:49.670] <TB3>     INFO: ROC 3 VthrComp = 93
[14:09:49.670] <TB3>     INFO: ROC 4 VthrComp = 106
[14:09:49.670] <TB3>     INFO: ROC 5 VthrComp = 93
[14:09:49.670] <TB3>     INFO: ROC 6 VthrComp = 95
[14:09:49.670] <TB3>     INFO: ROC 7 VthrComp = 96
[14:09:49.670] <TB3>     INFO: ROC 8 VthrComp = 87
[14:09:49.670] <TB3>     INFO: ROC 9 VthrComp = 85
[14:09:49.671] <TB3>     INFO: ROC 10 VthrComp = 86
[14:09:49.671] <TB3>     INFO: ROC 11 VthrComp = 88
[14:09:49.671] <TB3>     INFO: ROC 12 VthrComp = 98
[14:09:49.671] <TB3>     INFO: ROC 13 VthrComp = 91
[14:09:49.671] <TB3>     INFO: ROC 14 VthrComp = 91
[14:09:49.671] <TB3>     INFO: ROC 15 VthrComp = 83
[14:09:49.671] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:09:49.671] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:09:49.683] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:49.683] <TB3>     INFO:     run 1 of 1
[14:09:49.683] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:50.025] <TB3>     INFO: Expecting 5025280 events.
[14:10:23.918] <TB3>     INFO: 886104 events read in total (33178ms).
[14:10:57.114] <TB3>     INFO: 1769528 events read in total (66374ms).
[14:11:30.285] <TB3>     INFO: 2651408 events read in total (99546ms).
[14:12:03.335] <TB3>     INFO: 3523800 events read in total (132595ms).
[14:12:36.344] <TB3>     INFO: 4391728 events read in total (165605ms).
[14:13:00.509] <TB3>     INFO: 5025280 events read in total (189769ms).
[14:13:00.577] <TB3>     INFO: Test took 190894ms.
[14:13:00.753] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:01.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:02.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:04.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:05.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:07.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:08.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:10.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:11.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:13.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:14.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:16.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:18.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:19.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:21.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:22.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:24.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:25.680] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311881728
[14:13:25.683] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.495 for pixel 17/79 mean/min/max = 45.8484/33.9196/57.7773
[14:13:25.683] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.9157 for pixel 8/47 mean/min/max = 45.2799/32.491/58.0689
[14:13:25.683] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.3924 for pixel 12/1 mean/min/max = 45.2675/34.1248/56.4102
[14:13:25.684] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.2252 for pixel 6/25 mean/min/max = 45.1476/33.0186/57.2766
[14:13:25.684] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.3109 for pixel 24/2 mean/min/max = 47.4147/34.4698/60.3595
[14:13:25.684] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.9868 for pixel 51/4 mean/min/max = 44.8582/32.6813/57.035
[14:13:25.685] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.7638 for pixel 19/3 mean/min/max = 45.2658/32.6941/57.8375
[14:13:25.685] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.3024 for pixel 23/6 mean/min/max = 44.6297/32.7359/56.5235
[14:13:25.685] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6083 for pixel 23/3 mean/min/max = 44.1959/32.4677/55.9242
[14:13:25.686] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.8417 for pixel 2/4 mean/min/max = 44.2707/32.6889/55.8525
[14:13:25.686] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.6231 for pixel 0/16 mean/min/max = 44.7688/32.9054/56.6323
[14:13:25.686] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.9264 for pixel 23/44 mean/min/max = 44.907/34.6527/55.1613
[14:13:25.686] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.9473 for pixel 5/79 mean/min/max = 45.2569/31.5285/58.9853
[14:13:25.687] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.9485 for pixel 0/15 mean/min/max = 44.9857/33.5563/56.4151
[14:13:25.687] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2102 for pixel 0/37 mean/min/max = 44.5421/33.8299/55.2543
[14:13:25.687] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.9888 for pixel 11/2 mean/min/max = 43.7706/32.1762/55.365
[14:13:25.687] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:25.820] <TB3>     INFO: Expecting 411648 events.
[14:13:33.333] <TB3>     INFO: 411648 events read in total (6795ms).
[14:13:33.339] <TB3>     INFO: Expecting 411648 events.
[14:13:40.815] <TB3>     INFO: 411648 events read in total (6807ms).
[14:13:40.824] <TB3>     INFO: Expecting 411648 events.
[14:13:48.299] <TB3>     INFO: 411648 events read in total (6810ms).
[14:13:48.310] <TB3>     INFO: Expecting 411648 events.
[14:13:55.777] <TB3>     INFO: 411648 events read in total (6806ms).
[14:13:55.790] <TB3>     INFO: Expecting 411648 events.
[14:14:03.273] <TB3>     INFO: 411648 events read in total (6822ms).
[14:14:03.290] <TB3>     INFO: Expecting 411648 events.
[14:14:10.723] <TB3>     INFO: 411648 events read in total (6777ms).
[14:14:10.741] <TB3>     INFO: Expecting 411648 events.
[14:14:18.208] <TB3>     INFO: 411648 events read in total (6806ms).
[14:14:18.229] <TB3>     INFO: Expecting 411648 events.
[14:14:25.694] <TB3>     INFO: 411648 events read in total (6811ms).
[14:14:25.718] <TB3>     INFO: Expecting 411648 events.
[14:14:33.201] <TB3>     INFO: 411648 events read in total (6833ms).
[14:14:33.226] <TB3>     INFO: Expecting 411648 events.
[14:14:40.696] <TB3>     INFO: 411648 events read in total (6822ms).
[14:14:40.725] <TB3>     INFO: Expecting 411648 events.
[14:14:48.157] <TB3>     INFO: 411648 events read in total (6785ms).
[14:14:48.187] <TB3>     INFO: Expecting 411648 events.
[14:14:55.692] <TB3>     INFO: 411648 events read in total (6856ms).
[14:14:55.725] <TB3>     INFO: Expecting 411648 events.
[14:15:03.165] <TB3>     INFO: 411648 events read in total (6803ms).
[14:15:03.202] <TB3>     INFO: Expecting 411648 events.
[14:15:10.674] <TB3>     INFO: 411648 events read in total (6832ms).
[14:15:10.710] <TB3>     INFO: Expecting 411648 events.
[14:15:18.151] <TB3>     INFO: 411648 events read in total (6804ms).
[14:15:18.190] <TB3>     INFO: Expecting 411648 events.
[14:15:25.644] <TB3>     INFO: 411648 events read in total (6816ms).
[14:15:25.686] <TB3>     INFO: Test took 119999ms.
[14:15:26.190] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5065 < 35 for itrim+1 = 101; old thr = 34.8262 ... break
[14:15:26.229] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3266 < 35 for itrim+1 = 106; old thr = 34.9779 ... break
[14:15:26.271] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4618 < 35 for itrim = 101; old thr = 33.6546 ... break
[14:15:26.306] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2884 < 35 for itrim = 106; old thr = 34.5133 ... break
[14:15:26.341] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8221 < 35 for itrim+1 = 115; old thr = 34.4589 ... break
[14:15:26.372] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0263 < 35 for itrim = 88; old thr = 33.23 ... break
[14:15:26.409] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8853 < 35 for itrim = 101; old thr = 33.3919 ... break
[14:15:26.444] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3003 < 35 for itrim = 108; old thr = 33.9465 ... break
[14:15:26.484] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5567 < 35 for itrim = 99; old thr = 33.0759 ... break
[14:15:26.518] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3382 < 35 for itrim = 98; old thr = 34.2454 ... break
[14:15:26.545] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2564 < 35 for itrim = 96; old thr = 33.4958 ... break
[14:15:26.588] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2858 < 35 for itrim+1 = 100; old thr = 34.9496 ... break
[14:15:26.617] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8095 < 35 for itrim+1 = 100; old thr = 34.3443 ... break
[14:15:26.655] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8696 < 35 for itrim = 107; old thr = 33.8306 ... break
[14:15:26.687] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2633 < 35 for itrim+1 = 94; old thr = 33.9669 ... break
[14:15:26.723] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8441 < 35 for itrim+1 = 96; old thr = 34.1583 ... break
[14:15:26.797] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:15:26.807] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:26.807] <TB3>     INFO:     run 1 of 1
[14:15:26.807] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:27.148] <TB3>     INFO: Expecting 5025280 events.
[14:16:00.789] <TB3>     INFO: 872008 events read in total (32926ms).
[14:16:33.747] <TB3>     INFO: 1741616 events read in total (65884ms).
[14:17:06.725] <TB3>     INFO: 2610464 events read in total (98862ms).
[14:17:39.497] <TB3>     INFO: 3468992 events read in total (131634ms).
[14:18:12.253] <TB3>     INFO: 4322488 events read in total (164391ms).
[14:18:39.284] <TB3>     INFO: 5025280 events read in total (191421ms).
[14:18:39.362] <TB3>     INFO: Test took 192555ms.
[14:18:39.538] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:39.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:41.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:42.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:44.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:45.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:47.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:48.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:50.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:52.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:53.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:55.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:56.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:58.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:59.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:01.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:02.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:04.099] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282132480
[14:19:04.101] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.072104 .. 48.609162
[14:19:04.174] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:19:04.184] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:04.184] <TB3>     INFO:     run 1 of 1
[14:19:04.184] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:04.524] <TB3>     INFO: Expecting 1896960 events.
[14:19:43.734] <TB3>     INFO: 1169080 events read in total (38495ms).
[14:20:08.058] <TB3>     INFO: 1896960 events read in total (62819ms).
[14:20:08.074] <TB3>     INFO: Test took 63890ms.
[14:20:08.111] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:08.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:09.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:10.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:11.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:12.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:13.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:14.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:15.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:15.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:16.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:17.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:18.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:19.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:20.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:21.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:22.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:23.809] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284585984
[14:20:23.889] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.418805 .. 44.028418
[14:20:23.962] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:20:23.971] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:23.971] <TB3>     INFO:     run 1 of 1
[14:20:23.971] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:24.313] <TB3>     INFO: Expecting 1597440 events.
[14:21:03.553] <TB3>     INFO: 1160024 events read in total (38525ms).
[14:21:18.318] <TB3>     INFO: 1597440 events read in total (53290ms).
[14:21:18.330] <TB3>     INFO: Test took 54359ms.
[14:21:18.362] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:18.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:19.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:20.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:21.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:22.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:23.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:23.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:24.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:25.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:26.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:27.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:28.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:29.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:30.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:31.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:32.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:33.295] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259088384
[14:21:33.374] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.189867 .. 40.957253
[14:21:33.447] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:21:33.457] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:33.457] <TB3>     INFO:     run 1 of 1
[14:21:33.457] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:33.798] <TB3>     INFO: Expecting 1331200 events.
[14:22:13.747] <TB3>     INFO: 1184976 events read in total (39234ms).
[14:22:18.936] <TB3>     INFO: 1331200 events read in total (44423ms).
[14:22:18.947] <TB3>     INFO: Test took 45490ms.
[14:22:18.973] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:19.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:19.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:20.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:21.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:22.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:23.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:24.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:25.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:26.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:27.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:28.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:29.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:29.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:30.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:31.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:32.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:33.575] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293990400
[14:22:33.654] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.310138 .. 40.957253
[14:22:33.726] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:22:33.736] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:33.736] <TB3>     INFO:     run 1 of 1
[14:22:33.736] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:34.074] <TB3>     INFO: Expecting 1264640 events.
[14:23:13.758] <TB3>     INFO: 1163016 events read in total (38969ms).
[14:23:17.542] <TB3>     INFO: 1264640 events read in total (42753ms).
[14:23:17.556] <TB3>     INFO: Test took 43821ms.
[14:23:17.586] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:17.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:18.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:19.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:20.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:21.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:22.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:23.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:23.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:24.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:25.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:26.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:27.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:28.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:29.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:30.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:31.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:32.071] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253304832
[14:23:32.153] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:23:32.153] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:23:32.163] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:32.163] <TB3>     INFO:     run 1 of 1
[14:23:32.163] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:32.504] <TB3>     INFO: Expecting 1364480 events.
[14:24:10.486] <TB3>     INFO: 1076632 events read in total (37267ms).
[14:24:20.748] <TB3>     INFO: 1364480 events read in total (47529ms).
[14:24:20.761] <TB3>     INFO: Test took 48598ms.
[14:24:20.793] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:20.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:21.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:22.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:23.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:24.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:25.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:26.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:27.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:28.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:29.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:30.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:31.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:32.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:33.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:34.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:35.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:36.176] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253308928
[14:24:36.210] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C0.dat
[14:24:36.210] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C1.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C2.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C3.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C4.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C5.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C6.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C7.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C8.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C9.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C10.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C11.dat
[14:24:36.211] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C12.dat
[14:24:36.212] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C13.dat
[14:24:36.212] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C14.dat
[14:24:36.212] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C15.dat
[14:24:36.212] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C0.dat
[14:24:36.219] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C1.dat
[14:24:36.226] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C2.dat
[14:24:36.233] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C3.dat
[14:24:36.240] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C4.dat
[14:24:36.246] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C5.dat
[14:24:36.253] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C6.dat
[14:24:36.260] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C7.dat
[14:24:36.267] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C8.dat
[14:24:36.274] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C9.dat
[14:24:36.281] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C10.dat
[14:24:36.288] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C11.dat
[14:24:36.295] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C12.dat
[14:24:36.301] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C13.dat
[14:24:36.308] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C14.dat
[14:24:36.315] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//trimParameters35_C15.dat
[14:24:36.322] <TB3>     INFO: PixTestTrim::trimTest() done
[14:24:36.322] <TB3>     INFO: vtrim:     101 106 101 106 115  88 101 108  99  98  96 100 100 107  94  96 
[14:24:36.322] <TB3>     INFO: vthrcomp:   89  86  92  93 106  93  95  96  87  85  86  88  98  91  91  83 
[14:24:36.322] <TB3>     INFO: vcal mean:  35.07  35.05  35.13  35.01  35.04  34.98  35.04  35.03  35.01  35.01  35.07  35.06  35.02  35.06  35.05  35.04 
[14:24:36.322] <TB3>     INFO: vcal RMS:    0.79   0.84   0.79   0.81   0.82   0.80   0.82   0.85   0.81   0.80   0.84   0.75   0.85   0.76   0.78   0.78 
[14:24:36.322] <TB3>     INFO: bits mean:   8.56   9.51   9.35   9.67   8.56   9.25   9.36   9.83  10.04   9.89   9.83   9.52   9.51   9.17   9.41  10.22 
[14:24:36.322] <TB3>     INFO: bits RMS:    2.88   2.72   2.58   2.53   2.64   2.82   2.78   2.58   2.50   2.51   2.53   2.40   2.86   2.70   2.55   2.46 
[14:24:36.332] <TB3>     INFO:    ----------------------------------------------------------------------
[14:24:36.332] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:24:36.332] <TB3>     INFO:    ----------------------------------------------------------------------
[14:24:36.335] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:24:36.335] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:24:36.345] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:36.345] <TB3>     INFO:     run 1 of 1
[14:24:36.345] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:36.687] <TB3>     INFO: Expecting 4160000 events.
[14:25:20.434] <TB3>     INFO: 1108575 events read in total (43033ms).
[14:26:03.260] <TB3>     INFO: 2206315 events read in total (85860ms).
[14:26:45.817] <TB3>     INFO: 3290925 events read in total (128416ms).
[14:27:19.945] <TB3>     INFO: 4160000 events read in total (162544ms).
[14:27:20.006] <TB3>     INFO: Test took 163661ms.
[14:27:20.136] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:20.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:22.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:24.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:25.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:27.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:29.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:31.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:33.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:34.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:36.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:38.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:40.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:42.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:44.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:46.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:47.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:49.775] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301182976
[14:27:49.776] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:27:49.848] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:27:49.848] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:27:49.857] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:49.858] <TB3>     INFO:     run 1 of 1
[14:27:49.858] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:50.198] <TB3>     INFO: Expecting 3473600 events.
[14:28:35.169] <TB3>     INFO: 1160505 events read in total (44256ms).
[14:29:19.066] <TB3>     INFO: 2302705 events read in total (88153ms).
[14:30:02.772] <TB3>     INFO: 3431515 events read in total (131859ms).
[14:30:04.754] <TB3>     INFO: 3473600 events read in total (133841ms).
[14:30:04.797] <TB3>     INFO: Test took 134940ms.
[14:30:04.899] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:05.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:06.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:08.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:10.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:11.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:13.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:15.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:16.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:18.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:20.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:21.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:23.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:25.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:26.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:28.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:30.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:31.936] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301178880
[14:30:31.937] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:30:32.010] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:30:32.010] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:30:32.019] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:32.019] <TB3>     INFO:     run 1 of 1
[14:30:32.019] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:32.359] <TB3>     INFO: Expecting 3224000 events.
[14:31:18.459] <TB3>     INFO: 1209785 events read in total (45385ms).
[14:32:03.264] <TB3>     INFO: 2392630 events read in total (90190ms).
[14:32:34.957] <TB3>     INFO: 3224000 events read in total (121883ms).
[14:32:34.995] <TB3>     INFO: Test took 122976ms.
[14:32:35.075] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:35.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:36.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:38.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:40.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:41.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:43.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:44.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:46.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:47.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:49.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:50.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:52.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:54.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:55.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:57.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:58.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:00.556] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362774528
[14:33:00.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:33:00.630] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:33:00.630] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:33:00.640] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:00.640] <TB3>     INFO:     run 1 of 1
[14:33:00.640] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:00.982] <TB3>     INFO: Expecting 3244800 events.
[14:33:46.958] <TB3>     INFO: 1204640 events read in total (45261ms).
[14:34:31.644] <TB3>     INFO: 2382580 events read in total (89947ms).
[14:35:04.555] <TB3>     INFO: 3244800 events read in total (122858ms).
[14:35:04.593] <TB3>     INFO: Test took 123953ms.
[14:35:04.672] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:04.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:06.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:08.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:09.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:11.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:12.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:14.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:15.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:17.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:19.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:20.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:22.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:23.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:25.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:26.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:28.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:30.220] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 371273728
[14:35:30.221] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:35:30.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:35:30.293] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:35:30.303] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:30.303] <TB3>     INFO:     run 1 of 1
[14:35:30.303] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:30.645] <TB3>     INFO: Expecting 3244800 events.
[14:36:16.612] <TB3>     INFO: 1203885 events read in total (45252ms).
[14:37:01.299] <TB3>     INFO: 2380675 events read in total (89939ms).
[14:37:34.267] <TB3>     INFO: 3244800 events read in total (122907ms).
[14:37:34.302] <TB3>     INFO: Test took 123999ms.
[14:37:34.382] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:34.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:36.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:37.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:39.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:41.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:42.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:44.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:45.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:47.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:48.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:50.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:52.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:53.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:55.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:57.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:58.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:00.356] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374317056
[14:38:00.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.4468, thr difference RMS: 1.61157
[14:38:00.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.01506, thr difference RMS: 1.3416
[14:38:00.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.58517, thr difference RMS: 1.68588
[14:38:00.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.35712, thr difference RMS: 1.53738
[14:38:00.357] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.4563, thr difference RMS: 1.17397
[14:38:00.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.01142, thr difference RMS: 1.62964
[14:38:00.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.11298, thr difference RMS: 1.58899
[14:38:00.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.7444, thr difference RMS: 1.70309
[14:38:00.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.69714, thr difference RMS: 1.31205
[14:38:00.358] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.92762, thr difference RMS: 1.28728
[14:38:00.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.52103, thr difference RMS: 1.4516
[14:38:00.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.04139, thr difference RMS: 1.12262
[14:38:00.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.9612, thr difference RMS: 1.64856
[14:38:00.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.14819, thr difference RMS: 1.5238
[14:38:00.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.00848, thr difference RMS: 1.23581
[14:38:00.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.233, thr difference RMS: 1.20799
[14:38:00.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.32878, thr difference RMS: 1.62058
[14:38:00.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.02863, thr difference RMS: 1.35561
[14:38:00.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.6389, thr difference RMS: 1.69495
[14:38:00.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.26183, thr difference RMS: 1.52979
[14:38:00.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.4669, thr difference RMS: 1.14889
[14:38:00.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.99074, thr difference RMS: 1.60542
[14:38:00.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.08562, thr difference RMS: 1.60203
[14:38:00.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.67559, thr difference RMS: 1.72406
[14:38:00.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.75561, thr difference RMS: 1.28106
[14:38:00.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.81959, thr difference RMS: 1.27893
[14:38:00.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.6128, thr difference RMS: 1.48141
[14:38:00.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.13554, thr difference RMS: 1.11457
[14:38:00.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.00657, thr difference RMS: 1.60114
[14:38:00.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.08852, thr difference RMS: 1.57933
[14:38:00.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.10499, thr difference RMS: 1.23276
[14:38:00.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.16365, thr difference RMS: 1.21215
[14:38:00.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.38333, thr difference RMS: 1.62404
[14:38:00.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.08601, thr difference RMS: 1.35571
[14:38:00.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.82089, thr difference RMS: 1.70055
[14:38:00.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.34876, thr difference RMS: 1.52419
[14:38:00.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.5279, thr difference RMS: 1.16269
[14:38:00.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.08134, thr difference RMS: 1.62798
[14:38:00.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.15846, thr difference RMS: 1.60238
[14:38:00.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.69849, thr difference RMS: 1.73289
[14:38:00.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.84954, thr difference RMS: 1.28403
[14:38:00.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.80356, thr difference RMS: 1.24776
[14:38:00.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.75926, thr difference RMS: 1.45333
[14:38:00.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.36566, thr difference RMS: 1.11946
[14:38:00.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.22541, thr difference RMS: 1.59801
[14:38:00.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.20609, thr difference RMS: 1.54931
[14:38:00.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.2334, thr difference RMS: 1.23312
[14:38:00.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.27118, thr difference RMS: 1.22871
[14:38:00.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.3962, thr difference RMS: 1.6186
[14:38:00.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.10526, thr difference RMS: 1.36871
[14:38:00.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.94374, thr difference RMS: 1.70191
[14:38:00.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.48254, thr difference RMS: 1.53703
[14:38:00.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.6038, thr difference RMS: 1.16999
[14:38:00.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.12212, thr difference RMS: 1.58126
[14:38:00.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.3417, thr difference RMS: 1.59662
[14:38:00.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.63792, thr difference RMS: 1.70722
[14:38:00.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.01512, thr difference RMS: 1.26559
[14:38:00.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.83602, thr difference RMS: 1.27355
[14:38:00.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.88337, thr difference RMS: 1.45357
[14:38:00.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.48813, thr difference RMS: 1.11054
[14:38:00.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.44902, thr difference RMS: 1.57034
[14:38:00.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.13928, thr difference RMS: 1.56957
[14:38:00.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.40303, thr difference RMS: 1.21769
[14:38:00.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.34158, thr difference RMS: 1.21457
[14:38:00.469] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:38:00.472] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1865 seconds
[14:38:00.472] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:38:01.170] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:38:01.170] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:38:01.173] <TB3>     INFO: ######################################################################
[14:38:01.173] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:38:01.173] <TB3>     INFO: ######################################################################
[14:38:01.173] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:01.173] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:38:01.173] <TB3>     INFO:    ----------------------------------------------------------------------
[14:38:01.173] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:38:01.183] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:38:01.183] <TB3>     INFO:     run 1 of 1
[14:38:01.183] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:01.525] <TB3>     INFO: Expecting 59072000 events.
[14:38:28.533] <TB3>     INFO: 1073400 events read in total (26292ms).
[14:38:54.779] <TB3>     INFO: 2142200 events read in total (52538ms).
[14:39:21.009] <TB3>     INFO: 3210600 events read in total (78768ms).
[14:39:47.273] <TB3>     INFO: 4281800 events read in total (105032ms).
[14:40:13.505] <TB3>     INFO: 5350600 events read in total (131264ms).
[14:40:39.726] <TB3>     INFO: 6420600 events read in total (157485ms).
[14:41:05.979] <TB3>     INFO: 7492200 events read in total (183738ms).
[14:41:32.217] <TB3>     INFO: 8560600 events read in total (209976ms).
[14:41:58.471] <TB3>     INFO: 9629600 events read in total (236230ms).
[14:42:24.736] <TB3>     INFO: 10701000 events read in total (262495ms).
[14:42:50.998] <TB3>     INFO: 11769600 events read in total (288757ms).
[14:43:17.266] <TB3>     INFO: 12840000 events read in total (315025ms).
[14:43:43.527] <TB3>     INFO: 13910800 events read in total (341286ms).
[14:44:09.756] <TB3>     INFO: 14978800 events read in total (367515ms).
[14:44:36.019] <TB3>     INFO: 16048400 events read in total (393778ms).
[14:45:02.309] <TB3>     INFO: 17120200 events read in total (420068ms).
[14:45:28.572] <TB3>     INFO: 18188600 events read in total (446331ms).
[14:45:54.838] <TB3>     INFO: 19258800 events read in total (472597ms).
[14:46:21.107] <TB3>     INFO: 20328800 events read in total (498866ms).
[14:46:47.346] <TB3>     INFO: 21396800 events read in total (525105ms).
[14:47:13.621] <TB3>     INFO: 22467200 events read in total (551380ms).
[14:47:39.890] <TB3>     INFO: 23538400 events read in total (577649ms).
[14:48:06.151] <TB3>     INFO: 24606800 events read in total (603910ms).
[14:48:32.414] <TB3>     INFO: 25675200 events read in total (630173ms).
[14:48:58.685] <TB3>     INFO: 26746800 events read in total (656444ms).
[14:49:24.942] <TB3>     INFO: 27815400 events read in total (682701ms).
[14:49:51.206] <TB3>     INFO: 28886400 events read in total (708965ms).
[14:50:17.461] <TB3>     INFO: 29957000 events read in total (735220ms).
[14:50:43.716] <TB3>     INFO: 31024800 events read in total (761475ms).
[14:51:09.977] <TB3>     INFO: 32094600 events read in total (787736ms).
[14:51:36.272] <TB3>     INFO: 33166200 events read in total (814031ms).
[14:52:02.628] <TB3>     INFO: 34235600 events read in total (840387ms).
[14:52:28.939] <TB3>     INFO: 35308400 events read in total (866698ms).
[14:52:55.199] <TB3>     INFO: 36376000 events read in total (892958ms).
[14:53:21.460] <TB3>     INFO: 37443400 events read in total (919219ms).
[14:53:47.734] <TB3>     INFO: 38513200 events read in total (945493ms).
[14:54:14.022] <TB3>     INFO: 39584600 events read in total (971781ms).
[14:54:40.284] <TB3>     INFO: 40653000 events read in total (998043ms).
[14:55:06.548] <TB3>     INFO: 41723000 events read in total (1024307ms).
[14:55:32.822] <TB3>     INFO: 42792400 events read in total (1050581ms).
[14:55:59.086] <TB3>     INFO: 43860600 events read in total (1076845ms).
[14:56:25.350] <TB3>     INFO: 44929200 events read in total (1103109ms).
[14:56:51.628] <TB3>     INFO: 46001600 events read in total (1129387ms).
[14:57:17.882] <TB3>     INFO: 47069200 events read in total (1155641ms).
[14:57:44.116] <TB3>     INFO: 48136400 events read in total (1181875ms).
[14:58:10.366] <TB3>     INFO: 49204400 events read in total (1208125ms).
[14:58:36.644] <TB3>     INFO: 50275400 events read in total (1234403ms).
[14:59:02.903] <TB3>     INFO: 51343600 events read in total (1260662ms).
[14:59:29.126] <TB3>     INFO: 52410800 events read in total (1286885ms).
[14:59:55.368] <TB3>     INFO: 53479400 events read in total (1313127ms).
[15:00:21.627] <TB3>     INFO: 54549600 events read in total (1339386ms).
[15:00:47.887] <TB3>     INFO: 55617600 events read in total (1365646ms).
[15:01:14.147] <TB3>     INFO: 56685800 events read in total (1391906ms).
[15:01:40.435] <TB3>     INFO: 57757400 events read in total (1418194ms).
[15:02:06.682] <TB3>     INFO: 58826800 events read in total (1444441ms).
[15:02:12.001] <TB3>     INFO: 59072000 events read in total (1450760ms).
[15:02:13.020] <TB3>     INFO: Test took 1451837ms.
[15:02:13.080] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:13.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:13.203] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:14.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:14.310] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:15.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:15.447] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:16.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:16.583] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:17.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:17.733] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:18.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:18.880] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:19.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:19.999] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:21.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:21.134] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:22.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:22.282] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:23.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:23.402] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:24.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:24.545] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:25.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:25.677] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:26.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:26.836] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:27.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:27.988] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:29.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:29.152] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:30.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:30.293] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:31.451] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435466240
[15:02:31.481] <TB3>     INFO: PixTestScurves::scurves() done 
[15:02:31.481] <TB3>     INFO: Vcal mean:  35.15  35.06  35.14  35.02  35.13  35.14  35.09  35.11  35.07  35.10  35.15  35.08  34.81  35.13  35.09  35.08 
[15:02:31.481] <TB3>     INFO: Vcal RMS:    0.64   0.72   0.66   0.69   0.68   0.67   0.68   0.72   0.69   0.67   0.71   0.63   0.73   0.63   0.64   0.66 
[15:02:31.481] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:02:31.552] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:02:31.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:02:31.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:02:31.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:02:31.552] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:02:31.552] <TB3>     INFO: ######################################################################
[15:02:31.552] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:02:31.552] <TB3>     INFO: ######################################################################
[15:02:31.555] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:02:31.896] <TB3>     INFO: Expecting 41600 events.
[15:02:35.879] <TB3>     INFO: 41600 events read in total (3264ms).
[15:02:35.880] <TB3>     INFO: Test took 4325ms.
[15:02:35.888] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:35.888] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:02:35.888] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:02:35.897] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:02:35.897] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:02:35.897] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:02:35.897] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:02:36.239] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:02:36.580] <TB3>     INFO: Expecting 41600 events.
[15:02:40.620] <TB3>     INFO: 41600 events read in total (3325ms).
[15:02:40.621] <TB3>     INFO: Test took 4382ms.
[15:02:40.629] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:40.629] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:02:40.629] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:02:40.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.45
[15:02:40.633] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.044
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.051
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.447
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.732
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 169
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.642
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 171
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.845
[15:02:40.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 176
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.994
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.937
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 175
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.209
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 165
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.929
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.765
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 183
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.982
[15:02:40.635] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 180
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 210.123
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 210
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.2
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.08
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:02:40.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:02:40.723] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:02:41.064] <TB3>     INFO: Expecting 41600 events.
[15:02:45.106] <TB3>     INFO: 41600 events read in total (3327ms).
[15:02:45.106] <TB3>     INFO: Test took 4383ms.
[15:02:45.114] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:45.114] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:02:45.114] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:02:45.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:02:45.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 9
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5412
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.9223
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 89
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4694
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7714
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 81
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9142
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 61
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9126
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 62
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.5761
[15:02:45.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 68
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5922
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 77
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5478
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5385
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 61
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0344
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 72
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8134
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9062
[15:02:45.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,49] phvalue 78
[15:02:45.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 102.549
[15:02:45.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 103
[15:02:45.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3554
[15:02:45.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 77
[15:02:45.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.929
[15:02:45.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 70
[15:02:45.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:02:45.531] <TB3>     INFO: Expecting 2560 events.
[15:02:46.489] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:46.489] <TB3>     INFO: Test took 1367ms.
[15:02:46.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:46.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 1 1
[15:02:46.997] <TB3>     INFO: Expecting 2560 events.
[15:02:47.954] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:47.954] <TB3>     INFO: Test took 1465ms.
[15:02:47.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:47.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 2 2
[15:02:48.462] <TB3>     INFO: Expecting 2560 events.
[15:02:49.419] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:49.419] <TB3>     INFO: Test took 1464ms.
[15:02:49.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:49.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[15:02:49.928] <TB3>     INFO: Expecting 2560 events.
[15:02:50.884] <TB3>     INFO: 2560 events read in total (241ms).
[15:02:50.885] <TB3>     INFO: Test took 1465ms.
[15:02:50.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:50.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 4 4
[15:02:51.393] <TB3>     INFO: Expecting 2560 events.
[15:02:52.350] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:52.350] <TB3>     INFO: Test took 1465ms.
[15:02:52.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:52.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 5 5
[15:02:52.859] <TB3>     INFO: Expecting 2560 events.
[15:02:53.815] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:53.816] <TB3>     INFO: Test took 1465ms.
[15:02:53.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:53.816] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[15:02:54.324] <TB3>     INFO: Expecting 2560 events.
[15:02:55.281] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:55.282] <TB3>     INFO: Test took 1466ms.
[15:02:55.282] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:55.282] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 7 7
[15:02:55.790] <TB3>     INFO: Expecting 2560 events.
[15:02:56.747] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:56.747] <TB3>     INFO: Test took 1465ms.
[15:02:56.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:56.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[15:02:57.255] <TB3>     INFO: Expecting 2560 events.
[15:02:58.212] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:58.213] <TB3>     INFO: Test took 1466ms.
[15:02:58.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:58.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[15:02:58.721] <TB3>     INFO: Expecting 2560 events.
[15:02:59.678] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:59.678] <TB3>     INFO: Test took 1465ms.
[15:02:59.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:59.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[15:03:00.186] <TB3>     INFO: Expecting 2560 events.
[15:03:01.144] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:01.144] <TB3>     INFO: Test took 1465ms.
[15:03:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[15:03:01.652] <TB3>     INFO: Expecting 2560 events.
[15:03:02.609] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:02.609] <TB3>     INFO: Test took 1465ms.
[15:03:02.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:02.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 49, 12 12
[15:03:03.118] <TB3>     INFO: Expecting 2560 events.
[15:03:04.075] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:04.075] <TB3>     INFO: Test took 1465ms.
[15:03:04.076] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:04.076] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 13 13
[15:03:04.584] <TB3>     INFO: Expecting 2560 events.
[15:03:05.541] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:05.541] <TB3>     INFO: Test took 1465ms.
[15:03:05.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:05.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 14 14
[15:03:06.050] <TB3>     INFO: Expecting 2560 events.
[15:03:07.007] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:07.007] <TB3>     INFO: Test took 1465ms.
[15:03:07.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:07.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 15 15
[15:03:07.515] <TB3>     INFO: Expecting 2560 events.
[15:03:08.473] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:08.473] <TB3>     INFO: Test took 1466ms.
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:03:08.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:03:08.476] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:08.982] <TB3>     INFO: Expecting 655360 events.
[15:03:20.484] <TB3>     INFO: 655360 events read in total (10786ms).
[15:03:20.495] <TB3>     INFO: Expecting 655360 events.
[15:03:31.855] <TB3>     INFO: 655360 events read in total (10791ms).
[15:03:31.870] <TB3>     INFO: Expecting 655360 events.
[15:03:43.227] <TB3>     INFO: 655360 events read in total (10793ms).
[15:03:43.246] <TB3>     INFO: Expecting 655360 events.
[15:03:54.599] <TB3>     INFO: 655360 events read in total (10793ms).
[15:03:54.622] <TB3>     INFO: Expecting 655360 events.
[15:04:05.969] <TB3>     INFO: 655360 events read in total (10793ms).
[15:04:05.996] <TB3>     INFO: Expecting 655360 events.
[15:04:17.351] <TB3>     INFO: 655360 events read in total (10803ms).
[15:04:17.386] <TB3>     INFO: Expecting 655360 events.
[15:04:28.728] <TB3>     INFO: 655360 events read in total (10800ms).
[15:04:28.764] <TB3>     INFO: Expecting 655360 events.
[15:04:40.120] <TB3>     INFO: 655360 events read in total (10814ms).
[15:04:40.161] <TB3>     INFO: Expecting 655360 events.
[15:04:51.547] <TB3>     INFO: 655360 events read in total (10849ms).
[15:04:51.591] <TB3>     INFO: Expecting 655360 events.
[15:05:02.973] <TB3>     INFO: 655360 events read in total (10848ms).
[15:05:03.027] <TB3>     INFO: Expecting 655360 events.
[15:05:14.389] <TB3>     INFO: 655360 events read in total (10836ms).
[15:05:14.440] <TB3>     INFO: Expecting 655360 events.
[15:05:25.809] <TB3>     INFO: 655360 events read in total (10842ms).
[15:05:25.865] <TB3>     INFO: Expecting 655360 events.
[15:05:37.228] <TB3>     INFO: 655360 events read in total (10836ms).
[15:05:37.288] <TB3>     INFO: Expecting 655360 events.
[15:05:48.660] <TB3>     INFO: 655360 events read in total (10845ms).
[15:05:48.725] <TB3>     INFO: Expecting 655360 events.
[15:06:00.095] <TB3>     INFO: 655360 events read in total (10843ms).
[15:06:00.163] <TB3>     INFO: Expecting 655360 events.
[15:06:11.537] <TB3>     INFO: 655360 events read in total (10847ms).
[15:06:11.612] <TB3>     INFO: Test took 183136ms.
[15:06:11.704] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:12.012] <TB3>     INFO: Expecting 655360 events.
[15:06:23.518] <TB3>     INFO: 655360 events read in total (10791ms).
[15:06:23.529] <TB3>     INFO: Expecting 655360 events.
[15:06:34.896] <TB3>     INFO: 655360 events read in total (10799ms).
[15:06:34.911] <TB3>     INFO: Expecting 655360 events.
[15:06:46.245] <TB3>     INFO: 655360 events read in total (10771ms).
[15:06:46.266] <TB3>     INFO: Expecting 655360 events.
[15:06:57.617] <TB3>     INFO: 655360 events read in total (10791ms).
[15:06:57.640] <TB3>     INFO: Expecting 655360 events.
[15:07:08.993] <TB3>     INFO: 655360 events read in total (10799ms).
[15:07:09.023] <TB3>     INFO: Expecting 655360 events.
[15:07:20.356] <TB3>     INFO: 655360 events read in total (10785ms).
[15:07:20.387] <TB3>     INFO: Expecting 655360 events.
[15:07:31.736] <TB3>     INFO: 655360 events read in total (10800ms).
[15:07:31.775] <TB3>     INFO: Expecting 655360 events.
[15:07:43.106] <TB3>     INFO: 655360 events read in total (10793ms).
[15:07:43.146] <TB3>     INFO: Expecting 655360 events.
[15:07:54.527] <TB3>     INFO: 655360 events read in total (10841ms).
[15:07:54.571] <TB3>     INFO: Expecting 655360 events.
[15:08:05.946] <TB3>     INFO: 655360 events read in total (10840ms).
[15:08:05.000] <TB3>     INFO: Expecting 655360 events.
[15:08:17.368] <TB3>     INFO: 655360 events read in total (10841ms).
[15:08:17.420] <TB3>     INFO: Expecting 655360 events.
[15:08:28.788] <TB3>     INFO: 655360 events read in total (10841ms).
[15:08:28.851] <TB3>     INFO: Expecting 655360 events.
[15:08:40.226] <TB3>     INFO: 655360 events read in total (10848ms).
[15:08:40.286] <TB3>     INFO: Expecting 655360 events.
[15:08:51.659] <TB3>     INFO: 655360 events read in total (10846ms).
[15:08:51.722] <TB3>     INFO: Expecting 655360 events.
[15:09:03.086] <TB3>     INFO: 655360 events read in total (10837ms).
[15:09:03.155] <TB3>     INFO: Expecting 655360 events.
[15:09:14.524] <TB3>     INFO: 655360 events read in total (10842ms).
[15:09:14.598] <TB3>     INFO: Test took 182894ms.
[15:09:14.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:09:14.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:09:14.771] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.772] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:09:14.772] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.772] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:09:14.772] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.772] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:09:14.772] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.773] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:09:14.773] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.773] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:09:14.773] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:09:14.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:09:14.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:09:14.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:09:14.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:09:14.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:09:14.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:09:14.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:09:14.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:14.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:09:14.777] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.784] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.790] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.797] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.804] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.810] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.817] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:09:14.824] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:09:14.830] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.837] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:09:14.844] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:09:14.850] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.857] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.864] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.870] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.877] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.884] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.891] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.897] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.904] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:14.910] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:09:14.917] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:09:14.924] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:09:14.931] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:09:14.937] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:09:14.944] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:09:14.951] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:09:14.957] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:09:14.987] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C0.dat
[15:09:14.987] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C1.dat
[15:09:14.987] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C2.dat
[15:09:14.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C3.dat
[15:09:14.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C4.dat
[15:09:14.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C5.dat
[15:09:14.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C6.dat
[15:09:14.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C7.dat
[15:09:14.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C8.dat
[15:09:14.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C9.dat
[15:09:14.988] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C10.dat
[15:09:14.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C11.dat
[15:09:14.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C12.dat
[15:09:14.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C13.dat
[15:09:14.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C14.dat
[15:09:14.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//dacParameters35_C15.dat
[15:09:15.334] <TB3>     INFO: Expecting 41600 events.
[15:09:19.139] <TB3>     INFO: 41600 events read in total (3090ms).
[15:09:19.140] <TB3>     INFO: Test took 4148ms.
[15:09:19.786] <TB3>     INFO: Expecting 41600 events.
[15:09:23.596] <TB3>     INFO: 41600 events read in total (3095ms).
[15:09:23.596] <TB3>     INFO: Test took 4149ms.
[15:09:24.244] <TB3>     INFO: Expecting 41600 events.
[15:09:28.051] <TB3>     INFO: 41600 events read in total (3092ms).
[15:09:28.051] <TB3>     INFO: Test took 4148ms.
[15:09:28.357] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:28.489] <TB3>     INFO: Expecting 2560 events.
[15:09:29.446] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:29.446] <TB3>     INFO: Test took 1089ms.
[15:09:29.448] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:29.955] <TB3>     INFO: Expecting 2560 events.
[15:09:30.912] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:30.913] <TB3>     INFO: Test took 1465ms.
[15:09:30.914] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:31.422] <TB3>     INFO: Expecting 2560 events.
[15:09:32.379] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:32.379] <TB3>     INFO: Test took 1465ms.
[15:09:32.381] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:32.888] <TB3>     INFO: Expecting 2560 events.
[15:09:33.845] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:33.846] <TB3>     INFO: Test took 1465ms.
[15:09:33.848] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:34.355] <TB3>     INFO: Expecting 2560 events.
[15:09:35.312] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:35.312] <TB3>     INFO: Test took 1464ms.
[15:09:35.314] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:35.821] <TB3>     INFO: Expecting 2560 events.
[15:09:36.779] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:36.779] <TB3>     INFO: Test took 1465ms.
[15:09:36.781] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:37.288] <TB3>     INFO: Expecting 2560 events.
[15:09:38.245] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:38.246] <TB3>     INFO: Test took 1465ms.
[15:09:38.248] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:38.755] <TB3>     INFO: Expecting 2560 events.
[15:09:39.712] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:39.712] <TB3>     INFO: Test took 1464ms.
[15:09:39.713] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:40.221] <TB3>     INFO: Expecting 2560 events.
[15:09:41.178] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:41.178] <TB3>     INFO: Test took 1465ms.
[15:09:41.181] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:41.687] <TB3>     INFO: Expecting 2560 events.
[15:09:42.644] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:42.645] <TB3>     INFO: Test took 1464ms.
[15:09:42.647] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:43.154] <TB3>     INFO: Expecting 2560 events.
[15:09:44.111] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:44.111] <TB3>     INFO: Test took 1464ms.
[15:09:44.113] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:44.620] <TB3>     INFO: Expecting 2560 events.
[15:09:45.577] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:45.578] <TB3>     INFO: Test took 1465ms.
[15:09:45.580] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:46.086] <TB3>     INFO: Expecting 2560 events.
[15:09:47.046] <TB3>     INFO: 2560 events read in total (245ms).
[15:09:47.046] <TB3>     INFO: Test took 1466ms.
[15:09:47.048] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:47.555] <TB3>     INFO: Expecting 2560 events.
[15:09:48.512] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:48.512] <TB3>     INFO: Test took 1464ms.
[15:09:48.514] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:49.021] <TB3>     INFO: Expecting 2560 events.
[15:09:49.978] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:49.979] <TB3>     INFO: Test took 1465ms.
[15:09:49.981] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:50.488] <TB3>     INFO: Expecting 2560 events.
[15:09:51.445] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:51.445] <TB3>     INFO: Test took 1465ms.
[15:09:51.447] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:51.954] <TB3>     INFO: Expecting 2560 events.
[15:09:52.912] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:52.912] <TB3>     INFO: Test took 1465ms.
[15:09:52.914] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:53.421] <TB3>     INFO: Expecting 2560 events.
[15:09:54.379] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:54.379] <TB3>     INFO: Test took 1465ms.
[15:09:54.381] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:54.888] <TB3>     INFO: Expecting 2560 events.
[15:09:55.846] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:55.846] <TB3>     INFO: Test took 1465ms.
[15:09:55.848] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:56.355] <TB3>     INFO: Expecting 2560 events.
[15:09:57.312] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:57.313] <TB3>     INFO: Test took 1465ms.
[15:09:57.314] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:57.822] <TB3>     INFO: Expecting 2560 events.
[15:09:58.779] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:58.779] <TB3>     INFO: Test took 1465ms.
[15:09:58.781] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:59.288] <TB3>     INFO: Expecting 2560 events.
[15:10:00.245] <TB3>     INFO: 2560 events read in total (242ms).
[15:10:00.246] <TB3>     INFO: Test took 1465ms.
[15:10:00.248] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:00.755] <TB3>     INFO: Expecting 2560 events.
[15:10:01.712] <TB3>     INFO: 2560 events read in total (242ms).
[15:10:01.712] <TB3>     INFO: Test took 1464ms.
[15:10:01.714] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:02.221] <TB3>     INFO: Expecting 2560 events.
[15:10:03.179] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:03.179] <TB3>     INFO: Test took 1465ms.
[15:10:03.181] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:03.688] <TB3>     INFO: Expecting 2560 events.
[15:10:04.646] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:04.646] <TB3>     INFO: Test took 1465ms.
[15:10:04.648] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:05.155] <TB3>     INFO: Expecting 2560 events.
[15:10:06.113] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:06.113] <TB3>     INFO: Test took 1465ms.
[15:10:06.115] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:06.622] <TB3>     INFO: Expecting 2560 events.
[15:10:07.580] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:07.580] <TB3>     INFO: Test took 1465ms.
[15:10:07.582] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:08.089] <TB3>     INFO: Expecting 2560 events.
[15:10:09.047] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:09.047] <TB3>     INFO: Test took 1465ms.
[15:10:09.049] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:09.556] <TB3>     INFO: Expecting 2560 events.
[15:10:10.514] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:10.514] <TB3>     INFO: Test took 1465ms.
[15:10:10.516] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:11.023] <TB3>     INFO: Expecting 2560 events.
[15:10:11.980] <TB3>     INFO: 2560 events read in total (242ms).
[15:10:11.981] <TB3>     INFO: Test took 1465ms.
[15:10:11.983] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:12.490] <TB3>     INFO: Expecting 2560 events.
[15:10:13.447] <TB3>     INFO: 2560 events read in total (242ms).
[15:10:13.448] <TB3>     INFO: Test took 1465ms.
[15:10:13.450] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:13.957] <TB3>     INFO: Expecting 2560 events.
[15:10:14.914] <TB3>     INFO: 2560 events read in total (242ms).
[15:10:14.915] <TB3>     INFO: Test took 1466ms.
[15:10:15.928] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 464 seconds
[15:10:15.928] <TB3>     INFO: PH scale (per ROC):    82  86  81  73  73  80  80  83  80  78  81  87  78  88  83  83
[15:10:15.928] <TB3>     INFO: PH offset (per ROC):  171 159 171 173 187 182 177 171 174 187 175 166 172 149 171 176
[15:10:16.095] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:10:16.098] <TB3>     INFO: ######################################################################
[15:10:16.098] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:10:16.098] <TB3>     INFO: ######################################################################
[15:10:16.098] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:10:16.109] <TB3>     INFO: scanning low vcal = 10
[15:10:16.446] <TB3>     INFO: Expecting 41600 events.
[15:10:20.152] <TB3>     INFO: 41600 events read in total (2991ms).
[15:10:20.152] <TB3>     INFO: Test took 4043ms.
[15:10:20.154] <TB3>     INFO: scanning low vcal = 20
[15:10:20.661] <TB3>     INFO: Expecting 41600 events.
[15:10:24.369] <TB3>     INFO: 41600 events read in total (2993ms).
[15:10:24.369] <TB3>     INFO: Test took 4215ms.
[15:10:24.371] <TB3>     INFO: scanning low vcal = 30
[15:10:24.878] <TB3>     INFO: Expecting 41600 events.
[15:10:28.591] <TB3>     INFO: 41600 events read in total (2998ms).
[15:10:28.591] <TB3>     INFO: Test took 4220ms.
[15:10:28.593] <TB3>     INFO: scanning low vcal = 40
[15:10:29.097] <TB3>     INFO: Expecting 41600 events.
[15:10:33.310] <TB3>     INFO: 41600 events read in total (3498ms).
[15:10:33.311] <TB3>     INFO: Test took 4718ms.
[15:10:33.314] <TB3>     INFO: scanning low vcal = 50
[15:10:33.736] <TB3>     INFO: Expecting 41600 events.
[15:10:37.966] <TB3>     INFO: 41600 events read in total (3515ms).
[15:10:37.967] <TB3>     INFO: Test took 4653ms.
[15:10:37.970] <TB3>     INFO: scanning low vcal = 60
[15:10:38.392] <TB3>     INFO: Expecting 41600 events.
[15:10:42.621] <TB3>     INFO: 41600 events read in total (3514ms).
[15:10:42.621] <TB3>     INFO: Test took 4651ms.
[15:10:42.625] <TB3>     INFO: scanning low vcal = 70
[15:10:43.046] <TB3>     INFO: Expecting 41600 events.
[15:10:47.275] <TB3>     INFO: 41600 events read in total (3514ms).
[15:10:47.275] <TB3>     INFO: Test took 4650ms.
[15:10:47.278] <TB3>     INFO: scanning low vcal = 80
[15:10:47.700] <TB3>     INFO: Expecting 41600 events.
[15:10:51.935] <TB3>     INFO: 41600 events read in total (3520ms).
[15:10:51.935] <TB3>     INFO: Test took 4657ms.
[15:10:51.938] <TB3>     INFO: scanning low vcal = 90
[15:10:52.360] <TB3>     INFO: Expecting 41600 events.
[15:10:56.591] <TB3>     INFO: 41600 events read in total (3516ms).
[15:10:56.592] <TB3>     INFO: Test took 4654ms.
[15:10:56.595] <TB3>     INFO: scanning low vcal = 100
[15:10:57.017] <TB3>     INFO: Expecting 41600 events.
[15:11:01.379] <TB3>     INFO: 41600 events read in total (3647ms).
[15:11:01.379] <TB3>     INFO: Test took 4783ms.
[15:11:01.382] <TB3>     INFO: scanning low vcal = 110
[15:11:01.804] <TB3>     INFO: Expecting 41600 events.
[15:11:06.033] <TB3>     INFO: 41600 events read in total (3513ms).
[15:11:06.034] <TB3>     INFO: Test took 4652ms.
[15:11:06.037] <TB3>     INFO: scanning low vcal = 120
[15:11:06.459] <TB3>     INFO: Expecting 41600 events.
[15:11:10.688] <TB3>     INFO: 41600 events read in total (3514ms).
[15:11:10.689] <TB3>     INFO: Test took 4652ms.
[15:11:10.692] <TB3>     INFO: scanning low vcal = 130
[15:11:11.112] <TB3>     INFO: Expecting 41600 events.
[15:11:15.340] <TB3>     INFO: 41600 events read in total (3513ms).
[15:11:15.341] <TB3>     INFO: Test took 4649ms.
[15:11:15.344] <TB3>     INFO: scanning low vcal = 140
[15:11:15.765] <TB3>     INFO: Expecting 41600 events.
[15:11:19.994] <TB3>     INFO: 41600 events read in total (3514ms).
[15:11:19.994] <TB3>     INFO: Test took 4650ms.
[15:11:19.998] <TB3>     INFO: scanning low vcal = 150
[15:11:20.419] <TB3>     INFO: Expecting 41600 events.
[15:11:24.648] <TB3>     INFO: 41600 events read in total (3514ms).
[15:11:24.649] <TB3>     INFO: Test took 4651ms.
[15:11:24.651] <TB3>     INFO: scanning low vcal = 160
[15:11:25.074] <TB3>     INFO: Expecting 41600 events.
[15:11:29.304] <TB3>     INFO: 41600 events read in total (3515ms).
[15:11:29.305] <TB3>     INFO: Test took 4654ms.
[15:11:29.308] <TB3>     INFO: scanning low vcal = 170
[15:11:29.729] <TB3>     INFO: Expecting 41600 events.
[15:11:33.966] <TB3>     INFO: 41600 events read in total (3522ms).
[15:11:33.967] <TB3>     INFO: Test took 4659ms.
[15:11:33.971] <TB3>     INFO: scanning low vcal = 180
[15:11:34.386] <TB3>     INFO: Expecting 41600 events.
[15:11:38.616] <TB3>     INFO: 41600 events read in total (3515ms).
[15:11:38.616] <TB3>     INFO: Test took 4645ms.
[15:11:38.619] <TB3>     INFO: scanning low vcal = 190
[15:11:39.042] <TB3>     INFO: Expecting 41600 events.
[15:11:43.273] <TB3>     INFO: 41600 events read in total (3516ms).
[15:11:43.274] <TB3>     INFO: Test took 4655ms.
[15:11:43.277] <TB3>     INFO: scanning low vcal = 200
[15:11:43.698] <TB3>     INFO: Expecting 41600 events.
[15:11:47.928] <TB3>     INFO: 41600 events read in total (3515ms).
[15:11:47.929] <TB3>     INFO: Test took 4652ms.
[15:11:47.932] <TB3>     INFO: scanning low vcal = 210
[15:11:48.353] <TB3>     INFO: Expecting 41600 events.
[15:11:52.581] <TB3>     INFO: 41600 events read in total (3513ms).
[15:11:52.581] <TB3>     INFO: Test took 4649ms.
[15:11:52.584] <TB3>     INFO: scanning low vcal = 220
[15:11:53.008] <TB3>     INFO: Expecting 41600 events.
[15:11:57.240] <TB3>     INFO: 41600 events read in total (3517ms).
[15:11:57.241] <TB3>     INFO: Test took 4657ms.
[15:11:57.244] <TB3>     INFO: scanning low vcal = 230
[15:11:57.665] <TB3>     INFO: Expecting 41600 events.
[15:12:01.895] <TB3>     INFO: 41600 events read in total (3515ms).
[15:12:01.896] <TB3>     INFO: Test took 4652ms.
[15:12:01.899] <TB3>     INFO: scanning low vcal = 240
[15:12:02.321] <TB3>     INFO: Expecting 41600 events.
[15:12:06.550] <TB3>     INFO: 41600 events read in total (3514ms).
[15:12:06.551] <TB3>     INFO: Test took 4652ms.
[15:12:06.554] <TB3>     INFO: scanning low vcal = 250
[15:12:06.976] <TB3>     INFO: Expecting 41600 events.
[15:12:11.201] <TB3>     INFO: 41600 events read in total (3510ms).
[15:12:11.202] <TB3>     INFO: Test took 4648ms.
[15:12:11.206] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:12:11.629] <TB3>     INFO: Expecting 41600 events.
[15:12:15.857] <TB3>     INFO: 41600 events read in total (3513ms).
[15:12:15.857] <TB3>     INFO: Test took 4651ms.
[15:12:15.860] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:12:16.282] <TB3>     INFO: Expecting 41600 events.
[15:12:20.512] <TB3>     INFO: 41600 events read in total (3515ms).
[15:12:20.513] <TB3>     INFO: Test took 4653ms.
[15:12:20.516] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:12:20.938] <TB3>     INFO: Expecting 41600 events.
[15:12:25.165] <TB3>     INFO: 41600 events read in total (3512ms).
[15:12:25.166] <TB3>     INFO: Test took 4650ms.
[15:12:25.169] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:12:25.590] <TB3>     INFO: Expecting 41600 events.
[15:12:29.821] <TB3>     INFO: 41600 events read in total (3516ms).
[15:12:29.822] <TB3>     INFO: Test took 4653ms.
[15:12:29.825] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:12:30.246] <TB3>     INFO: Expecting 41600 events.
[15:12:34.477] <TB3>     INFO: 41600 events read in total (3516ms).
[15:12:34.478] <TB3>     INFO: Test took 4653ms.
[15:12:34.001] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:12:34.004] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:12:34.004] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:12:34.004] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:12:34.004] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:12:34.004] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:12:34.005] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:12:34.005] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:12:34.005] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:12:34.005] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:12:34.005] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:12:34.005] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:12:35.006] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:12:35.006] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:12:35.006] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:12:35.006] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:12:35.006] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:13:13.080] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:13:13.080] <TB3>     INFO: non-linearity mean:  0.958 0.964 0.959 0.962 0.961 0.964 0.966 0.962 0.959 0.958 0.949 0.958 0.965 0.949 0.957 0.971
[15:13:13.080] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.006 0.005 0.006 0.004 0.006 0.006 0.006 0.006 0.006 0.005 0.006 0.007 0.005 0.003
[15:13:13.080] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:13:13.102] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:13:13.124] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:13:13.146] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:13:13.168] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:13:13.190] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:13:13.212] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:13:13.235] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:13:13.257] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:13:13.279] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:13:13.301] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:13:13.323] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:13:13.345] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:13:13.367] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:13:13.388] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:13:13.410] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-06_FPIXTest-17C-Nebraska-161007-1351-150V_2016-10-07_13h51m_1475866264//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:13:13.432] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:13:13.432] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:13:13.439] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:13:13.439] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:13:13.442] <TB3>     INFO: ######################################################################
[15:13:13.442] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:13:13.442] <TB3>     INFO: ######################################################################
[15:13:13.445] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:13:13.454] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:13:13.455] <TB3>     INFO:     run 1 of 1
[15:13:13.455] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:13.793] <TB3>     INFO: Expecting 3120000 events.
[15:14:02.112] <TB3>     INFO: 1281525 events read in total (47604ms).
[15:14:49.510] <TB3>     INFO: 2555810 events read in total (95002ms).
[15:15:10.609] <TB3>     INFO: 3120000 events read in total (116102ms).
[15:15:10.646] <TB3>     INFO: Test took 117192ms.
[15:15:10.717] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:10.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:12.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:13.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:14.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:16.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:17.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:19.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:20.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:22.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:23.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:24.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:26.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:27.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:29.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:30.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:31.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:33.279] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396734464
[15:15:33.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:15:33.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3957, RMS = 2.05298
[15:15:33.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:15:33.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:15:33.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9069, RMS = 1.6252
[15:15:33.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:33.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:15:33.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1294, RMS = 1.63487
[15:15:33.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:15:33.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:15:33.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2036, RMS = 2.10509
[15:15:33.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:33.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:15:33.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9873, RMS = 1.26816
[15:15:33.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:33.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:15:33.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3605, RMS = 1.12414
[15:15:33.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:15:33.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:15:33.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2955, RMS = 1.15218
[15:15:33.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:15:33.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:15:33.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6516, RMS = 1.26203
[15:15:33.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:15:33.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:15:33.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1337, RMS = 1.74968
[15:15:33.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:15:33.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:15:33.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.1025, RMS = 1.85444
[15:15:33.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:15:33.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:15:33.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0445, RMS = 1.07334
[15:15:33.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:15:33.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:15:33.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9767, RMS = 1.06801
[15:15:33.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:15:33.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:15:33.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5476, RMS = 1.08674
[15:15:33.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:33.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:15:33.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6312, RMS = 1.03171
[15:15:33.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:33.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:15:33.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4138, RMS = 1.22376
[15:15:33.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:15:33.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:15:33.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3227, RMS = 1.25179
[15:15:33.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:15:33.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:15:33.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1865, RMS = 1.58321
[15:15:33.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:15:33.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:15:33.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8811, RMS = 1.89647
[15:15:33.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:15:33.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:15:33.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7938, RMS = 1.90212
[15:15:33.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:15:33.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:15:33.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2383, RMS = 2.21316
[15:15:33.321] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:15:33.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:15:33.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1638, RMS = 1.26563
[15:15:33.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:33.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:15:33.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6409, RMS = 2.02889
[15:15:33.322] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:15:33.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:15:33.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7826, RMS = 1.13761
[15:15:33.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:33.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:15:33.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8661, RMS = 1.60644
[15:15:33.323] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:15:33.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:15:33.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0647, RMS = 2.06131
[15:15:33.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:15:33.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:15:33.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6099, RMS = 1.53717
[15:15:33.324] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:15:33.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:15:33.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0708, RMS = 1.16806
[15:15:33.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:15:33.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:15:33.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6628, RMS = 1.04478
[15:15:33.325] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:15:33.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:15:33.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2482, RMS = 1.57709
[15:15:33.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:15:33.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:15:33.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4859, RMS = 2.06484
[15:15:33.326] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:15:33.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:15:33.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4053, RMS = 1.40162
[15:15:33.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:15:33.327] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:15:33.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9679, RMS = 1.80557
[15:15:33.328] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:15:33.330] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 139 seconds
[15:15:33.330] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    0    0    2    1    1    0    0    5    5    0
[15:15:33.330] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:15:33.426] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:15:33.426] <TB3>     INFO: enter test to run
[15:15:33.426] <TB3>     INFO:   test:  no parameter change
[15:15:33.427] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:15:33.427] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[15:15:33.427] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 21.3 C
[15:15:33.427] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:15:33.908] <TB3>    QUIET: Connection to board 24 closed.
[15:15:33.911] <TB3>     INFO: pXar: this is the end, my friend
[15:15:33.911] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
