Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 00:14:41 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.746        0.000                      0                 1574        0.024        0.000                      0                 1574       54.305        0.000                       0                   583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.746        0.000                      0                 1570        0.024        0.000                      0                 1570       54.305        0.000                       0                   583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.040        0.000                      0                    4        1.105        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.563ns  (logic 59.906ns (56.216%)  route 46.657ns (43.784%))
  Logic Levels:           318  (CARRY4=287 LUT2=1 LUT3=21 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.794   109.761    sm/M_alum_out[0]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.153   109.914 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.791   110.705    sm/brams/override_address[0]
    SLICE_X49Y8          LUT4 (Prop_lut4_I2_O)        0.356   111.061 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.652   111.713    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.460    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.460    
                         arrival time                        -111.714    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.728ns  (logic 59.881ns (56.106%)  route 46.847ns (43.894%))
  Logic Levels:           318  (CARRY4=287 LUT2=1 LUT3=21 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.794   109.761    sm/M_alum_out[0]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.153   109.914 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.791   110.705    sm/brams/override_address[0]
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.331   111.036 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.842   111.879    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -111.879    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.915ns  (logic 59.769ns (55.903%)  route 47.146ns (44.097%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=22 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.943   109.911    sm/M_alum_out[0]
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124   110.035 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.451   110.485    sm/D_states_q[1]_i_16_n_0
    SLICE_X39Y5          LUT3 (Prop_lut3_I2_O)        0.124   110.609 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.739   111.348    sm/D_states_q[1]_i_4_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.124   111.472 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.593   112.065    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.445   115.961    sm/clk
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X37Y6          FDRE (Setup_fdre_C_D)       -0.047   116.138    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.138    
                         arrival time                        -112.065    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.698ns  (logic 59.769ns (56.017%)  route 46.929ns (43.983%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=22 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.943   109.911    sm/M_alum_out[0]
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124   110.035 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.451   110.485    sm/D_states_q[1]_i_16_n_0
    SLICE_X39Y5          LUT3 (Prop_lut3_I2_O)        0.124   110.609 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.736   111.345    sm/D_states_q[1]_i_4_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.124   111.469 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   111.848    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.445   115.961    sm/clk
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X37Y6          FDRE (Setup_fdre_C_D)       -0.081   116.104    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.104    
                         arrival time                        -111.849    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.597ns  (logic 59.997ns (56.284%)  route 46.600ns (43.716%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=22 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.872   109.840    sm/M_alum_out[0]
    SLICE_X38Y7          LUT3 (Prop_lut3_I1_O)        0.148   109.988 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.341   110.329    sm/D_states_q[3]_i_10_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.328   110.657 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.581   111.238    sm/D_states_q[3]_i_2_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124   111.362 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.385   111.747    sm/D_states_d__0[3]
    SLICE_X40Y7          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.446   115.962    sm/clk
    SLICE_X40Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X40Y7          FDSE (Setup_fdse_C_D)       -0.067   116.133    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -111.747    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.592ns  (logic 59.965ns (56.257%)  route 46.627ns (43.744%))
  Logic Levels:           319  (CARRY4=287 LUT2=2 LUT3=21 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.612   109.580    sm/M_alum_out[0]
    SLICE_X39Y7          LUT2 (Prop_lut2_I1_O)        0.118   109.698 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.491   110.189    sm/D_states_q[4]_i_8_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.326   110.515 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.583   111.098    sm/D_states_q[4]_i_2_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I0_O)        0.124   111.222 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.520   111.742    sm/D_states_d__0[4]
    SLICE_X41Y5          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.447   115.963    sm/clk
    SLICE_X41Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X41Y5          FDSE (Setup_fdse_C_D)       -0.067   116.134    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -111.742    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.339ns  (logic 59.671ns (56.114%)  route 46.668ns (43.886%))
  Logic Levels:           318  (CARRY4=287 LUT2=1 LUT3=21 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.827   109.794    sm/M_alum_out[0]
    SLICE_X47Y4          LUT5 (Prop_lut5_I4_O)        0.124   109.918 f  sm/D_states_q[7]_i_11/O
                         net (fo=3, routed)           0.930   110.848    sm/D_states_q[7]_i_11_n_0
    SLICE_X45Y5          LUT4 (Prop_lut4_I1_O)        0.150   110.998 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.491   111.489    sm/D_states_d__0[6]
    SLICE_X44Y4          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.448   115.964    sm/clk
    SLICE_X44Y4          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X44Y4          FDRE (Setup_fdre_C_D)       -0.269   115.919    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.919    
                         arrival time                        -111.490    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.233ns  (logic 59.769ns (56.262%)  route 46.464ns (43.738%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=22 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.943   109.911    sm/M_alum_out[0]
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.124   110.035 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.451   110.485    sm/D_states_q[1]_i_16_n_0
    SLICE_X39Y5          LUT3 (Prop_lut3_I2_O)        0.124   110.609 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.650   111.259    sm/D_states_q[1]_i_4_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.124   111.383 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   111.383    sm/D_states_d__0[1]
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.445   115.961    sm/clk
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X37Y6          FDRE (Setup_fdre_C_D)        0.029   116.214    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -111.383    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.132ns  (logic 59.769ns (56.315%)  route 46.364ns (43.685%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.700   109.667    sm/M_alum_out[0]
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124   109.791 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.451   110.241    sm/D_states_q[2]_i_12_n_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.124   110.365 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.793   111.159    sm/D_states_q[2]_i_3_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124   111.283 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   111.283    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.444   115.960    sm/clk
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)        0.031   116.215    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.215    
                         arrival time                        -111.283    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.072ns  (logic 59.769ns (56.348%)  route 46.303ns (43.652%))
  Logic Levels:           319  (CARRY4=287 LUT2=1 LUT3=21 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.566     5.150    sm/clk
    SLICE_X42Y6          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         3.034     8.703    sm/D_states_q[5]
    SLICE_X48Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.827 r  sm/D_registers_q[7][31]_i_126/O
                         net (fo=2, routed)           0.841     9.668    sm/D_registers_q[7][31]_i_126_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I4_O)        0.124     9.792 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.459    10.251    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    10.375 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.985    12.360    L_reg/M_sm_ra1[0]
    SLICE_X52Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.484 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.836    13.321    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X54Y36         LUT3 (Prop_lut3_I2_O)        0.146    13.467 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.955    14.422    sm/M_alum_a[31]
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.328    14.750 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.750    alum/S[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.396 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.396    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.510 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.510    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.624 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.624    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.738    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.852    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.966    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.080 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    16.080    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.351 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.002    17.353    alum/temp_out0[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    18.197 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.197    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.314 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.314    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.431 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.431    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.548 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.548    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.665 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.665    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.782 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.782    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.899 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.899    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.016 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.016    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.173 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.995    20.168    alum/temp_out0[30]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    20.500 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.033 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.033    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.150 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.150    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.267    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.384    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.501    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.618    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.735    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.009 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.211    23.220    alum/temp_out0[29]
    SLICE_X51Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.008 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    24.008    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    24.122    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.236 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    24.236    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.350 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.350    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.464 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    24.464    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.578 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.578    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.692 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.692    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.806 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.806    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.963 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.887    25.850    alum/temp_out0[28]
    SLICE_X50Y26         LUT3 (Prop_lut3_I0_O)        0.329    26.179 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.179    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.712 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.712    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.829 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.829    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.946 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.946    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.063 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.063    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.180 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.180    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.297 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.297    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.414 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.414    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.531 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.531    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.688 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.074    28.761    alum/temp_out0[27]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.549 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.549    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.663 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.777 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.777    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.891 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.891    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.005 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.005    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.119 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.119    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.233 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.233    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.347 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.347    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.504 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.922    31.427    alum/temp_out0[26]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.329    31.756 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    31.756    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.306 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.420 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    32.420    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.534 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    32.534    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.648 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    32.648    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.762 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.762    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.876    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.990    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.104    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.261 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.039    34.300    alum/temp_out0[25]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.629 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    34.629    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.179 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.179    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.293 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.293    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.407 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.407    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.521 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.521    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.635 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.635    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.749 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.863 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.863    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.977 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.977    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.134 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.190    37.323    alum/temp_out0[24]
    SLICE_X47Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.108 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    38.108    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.222 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.222    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.336 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.336    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.450 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.294    alum/temp_out0[23]
    SLICE_X49Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.079 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.009    41.088    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.202 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.202    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.316 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.316    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.430 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.430    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.544 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.658 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.658    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.772 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.772    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.886 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.886    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.043 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.095    43.138    alum/temp_out0[22]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.467 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.467    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.017 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    44.026    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.140 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.140    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.254 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.254    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.368 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.482 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.482    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.596 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.596    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.710 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.710    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.824 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.981 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.994    45.975    alum/temp_out0[21]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.329    46.304 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.304    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.837 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    46.846    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.963 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.963    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.080 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.080    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.197 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.197    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.314 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.314    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.548 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.548    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.665 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.665    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.822 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.969    48.792    alum/temp_out0[20]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.332    49.124 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.124    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.674 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    49.683    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.797 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.797    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.911 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.911    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.025 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.025    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.139 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.139    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.253 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.253    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.367 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.367    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.481 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.481    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.638 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.070    51.707    alum/temp_out0[19]
    SLICE_X44Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.492 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.492    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    52.615    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.242    54.698    alum/temp_out0[18]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.027 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    55.027    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    55.407 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.407    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.524 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.641 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.650    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.767 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.767    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.884 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.884    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.001 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.001    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.118 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.118    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.235 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.235    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.392 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.208    57.600    alum/temp_out0[17]
    SLICE_X52Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.403 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.403    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.520 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.637 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.637    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.754 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    58.763    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.388 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.371    60.759    alum/temp_out0[16]
    SLICE_X41Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    61.547 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.547    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.661 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.661    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.775 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.775    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.889 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.889    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.003 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    62.012    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.126 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.126    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.240 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.240    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.354 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.354    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.511 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.152    63.663    alum/temp_out0[15]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.992 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.992    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.525 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.525    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.642 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.642    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.759 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.759    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.876 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.876    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.993 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.993    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.110 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.110    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.227 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.236    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.353 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.510 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.023    66.534    alum/temp_out0[14]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    66.866 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.866    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.416 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.416    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.530 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.530    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.644 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.644    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.758 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.758    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.872 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.986 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.986    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.100 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    68.109    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.223 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.380 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.487    69.867    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    70.196 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    70.196    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.729 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.729    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.846 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.963 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.080 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.080    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.197 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.314 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.314    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.431 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.431    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.548 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.557    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.714 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.925    72.639    alum/temp_out0[12]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    72.971 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.521 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.521    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.635 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.635    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.749 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.749    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.863 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.863    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.977 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.977    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.091 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.091    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.205 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.205    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.319 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    74.328    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.485 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.939    75.424    alum/temp_out0[11]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.753 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.303 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.303    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.417 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.417    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.531 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.531    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.645 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.645    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.759    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.873    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.987    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.032    78.291    alum/temp_out0[10]
    SLICE_X56Y16         LUT3 (Prop_lut3_I0_O)        0.329    78.620 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.620    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.153 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    79.153    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.270 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.270    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.387 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.387    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.504 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.621 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.621    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.738 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.855 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.855    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.972 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.972    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.129 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.097    81.226    alum/temp_out0[9]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    81.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    81.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.091 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.208 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    82.208    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.325 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    82.325    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.442 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    82.442    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.559 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    82.559    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.676 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.676    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.793 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.793    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.910 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.910    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.067 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.031    84.098    alum/temp_out0[8]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    84.430 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.980 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.980    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.094 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    85.094    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.208 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    85.208    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.322 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.322    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.436 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    85.436    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.550 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.550    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.664 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.664    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.778 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.778    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.935 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.093    87.028    alum/temp_out0[7]
    SLICE_X40Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.813 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.813    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.927 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.927    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.041 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    88.041    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.155 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    88.155    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.269 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    88.269    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.383 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.497 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.611 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.611    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.768 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.076    89.844    alum/temp_out0[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    90.173 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.723 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    90.723    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.837 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    91.065    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.678 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.043    92.721    alum/temp_out0[5]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    93.050 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    93.050    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.600 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.600    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.714 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.828 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.828    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.942 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.942    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.056 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    94.056    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.170 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.170    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.284 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.284    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.441 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.963    95.404    alum/temp_out0[4]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.733 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    95.733    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.283 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    96.283    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.397 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.397    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.511 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    96.511    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.625 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    96.625    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.739 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    96.739    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.853 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.853    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.967 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.967    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.081 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.081    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.238 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.948    98.186    alum/temp_out0[3]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.971 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.971    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.085 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.085    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.199 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    99.199    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.313 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    99.313    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.427 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    99.427    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.541 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.541    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.655 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.655    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.769 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.769    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.926 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.890   100.816    alum/temp_out0[2]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329   101.145 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000   101.145    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.695 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   101.695    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.809 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.809    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.923 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.923    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.037 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.037    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.151 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.151    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.265 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.265    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.379 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.379    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.493 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   102.493    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.650 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.152   103.802    alum/temp_out0[1]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   104.587 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   104.587    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.701 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   104.701    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.815 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.815    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.929 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.929    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.043 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   105.043    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.157 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   105.157    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.271 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   105.271    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.385 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   105.385    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   105.542 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           1.036   106.578    sm/temp_out0[0]
    SLICE_X46Y33         LUT5 (Prop_lut5_I4_O)        0.329   106.907 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   107.444    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y33         LUT4 (Prop_lut4_I1_O)        0.124   107.568 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.276   107.843    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124   107.967 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.700   109.667    sm/M_alum_out[0]
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124   109.791 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.451   110.241    sm/D_states_q[2]_i_12_n_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.124   110.365 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.733   111.098    sm/D_states_q[2]_i_3_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124   111.222 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   111.222    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.444   115.960    sm/clk
    SLICE_X36Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)        0.031   116.215    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.215    
                         arrival time                        -111.222    
  -------------------------------------------------------------------
                         slack                                  4.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sr1/clk
    SLICE_X47Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X46Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sr1/clk
    SLICE_X47Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X46Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sr1/clk
    SLICE_X47Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X46Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sr1/clk
    SLICE_X47Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X46Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.740%)  route 0.233ns (62.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.563     1.507    gamecounter/clk
    SLICE_X33Y5          FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  gamecounter/D_ctr_q_reg[23]/Q
                         net (fo=4, routed)           0.233     1.880    timerclk/M_gamecounter_value[0]
    SLICE_X37Y5          FDRE                                         r  timerclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    timerclk/clk
    SLICE_X37Y5          FDRE                                         r  timerclk/D_last_q_reg/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.070     1.841    timerclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.603%)  route 0.212ns (56.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.500    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/clk
    SLICE_X34Y17         FDRE                                         r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.212     1.876    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y14         FDRE                                         r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.827     2.017    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/clk
    SLICE_X37Y14         FDRE                                         r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.070     1.836    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.597%)  route 0.279ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sr3/clk
    SLICE_X44Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.925    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.597%)  route 0.279ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sr3/clk
    SLICE_X44Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.925    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.597%)  route 0.279ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sr3/clk
    SLICE_X44Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.925    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.597%)  route 0.279ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sr3/clk
    SLICE_X44Y10         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.925    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y10         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y13   D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y9    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y10   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y14   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y15   L_reg/D_registers_q_reg[0][14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y7    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.040ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.934ns (20.143%)  route 3.703ns (79.857%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.565     5.149    sm/clk
    SLICE_X40Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.756     7.361    sm/D_states_q[3]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.150     7.511 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.328     8.839    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.328     9.167 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.619     9.786    fifo_reset_cond/AS[0]
    SLICE_X36Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X36Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                106.040    

Slack (MET) :             106.040ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.934ns (20.143%)  route 3.703ns (79.857%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.565     5.149    sm/clk
    SLICE_X40Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.756     7.361    sm/D_states_q[3]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.150     7.511 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.328     8.839    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.328     9.167 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.619     9.786    fifo_reset_cond/AS[0]
    SLICE_X36Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X36Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                106.040    

Slack (MET) :             106.040ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.934ns (20.143%)  route 3.703ns (79.857%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.565     5.149    sm/clk
    SLICE_X40Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.756     7.361    sm/D_states_q[3]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.150     7.511 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.328     8.839    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.328     9.167 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.619     9.786    fifo_reset_cond/AS[0]
    SLICE_X36Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X36Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                106.040    

Slack (MET) :             106.040ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.934ns (20.143%)  route 3.703ns (79.857%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.565     5.149    sm/clk
    SLICE_X40Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.756     7.361    sm/D_states_q[3]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.150     7.511 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          1.328     8.839    sm/D_stage_q[3]_i_2_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.328     9.167 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.619     9.786    fifo_reset_cond/AS[0]
    SLICE_X36Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X36Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                106.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.231ns (22.075%)  route 0.815ns (77.925%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sm/clk
    SLICE_X41Y9          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         0.321     1.968    sm/D_states_q_reg[0]_rep_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           0.278     2.291    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.045     2.336 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.216     2.552    fifo_reset_cond/AS[0]
    SLICE_X36Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X36Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X36Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.231ns (22.075%)  route 0.815ns (77.925%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sm/clk
    SLICE_X41Y9          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         0.321     1.968    sm/D_states_q_reg[0]_rep_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           0.278     2.291    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.045     2.336 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.216     2.552    fifo_reset_cond/AS[0]
    SLICE_X36Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X36Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X36Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.231ns (22.075%)  route 0.815ns (77.925%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sm/clk
    SLICE_X41Y9          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         0.321     1.968    sm/D_states_q_reg[0]_rep_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           0.278     2.291    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.045     2.336 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.216     2.552    fifo_reset_cond/AS[0]
    SLICE_X36Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X36Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X36Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.231ns (22.075%)  route 0.815ns (77.925%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sm/clk
    SLICE_X41Y9          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         0.321     1.968    sm/D_states_q_reg[0]_rep_1
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           0.278     2.291    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.045     2.336 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.216     2.552    fifo_reset_cond/AS[0]
    SLICE_X36Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X36Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X36Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.105    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.610ns  (logic 11.956ns (31.789%)  route 25.654ns (68.211%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT3=4 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.478     5.632 r  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.821     7.453    L_reg/M_sm_pac[5]
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.296     7.749 f  L_reg/L_6034be7d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.962     8.712    L_reg/L_6034be7d_remainder0_carry__0_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.836 r  L_reg/L_6034be7d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.536    10.371    L_reg/L_6034be7d_remainder0_carry__0_i_9_n_0
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.150    10.521 f  L_reg/L_6034be7d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.807    L_reg/L_6034be7d_remainder0_carry_i_15_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.348    11.155 r  L_reg/L_6034be7d_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.735    11.890    L_reg/L_6034be7d_remainder0_carry_i_8_n_0
    SLICE_X65Y5          LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  L_reg/L_6034be7d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.526    aseg_driver/decimal_renderer/DI[2]
    SLICE_X63Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.911 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.911    aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.245 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.846    14.091    L_reg/L_6034be7d_remainder0[5]
    SLICE_X60Y6          LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.823    15.217    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.341 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.805    16.146    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.294 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.981    17.275    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.629 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.665    18.294    L_reg/i__carry_i_19_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.118    19.764    L_reg/i__carry_i_11_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.328    20.092 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.663    20.754    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.261 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.261    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.375    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.709 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.149    22.858    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.161 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.627    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.751 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.596    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.150    24.746 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.050    25.796    L_reg/i__carry_i_13_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.383    26.179 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.434    26.613    L_reg/i__carry_i_23_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.939 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.833    27.772    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.918 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.978    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.328    29.306 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.306    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.856 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.856    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.095 f  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.955    31.051    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.302    31.353 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    32.163    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.287 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.367    32.653    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.777 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    33.583    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.124    33.707 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.165    34.873    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I2_O)        0.152    35.025 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.962    38.987    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.764 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.764    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.440ns  (logic 12.119ns (32.368%)  route 25.322ns (67.632%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.745     7.416    L_reg/M_sm_timer[12]
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.568 f  L_reg/L_6034be7d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.521     9.089    L_reg/L_6034be7d_remainder0_carry_i_23__1_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.326     9.415 f  L_reg/L_6034be7d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.762    10.177    L_reg/L_6034be7d_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.329 f  L_reg/L_6034be7d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.011    L_reg/L_6034be7d_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    11.371 r  L_reg/L_6034be7d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.834    12.205    L_reg/L_6034be7d_remainder0_carry_i_10__1_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.531 r  L_reg/L_6034be7d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.531    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.064 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.064    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.387 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.627    14.013    L_reg/L_6034be7d_remainder0_3[5]
    SLICE_X55Y6          LUT3 (Prop_lut3_I2_O)        0.306    14.319 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.123    15.443    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.567 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.633    16.200    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.350 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.766    17.117    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.469 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.120    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.474 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.967    19.441    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.773 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.499    20.272    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.792 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.909 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.909    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.224 f  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.186    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.493 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.959    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.083 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.140    24.223    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.347 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.029    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.153 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.625    25.777    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.901 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    26.733    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.146    26.879 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.580    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.908 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.908    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.458 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.458    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.686    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.908 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.861    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    31.170    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.294 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.604    31.898    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.022 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.667    32.688    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.812 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.909    33.722    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.150    33.872 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.960    38.832    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.593 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.593    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.132ns  (logic 11.888ns (32.014%)  route 25.244ns (67.986%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.745     7.416    L_reg/M_sm_timer[12]
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.568 f  L_reg/L_6034be7d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.521     9.089    L_reg/L_6034be7d_remainder0_carry_i_23__1_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.326     9.415 f  L_reg/L_6034be7d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.762    10.177    L_reg/L_6034be7d_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.329 f  L_reg/L_6034be7d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.011    L_reg/L_6034be7d_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    11.371 r  L_reg/L_6034be7d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.834    12.205    L_reg/L_6034be7d_remainder0_carry_i_10__1_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.531 r  L_reg/L_6034be7d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.531    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.064 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.064    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.387 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.627    14.013    L_reg/L_6034be7d_remainder0_3[5]
    SLICE_X55Y6          LUT3 (Prop_lut3_I2_O)        0.306    14.319 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.123    15.443    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.567 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.633    16.200    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.350 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.766    17.117    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.469 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.120    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.474 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.967    19.441    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.773 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.499    20.272    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.792 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.909 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.909    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.224 f  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.186    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.493 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.959    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.083 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.140    24.223    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.347 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.029    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.153 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.625    25.777    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.901 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    26.733    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.146    26.879 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.580    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.908 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.908    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.458 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.458    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.686    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.908 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.861    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    31.170    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.294 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.604    31.898    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.022 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.667    32.688    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.812 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.073    33.886    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124    34.010 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.719    38.729    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.284 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.284    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.063ns  (logic 11.718ns (31.617%)  route 25.345ns (68.383%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT3=4 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.478     5.632 r  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.821     7.453    L_reg/M_sm_pac[5]
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.296     7.749 f  L_reg/L_6034be7d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.962     8.712    L_reg/L_6034be7d_remainder0_carry__0_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.836 r  L_reg/L_6034be7d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.536    10.371    L_reg/L_6034be7d_remainder0_carry__0_i_9_n_0
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.150    10.521 f  L_reg/L_6034be7d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.807    L_reg/L_6034be7d_remainder0_carry_i_15_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.348    11.155 r  L_reg/L_6034be7d_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.735    11.890    L_reg/L_6034be7d_remainder0_carry_i_8_n_0
    SLICE_X65Y5          LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  L_reg/L_6034be7d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.526    aseg_driver/decimal_renderer/DI[2]
    SLICE_X63Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.911 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.911    aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.245 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.846    14.091    L_reg/L_6034be7d_remainder0[5]
    SLICE_X60Y6          LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.823    15.217    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.341 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.805    16.146    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.294 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.981    17.275    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.629 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.665    18.294    L_reg/i__carry_i_19_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.118    19.764    L_reg/i__carry_i_11_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.328    20.092 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.663    20.754    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.261 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.261    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.375    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.709 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.149    22.858    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.161 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.627    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.751 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.596    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.150    24.746 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.050    25.796    L_reg/i__carry_i_13_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.383    26.179 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.434    26.613    L_reg/i__carry_i_23_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.939 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.833    27.772    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.918 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.978    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.328    29.306 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.306    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.856 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.856    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.095 f  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.955    31.051    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.302    31.353 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    32.163    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.287 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.367    32.653    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.777 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    33.583    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.124    33.707 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.165    34.873    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I0_O)        0.124    34.997 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.652    38.649    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.217 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.217    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.063ns  (logic 11.885ns (32.068%)  route 25.177ns (67.932%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.745     7.416    L_reg/M_sm_timer[12]
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.568 f  L_reg/L_6034be7d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.521     9.089    L_reg/L_6034be7d_remainder0_carry_i_23__1_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.326     9.415 f  L_reg/L_6034be7d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.762    10.177    L_reg/L_6034be7d_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.329 f  L_reg/L_6034be7d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.011    L_reg/L_6034be7d_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    11.371 r  L_reg/L_6034be7d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.834    12.205    L_reg/L_6034be7d_remainder0_carry_i_10__1_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.531 r  L_reg/L_6034be7d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.531    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.064 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.064    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.387 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.627    14.013    L_reg/L_6034be7d_remainder0_3[5]
    SLICE_X55Y6          LUT3 (Prop_lut3_I2_O)        0.306    14.319 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.123    15.443    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.567 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.633    16.200    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.350 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.766    17.117    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.469 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.120    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.474 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.967    19.441    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.773 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.499    20.272    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.792 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.909 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.909    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.224 f  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.186    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.493 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.959    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.083 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.140    24.223    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.347 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.029    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.153 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.625    25.777    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.901 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    26.733    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.146    26.879 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.580    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.908 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.908    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.458 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.458    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.686    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.908 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.861    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    31.170    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.294 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.604    31.898    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.022 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.667    32.688    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.812 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.074    33.887    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.124    34.011 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.651    38.662    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.215 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.215    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.968ns  (logic 11.723ns (31.712%)  route 25.245ns (68.288%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT3=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.478     5.632 r  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.821     7.453    L_reg/M_sm_pac[5]
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.296     7.749 f  L_reg/L_6034be7d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.962     8.712    L_reg/L_6034be7d_remainder0_carry__0_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.836 r  L_reg/L_6034be7d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.536    10.371    L_reg/L_6034be7d_remainder0_carry__0_i_9_n_0
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.150    10.521 f  L_reg/L_6034be7d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.807    L_reg/L_6034be7d_remainder0_carry_i_15_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.348    11.155 r  L_reg/L_6034be7d_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.735    11.890    L_reg/L_6034be7d_remainder0_carry_i_8_n_0
    SLICE_X65Y5          LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  L_reg/L_6034be7d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.526    aseg_driver/decimal_renderer/DI[2]
    SLICE_X63Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.911 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.911    aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.245 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.846    14.091    L_reg/L_6034be7d_remainder0[5]
    SLICE_X60Y6          LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.823    15.217    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.341 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.805    16.146    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.294 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.981    17.275    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.629 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.665    18.294    L_reg/i__carry_i_19_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.118    19.764    L_reg/i__carry_i_11_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.328    20.092 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.663    20.754    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.261 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.261    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.375    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.709 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.149    22.858    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.161 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.627    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.751 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.596    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.150    24.746 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.050    25.796    L_reg/i__carry_i_13_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.383    26.179 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.434    26.613    L_reg/i__carry_i_23_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.939 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.833    27.772    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.918 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.978    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.328    29.306 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.306    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.856 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.856    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.095 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.955    31.051    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.302    31.353 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    32.163    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.287 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.367    32.653    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.777 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    33.582    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.124    33.706 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.020    34.726    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X61Y9          LUT3 (Prop_lut3_I1_O)        0.124    34.850 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.699    38.549    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    42.123 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.123    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.764ns  (logic 11.876ns (32.304%)  route 24.887ns (67.696%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.745     7.416    L_reg/M_sm_timer[12]
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.568 f  L_reg/L_6034be7d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.521     9.089    L_reg/L_6034be7d_remainder0_carry_i_23__1_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.326     9.415 f  L_reg/L_6034be7d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.762    10.177    L_reg/L_6034be7d_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.329 f  L_reg/L_6034be7d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.011    L_reg/L_6034be7d_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    11.371 r  L_reg/L_6034be7d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.834    12.205    L_reg/L_6034be7d_remainder0_carry_i_10__1_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.531 r  L_reg/L_6034be7d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.531    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.064 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.064    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.387 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.627    14.013    L_reg/L_6034be7d_remainder0_3[5]
    SLICE_X55Y6          LUT3 (Prop_lut3_I2_O)        0.306    14.319 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.123    15.443    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.567 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.633    16.200    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.350 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.766    17.117    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.469 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.120    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.474 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.967    19.441    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.773 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.499    20.272    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.792 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.909 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.909    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.224 f  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.186    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.493 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.959    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.083 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.140    24.223    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.347 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.029    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.153 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.625    25.777    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.901 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    26.733    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.146    26.879 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.580    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.908 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.908    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.458 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.458    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.686    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.908 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.861    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    31.170    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.294 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.663    31.957    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.081 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    32.746    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.870 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.052    33.922    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I3_O)        0.124    34.046 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.326    38.372    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.916 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.916    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.546ns  (logic 12.117ns (33.155%)  route 24.430ns (66.845%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.745     7.416    L_reg/M_sm_timer[12]
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.568 f  L_reg/L_6034be7d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.521     9.089    L_reg/L_6034be7d_remainder0_carry_i_23__1_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.326     9.415 f  L_reg/L_6034be7d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.762    10.177    L_reg/L_6034be7d_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.329 f  L_reg/L_6034be7d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.011    L_reg/L_6034be7d_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    11.371 r  L_reg/L_6034be7d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.834    12.205    L_reg/L_6034be7d_remainder0_carry_i_10__1_n_0
    SLICE_X56Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.531 r  L_reg/L_6034be7d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.531    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.064 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.064    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.387 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.627    14.013    L_reg/L_6034be7d_remainder0_3[5]
    SLICE_X55Y6          LUT3 (Prop_lut3_I2_O)        0.306    14.319 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.123    15.443    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.567 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.633    16.200    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.350 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.766    17.117    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.469 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.120    L_reg/i__carry_i_19__3_n_0
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.474 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.967    19.441    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.773 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.499    20.272    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.792 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.909 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.909    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.224 f  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    22.186    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.493 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    22.959    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.083 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.140    24.223    L_reg/i__carry_i_14__1_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.347 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.029    L_reg/i__carry_i_25__3_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.153 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.625    25.777    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.901 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    26.733    L_reg/i__carry_i_13__3_n_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.146    26.879 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.580    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y1          LUT5 (Prop_lut5_I0_O)        0.328    27.908 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.908    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.458 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.458    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.572    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.686    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.908 r  timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.861    timerseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.009    31.170    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.294 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.663    31.957    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.081 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    32.746    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.870 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.052    33.922    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I3_O)        0.152    34.074 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.868    37.942    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.699 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.699    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.524ns  (logic 11.916ns (32.626%)  route 24.608ns (67.374%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT3=4 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.478     5.632 r  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.821     7.453    L_reg/M_sm_pac[5]
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.296     7.749 f  L_reg/L_6034be7d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.962     8.712    L_reg/L_6034be7d_remainder0_carry__0_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.836 r  L_reg/L_6034be7d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.536    10.371    L_reg/L_6034be7d_remainder0_carry__0_i_9_n_0
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.150    10.521 f  L_reg/L_6034be7d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.807    L_reg/L_6034be7d_remainder0_carry_i_15_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.348    11.155 r  L_reg/L_6034be7d_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.735    11.890    L_reg/L_6034be7d_remainder0_carry_i_8_n_0
    SLICE_X65Y5          LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  L_reg/L_6034be7d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.526    aseg_driver/decimal_renderer/DI[2]
    SLICE_X63Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.911 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.911    aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.245 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.846    14.091    L_reg/L_6034be7d_remainder0[5]
    SLICE_X60Y6          LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.823    15.217    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.341 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.805    16.146    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.294 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.981    17.275    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.629 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.665    18.294    L_reg/i__carry_i_19_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.118    19.764    L_reg/i__carry_i_11_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.328    20.092 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.663    20.754    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.261 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.261    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.375    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.709 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.149    22.858    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.161 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.627    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.751 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.596    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.150    24.746 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.050    25.796    L_reg/i__carry_i_13_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.383    26.179 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.434    26.613    L_reg/i__carry_i_23_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.939 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.833    27.772    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.918 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.978    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.328    29.306 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.306    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.856 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.856    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.095 f  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.955    31.051    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.302    31.353 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    32.163    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.287 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.367    32.653    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.777 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    33.583    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.124    33.707 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.182    34.889    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.150    35.039 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.899    37.938    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.740    41.678 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.678    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.327ns  (logic 11.931ns (32.843%)  route 24.396ns (67.157%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT3=4 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.478     5.632 r  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.821     7.453    L_reg/M_sm_pac[5]
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.296     7.749 f  L_reg/L_6034be7d_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.962     8.712    L_reg/L_6034be7d_remainder0_carry__0_i_12_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.836 r  L_reg/L_6034be7d_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.536    10.371    L_reg/L_6034be7d_remainder0_carry__0_i_9_n_0
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.150    10.521 f  L_reg/L_6034be7d_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.807    L_reg/L_6034be7d_remainder0_carry_i_15_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.348    11.155 r  L_reg/L_6034be7d_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.735    11.890    L_reg/L_6034be7d_remainder0_carry_i_8_n_0
    SLICE_X65Y5          LUT2 (Prop_lut2_I0_O)        0.124    12.014 r  L_reg/L_6034be7d_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.512    12.526    aseg_driver/decimal_renderer/DI[2]
    SLICE_X63Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.911 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.911    aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.245 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.846    14.091    L_reg/L_6034be7d_remainder0[5]
    SLICE_X60Y6          LUT3 (Prop_lut3_I2_O)        0.303    14.394 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           0.823    15.217    L_reg/i__carry__0_i_18_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.341 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.805    16.146    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.148    16.294 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.981    17.275    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.629 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.665    18.294    L_reg/i__carry_i_19_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.352    18.646 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.118    19.764    L_reg/i__carry_i_11_n_0
    SLICE_X60Y3          LUT2 (Prop_lut2_I1_O)        0.328    20.092 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.663    20.754    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.261 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.261    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.375    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.709 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.149    22.858    L_reg/L_6034be7d_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.161 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.627    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.751 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.845    24.596    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.150    24.746 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.050    25.796    L_reg/i__carry_i_13_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.383    26.179 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.434    26.613    L_reg/i__carry_i_23_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.939 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.833    27.772    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.918 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.978    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.328    29.306 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.306    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.856 r  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.856    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.095 f  aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.955    31.051    aseg_driver/decimal_renderer/L_6034be7d_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X60Y3          LUT6 (Prop_lut6_I4_O)        0.302    31.353 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.810    32.163    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.287 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.367    32.653    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.777 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    33.583    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I3_O)        0.124    33.707 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.172    34.879    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.152    35.031 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.697    37.728    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    41.481 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.481    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.431ns (62.290%)  route 0.866ns (37.710%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.591     1.535    bseg_driver/ctr/clk
    SLICE_X63Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.313     1.989    bseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.587    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.832 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.832    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.383ns (57.505%)  route 1.022ns (42.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    display/clk
    SLICE_X50Y15         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           1.022     2.692    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.912 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.912    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.433ns (60.239%)  route 0.946ns (39.761%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.591     1.535    bseg_driver/ctr/clk
    SLICE_X63Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.394     2.070    bseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.115 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.667    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.914 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.914    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.373ns (56.333%)  route 1.064ns (43.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    display/clk
    SLICE_X50Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.064     2.734    lopt
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.942 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.942    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.430ns (58.174%)  route 1.028ns (41.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    display/clk
    SLICE_X50Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.028     2.698    matbot_OBUF[0]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.965 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.965    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.430ns (58.023%)  route 1.035ns (41.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    display/clk
    SLICE_X50Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           1.035     2.704    lopt_1
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.970 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.970    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.432ns (57.594%)  route 1.054ns (42.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    display/clk
    SLICE_X49Y15         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           1.054     2.701    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.992 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.992    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.476ns (60.048%)  route 0.982ns (39.952%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.591     1.535    bseg_driver/ctr/clk
    SLICE_X63Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.394     2.070    bseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.044     2.114 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.702    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.992 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.992    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.460ns (59.295%)  route 1.002ns (40.705%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.591     1.535    bseg_driver/ctr/clk
    SLICE_X63Y14         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.313     1.989    bseg_driver/ctr/S[1]
    SLICE_X64Y16         LUT2 (Prop_lut2_I0_O)        0.046     2.035 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     2.724    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.996 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.996    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.643ns (28.308%)  route 4.161ns (71.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.986     4.505    reset_cond/butt_reset_IBUF
    SLICE_X54Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.629 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.174     5.804    reset_cond/M_reset_cond_in
    SLICE_X50Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.444     4.849    reset_cond/clk
    SLICE_X50Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 1.643ns (31.131%)  route 3.634ns (68.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.986     4.505    reset_cond/butt_reset_IBUF
    SLICE_X54Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.629 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.648     5.277    reset_cond/M_reset_cond_in
    SLICE_X56Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.450     4.855    reset_cond/clk
    SLICE_X56Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 1.643ns (31.131%)  route 3.634ns (68.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.986     4.505    reset_cond/butt_reset_IBUF
    SLICE_X54Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.629 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.648     5.277    reset_cond/M_reset_cond_in
    SLICE_X56Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.450     4.855    reset_cond/clk
    SLICE_X56Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.643ns (32.047%)  route 3.484ns (67.953%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.986     4.505    reset_cond/butt_reset_IBUF
    SLICE_X54Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.629 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.497     5.126    reset_cond/M_reset_cond_in
    SLICE_X56Y12         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.449     4.854    reset_cond/clk
    SLICE_X56Y12         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.641ns (39.848%)  route 2.478ns (60.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.478     3.995    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.119 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.119    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.442     4.847    cond_butt_next_play/sync/clk
    SLICE_X30Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.639ns (39.838%)  route 2.474ns (60.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.474     3.989    forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.113 r  forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.113    forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y22         FDRE                                         r  forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.433     4.838    forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/clk
    SLICE_X42Y22         FDRE                                         r  forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.077ns  (logic 1.640ns (40.230%)  route 2.437ns (59.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.437     3.953    forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X46Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.077 r  forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.077    forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X46Y14         FDRE                                         r  forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.443     4.848    forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/clk
    SLICE_X46Y14         FDRE                                         r  forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.054ns  (logic 1.653ns (40.779%)  route 2.401ns (59.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.401     3.930    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.054 r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.054    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X34Y17         FDRE                                         r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.436     4.841    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/clk
    SLICE_X34Y17         FDRE                                         r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.745ns  (logic 1.624ns (43.368%)  route 2.121ns (56.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.121     3.621    forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.745 r  forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.745    forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.428     4.833    forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/clk
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1288049964[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.347ns (29.846%)  route 0.815ns (70.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.815     1.117    forLoop_idx_0_1288049964[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  forLoop_idx_0_1288049964[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.162    forLoop_idx_0_1288049964[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y17         FDRE                                         r  forLoop_idx_0_1288049964[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.823     2.013    forLoop_idx_0_1288049964[2].cond_butt_dirs/sync/clk
    SLICE_X34Y17         FDRE                                         r  forLoop_idx_0_1288049964[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1288049964[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.319ns (27.012%)  route 0.862ns (72.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.862     1.135    forLoop_idx_0_1288049964[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.180 r  forLoop_idx_0_1288049964[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.180    forLoop_idx_0_1288049964[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y20         FDRE                                         r  forLoop_idx_0_1288049964[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    forLoop_idx_0_1288049964[0].cond_butt_dirs/sync/clk
    SLICE_X30Y20         FDRE                                         r  forLoop_idx_0_1288049964[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.313ns (25.377%)  route 0.920ns (74.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.920     1.188    forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.233 r  forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.233    forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.816     2.006    forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/clk
    SLICE_X33Y24         FDRE                                         r  forLoop_idx_0_1288049964[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.341ns (24.884%)  route 1.031ns (75.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.031     1.327    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.372 r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.372    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X34Y17         FDRE                                         r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.823     2.013    forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/clk
    SLICE_X34Y17         FDRE                                         r  forLoop_idx_0_1288049964[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.329ns (23.805%)  route 1.052ns (76.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.052     1.335    forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X46Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.380 r  forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.380    forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X46Y14         FDRE                                         r  forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.829     2.019    forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/clk
    SLICE_X46Y14         FDRE                                         r  forLoop_idx_0_2058123141[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.327ns (23.520%)  route 1.063ns (76.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.063     1.345    forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.390 r  forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.390    forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y22         FDRE                                         r  forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.820     2.010    forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/clk
    SLICE_X42Y22         FDRE                                         r  forLoop_idx_0_2058123141[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.330ns (23.536%)  route 1.072ns (76.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.072     1.357    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.402 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.402    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.830     2.020    cond_butt_next_play/sync/clk
    SLICE_X30Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.331ns (18.066%)  route 1.503ns (81.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.603    reset_cond/butt_reset_IBUF
    SLICE_X54Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.186     1.834    reset_cond/M_reset_cond_in
    SLICE_X56Y12         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.833     2.023    reset_cond/clk
    SLICE_X56Y12         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.331ns (17.459%)  route 1.566ns (82.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.603    reset_cond/butt_reset_IBUF
    SLICE_X54Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.250     1.898    reset_cond/M_reset_cond_in
    SLICE_X56Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.835     2.025    reset_cond/clk
    SLICE_X56Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





