$comment
	File created using the following command:
		vcd file ram_v1.msim.vcd -direction
$end
$date
	Fri Oct 26 12:57:01 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ram_v1_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " data_in [7:0] $end
$var reg 4 # rd_address [3:0] $end
$var reg 1 $ we $end
$var reg 4 % wr_address [3:0] $end
$var wire 1 & data_out [7] $end
$var wire 1 ' data_out [6] $end
$var wire 1 ( data_out [5] $end
$var wire 1 ) data_out [4] $end
$var wire 1 * data_out [3] $end
$var wire 1 + data_out [2] $end
$var wire 1 , data_out [1] $end
$var wire 1 - data_out [0] $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 we~combout $end
$var wire 1 6 clk~combout $end
$var wire 1 7 clk~clkctrl_outclk $end
$var wire 1 8 my_ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 9 my_ram_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 : my_ram_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 ; my_ram_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 < my_ram_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 = my_ram_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 > my_ram_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 ? my_ram_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 @ rd_address~combout [3] $end
$var wire 1 A rd_address~combout [2] $end
$var wire 1 B rd_address~combout [1] $end
$var wire 1 C rd_address~combout [0] $end
$var wire 1 D wr_address~combout [3] $end
$var wire 1 E wr_address~combout [2] $end
$var wire 1 F wr_address~combout [1] $end
$var wire 1 G wr_address~combout [0] $end
$var wire 1 H data_in~combout [7] $end
$var wire 1 I data_in~combout [6] $end
$var wire 1 J data_in~combout [5] $end
$var wire 1 K data_in~combout [4] $end
$var wire 1 L data_in~combout [3] $end
$var wire 1 M data_in~combout [2] $end
$var wire 1 N data_in~combout [1] $end
$var wire 1 O data_in~combout [0] $end
$var wire 1 P my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 Q my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 R my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 S my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 T my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 U my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 V my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 W my_ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b1010 #
0$
b101 %
0-
0,
0+
0*
0)
0(
0'
0&
x.
0/
10
x1
12
13
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0C
1B
0A
1@
1G
0F
1E
0D
0O
0N
0M
0L
0K
0J
0I
0H
0W
0V
0U
0T
0S
0R
0Q
0P
$end
#20000
1!
b1 "
b1011 #
b111 %
b110 %
16
0G
1F
1C
1O
17
0.
#40000
b11 "
b1111 #
b1101 #
0!
b10 "
b1100 #
b111 %
06
1G
0C
0B
1A
0O
1N
07
1.
#60000
b1111 %
b1011 %
b1001 %
1!
b11 "
b1101 #
b1000 %
16
1C
1O
0G
0F
0E
1D
17
0.
#80000
b111 "
b101 "
b1111 #
0!
b100 "
b1110 #
b1001 %
06
1G
0C
1B
0O
0N
1M
07
1.
#100000
b1011 %
1!
b101 "
b1111 #
b1010 %
16
1C
1O
0G
1F
17
0.
#120000
b111 #
b11 #
b111 "
b1 #
0!
b110 "
b0 #
b1011 %
06
1G
0O
1N
0C
0B
0A
0@
07
1.
#140000
b1111 %
b1101 %
1!
b111 "
b1 #
b1100 %
16
1C
1O
0G
0F
1E
17
0.
#160000
b1111 "
1$
b1011 "
b1001 "
b11 #
0!
b1000 "
b10 #
b1101 %
15
06
1G
0C
1B
0O
0N
0M
1L
07
1.
#180000
b1111 %
1!
b1001 "
b11 #
b1110 %
16
1C
1O
0G
1F
17
0.
#200000
b111 #
b1011 "
b101 #
0!
b1010 "
b100 #
b1111 %
06
1G
0O
1N
0C
0B
1A
07
1.
#220000
b111 %
b11 %
b1 %
1!
b1011 "
b101 #
b0 %
16
1C
1O
0G
0F
0E
0D
17
0.
#240000
b1111 "
b1101 "
b111 #
0!
b1100 "
b110 #
b1 %
06
1G
0C
1B
0O
0N
1M
07
1.
#260000
b11 %
1!
b1101 "
b111 #
b10 %
16
1C
1O
0G
1F
17
0.
#280000
b1111 #
b1011 #
b1111 "
b1001 #
0!
b1110 "
b1000 #
b11 %
06
1G
0O
1N
0C
0B
0A
1@
07
1.
#300000
b111 %
b101 %
1!
b1111 "
b1001 #
b100 %
16
1C
1O
0G
0F
1E
17
0.
#320000
b11111 "
b10111 "
0$
b10011 "
b10001 "
b1011 #
0!
b10000 "
b1010 #
b101 %
05
06
1G
0C
1B
0O
0N
0M
0L
1K
07
1.
#340000
b111 %
1!
b10001 "
b1011 #
b110 %
16
1C
1O
0G
1F
17
0.
#360000
b1111 #
b10011 "
b1101 #
0!
b10010 "
b1100 #
b111 %
06
1G
0O
1N
0C
0B
1A
07
1.
#380000
b1111 %
b1011 %
b1001 %
1!
b10011 "
b1101 #
b1000 %
16
1C
1O
0G
0F
0E
1D
17
0.
#400000
b10111 "
b10101 "
b1111 #
0!
b10100 "
b1110 #
b1001 %
06
1G
0C
1B
0O
0N
1M
07
1.
#420000
b1011 %
1!
b10101 "
b1111 #
b1010 %
16
1C
1O
0G
1F
17
0.
#440000
b111 #
b11 #
b10111 "
b1 #
0!
b10110 "
b0 #
b1011 %
06
1G
0O
1N
0C
0B
0A
0@
07
1.
#460000
b1111 %
b1101 %
1!
b10111 "
b1 #
b1100 %
16
1C
1O
0G
0F
1E
17
0.
#480000
b11111 "
1$
b11011 "
b11001 "
b11 #
0!
b11000 "
b10 #
b1101 %
15
06
1G
0C
1B
0O
0N
0M
1L
07
1.
#500000
b1111 %
1!
b11001 "
b11 #
b1110 %
16
1C
1O
0G
1F
17
0.
#520000
b111 #
b11011 "
b101 #
0!
b11010 "
b100 #
b1111 %
06
1G
0O
1N
0C
0B
1A
07
1.
#540000
b111 %
b11 %
b1 %
1!
b11011 "
b101 #
b0 %
16
1C
1O
0G
0F
0E
0D
17
0.
#560000
b11111 "
b11101 "
b111 #
0!
b11100 "
b110 #
b1 %
06
1G
0C
1B
0O
0N
1M
07
1.
#580000
b11 %
1!
b11101 "
b111 #
b10 %
16
1C
1O
0G
1F
17
0.
#600000
b1111 #
b1011 #
b11111 "
b1001 #
0!
b11110 "
b1000 #
b11 %
06
1G
0O
1N
0C
0B
0A
1@
07
1.
#620000
b111 %
b101 %
1!
b11111 "
b1001 #
b100 %
16
1C
1O
0G
0F
1E
17
0.
#640000
b111111 "
b101111 "
b100111 "
0$
b100011 "
b100001 "
b1011 #
0!
b100000 "
b1010 #
b101 %
05
06
1G
0C
1B
0O
0N
0M
0L
0K
1J
07
1.
#660000
b111 %
1!
b100001 "
b1011 #
b110 %
16
1C
1O
0G
1F
17
0.
#680000
b1111 #
b100011 "
b1101 #
0!
b100010 "
b1100 #
b111 %
06
1G
0O
1N
0C
0B
1A
07
1.
#700000
b1111 %
b1011 %
b1001 %
1!
b100011 "
b1101 #
b1000 %
16
1C
1O
0G
0F
0E
1D
17
0.
#720000
b100111 "
b100101 "
b1111 #
0!
b100100 "
b1110 #
b1001 %
06
1G
0C
1B
0O
0N
1M
07
1.
#740000
b1011 %
1!
b100101 "
b1111 #
b1010 %
16
1C
1O
0G
1F
17
0.
#760000
b111 #
b11 #
b100111 "
b1 #
0!
b100110 "
b0 #
b1011 %
06
1G
0O
1N
0C
0B
0A
0@
07
1.
#780000
b1111 %
b1101 %
1!
b100111 "
b1 #
b1100 %
16
1C
1O
0G
0F
1E
17
0.
#800000
b101111 "
1$
b101011 "
b101001 "
b11 #
0!
b101000 "
b10 #
b1101 %
15
06
1G
0C
1B
0O
0N
0M
1L
07
1.
#820000
b1111 %
1!
b101001 "
b11 #
b1110 %
16
1C
1O
0G
1F
17
0.
#840000
b111 #
b101011 "
b101 #
0!
b101010 "
b100 #
b1111 %
06
1G
0O
1N
0C
0B
1A
07
1.
#860000
b111 %
b11 %
b1 %
1!
b101011 "
b101 #
b0 %
16
1C
1O
0G
0F
0E
0D
17
0.
#880000
b101111 "
b101101 "
b111 #
0!
b101100 "
b110 #
b1 %
06
1G
0C
1B
0O
0N
1M
07
1.
#900000
b11 %
1!
b101101 "
b111 #
b10 %
16
1C
1O
0G
1F
17
0.
#920000
b1111 #
b1011 #
b101111 "
b1001 #
0!
b101110 "
b1000 #
b11 %
06
1G
0O
1N
0C
0B
0A
1@
07
1.
#940000
b111 %
b101 %
1!
b101111 "
b1001 #
b100 %
16
1C
1O
0G
0F
1E
17
0.
#960000
b111111 "
b110111 "
0$
b110011 "
b110001 "
b1011 #
0!
b110000 "
b1010 #
b101 %
05
06
1G
0C
1B
0O
0N
0M
0L
1K
07
1.
#980000
b111 %
1!
b110001 "
b1011 #
b110 %
16
1C
1O
0G
1F
17
0.
#1000000
