<html><head><title>Icestorm: UQSHL (immediate, scalar, B) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>UQSHL (immediate, scalar, B)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  uqshl b0, b0, #3</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td></tr></thead><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50780</td><td>1036</td><td>1041</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2</h2><div style="margin-left: 40px"><p>Code:</p><pre>  uqshl b0, b0, #3</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0033</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10006</td><td>200</td><td>10006</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20085</td><td>10113</td><td>101</td><td>10012</td><td>100</td><td>10036</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>10004</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0033</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509247</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>10000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  uqshl b0, b8, #3
  uqshl b1, b8, #3
  uqshl b2, b8, #3
  uqshl b3, b8, #3
  uqshl b4, b8, #3
  uqshl b5, b8, #3
  uqshl b6, b8, #3
  uqshl b7, b8, #3</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v8.16b, 9</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5004</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80204</td><td>40045</td><td>80107</td><td>101</td><td>80006</td><td>100</td><td>80010</td><td>300</td><td>320044</td><td>80110</td><td>200</td><td>80014</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40034</td><td>80107</td><td>101</td><td>80006</td><td>100</td><td>80010</td><td>300</td><td>320044</td><td>80110</td><td>200</td><td>80014</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40180</td><td>80200</td><td>101</td><td>80099</td><td>100</td><td>80103</td><td>300</td><td>320044</td><td>80110</td><td>200</td><td>80014</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40034</td><td>80107</td><td>101</td><td>80006</td><td>100</td><td>80010</td><td>300</td><td>320236</td><td>80158</td><td>200</td><td>80062</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40034</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80008</td><td>300</td><td>320044</td><td>80110</td><td>200</td><td>80014</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40044</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80008</td><td>300</td><td>320036</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40043</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80008</td><td>300</td><td>320036</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80012</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40034</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80008</td><td>300</td><td>320036</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>80060</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40126</td><td>80155</td><td>101</td><td>80054</td><td>100</td><td>80058</td><td>300</td><td>320600</td><td>80249</td><td>200</td><td>80153</td><td>200</td><td>80108</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40315</td><td>80250</td><td>101</td><td>80149</td><td>100</td><td>80153</td><td>300</td><td>320428</td><td>80206</td><td>200</td><td>80109</td><td>200</td><td>80063</td><td>1</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5004</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80024</td><td>40166</td><td>80027</td><td>21</td><td>80006</td><td>20</td><td>80010</td><td>70</td><td>320052</td><td>80032</td><td>20</td><td>80018</td><td>20</td><td>80016</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80025</td><td>40068</td><td>80061</td><td>21</td><td>80040</td><td>20</td><td>80052</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80025</td><td>40069</td><td>80056</td><td>21</td><td>80035</td><td>20</td><td>80043</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40078</td><td>80029</td><td>21</td><td>80008</td><td>20</td><td>80012</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40034</td><td>80021</td><td>21</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40034</td><td>80021</td><td>21</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40034</td><td>80021</td><td>21</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40034</td><td>80021</td><td>21</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40034</td><td>80021</td><td>21</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40034</td><td>80021</td><td>21</td><td>80000</td><td>20</td><td>80000</td><td>70</td><td>320000</td><td>80020</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>11</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>