`timescale 1ns/100ps
module tb_tl_cntr_w_left;
	reg tb_clk, tb_reset_n;
	reg [1:0] tb_shamt;
	reg [2:0] tb_op;
	reg [7:0] tb_d_in;
	reg [7:0] tb_d_out; //err?
	wire [7:0] tb_d_next;
	
	shifter8 U0_shifter8(.op(tb_op),.shamt(tb_shamt),.d_in(tb_d_in),
				.d_out(tb_d_out),.clk(tb_clk),.reset_n(tb_reset_n));
	
	parameter STEP =10;
	always #(STEP/2) tb_clk = ~tb_clk; //clk changes every 5 ns
	
	initial begin
	tb_clk = 0; tb_reset_n=1;
	#3; tb_reset_n=0; //reset signal works (active low)
	#5; tb_reset_n=1;
	#50; $stop;
	end
endmodule