/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 264 160)
	(text "postlabVHDL_gates" (rect 5 0 87 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "POLARITY_CNTRL" (rect 0 0 90 12)(font "Arial" ))
		(text "POLARITY_CNTRL" (rect 21 27 111 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "AND_IN" (rect 0 0 37 12)(font "Arial" ))
		(text "AND_IN" (rect 21 43 58 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "NAND_IN" (rect 0 0 44 12)(font "Arial" ))
		(text "NAND_IN" (rect 21 59 65 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "OR_IN" (rect 0 0 30 12)(font "Arial" ))
		(text "OR_IN" (rect 21 75 51 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "XOR_IN" (rect 0 0 36 12)(font "Arial" ))
		(text "XOR_IN" (rect 21 91 57 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 248 32)
		(output)
		(text "AND_OUT" (rect 0 0 48 12)(font "Arial" ))
		(text "AND_OUT" (rect 179 27 227 39)(font "Arial" ))
		(line (pt 248 32)(pt 232 32)(line_width 1))
	)
	(port
		(pt 248 48)
		(output)
		(text "NAND_OUT" (rect 0 0 55 12)(font "Arial" ))
		(text "NAND_OUT" (rect 172 43 227 55)(font "Arial" ))
		(line (pt 248 48)(pt 232 48)(line_width 1))
	)
	(port
		(pt 248 64)
		(output)
		(text "OR_OUT" (rect 0 0 41 12)(font "Arial" ))
		(text "OR_OUT" (rect 186 59 227 71)(font "Arial" ))
		(line (pt 248 64)(pt 232 64)(line_width 1))
	)
	(port
		(pt 248 80)
		(output)
		(text "XOR_OUT" (rect 0 0 47 12)(font "Arial" ))
		(text "XOR_OUT" (rect 180 75 227 87)(font "Arial" ))
		(line (pt 248 80)(pt 232 80)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 232 128)(line_width 1))
	)
)
