<html><body><samp><pre>
<!@TC:1539584513>
#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: C:\Gowin\1.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: BEACONDEV3

# Mon Oct 15 14:21:53 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539584515> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539584515> | Running in 64-bit mode 
@N: : <!@TM:1539584515> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1539584515> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Gowin\1.8\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\fpga_led_tm1637\src\spi_master.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637.v" (library work)
@I:"C:\fpga_led_tm1637\src\led_tm1637.v":"C:\fpga_led_tm1637\src\rom.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637_rom.v" (library work)
Verilog syntax check successful!
File C:\fpga_led_tm1637\src\led_tm1637.v changed - recompiling
Selecting top level module LED_TM1637
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:23:7:23:21:@N:CG364:@XP_MSG">led_tm1637_rom.v(23)</a><!@TM:1539584515> | Synthesizing module LED_TM1637_ROM in library work.
Opening data file led_tm1637_rom.mem from directory C:\fpga_led_tm1637\src
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:31:0:31:7:@W:CG532:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1539584515> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:19:7:19:17:@N:CG364:@XP_MSG">spi_master.v(19)</a><!@TM:1539584515> | Synthesizing module spi_master in library work.

	WORD_LEN=32'b00000000000000000000000000001000
	PRESCALLER_SIZE=32'b00000000000000000000000000001000
	state_idle=1'b0
	state_busy=1'b1
   Generated name = spi_master_8s_8s_0_1
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:80:0:80:6:@W:CL113:@XP_MSG">spi_master.v(80)</a><!@TM:1539584515> | Feedback mux created for signal prescallerbuff[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:80:0:80:6:@W:CL113:@XP_MSG">spi_master.v(80)</a><!@TM:1539584515> | Feedback mux created for signal inbufffullp. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:4:7:4:17:@N:CG364:@XP_MSG">led_tm1637.v(4)</a><!@TM:1539584515> | Synthesizing module LED_TM1637 in library work.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:6:22:6:27:@N:CL159:@XP_MSG">led_tm1637.v(6)</a><!@TM:1539584515> | Input rst_n is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 15 14:21:54 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539584515> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:4:7:4:17:@N:NF107:@XP_MSG">led_tm1637.v(4)</a><!@TM:1539584515> | Selected library: work cell: LED_TM1637 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:4:7:4:17:@N:NF107:@XP_MSG">led_tm1637.v(4)</a><!@TM:1539584515> | Selected library: work cell: LED_TM1637 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 15 14:21:54 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 15 14:21:55 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539584513>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Database state : C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\|rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1539584516> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:4:7:4:17:@N:NF107:@XP_MSG">led_tm1637.v(4)</a><!@TM:1539584516> | Selected library: work cell: LED_TM1637 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:4:7:4:17:@N:NF107:@XP_MSG">led_tm1637.v(4)</a><!@TM:1539584516> | Selected library: work cell: LED_TM1637 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 15 14:21:56 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539584513>
# Mon Oct 15 14:21:57 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1539584519> | No constraint file specified. 
Linked File:  <a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt:@XP_FILE">fpga_led_tm1637_scck.rpt</a>
Printing clock  summary report in "C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1539584519> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1539584519> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1539584519> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1539584519> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1539584519> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1539584519> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:80:0:80:6:@N:BN362:@XP_MSG">spi_master.v(80)</a><!@TM:1539584519> | Removing sequential instance senderr (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:178:0:178:6:@N:BN362:@XP_MSG">spi_master.v(178)</a><!@TM:1539584519> | Removing sequential instance debug[3:0] (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:178:0:178:6:@N:BN362:@XP_MSG">spi_master.v(178)</a><!@TM:1539584519> | Removing sequential instance output_buffer[7:0] (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=10  set on top level netlist LED_TM1637

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                      Requested     Requested     Clock                                                  Clock                     Clock
Level     Clock                                      Frequency     Period        Type                                                   Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       LED_TM1637|clk_50M[0]                      100.0 MHz     10.000        inferred                                               Autoconstr_clkgroup_0     26   
1 .         LED_TM1637|clk_led_derived_clock[0]      100.0 MHz     10.000        derived (from LED_TM1637|clk_50M[0])                   Autoconstr_clkgroup_0     114  
2 ..          LED_TM1637|wr_spi_derived_clock[0]     100.0 MHz     10.000        derived (from LED_TM1637|clk_led_derived_clock[0])     Autoconstr_clkgroup_0     6    
2 ..          LED_TM1637|rd_spi_derived_clock[0]     100.0 MHz     10.000        derived (from LED_TM1637|clk_led_derived_clock[0])     Autoconstr_clkgroup_0     1    
=======================================================================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                       Clock Pin                Non-clock Pin     Non-clock Pin
Clock                                   Load      Pin                          Seq Example              Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------
LED_TM1637|clk_50M[0]                   26        clk_50M[0](port)             clk_led_0[0].C           -                 -            
LED_TM1637|clk_led_derived_clock[0]     114       clk_led_0[0].Q[0](dffre)     oled_dc[0].C             -                 -            
LED_TM1637|wr_spi_derived_clock[0]      6         wr_spi_0[0].Q[0](dffre)      spi0.inbufffullp_0.C     -                 -            
LED_TM1637|rd_spi_derived_clock[0]      1         rd_spi_0[0].Q[0](dffre)      spi0.charreceivedn.C     -                 -            
=======================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:85:0:85:6:@W:MT529:@XP_MSG">led_tm1637.v(85)</a><!@TM:1539584519> | Found inferred clock LED_TM1637|clk_50M[0] which controls 26 sequential elements including cnt[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 instances converted, 121 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_50M[0]@|E:cnt[0]@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7 @XP_NAMES_BY_PROP">ClockId_0_7</a>       clk_50M[0]          Unconstrained_port     26         cnt[0]         
=======================================================================================
================================================================ Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element       Drive Element Type     Unconverted Fanout     Sample Instance          Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:wr_spi_0[0].Q[0]@|E:spi0.input_buffer[7]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       wr_spi_0[0].Q[0]      dffre                  6                      spi0.input_buffer[7]     Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_led_0[0].Q[0]@|E:repeat_count[0]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       clk_led_0[0].Q[0]     dffre                  114                    repeat_count[0]          Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:rd_spi_0[0].Q[0]@|E:spi0.charreceivedn@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5 @XP_NAMES_BY_PROP">ClockId_0_5</a>       rd_spi_0[0].Q[0]      dffre                  1                      spi0.charreceivedn       Derived clock on input (not legal for GCC)
=========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: : <!@TM:1539584519> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1539584519> | Writing default property annotation file C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 190MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 15 14:21:58 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1539584513>
# Mon Oct 15 14:21:59 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1539584524> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1539584524> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1539584524> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:178:0:178:6:@W:BN132:@XP_MSG">spi_master.v(178)</a><!@TM:1539584524> | Removing sequential instance spi0._lsbfirst because it is equivalent to instance spi0._diomode. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1539584524> | Auto Constrain mode is enabled 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0" on instance spi0.inbufffullp. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0" on instance spi0.inbufffulln. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "000000000000000" on instance repeat_count[14:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0000000000000000000000000000" on instance elapsed_time[27:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0000000000000000000000000" on instance cnt[24:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0000000000000000000000000000" on instance saved_elapsed_time[27:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0" on instance rst_led[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0" on instance internal_state_machine[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0" on instance wr_spi[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0" on instance wait_spi[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0" on instance rd_spi[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1539584524> | Applying initial value "0" on instance clk_led[0]. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:178:0:178:6:@W:BN132:@XP_MSG">spi_master.v(178)</a><!@TM:1539584524> | Removing instance spi0._mode[1] because it is equivalent to instance spi0._diomode. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:178:0:178:6:@W:BN132:@XP_MSG">spi_master.v(178)</a><!@TM:1539584524> | Removing instance spi0._mode[0] because it is equivalent to instance spi0._diomode. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:66:0:66:6:@W:BN132:@XP_MSG">spi_master.v(66)</a><!@TM:1539584524> | Removing instance spi0.input_buffer[3] because it is equivalent to instance spi0.input_buffer[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:66:0:66:6:@W:BN132:@XP_MSG">spi_master.v(66)</a><!@TM:1539584524> | Removing instance spi0.input_buffer[2] because it is equivalent to instance spi0.input_buffer[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:66:0:66:6:@W:BN132:@XP_MSG">spi_master.v(66)</a><!@TM:1539584524> | Removing instance spi0.input_buffer[1] because it is equivalent to instance spi0.input_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:66:0:66:6:@W:BN132:@XP_MSG">spi_master.v(66)</a><!@TM:1539584524> | Removing instance spi0.input_buffer[7] because it is equivalent to instance spi0.input_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:178:0:178:6:@N:MO231:@XP_MSG">spi_master.v(178)</a><!@TM:1539584524> | Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance prescaller_cnt[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 192MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 192MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 192MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 192MB)

@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_00 = 220030032220028D31220018D34220008D30110300030110200020000100030000000070.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_01 = 22021D93422020D930220140030220130032220121431220111434220101430220040030.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_02 = 22034003022033003222032F13122031F13422030F13022024003022023003222022D931.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_03 = 220520F31220510F34220500F30220440030220430032220428131220418134220408130.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_04 = 22070C03022064003022063003222062A03122061A03422060A030220540030220530032.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_05 = 22083003222082DA3122081DA3422080DA3022074003022073003222072C03122071C034.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_06 = 220A12034220A02030220940030220930032220920031220910034220900030220840030.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_07 = BDE030012BDE020011BDE010014BDE000010220A80010220A40030220A30032220A22031.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_08 = BDE214014BDE204010BDE140010BDE130012BDE121011BDE111014BDE101010BDE040010.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_09 = BDE33001ABDE32FF19BDE31FF1CBDE30FF18BDE280082BDE240010BDE230012BDE224011.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0A = 000000000BDE450011BDE440011BDE430012BDE42AF11BDE41AF14BDE40AF10BDE340018.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0B = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0C = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0D = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0E = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_0.INIT_RAM_0F = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_00 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_01 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_02 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_03 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_04 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_05 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_06 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_07 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_08 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_09 = 000000100000000100000000100000000100000000100000000100000000100000000100.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0A = 000000000000000000000000100000000100000000100000000100000000100000000B00.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0B = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0C = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0D = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0E = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX276:@XP_HELP">FX276</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@N:FX276:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Initial value oled_rom_init.dout_1_0_1.INIT_RAM_0F = 000000000000000000000000000000000000000000000000000000000000000000000000.
@N:<a href="@N:FX211:@XP_HELP">FX211</a> : <!@TM:1539584524> | Packed ROM oled_rom_init.dout_1_0[47:0] (7 input, 48 output) to Block SelectRAM  

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 192MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 192MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     1.33ns		 232 /       140
   2		0h:00m:01s		     1.33ns		 230 /       140

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 192MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1539584524> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@W:BN114:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Removing instance oled_rom_init.dout_1_0_0 (in view: work.LED_TM1637(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:32:14:32:24:@W:BN114:@XP_MSG">led_tm1637_rom.v(32)</a><!@TM:1539584524> | Removing instance oled_rom_init.dout_1_0_1 (in view: work.LED_TM1637(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.</font>

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 192MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 192MB)

Writing Analyst data base C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 190MB peak: 192MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 192MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1539584524> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1539584524> | Synopsys Constraint File capacitance units using default value of 1pF  
@A:<a href="@A:BN540:@XP_HELP">BN540</a> : <!@TM:1539584524> | No min timing constraints supplied; adding min timing constraints 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 189MB peak: 192MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 192MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1539584524> | Found inferred clock LED_TM1637|clk_50M[0] with period 10.00ns. Please declare a user-defined clock on port clk_50M[0].</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539584524> | Found clock LED_TM1637|clk_led_derived_clock[0] with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539584524> | Found clock LED_TM1637|rd_spi_derived_clock[0] with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1539584524> | Found clock LED_TM1637|wr_spi_derived_clock[0] with period 10.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=pnr10></a># Timing Report written on Mon Oct 15 14:22:03 2018</a>
#


Top view:               LED_TM1637
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1539584524> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1539584524> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -0.574

                                        Requested     Estimated     Requested     Estimated                Clock                                                  Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type                                                   Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_TM1637|clk_50M[0]                   100.0 MHz     139.8 MHz     10.000        7.154         2.846      inferred                                               Autoconstr_clkgroup_0
LED_TM1637|clk_led_derived_clock[0]     100.0 MHz     94.6 MHz      10.000        10.574        6.359      derived (from LED_TM1637|clk_50M[0])                   Autoconstr_clkgroup_0
LED_TM1637|rd_spi_derived_clock[0]      100.0 MHz     94.6 MHz      10.000        10.574        -0.574     derived (from LED_TM1637|clk_led_derived_clock[0])     Autoconstr_clkgroup_0
LED_TM1637|wr_spi_derived_clock[0]      100.0 MHz     170.8 MHz     10.000        5.855         4.145      derived (from LED_TM1637|clk_led_derived_clock[0])     Autoconstr_clkgroup_0
System                                  100.0 MHz     866.6 MHz     10.000        1.154         8.846      system                                                 system_clkgroup      
=======================================================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               LED_TM1637|clk_50M[0]                |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                               LED_TM1637|clk_led_derived_clock[0]  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                               LED_TM1637|rd_spi_derived_clock[0]   |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                               LED_TM1637|wr_spi_derived_clock[0]   |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_50M[0]                System                               |  10.000      7.331   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_50M[0]                LED_TM1637|clk_50M[0]                |  10.000      2.846   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_led_derived_clock[0]  System                               |  10.000      3.871   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_led_derived_clock[0]  LED_TM1637|clk_led_derived_clock[0]  |  10.000      6.948   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|clk_led_derived_clock[0]  LED_TM1637|rd_spi_derived_clock[0]   |  10.000      6.359   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|rd_spi_derived_clock[0]   System                               |  10.000      8.612   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|rd_spi_derived_clock[0]   LED_TM1637|clk_led_derived_clock[0]  |  10.000      -0.574  |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|rd_spi_derived_clock[0]   LED_TM1637|rd_spi_derived_clock[0]   |  10.000      16.426  |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|wr_spi_derived_clock[0]   System                               |  10.000      6.492   |  No paths    -      |  No paths    -      |  No paths    -    
LED_TM1637|wr_spi_derived_clock[0]   LED_TM1637|clk_led_derived_clock[0]  |  10.000      4.145   |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: LED_TM1637|clk_50M[0]</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

             Starting                                               Arrival          
Instance     Reference                 Type     Pin     Net         Time        Slack
             Clock                                                                   
-------------------------------------------------------------------------------------
cnt[12]      LED_TM1637|clk_50M[0]     DFFR     Q       cnt[12]     0.367       2.846
cnt[3]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[3]      0.367       2.913
cnt[11]      LED_TM1637|clk_50M[0]     DFFR     Q       cnt[11]     0.367       2.913
cnt[2]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[2]      0.367       2.980
cnt[13]      LED_TM1637|clk_50M[0]     DFFR     Q       cnt[13]     0.367       3.123
cnt[18]      LED_TM1637|clk_50M[0]     DFFR     Q       cnt[18]     0.367       3.123
cnt[4]       LED_TM1637|clk_50M[0]     DFF      Q       cnt[4]      0.367       3.190
cnt[16]      LED_TM1637|clk_50M[0]     DFFR     Q       cnt[16]     0.367       3.190
cnt[14]      LED_TM1637|clk_50M[0]     DFFR     Q       cnt[14]     0.367       3.319
cnt[21]      LED_TM1637|clk_50M[0]     DFFR     Q       cnt[21]     0.367       3.319
=====================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                                  Required          
Instance         Reference                 Type     Pin       Net          Time         Slack
                 Clock                                                                       
---------------------------------------------------------------------------------------------
clk_led_0[0]     LED_TM1637|clk_50M[0]     DFFE     CE        clk_led4     9.867        2.846
cnt[6]           LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
cnt[11]          LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
cnt[12]          LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
cnt[13]          LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
cnt[14]          LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
cnt[16]          LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
cnt[18]          LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
cnt[19]          LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
cnt[20]          LED_TM1637|clk_50M[0]     DFFR     RESET     clk_led4     9.867        2.846
=============================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:39957:40905:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      7.021
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.846

    Number of logic level(s):                3
    Starting point:                          cnt[12] / Q
    Ending point:                            clk_led_0[0] / CE
    The start point is clocked by            LED_TM1637|clk_50M[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_50M[0] [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
cnt[12]            DFFR     Q        Out     0.367     0.367       -         
cnt[12]            Net      -        -       1.021     -           2         
clk_led4_14        LUT4     I1       In      -         1.388       -         
clk_led4_14        LUT4     F        Out     1.099     2.487       -         
clk_led4_14        Net      -        -       0.766     -           1         
clk_led4_22        LUT4     I1       In      -         3.253       -         
clk_led4_22        LUT4     F        Out     1.099     4.352       -         
clk_led4_22        Net      -        -       0.766     -           1         
clk_led4           LUT4     I2       In      -         5.117       -         
clk_led4           LUT4     F        Out     0.822     5.939       -         
clk_led4           Net      -        -       1.082     -           13        
clk_led_0[0]       DFFE     CE       In      -         7.021       -         
=============================================================================
Total path delay (propagation time + setup) of 7.154 is 3.520(49.2%) logic and 3.634(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: LED_TM1637|clk_led_derived_clock[0]</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                                                          Arrival          
Instance                     Reference                               Type      Pin        Net                  Time        Slack
                             Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[16]     encoded_step[16]     0.818       3.871
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[17]     encoded_step[17]     0.818       3.928
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[18]     encoded_step[18]     0.818       3.985
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[19]     encoded_step[19]     0.818       4.042
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[20]     encoded_step[20]     0.818       4.099
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[21]     encoded_step[21]     0.818       4.156
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[22]     encoded_step[22]     0.818       4.213
elapsed_time[0]              LED_TM1637|clk_led_derived_clock[0]     DFFE      Q          elapsed_time[0]      0.367       4.235
oled_rom_init.dout_1_0_0     LED_TM1637|clk_led_derived_clock[0]     ROMX9     DO[23]     encoded_step[23]     0.818       4.270
elapsed_time[1]              LED_TM1637|clk_led_derived_clock[0]     DFFE      Q          elapsed_time[1]      0.367       4.292
================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                    Starting                                                                                   Required          
Instance                            Reference                               Type      Pin        Net                           Time         Slack
                                    Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------
internal_state_machine_0_RNO[0]     LED_TM1637|clk_led_derived_clock[0]     INV       I          un1_elapsed_time_cry_27       10.000       3.871
spi0.charreceivedn                  LED_TM1637|clk_led_derived_clock[0]     DFFCE     CE         charreceived[0]               9.867        6.359
spi0.debug23_RNIMSF2                LED_TM1637|clk_led_derived_clock[0]     INV       I          debug23                       10.000       6.559
oled_rom_init.dout_1_0_0            LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[11]     un2_step_id_1_s_6_0_SUM       19.867       6.948
oled_rom_init.dout_1_0_1            LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[11]     un2_step_id_1_s_6_0_SUM       19.867       6.948
step_id[6]                          LED_TM1637|clk_led_derived_clock[0]     DFF       D          un2_step_id_1_s_6_0_SUM       19.867       6.948
oled_rom_init.dout_1_0_0            LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[10]     un2_step_id_1_cry_5_0_SUM     19.867       7.005
oled_rom_init.dout_1_0_1            LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[10]     un2_step_id_1_cry_5_0_SUM     19.867       7.005
step_id[5]                          LED_TM1637|clk_led_derived_clock[0]     DFF       D          un2_step_id_1_cry_5_0_SUM     19.867       7.005
oled_rom_init.dout_1_0_0            LED_TM1637|clk_led_derived_clock[0]     ROMX9     AD[9]      un2_step_id_1_cry_4_0_SUM     19.867       7.062
=================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:46865:55478:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.129
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.871

    Number of logic level(s):                28
    Starting point:                          oled_rom_init.dout_1_0_0 / DO[16]
    Ending point:                            internal_state_machine_0_RNO[0] / I
    The start point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                Pin        Pin               Arrival     No. of    
Name                                Type      Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
oled_rom_init.dout_1_0_0            ROMX9     DO[16]     Out     0.818     0.818       -         
encoded_step[16]                    Net       -          -       1.021     -           1         
un1_elapsed_time_cry_0_0            ALU       I0         In      -         1.839       -         
un1_elapsed_time_cry_0_0            ALU       COUT       Out     0.958     2.797       -         
un1_elapsed_time_cry_0              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_1_0            ALU       CIN        In      -         2.797       -         
un1_elapsed_time_cry_1_0            ALU       COUT       Out     0.057     2.854       -         
un1_elapsed_time_cry_1              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_2_0            ALU       CIN        In      -         2.854       -         
un1_elapsed_time_cry_2_0            ALU       COUT       Out     0.057     2.911       -         
un1_elapsed_time_cry_2              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_3_0            ALU       CIN        In      -         2.911       -         
un1_elapsed_time_cry_3_0            ALU       COUT       Out     0.057     2.968       -         
un1_elapsed_time_cry_3              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_4_0            ALU       CIN        In      -         2.968       -         
un1_elapsed_time_cry_4_0            ALU       COUT       Out     0.057     3.025       -         
un1_elapsed_time_cry_4              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_5_0            ALU       CIN        In      -         3.025       -         
un1_elapsed_time_cry_5_0            ALU       COUT       Out     0.057     3.082       -         
un1_elapsed_time_cry_5              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_6_0            ALU       CIN        In      -         3.082       -         
un1_elapsed_time_cry_6_0            ALU       COUT       Out     0.057     3.139       -         
un1_elapsed_time_cry_6              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_7_0            ALU       CIN        In      -         3.139       -         
un1_elapsed_time_cry_7_0            ALU       COUT       Out     0.057     3.196       -         
un1_elapsed_time_cry_7              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_8_0            ALU       CIN        In      -         3.196       -         
un1_elapsed_time_cry_8_0            ALU       COUT       Out     0.057     3.253       -         
un1_elapsed_time_cry_8              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_9_0            ALU       CIN        In      -         3.253       -         
un1_elapsed_time_cry_9_0            ALU       COUT       Out     0.057     3.310       -         
un1_elapsed_time_cry_9              Net       -          -       0.000     -           1         
un1_elapsed_time_cry_10_0           ALU       CIN        In      -         3.310       -         
un1_elapsed_time_cry_10_0           ALU       COUT       Out     0.057     3.367       -         
un1_elapsed_time_cry_10             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_11_0           ALU       CIN        In      -         3.367       -         
un1_elapsed_time_cry_11_0           ALU       COUT       Out     0.057     3.424       -         
un1_elapsed_time_cry_11             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_12_0           ALU       CIN        In      -         3.424       -         
un1_elapsed_time_cry_12_0           ALU       COUT       Out     0.057     3.481       -         
un1_elapsed_time_cry_12             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_13_0           ALU       CIN        In      -         3.481       -         
un1_elapsed_time_cry_13_0           ALU       COUT       Out     0.057     3.538       -         
un1_elapsed_time_cry_13             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_14_0           ALU       CIN        In      -         3.538       -         
un1_elapsed_time_cry_14_0           ALU       COUT       Out     0.057     3.595       -         
un1_elapsed_time_cry_14             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_15_0           ALU       CIN        In      -         3.595       -         
un1_elapsed_time_cry_15_0           ALU       COUT       Out     0.057     3.652       -         
un1_elapsed_time_cry_15             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_16_0           ALU       CIN        In      -         3.652       -         
un1_elapsed_time_cry_16_0           ALU       COUT       Out     0.057     3.709       -         
un1_elapsed_time_cry_16             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_17_0           ALU       CIN        In      -         3.709       -         
un1_elapsed_time_cry_17_0           ALU       COUT       Out     0.057     3.766       -         
un1_elapsed_time_cry_17             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_18_0           ALU       CIN        In      -         3.766       -         
un1_elapsed_time_cry_18_0           ALU       COUT       Out     0.057     3.823       -         
un1_elapsed_time_cry_18             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_19_0           ALU       CIN        In      -         3.823       -         
un1_elapsed_time_cry_19_0           ALU       COUT       Out     0.057     3.880       -         
un1_elapsed_time_cry_19             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_20_0           ALU       CIN        In      -         3.880       -         
un1_elapsed_time_cry_20_0           ALU       COUT       Out     0.057     3.937       -         
un1_elapsed_time_cry_20             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_21_0           ALU       CIN        In      -         3.937       -         
un1_elapsed_time_cry_21_0           ALU       COUT       Out     0.057     3.994       -         
un1_elapsed_time_cry_21             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_22_0           ALU       CIN        In      -         3.994       -         
un1_elapsed_time_cry_22_0           ALU       COUT       Out     0.057     4.051       -         
un1_elapsed_time_cry_22             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_23_0           ALU       CIN        In      -         4.051       -         
un1_elapsed_time_cry_23_0           ALU       COUT       Out     0.057     4.108       -         
un1_elapsed_time_cry_23             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_24_0           ALU       CIN        In      -         4.108       -         
un1_elapsed_time_cry_24_0           ALU       COUT       Out     0.057     4.165       -         
un1_elapsed_time_cry_24             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_25_0           ALU       CIN        In      -         4.165       -         
un1_elapsed_time_cry_25_0           ALU       COUT       Out     0.057     4.222       -         
un1_elapsed_time_cry_25             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_26_0           ALU       CIN        In      -         4.222       -         
un1_elapsed_time_cry_26_0           ALU       COUT       Out     0.057     4.279       -         
un1_elapsed_time_cry_26             Net       -          -       0.000     -           1         
un1_elapsed_time_cry_27_0           ALU       CIN        In      -         4.279       -         
un1_elapsed_time_cry_27_0           ALU       COUT       Out     0.057     4.336       -         
un1_elapsed_time_cry_27             Net       -          -       1.793     -           48        
internal_state_machine_0_RNO[0]     INV       I          In      -         6.129       -         
=================================================================================================
Total path delay (propagation time + setup) of 6.129 is 3.315(54.1%) logic and 2.814(45.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: LED_TM1637|rd_spi_derived_clock[0]</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                                                   Arrival           
Instance               Reference                              Type      Pin     Net               Time        Slack 
                       Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------
spi0.charreceivedn     LED_TM1637|rd_spi_derived_clock[0]     DFFCE     Q       charreceivedn     0.367       -0.574
====================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                             Starting                                                                                  Required           
Instance                     Reference                              Type      Pin        Net                           Time         Slack 
                             Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------
oled_rom_init.dout_1_0_0     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[11]     un2_step_id_1_s_6_0_SUM       9.867        -0.574
oled_rom_init.dout_1_0_1     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[11]     un2_step_id_1_s_6_0_SUM       9.867        -0.574
step_id[6]                   LED_TM1637|rd_spi_derived_clock[0]     DFF       D          un2_step_id_1_s_6_0_SUM       9.867        -0.574
oled_rom_init.dout_1_0_0     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[10]     un2_step_id_1_cry_5_0_SUM     9.867        -0.517
oled_rom_init.dout_1_0_1     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[10]     un2_step_id_1_cry_5_0_SUM     9.867        -0.517
step_id[5]                   LED_TM1637|rd_spi_derived_clock[0]     DFF       D          un2_step_id_1_cry_5_0_SUM     9.867        -0.517
oled_rom_init.dout_1_0_0     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[9]      un2_step_id_1_cry_4_0_SUM     9.867        -0.460
oled_rom_init.dout_1_0_1     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[9]      un2_step_id_1_cry_4_0_SUM     9.867        -0.460
step_id[4]                   LED_TM1637|rd_spi_derived_clock[0]     DFF       D          un2_step_id_1_cry_4_0_SUM     9.867        -0.460
oled_rom_init.dout_1_0_0     LED_TM1637|rd_spi_derived_clock[0]     ROMX9     AD[8]      un2_step_id_1_cry_3_0_SUM     9.867        -0.403
==========================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:60067:63136:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.574

    Number of logic level(s):                10
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            oled_rom_init.dout_1_0_0 / AD[11]
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                          Pin        Pin               Arrival     No. of    
Name                          Type      Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedn            DFFCE     Q          Out     0.367     0.367       -         
charreceivedn                 Net       -          -       1.021     -           3         
spi0.charreceived             LUT2      I0         In      -         1.388       -         
spi0.charreceived             LUT2      F          Out     1.032     2.420       -         
charreceived[0]               Net       -          -       1.021     -           4         
un2_step_id_iv_i_o3[0]        LUT4      I0         In      -         3.441       -         
un2_step_id_iv_i_o3[0]        LUT4      F          Out     1.032     4.473       -         
un2_step_id_iv_i_o3[0]        Net       -          -       1.021     -           7         
un2_step_id_1_cry_0_0_RNO     LUT3      I1         In      -         5.494       -         
un2_step_id_1_cry_0_0_RNO     LUT3      F          Out     1.099     6.593       -         
un2_step_id_1_cry_0_0_RNO     Net       -          -       1.021     -           1         
un2_step_id_1_cry_0_0         ALU       I0         In      -         7.614       -         
un2_step_id_1_cry_0_0         ALU       COUT       Out     0.958     8.572       -         
un2_step_id_1_cry_0           Net       -          -       0.000     -           1         
un2_step_id_1_cry_1_0         ALU       CIN        In      -         8.572       -         
un2_step_id_1_cry_1_0         ALU       COUT       Out     0.057     8.629       -         
un2_step_id_1_cry_1           Net       -          -       0.000     -           1         
un2_step_id_1_cry_2_0         ALU       CIN        In      -         8.629       -         
un2_step_id_1_cry_2_0         ALU       COUT       Out     0.057     8.686       -         
un2_step_id_1_cry_2           Net       -          -       0.000     -           1         
un2_step_id_1_cry_3_0         ALU       CIN        In      -         8.686       -         
un2_step_id_1_cry_3_0         ALU       COUT       Out     0.057     8.743       -         
un2_step_id_1_cry_3           Net       -          -       0.000     -           1         
un2_step_id_1_cry_4_0         ALU       CIN        In      -         8.743       -         
un2_step_id_1_cry_4_0         ALU       COUT       Out     0.057     8.800       -         
un2_step_id_1_cry_4           Net       -          -       0.000     -           1         
un2_step_id_1_cry_5_0         ALU       CIN        In      -         8.800       -         
un2_step_id_1_cry_5_0         ALU       COUT       Out     0.057     8.857       -         
un2_step_id_1_cry_5           Net       -          -       0.000     -           1         
un2_step_id_1_s_6_0           ALU       CIN        In      -         8.857       -         
un2_step_id_1_s_6_0           ALU       SUM        Out     0.563     9.420       -         
un2_step_id_1_s_6_0_SUM       Net       -          -       1.021     -           3         
oled_rom_init.dout_1_0_0      ROMX9     AD[11]     In      -         10.441      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.574 is 5.469(51.7%) logic and 5.105(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.574

    Number of logic level(s):                10
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
spi0.charreceivedn            DFFCE     Q        Out     0.367     0.367       -         
charreceivedn                 Net       -        -       1.021     -           3         
spi0.charreceived             LUT2      I0       In      -         1.388       -         
spi0.charreceived             LUT2      F        Out     1.032     2.420       -         
charreceived[0]               Net       -        -       1.021     -           4         
un2_step_id_iv_i_o3[0]        LUT4      I0       In      -         3.441       -         
un2_step_id_iv_i_o3[0]        LUT4      F        Out     1.032     4.473       -         
un2_step_id_iv_i_o3[0]        Net       -        -       1.021     -           7         
un2_step_id_1_cry_0_0_RNO     LUT3      I1       In      -         5.494       -         
un2_step_id_1_cry_0_0_RNO     LUT3      F        Out     1.099     6.593       -         
un2_step_id_1_cry_0_0_RNO     Net       -        -       1.021     -           1         
un2_step_id_1_cry_0_0         ALU       I0       In      -         7.614       -         
un2_step_id_1_cry_0_0         ALU       COUT     Out     0.958     8.572       -         
un2_step_id_1_cry_0           Net       -        -       0.000     -           1         
un2_step_id_1_cry_1_0         ALU       CIN      In      -         8.572       -         
un2_step_id_1_cry_1_0         ALU       COUT     Out     0.057     8.629       -         
un2_step_id_1_cry_1           Net       -        -       0.000     -           1         
un2_step_id_1_cry_2_0         ALU       CIN      In      -         8.629       -         
un2_step_id_1_cry_2_0         ALU       COUT     Out     0.057     8.686       -         
un2_step_id_1_cry_2           Net       -        -       0.000     -           1         
un2_step_id_1_cry_3_0         ALU       CIN      In      -         8.686       -         
un2_step_id_1_cry_3_0         ALU       COUT     Out     0.057     8.743       -         
un2_step_id_1_cry_3           Net       -        -       0.000     -           1         
un2_step_id_1_cry_4_0         ALU       CIN      In      -         8.743       -         
un2_step_id_1_cry_4_0         ALU       COUT     Out     0.057     8.800       -         
un2_step_id_1_cry_4           Net       -        -       0.000     -           1         
un2_step_id_1_cry_5_0         ALU       CIN      In      -         8.800       -         
un2_step_id_1_cry_5_0         ALU       COUT     Out     0.057     8.857       -         
un2_step_id_1_cry_5           Net       -        -       0.000     -           1         
un2_step_id_1_s_6_0           ALU       CIN      In      -         8.857       -         
un2_step_id_1_s_6_0           ALU       SUM      Out     0.563     9.420       -         
un2_step_id_1_s_6_0_SUM       Net       -        -       1.021     -           3         
step_id[6]                    DFF       D        In      -         10.441      -         
=========================================================================================
Total path delay (propagation time + setup) of 10.574 is 5.469(51.7%) logic and 5.105(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.574

    Number of logic level(s):                10
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            oled_rom_init.dout_1_0_1 / AD[11]
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                          Pin        Pin               Arrival     No. of    
Name                          Type      Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedn            DFFCE     Q          Out     0.367     0.367       -         
charreceivedn                 Net       -          -       1.021     -           3         
spi0.charreceived             LUT2      I0         In      -         1.388       -         
spi0.charreceived             LUT2      F          Out     1.032     2.420       -         
charreceived[0]               Net       -          -       1.021     -           4         
un2_step_id_iv_i_o3[0]        LUT4      I0         In      -         3.441       -         
un2_step_id_iv_i_o3[0]        LUT4      F          Out     1.032     4.473       -         
un2_step_id_iv_i_o3[0]        Net       -          -       1.021     -           7         
un2_step_id_1_cry_0_0_RNO     LUT3      I1         In      -         5.494       -         
un2_step_id_1_cry_0_0_RNO     LUT3      F          Out     1.099     6.593       -         
un2_step_id_1_cry_0_0_RNO     Net       -          -       1.021     -           1         
un2_step_id_1_cry_0_0         ALU       I0         In      -         7.614       -         
un2_step_id_1_cry_0_0         ALU       COUT       Out     0.958     8.572       -         
un2_step_id_1_cry_0           Net       -          -       0.000     -           1         
un2_step_id_1_cry_1_0         ALU       CIN        In      -         8.572       -         
un2_step_id_1_cry_1_0         ALU       COUT       Out     0.057     8.629       -         
un2_step_id_1_cry_1           Net       -          -       0.000     -           1         
un2_step_id_1_cry_2_0         ALU       CIN        In      -         8.629       -         
un2_step_id_1_cry_2_0         ALU       COUT       Out     0.057     8.686       -         
un2_step_id_1_cry_2           Net       -          -       0.000     -           1         
un2_step_id_1_cry_3_0         ALU       CIN        In      -         8.686       -         
un2_step_id_1_cry_3_0         ALU       COUT       Out     0.057     8.743       -         
un2_step_id_1_cry_3           Net       -          -       0.000     -           1         
un2_step_id_1_cry_4_0         ALU       CIN        In      -         8.743       -         
un2_step_id_1_cry_4_0         ALU       COUT       Out     0.057     8.800       -         
un2_step_id_1_cry_4           Net       -          -       0.000     -           1         
un2_step_id_1_cry_5_0         ALU       CIN        In      -         8.800       -         
un2_step_id_1_cry_5_0         ALU       COUT       Out     0.057     8.857       -         
un2_step_id_1_cry_5           Net       -          -       0.000     -           1         
un2_step_id_1_s_6_0           ALU       CIN        In      -         8.857       -         
un2_step_id_1_s_6_0           ALU       SUM        Out     0.563     9.420       -         
un2_step_id_1_s_6_0_SUM       Net       -          -       1.021     -           3         
oled_rom_init.dout_1_0_1      ROMX9     AD[11]     In      -         10.441      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.574 is 5.469(51.7%) logic and 5.105(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.384
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.517

    Number of logic level(s):                9
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            oled_rom_init.dout_1_0_0 / AD[10]
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                          Pin        Pin               Arrival     No. of    
Name                          Type      Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.charreceivedn            DFFCE     Q          Out     0.367     0.367       -         
charreceivedn                 Net       -          -       1.021     -           3         
spi0.charreceived             LUT2      I0         In      -         1.388       -         
spi0.charreceived             LUT2      F          Out     1.032     2.420       -         
charreceived[0]               Net       -          -       1.021     -           4         
un2_step_id_iv_i_o3[0]        LUT4      I0         In      -         3.441       -         
un2_step_id_iv_i_o3[0]        LUT4      F          Out     1.032     4.473       -         
un2_step_id_iv_i_o3[0]        Net       -          -       1.021     -           7         
un2_step_id_1_cry_0_0_RNO     LUT3      I1         In      -         5.494       -         
un2_step_id_1_cry_0_0_RNO     LUT3      F          Out     1.099     6.593       -         
un2_step_id_1_cry_0_0_RNO     Net       -          -       1.021     -           1         
un2_step_id_1_cry_0_0         ALU       I0         In      -         7.614       -         
un2_step_id_1_cry_0_0         ALU       COUT       Out     0.958     8.572       -         
un2_step_id_1_cry_0           Net       -          -       0.000     -           1         
un2_step_id_1_cry_1_0         ALU       CIN        In      -         8.572       -         
un2_step_id_1_cry_1_0         ALU       COUT       Out     0.057     8.629       -         
un2_step_id_1_cry_1           Net       -          -       0.000     -           1         
un2_step_id_1_cry_2_0         ALU       CIN        In      -         8.629       -         
un2_step_id_1_cry_2_0         ALU       COUT       Out     0.057     8.686       -         
un2_step_id_1_cry_2           Net       -          -       0.000     -           1         
un2_step_id_1_cry_3_0         ALU       CIN        In      -         8.686       -         
un2_step_id_1_cry_3_0         ALU       COUT       Out     0.057     8.743       -         
un2_step_id_1_cry_3           Net       -          -       0.000     -           1         
un2_step_id_1_cry_4_0         ALU       CIN        In      -         8.743       -         
un2_step_id_1_cry_4_0         ALU       COUT       Out     0.057     8.800       -         
un2_step_id_1_cry_4           Net       -          -       0.000     -           1         
un2_step_id_1_cry_5_0         ALU       CIN        In      -         8.800       -         
un2_step_id_1_cry_5_0         ALU       SUM        Out     0.563     9.363       -         
un2_step_id_1_cry_5_0_SUM     Net       -          -       1.021     -           3         
oled_rom_init.dout_1_0_0      ROMX9     AD[10]     In      -         10.384      -         
===========================================================================================
Total path delay (propagation time + setup) of 10.517 is 5.412(51.5%) logic and 5.105(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.384
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.517

    Number of logic level(s):                9
    Starting point:                          spi0.charreceivedn / Q
    Ending point:                            step_id[5] / D
    The start point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
spi0.charreceivedn            DFFCE     Q        Out     0.367     0.367       -         
charreceivedn                 Net       -        -       1.021     -           3         
spi0.charreceived             LUT2      I0       In      -         1.388       -         
spi0.charreceived             LUT2      F        Out     1.032     2.420       -         
charreceived[0]               Net       -        -       1.021     -           4         
un2_step_id_iv_i_o3[0]        LUT4      I0       In      -         3.441       -         
un2_step_id_iv_i_o3[0]        LUT4      F        Out     1.032     4.473       -         
un2_step_id_iv_i_o3[0]        Net       -        -       1.021     -           7         
un2_step_id_1_cry_0_0_RNO     LUT3      I1       In      -         5.494       -         
un2_step_id_1_cry_0_0_RNO     LUT3      F        Out     1.099     6.593       -         
un2_step_id_1_cry_0_0_RNO     Net       -        -       1.021     -           1         
un2_step_id_1_cry_0_0         ALU       I0       In      -         7.614       -         
un2_step_id_1_cry_0_0         ALU       COUT     Out     0.958     8.572       -         
un2_step_id_1_cry_0           Net       -        -       0.000     -           1         
un2_step_id_1_cry_1_0         ALU       CIN      In      -         8.572       -         
un2_step_id_1_cry_1_0         ALU       COUT     Out     0.057     8.629       -         
un2_step_id_1_cry_1           Net       -        -       0.000     -           1         
un2_step_id_1_cry_2_0         ALU       CIN      In      -         8.629       -         
un2_step_id_1_cry_2_0         ALU       COUT     Out     0.057     8.686       -         
un2_step_id_1_cry_2           Net       -        -       0.000     -           1         
un2_step_id_1_cry_3_0         ALU       CIN      In      -         8.686       -         
un2_step_id_1_cry_3_0         ALU       COUT     Out     0.057     8.743       -         
un2_step_id_1_cry_3           Net       -        -       0.000     -           1         
un2_step_id_1_cry_4_0         ALU       CIN      In      -         8.743       -         
un2_step_id_1_cry_4_0         ALU       COUT     Out     0.057     8.800       -         
un2_step_id_1_cry_4           Net       -        -       0.000     -           1         
un2_step_id_1_cry_5_0         ALU       CIN      In      -         8.800       -         
un2_step_id_1_cry_5_0         ALU       SUM      Out     0.563     9.363       -         
un2_step_id_1_cry_5_0_SUM     Net       -        -       1.021     -           3         
step_id[5]                    DFF       D        In      -         10.384      -         
=========================================================================================
Total path delay (propagation time + setup) of 10.517 is 5.412(51.5%) logic and 5.105(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26></a>Detailed Report for Clock: LED_TM1637|wr_spi_derived_clock[0]</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                         Starting                                                                     Arrival          
Instance                 Reference                              Type      Pin     Net                 Time        Slack
                         Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------
spi0.inbufffullp_0       LED_TM1637|wr_spi_derived_clock[0]     DFFCE     Q       inbufffullp         0.367       4.145
spi0.input_buffer[0]     LED_TM1637|wr_spi_derived_clock[0]     DFFE      Q       input_buffer[0]     0.367       7.380
=======================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                          Required          
Instance                   Reference                              Type      Pin     Net                      Time         Slack
                           Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------
spi0._mosi                 LED_TM1637|wr_spi_derived_clock[0]     DFFPE     CE      un1_debug23_5_i_0[0]     9.867        4.145
spi0.prescaller_cnt[0]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_619_i                  9.867        4.306
spi0.prescaller_cnt[1]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_619_i                  9.867        4.306
spi0.prescaller_cnt[2]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_619_i                  9.867        4.306
spi0.prescaller_cnt[3]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_619_i                  9.867        4.306
spi0.prescaller_cnt[4]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_619_i                  9.867        4.306
spi0.prescaller_cnt[5]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_619_i                  9.867        4.306
spi0.prescaller_cnt[6]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_619_i                  9.867        4.306
spi0.prescaller_cnt[7]     LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      N_619_i                  9.867        4.306
spi0.shift_reg_out[0]      LED_TM1637|wr_spi_derived_clock[0]     DFFCE     CE      un1_debug23_6_i_0[0]     9.867        4.516
===============================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:84921:86037:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      5.722
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.145

    Number of logic level(s):                3
    Starting point:                          spi0.inbufffullp_0 / Q
    Ending point:                            spi0._mosi / CE
    The start point is clocked by            LED_TM1637|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            LED_TM1637|clk_led_derived_clock[0] [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                            Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
spi0.inbufffullp_0              DFFCE     Q        Out     0.367     0.367       -         
inbufffullp                     Net       -        -       1.021     -           3         
spi0.debug23                    LUT2      I1       In      -         1.388       -         
spi0.debug23                    LUT2      F        Out     1.099     2.487       -         
debug23                         Net       -        -       1.021     -           4         
spi0.un1_debug23_5_i_0_1[0]     LUT4      I3       In      -         3.508       -         
spi0.un1_debug23_5_i_0_1[0]     LUT4      F        Out     0.626     4.134       -         
un1_debug23_5_i_0_1[0]          Net       -        -       0.766     -           1         
spi0.un1_debug23_5_i_0[0]       LUT3      I2       In      -         4.900       -         
spi0.un1_debug23_5_i_0[0]       LUT3      F        Out     0.822     5.722       -         
un1_debug23_5_i_0[0]            Net       -        -       0.000     -           1         
spi0._mosi                      DFFPE     CE       In      -         5.722       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.855 is 3.047(52.0%) logic and 2.808(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                                     Starting                                                     Arrival          
Instance                             Reference     Type     Pin     Net                           Time        Slack
                                     Clock                                                                         
-------------------------------------------------------------------------------------------------------------------
spi0.charreceivedn_i                 System        INV      O       charreceivedn_i               0.000       8.846
spi0.charreceivedp_i                 System        INV      O       charreceivedp_i               0.000       8.846
clk_led_i_i[0]                       System        INV      O       clk_led_i_i[0]                0.000       8.846
spi0.debug23_RNIMSF2                 System        INV      O       debug23_i                     0.000       8.846
oled_rom_init.dout_1_0_0_RNISSQ6     System        INV      O       encoded_step_i[7]             0.000       8.846
spi0.inbufffulln_i                   System        INV      O       inbufffulln_i                 0.000       8.846
spi0.inbufffullp_i                   System        INV      O       inbufffullp_i                 0.000       8.846
internal_state_machine_0_RNO[0]      System        INV      O       un1_elapsed_time_cry_27_i     0.000       8.846
spi0.state_RNO                       System        INV      O       state_i                       0.000       8.846
===================================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                      Required          
Instance                        Reference     Type      Pin     Net                           Time         Slack
                                Clock                                                                           
----------------------------------------------------------------------------------------------------------------
spi0.charreceivedn              System        DFFCE     D       charreceivedn_i               9.867        8.846
spi0.charreceivedp              System        DFFCE     D       charreceivedp_i               9.867        8.846
clk_led_0[0]                    System        DFFE      D       clk_led_i_i[0]                9.867        8.846
spi0.inbufffulln_0              System        DFFCE     D       inbufffulln_i                 9.867        8.846
spi0.inbufffullp_0              System        DFFCE     CE      debug23_i                     9.867        8.846
spi0.inbufffullp_0              System        DFFCE     D       inbufffullp_i                 9.867        8.846
spi0.input_buffer[0]            System        DFFE      CE      debug23_i                     9.867        8.846
internal_state_machine_0[0]     System        DFFE      CE      un1_elapsed_time_cry_27_i     9.867        8.846
oled_dc[0]                      System        DFFE      CE      encoded_step_i[7]             9.867        8.846
oled_res[0]                     System        DFFE      CE      encoded_step_i[7]             9.867        8.846
================================================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:91112:91370:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          spi0.charreceivedn_i / O
    Ending point:                            spi0.charreceivedn / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            LED_TM1637|rd_spi_derived_clock[0] [rising] on pin CLK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
spi0.charreceivedn_i     INV       O        Out     0.000     0.000       -         
charreceivedn_i          Net       -        -       1.021     -           1         
spi0.charreceivedn       DFFCE     D        In      -         1.021       -         
====================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 192MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 192MB)

---------------------------------------
<a name=resourceUsage34></a>Resource Usage Report for LED_TM1637 </a>

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             111 uses
DFF             35 uses
DFFC            2 uses
DFFCE           22 uses
DFFE            67 uses
DFFPE           2 uses
DFFR            12 uses
GSR             1 use
INV             9 uses
ROMX9           2 uses
LUT2            19 uses
LUT3            49 uses
LUT4            60 uses

I/O ports: 17
I/O primitives: 16
IBUF           5 uses
OBUF           11 uses

I/O Register bits:                  0
Register bits not including I/Os:   140 of 3456 (4%)

RAM/ROM usage summary
Block Rams : 2 of 10 (20%)

Total load per clock:
   LED_TM1637|clk_50M[0]: 26
   LED_TM1637|clk_led_derived_clock[0]: 113
   LED_TM1637|rd_spi_derived_clock[0]: 1
   LED_TM1637|wr_spi_derived_clock[0]: 2

@S |Mapping Summary:
Total  LUTs: 128 (2%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 40MB peak: 192MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Oct 15 14:22:04 2018

###########################################################]

</pre></samp></body></html>
