
1.Sleep_mode_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  0800b390  0800b390  0001b390  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b784  0800b784  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b784  0800b784  0001b784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b78c  0800b78c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b78c  0800b78c  0001b78c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b790  0800b790  0001b790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b794  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d8  0800b96c  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004fc  0800b96c  000204fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014ba5  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030bd  00000000  00000000  00034df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012e0  00000000  00000000  00037eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ea9  00000000  00000000  00039190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019e64  00000000  00000000  0003a039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016fd8  00000000  00000000  00053e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f399  00000000  00000000  0006ae75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000060e8  00000000  00000000  0010a210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  001102f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b374 	.word	0x0800b374

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800b374 	.word	0x0800b374

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000f5c:	2305      	movs	r3, #5
 8000f5e:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f001 f9f3 	bl	8002350 <null_ptr_check>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d133      	bne.n	8000fde <bme280_init+0x8a>
		while (try_count) {
 8000f76:	e028      	b.n	8000fca <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f78:	f107 010d 	add.w	r1, r7, #13
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	20d0      	movs	r0, #208	; 0xd0
 8000f82:	f000 f832 	bl	8000fea <bme280_get_regs>
 8000f86:	4603      	mov	r3, r0
 8000f88:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d114      	bne.n	8000fbc <bme280_init+0x68>
 8000f92:	7b7b      	ldrb	r3, [r7, #13]
 8000f94:	2b60      	cmp	r3, #96	; 0x60
 8000f96:	d111      	bne.n	8000fbc <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000f98:	7b7a      	ldrb	r2, [r7, #13]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f976 	bl	8001290 <bme280_soft_reset>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d110      	bne.n	8000fd2 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f001 f841 	bl	8002038 <get_calib_data>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000fba:	e00a      	b.n	8000fd2 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	4798      	blx	r3
			--try_count;
 8000fc4:	7bbb      	ldrb	r3, [r7, #14]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1d3      	bne.n	8000f78 <bme280_init+0x24>
 8000fd0:	e000      	b.n	8000fd4 <bme280_init+0x80>
				break;
 8000fd2:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000fda:	23fe      	movs	r3, #254	; 0xfe
 8000fdc:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8000fea:	b590      	push	{r4, r7, lr}
 8000fec:	b087      	sub	sp, #28
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f001 f9a7 	bl	8002350 <null_ptr_check>
 8001002:	4603      	mov	r3, r0
 8001004:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001006:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d117      	bne.n	800103e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	789b      	ldrb	r3, [r3, #2]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d003      	beq.n	800101e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800101c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685c      	ldr	r4, [r3, #4]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7858      	ldrb	r0, [r3, #1]
 8001026:	89bb      	ldrh	r3, [r7, #12]
 8001028:	7bf9      	ldrb	r1, [r7, #15]
 800102a:	68ba      	ldr	r2, [r7, #8]
 800102c:	47a0      	blx	r4
 800102e:	4603      	mov	r3, r0
 8001030:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001032:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800103a:	23fc      	movs	r3, #252	; 0xfc
 800103c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800103e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001042:	4618      	mov	r0, r3
 8001044:	371c      	adds	r7, #28
 8001046:	46bd      	mov	sp, r7
 8001048:	bd90      	pop	{r4, r7, pc}

0800104a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800104a:	b590      	push	{r4, r7, lr}
 800104c:	b08d      	sub	sp, #52	; 0x34
 800104e:	af00      	add	r7, sp, #0
 8001050:	60f8      	str	r0, [r7, #12]
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	4613      	mov	r3, r2
 8001058:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	2b0a      	cmp	r3, #10
 800105e:	d901      	bls.n	8001064 <bme280_set_regs+0x1a>
		len = 10;
 8001060:	230a      	movs	r3, #10
 8001062:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001064:	6838      	ldr	r0, [r7, #0]
 8001066:	f001 f973 	bl	8002350 <null_ptr_check>
 800106a:	4603      	mov	r3, r0
 800106c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8001070:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001074:	2b00      	cmp	r3, #0
 8001076:	d154      	bne.n	8001122 <bme280_set_regs+0xd8>
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d051      	beq.n	8001122 <bme280_set_regs+0xd8>
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d04e      	beq.n	8001122 <bme280_set_regs+0xd8>
		if (len != 0) {
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d047      	beq.n	800111a <bme280_set_regs+0xd0>
			temp_buff[0] = reg_data[0];
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	789b      	ldrb	r3, [r3, #2]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d01a      	beq.n	80010ce <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001098:	2300      	movs	r3, #0
 800109a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800109e:	e011      	b.n	80010c4 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80010a0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010a4:	68fa      	ldr	r2, [r7, #12]
 80010a6:	4413      	add	r3, r2
 80010a8:	781a      	ldrb	r2, [r3, #0]
 80010aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010ae:	68f9      	ldr	r1, [r7, #12]
 80010b0:	440b      	add	r3, r1
 80010b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010be:	3301      	adds	r3, #1
 80010c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80010c4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d3e8      	bcc.n	80010a0 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d90b      	bls.n	80010ec <bme280_set_regs+0xa2>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f107 0114 	add.w	r1, r7, #20
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	68f8      	ldr	r0, [r7, #12]
 80010de:	f000 fff0 	bl	80020c2 <interleave_reg_addr>
				temp_len = len * 2;
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80010ea:	e001      	b.n	80010f0 <bme280_set_regs+0xa6>
			} else {
				temp_len = len;
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	689c      	ldr	r4, [r3, #8]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	7858      	ldrb	r0, [r3, #1]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	7819      	ldrb	r1, [r3, #0]
 80010fc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80010fe:	f107 0214 	add.w	r2, r7, #20
 8001102:	47a0      	blx	r4
 8001104:	4603      	mov	r3, r0
 8001106:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800110a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00b      	beq.n	800112a <bme280_set_regs+0xe0>
				rslt = BME280_E_COMM_FAIL;
 8001112:	23fc      	movs	r3, #252	; 0xfc
 8001114:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8001118:	e007      	b.n	800112a <bme280_set_regs+0xe0>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800111a:	23fd      	movs	r3, #253	; 0xfd
 800111c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8001120:	e003      	b.n	800112a <bme280_set_regs+0xe0>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001122:	23ff      	movs	r3, #255	; 0xff
 8001124:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001128:	e000      	b.n	800112c <bme280_set_regs+0xe2>
		if (len != 0) {
 800112a:	bf00      	nop
	}


	return rslt;
 800112c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001130:	4618      	mov	r0, r3
 8001132:	3734      	adds	r7, #52	; 0x34
 8001134:	46bd      	mov	sp, r7
 8001136:	bd90      	pop	{r4, r7, pc}

08001138 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	6039      	str	r1, [r7, #0]
 8001142:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001144:	6838      	ldr	r0, [r7, #0]
 8001146:	f001 f903 	bl	8002350 <null_ptr_check>
 800114a:	4603      	mov	r3, r0
 800114c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800114e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d13f      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8001156:	f107 030e 	add.w	r3, r7, #14
 800115a:	6839      	ldr	r1, [r7, #0]
 800115c:	4618      	mov	r0, r3
 800115e:	f000 f874 	bl	800124a <bme280_get_sensor_mode>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8001166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d107      	bne.n	800117e <bme280_set_sensor_settings+0x46>
 800116e:	7bbb      	ldrb	r3, [r7, #14]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8001174:	6838      	ldr	r0, [r7, #0]
 8001176:	f000 fb4e 	bl	8001816 <put_device_to_sleep>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d127      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4619      	mov	r1, r3
 800118a:	2007      	movs	r0, #7
 800118c:	f001 f8c4 	bl	8002318 <are_settings_changed>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d009      	beq.n	80011aa <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f000 f98a 	bl	80014ba <set_osr_settings>
 80011a6:	4603      	mov	r3, r0
 80011a8:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80011aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d111      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4619      	mov	r1, r3
 80011b6:	2018      	movs	r0, #24
 80011b8:	f001 f8ae 	bl	8002318 <are_settings_changed>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d009      	beq.n	80011d6 <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 fa11 	bl	80015f4 <set_filter_standby_settings>
 80011d2:	4603      	mov	r3, r0
 80011d4:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	4603      	mov	r3, r0
 80011ea:	6039      	str	r1, [r7, #0]
 80011ec:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011ee:	6838      	ldr	r0, [r7, #0]
 80011f0:	f001 f8ae 	bl	8002350 <null_ptr_check>
 80011f4:	4603      	mov	r3, r0
 80011f6:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80011f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d11e      	bne.n	800123e <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001200:	f107 030e 	add.w	r3, r7, #14
 8001204:	6839      	ldr	r1, [r7, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f81f 	bl	800124a <bme280_get_sensor_mode>
 800120c:	4603      	mov	r3, r0
 800120e:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001210:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d107      	bne.n	8001228 <bme280_set_sensor_mode+0x46>
 8001218:	7bbb      	ldrb	r3, [r7, #14]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d004      	beq.n	8001228 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 800121e:	6838      	ldr	r0, [r7, #0]
 8001220:	f000 faf9 	bl	8001816 <put_device_to_sleep>
 8001224:	4603      	mov	r3, r0
 8001226:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8001228:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d106      	bne.n	800123e <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	6839      	ldr	r1, [r7, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f000 fabb 	bl	80017b0 <write_power_mode>
 800123a:	4603      	mov	r3, r0
 800123c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800123e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b084      	sub	sp, #16
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
 8001252:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	f001 f87b 	bl	8002350 <null_ptr_check>
 800125a:	4603      	mov	r3, r0
 800125c:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800125e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10e      	bne.n	8001284 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	2201      	movs	r2, #1
 800126a:	6879      	ldr	r1, [r7, #4]
 800126c:	20f4      	movs	r0, #244	; 0xf4
 800126e:	f7ff febc 	bl	8000fea <bme280_get_regs>
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	b2da      	uxtb	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8001284:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8001298:	23e0      	movs	r3, #224	; 0xe0
 800129a:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 800129c:	23b6      	movs	r3, #182	; 0xb6
 800129e:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f001 f855 	bl	8002350 <null_ptr_check>
 80012a6:	4603      	mov	r3, r0
 80012a8:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d10d      	bne.n	80012ce <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80012b2:	f107 010d 	add.w	r1, r7, #13
 80012b6:	f107 000e 	add.w	r0, r7, #14
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2201      	movs	r2, #1
 80012be:	f7ff fec4 	bl	800104a <bme280_set_regs>
 80012c2:	4603      	mov	r3, r0
 80012c4:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	2002      	movs	r0, #2
 80012cc:	4798      	blx	r3
	}

	return rslt;
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b08a      	sub	sp, #40	; 0x28
 80012de:	af00      	add	r7, sp, #0
 80012e0:	4603      	mov	r3, r0
 80012e2:	60b9      	str	r1, [r7, #8]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
 80012ec:	2300      	movs	r3, #0
 80012ee:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f001 f827 	bl	8002350 <null_ptr_check>
 8001302:	4603      	mov	r3, r0
 8001304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8001308:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800130c:	2b00      	cmp	r3, #0
 800130e:	d124      	bne.n	800135a <bme280_get_sensor_data+0x80>
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d021      	beq.n	800135a <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8001316:	f107 011c 	add.w	r1, r7, #28
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2208      	movs	r2, #8
 800131e:	20f7      	movs	r0, #247	; 0xf7
 8001320:	f7ff fe63 	bl	8000fea <bme280_get_regs>
 8001324:	4603      	mov	r3, r0
 8001326:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 800132a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800132e:	2b00      	cmp	r3, #0
 8001330:	d116      	bne.n	8001360 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001332:	f107 0210 	add.w	r2, r7, #16
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f000 f815 	bl	800136c <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	3310      	adds	r3, #16
 8001346:	f107 0110 	add.w	r1, r7, #16
 800134a:	7bf8      	ldrb	r0, [r7, #15]
 800134c:	68ba      	ldr	r2, [r7, #8]
 800134e:	f000 f853 	bl	80013f8 <bme280_compensate_data>
 8001352:	4603      	mov	r3, r0
 8001354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8001358:	e002      	b.n	8001360 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 800135a:	23ff      	movs	r3, #255	; 0xff
 800135c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 8001360:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001364:	4618      	mov	r0, r3
 8001366:	3728      	adds	r7, #40	; 0x28
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 800136c:	b480      	push	{r7}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	031b      	lsls	r3, r3, #12
 800137c:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3301      	adds	r3, #1
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3302      	adds	r3, #2
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	091b      	lsrs	r3, r3, #4
 8001390:	b2db      	uxtb	r3, r3
 8001392:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	431a      	orrs	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	431a      	orrs	r2, r3
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3303      	adds	r3, #3
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	031b      	lsls	r3, r3, #12
 80013aa:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3304      	adds	r3, #4
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	011b      	lsls	r3, r3, #4
 80013b4:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3305      	adds	r3, #5
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	091b      	lsrs	r3, r3, #4
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 80013c2:	697a      	ldr	r2, [r7, #20]
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	431a      	orrs	r2, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	431a      	orrs	r2, r3
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3306      	adds	r3, #6
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	3307      	adds	r3, #7
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 80013e2:	697a      	ldr	r2, [r7, #20]
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	431a      	orrs	r2, r3
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	609a      	str	r2, [r3, #8]
}
 80013ec:	bf00      	nop
 80013ee:	371c      	adds	r7, #28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8001408:	2300      	movs	r3, #0
 800140a:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d04b      	beq.n	80014aa <bme280_compensate_data+0xb2>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d048      	beq.n	80014aa <bme280_compensate_data+0xb2>
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d045      	beq.n	80014aa <bme280_compensate_data+0xb2>
		/* Initialize to zero */
		comp_data->temperature = 0;
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9c1 2302 	strd	r2, r3, [r1, #8]
		comp_data->pressure = 0;
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	e9c1 2300 	strd	r2, r3, [r1]
		comp_data->humidity = 0;
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	f04f 0200 	mov.w	r2, #0
 8001440:	f04f 0300 	mov.w	r3, #0
 8001444:	e9c1 2304 	strd	r2, r3, [r1, #16]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	2b00      	cmp	r3, #0
 8001450:	d00a      	beq.n	8001468 <bme280_compensate_data+0x70>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8001452:	6839      	ldr	r1, [r7, #0]
 8001454:	68b8      	ldr	r0, [r7, #8]
 8001456:	f000 fa2b 	bl	80018b0 <compensate_temperature>
 800145a:	eeb0 7a40 	vmov.f32	s14, s0
 800145e:	eef0 7a60 	vmov.f32	s15, s1
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	ed83 7b02 	vstr	d7, [r3, #8]
		}
		if (sensor_comp & BME280_PRESS) {
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00a      	beq.n	8001488 <bme280_compensate_data+0x90>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8001472:	6839      	ldr	r1, [r7, #0]
 8001474:	68b8      	ldr	r0, [r7, #8]
 8001476:	f000 faef 	bl	8001a58 <compensate_pressure>
 800147a:	eeb0 7a40 	vmov.f32	s14, s0
 800147e:	eef0 7a60 	vmov.f32	s15, s1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	ed83 7b00 	vstr	d7, [r3]
		}
		if (sensor_comp & BME280_HUM) {
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	f003 0304 	and.w	r3, r3, #4
 800148e:	2b00      	cmp	r3, #0
 8001490:	d00d      	beq.n	80014ae <bme280_compensate_data+0xb6>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8001492:	6839      	ldr	r1, [r7, #0]
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f000 fcaf 	bl	8001df8 <compensate_humidity>
 800149a:	eeb0 7a40 	vmov.f32	s14, s0
 800149e:	eef0 7a60 	vmov.f32	s15, s1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	ed83 7b04 	vstr	d7, [r3, #16]
		if (sensor_comp & BME280_HUM) {
 80014a8:	e001      	b.n	80014ae <bme280_compensate_data+0xb6>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014aa:	23ff      	movs	r3, #255	; 0xff
 80014ac:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80014ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3718      	adds	r7, #24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80014c8:	2301      	movs	r3, #1
 80014ca:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	f003 0304 	and.w	r3, r3, #4
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80014d6:	6879      	ldr	r1, [r7, #4]
 80014d8:	68b8      	ldr	r0, [r7, #8]
 80014da:	f000 f815 	bl	8001508 <set_osr_humidity_settings>
 80014de:	4603      	mov	r3, r0
 80014e0:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d007      	beq.n	80014fc <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	68b9      	ldr	r1, [r7, #8]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f842 	bl	800157c <set_osr_press_temp_settings>
 80014f8:	4603      	mov	r3, r0
 80014fa:	75fb      	strb	r3, [r7, #23]

	return rslt;
 80014fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001512:	23f2      	movs	r3, #242	; 0xf2
 8001514:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	789b      	ldrb	r3, [r3, #2]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	b2db      	uxtb	r3, r3
 8001520:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001522:	f107 010e 	add.w	r1, r7, #14
 8001526:	f107 000c 	add.w	r0, r7, #12
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	2201      	movs	r2, #1
 800152e:	f7ff fd8c 	bl	800104a <bme280_set_regs>
 8001532:	4603      	mov	r3, r0
 8001534:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 8001536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 800153e:	23f4      	movs	r3, #244	; 0xf4
 8001540:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001542:	7b38      	ldrb	r0, [r7, #12]
 8001544:	f107 010d 	add.w	r1, r7, #13
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	2201      	movs	r2, #1
 800154c:	f7ff fd4d 	bl	8000fea <bme280_get_regs>
 8001550:	4603      	mov	r3, r0
 8001552:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8001554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d109      	bne.n	8001570 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 800155c:	f107 010d 	add.w	r1, r7, #13
 8001560:	f107 000c 	add.w	r0, r7, #12
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	2201      	movs	r2, #1
 8001568:	f7ff fd6f 	bl	800104a <bme280_set_regs>
 800156c:	4603      	mov	r3, r0
 800156e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001570:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
 8001588:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 800158a:	23f4      	movs	r3, #244	; 0xf4
 800158c:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800158e:	7db8      	ldrb	r0, [r7, #22]
 8001590:	f107 0115 	add.w	r1, r7, #21
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2201      	movs	r2, #1
 8001598:	f7ff fd27 	bl	8000fea <bme280_get_regs>
 800159c:	4603      	mov	r3, r0
 800159e:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80015a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d11f      	bne.n	80015e8 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80015b2:	f107 0315 	add.w	r3, r7, #21
 80015b6:	68b9      	ldr	r1, [r7, #8]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 f88e 	bl	80016da <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d005      	beq.n	80015d4 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80015c8:	f107 0315 	add.w	r3, r7, #21
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 f8a0 	bl	8001714 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80015d4:	f107 0115 	add.w	r1, r7, #21
 80015d8:	f107 0016 	add.w	r0, r7, #22
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2201      	movs	r2, #1
 80015e0:	f7ff fd33 	bl	800104a <bme280_set_regs>
 80015e4:	4603      	mov	r3, r0
 80015e6:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
 8001600:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8001602:	23f5      	movs	r3, #245	; 0xf5
 8001604:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001606:	7db8      	ldrb	r0, [r7, #22]
 8001608:	f107 0115 	add.w	r1, r7, #21
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	f7ff fceb 	bl	8000fea <bme280_get_regs>
 8001614:	4603      	mov	r3, r0
 8001616:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001618:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d11f      	bne.n	8001660 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	2b00      	cmp	r3, #0
 8001628:	d005      	beq.n	8001636 <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 800162a:	f107 0315 	add.w	r3, r7, #21
 800162e:	68b9      	ldr	r1, [r7, #8]
 8001630:	4618      	mov	r0, r3
 8001632:	f000 f81b 	bl	800166c <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001640:	f107 0315 	add.w	r3, r7, #21
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	4618      	mov	r0, r3
 8001648:	f000 f82d 	bl	80016a6 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800164c:	f107 0115 	add.w	r1, r7, #21
 8001650:	f107 0016 	add.w	r0, r7, #22
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	f7ff fcf7 	bl	800104a <bme280_set_regs>
 800165c:	4603      	mov	r3, r0
 800165e:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001660:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	b25b      	sxtb	r3, r3
 800167c:	f023 031c 	bic.w	r3, r3, #28
 8001680:	b25a      	sxtb	r2, r3
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	78db      	ldrb	r3, [r3, #3]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	b25b      	sxtb	r3, r3
 800168a:	f003 031c 	and.w	r3, r3, #28
 800168e:	b25b      	sxtb	r3, r3
 8001690:	4313      	orrs	r3, r2
 8001692:	b25b      	sxtb	r3, r3
 8001694:	b2da      	uxtb	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	701a      	strb	r2, [r3, #0]
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	b25b      	sxtb	r3, r3
 80016b6:	f003 031f 	and.w	r3, r3, #31
 80016ba:	b25a      	sxtb	r2, r3
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	791b      	ldrb	r3, [r3, #4]
 80016c0:	015b      	lsls	r3, r3, #5
 80016c2:	b25b      	sxtb	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b25b      	sxtb	r3, r3
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	701a      	strb	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	f023 031c 	bic.w	r3, r3, #28
 80016ee:	b25a      	sxtb	r2, r3
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	f003 031c 	and.w	r3, r3, #28
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	4313      	orrs	r3, r2
 8001700:	b25b      	sxtb	r3, r3
 8001702:	b2da      	uxtb	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	701a      	strb	r2, [r3, #0]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	b25b      	sxtb	r3, r3
 8001724:	f003 031f 	and.w	r3, r3, #31
 8001728:	b25a      	sxtb	r2, r3
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	785b      	ldrb	r3, [r3, #1]
 800172e:	015b      	lsls	r3, r3, #5
 8001730:	b25b      	sxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2da      	uxtb	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	701a      	strb	r2, [r3, #0]
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	b2da      	uxtb	r2, r3
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3302      	adds	r3, #2
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	109b      	asrs	r3, r3, #2
 8001768:	b2db      	uxtb	r3, r3
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	b2da      	uxtb	r2, r3
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3302      	adds	r3, #2
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	095b      	lsrs	r3, r3, #5
 800177c:	b2da      	uxtb	r2, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3303      	adds	r3, #3
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	109b      	asrs	r3, r3, #2
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	b2da      	uxtb	r2, r3
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3303      	adds	r3, #3
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	095b      	lsrs	r3, r3, #5
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	711a      	strb	r2, [r3, #4]
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	6039      	str	r1, [r7, #0]
 80017ba:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80017bc:	23f4      	movs	r3, #244	; 0xf4
 80017be:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80017c0:	7bb8      	ldrb	r0, [r7, #14]
 80017c2:	f107 010d 	add.w	r1, r7, #13
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f7ff fc0e 	bl	8000fea <bme280_get_regs>
 80017ce:	4603      	mov	r3, r0
 80017d0:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80017d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d117      	bne.n	800180a <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80017da:	7b7b      	ldrb	r3, [r7, #13]
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	f023 0303 	bic.w	r3, r3, #3
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	f003 0303 	and.w	r3, r3, #3
 80017ec:	b25b      	sxtb	r3, r3
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80017f6:	f107 010d 	add.w	r1, r7, #13
 80017fa:	f107 000e 	add.w	r0, r7, #14
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	2201      	movs	r2, #1
 8001802:	f7ff fc22 	bl	800104a <bme280_set_regs>
 8001806:	4603      	mov	r3, r0
 8001808:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800180a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b086      	sub	sp, #24
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800181e:	f107 0110 	add.w	r1, r7, #16
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2204      	movs	r2, #4
 8001826:	20f2      	movs	r0, #242	; 0xf2
 8001828:	f7ff fbdf 	bl	8000fea <bme280_get_regs>
 800182c:	4603      	mov	r3, r0
 800182e:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001830:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d118      	bne.n	800186a <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001838:	f107 0208 	add.w	r2, r7, #8
 800183c:	f107 0310 	add.w	r3, r7, #16
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ff80 	bl	8001748 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff fd21 	bl	8001290 <bme280_soft_reset>
 800184e:	4603      	mov	r3, r0
 8001850:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001852:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d107      	bne.n	800186a <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 800185a:	f107 0308 	add.w	r3, r7, #8
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f808 	bl	8001876 <reload_device_settings>
 8001866:	4603      	mov	r3, r0
 8001868:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800186a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	201f      	movs	r0, #31
 8001886:	f7ff fe18 	bl	80014ba <set_osr_settings>
 800188a:	4603      	mov	r3, r0
 800188c:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d106      	bne.n	80018a4 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	6879      	ldr	r1, [r7, #4]
 800189a:	201f      	movs	r0, #31
 800189c:	f7ff feaa 	bl	80015f4 <set_filter_standby_settings>
 80018a0:	4603      	mov	r3, r0
 80018a2:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80018a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80018b0:	b5b0      	push	{r4, r5, r7, lr}
 80018b2:	b08c      	sub	sp, #48	; 0x30
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double temperature;
	double temperature_min = -40;
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	4b5f      	ldr	r3, [pc, #380]	; (8001a3c <compensate_temperature+0x18c>)
 80018c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temperature_max = 85;
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	4b5d      	ldr	r3, [pc, #372]	; (8001a40 <compensate_temperature+0x190>)
 80018ca:	e9c7 2306 	strd	r2, r3, [r7, #24]

	var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fe1e 	bl	8000514 <__aeabi_ui2d>
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	4b59      	ldr	r3, [pc, #356]	; (8001a44 <compensate_temperature+0x194>)
 80018de:	f7fe ffbd 	bl	800085c <__aeabi_ddiv>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4614      	mov	r4, r2
 80018e8:	461d      	mov	r5, r3
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7fe fe10 	bl	8000514 <__aeabi_ui2d>
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	4b53      	ldr	r3, [pc, #332]	; (8001a48 <compensate_temperature+0x198>)
 80018fa:	f7fe ffaf 	bl	800085c <__aeabi_ddiv>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4620      	mov	r0, r4
 8001904:	4629      	mov	r1, r5
 8001906:	f7fe fcc7 	bl	8000298 <__aeabi_dsub>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = var1 * ((double)calib_data->dig_T2);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fe0b 	bl	8000534 <__aeabi_i2d>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001926:	f7fe fe6f 	bl	8000608 <__aeabi_dmul>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fdec 	bl	8000514 <__aeabi_ui2d>
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001944:	f7fe ff8a 	bl	800085c <__aeabi_ddiv>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4614      	mov	r4, r2
 800194e:	461d      	mov	r5, r3
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	881b      	ldrh	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fddd 	bl	8000514 <__aeabi_ui2d>
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	4b3b      	ldr	r3, [pc, #236]	; (8001a4c <compensate_temperature+0x19c>)
 8001960:	f7fe ff7c 	bl	800085c <__aeabi_ddiv>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4620      	mov	r0, r4
 800196a:	4629      	mov	r1, r5
 800196c:	f7fe fc94 	bl	8000298 <__aeabi_dsub>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 8001978:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800197c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001980:	f7fe fe42 	bl	8000608 <__aeabi_dmul>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4614      	mov	r4, r2
 800198a:	461d      	mov	r5, r3
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fdce 	bl	8000534 <__aeabi_i2d>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4620      	mov	r0, r4
 800199e:	4629      	mov	r1, r5
 80019a0:	f7fe fe32 	bl	8000608 <__aeabi_dmul>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	calib_data->t_fine = (int32_t)(var1 + var2);
 80019ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019b4:	f7fe fc72 	bl	800029c <__adddf3>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4610      	mov	r0, r2
 80019be:	4619      	mov	r1, r3
 80019c0:	f7ff f8d2 	bl	8000b68 <__aeabi_d2iz>
 80019c4:	4602      	mov	r2, r0
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (var1 + var2) / 5120.0;
 80019ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019d2:	f7fe fc63 	bl	800029c <__adddf3>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4610      	mov	r0, r2
 80019dc:	4619      	mov	r1, r3
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <compensate_temperature+0x1a0>)
 80019e4:	f7fe ff3a 	bl	800085c <__aeabi_ddiv>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (temperature < temperature_min)
 80019f0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019f4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019f8:	f7ff f878 	bl	8000aec <__aeabi_dcmplt>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <compensate_temperature+0x15c>
		temperature = temperature_min;
 8001a02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a06:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a0a:	e00c      	b.n	8001a26 <compensate_temperature+0x176>
	else if (temperature > temperature_max)
 8001a0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a10:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a14:	f7ff f888 	bl	8000b28 <__aeabi_dcmpgt>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d003      	beq.n	8001a26 <compensate_temperature+0x176>
		temperature = temperature_max;
 8001a1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a22:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	return temperature;
 8001a26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a2a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001a2e:	eeb0 0a47 	vmov.f32	s0, s14
 8001a32:	eef0 0a67 	vmov.f32	s1, s15
 8001a36:	3730      	adds	r7, #48	; 0x30
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a3c:	c0440000 	.word	0xc0440000
 8001a40:	40554000 	.word	0x40554000
 8001a44:	40d00000 	.word	0x40d00000
 8001a48:	40900000 	.word	0x40900000
 8001a4c:	40c00000 	.word	0x40c00000
 8001a50:	40b40000 	.word	0x40b40000
 8001a54:	00000000 	.word	0x00000000

08001a58 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b08e      	sub	sp, #56	; 0x38
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double var3;
	double pressure;
	double pressure_min = 30000.0;
 8001a62:	a3d9      	add	r3, pc, #868	; (adr r3, 8001dc8 <compensate_pressure+0x370>)
 8001a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a68:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double pressure_max = 110000.0;
 8001a6c:	a3d8      	add	r3, pc, #864	; (adr r3, 8001dd0 <compensate_pressure+0x378>)
 8001a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a72:	e9c7 2308 	strd	r2, r3, [r7, #32]

	var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd5a 	bl	8000534 <__aeabi_i2d>
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a88:	f7fe fee8 	bl	800085c <__aeabi_ddiv>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	4bc1      	ldr	r3, [pc, #772]	; (8001da0 <compensate_pressure+0x348>)
 8001a9a:	f7fe fbfd 	bl	8000298 <__aeabi_dsub>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 8001aa6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001aaa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aae:	f7fe fdab 	bl	8000608 <__aeabi_dmul>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4614      	mov	r4, r2
 8001ab8:	461d      	mov	r5, r3
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fd37 	bl	8000534 <__aeabi_i2d>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4620      	mov	r0, r4
 8001acc:	4629      	mov	r1, r5
 8001ace:	f7fe fd9b 	bl	8000608 <__aeabi_dmul>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	4bb1      	ldr	r3, [pc, #708]	; (8001da4 <compensate_pressure+0x34c>)
 8001ae0:	f7fe febc 	bl	800085c <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fd1e 	bl	8000534 <__aeabi_i2d>
 8001af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001afc:	f7fe fd84 	bl	8000608 <__aeabi_dmul>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	f7fe fbc6 	bl	800029c <__adddf3>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b18:	f7fe fbc0 	bl	800029c <__adddf3>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	4b9f      	ldr	r3, [pc, #636]	; (8001da8 <compensate_pressure+0x350>)
 8001b2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b2e:	f7fe fe95 	bl	800085c <__aeabi_ddiv>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4614      	mov	r4, r2
 8001b38:	461d      	mov	r5, r3
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fcf7 	bl	8000534 <__aeabi_i2d>
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	4b98      	ldr	r3, [pc, #608]	; (8001dac <compensate_pressure+0x354>)
 8001b4c:	f7fe fd5c 	bl	8000608 <__aeabi_dmul>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4620      	mov	r0, r4
 8001b56:	4629      	mov	r1, r5
 8001b58:	f7fe fba0 	bl	800029c <__adddf3>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe fce2 	bl	8000534 <__aeabi_i2d>
 8001b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b74:	f7fe fd48 	bl	8000608 <__aeabi_dmul>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4610      	mov	r0, r2
 8001b7e:	4619      	mov	r1, r3
 8001b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b84:	f7fe fd40 	bl	8000608 <__aeabi_dmul>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	4b86      	ldr	r3, [pc, #536]	; (8001db0 <compensate_pressure+0x358>)
 8001b96:	f7fe fe61 	bl	800085c <__aeabi_ddiv>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7fe fcc3 	bl	8000534 <__aeabi_i2d>
 8001bae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb2:	f7fe fd29 	bl	8000608 <__aeabi_dmul>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4610      	mov	r0, r2
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bc2:	f7fe fb6b 	bl	800029c <__adddf3>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	4b77      	ldr	r3, [pc, #476]	; (8001db0 <compensate_pressure+0x358>)
 8001bd4:	f7fe fe42 	bl	800085c <__aeabi_ddiv>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	4b6f      	ldr	r3, [pc, #444]	; (8001da4 <compensate_pressure+0x34c>)
 8001be6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bea:	f7fe fe37 	bl	800085c <__aeabi_ddiv>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4610      	mov	r0, r2
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	4b6e      	ldr	r3, [pc, #440]	; (8001db4 <compensate_pressure+0x35c>)
 8001bfc:	f7fe fb4e 	bl	800029c <__adddf3>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4614      	mov	r4, r2
 8001c06:	461d      	mov	r5, r3
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	88db      	ldrh	r3, [r3, #6]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7fe fc81 	bl	8000514 <__aeabi_ui2d>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4620      	mov	r0, r4
 8001c18:	4629      	mov	r1, r5
 8001c1a:	f7fe fcf5 	bl	8000608 <__aeabi_dmul>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* avoid exception caused by division by zero */
	if (var1) {
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c32:	f7fe ff51 	bl	8000ad8 <__aeabi_dcmpeq>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f040 80cd 	bne.w	8001dd8 <compensate_pressure+0x380>
		pressure = 1048576.0 - (double) uncomp_data->pressure;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fc66 	bl	8000514 <__aeabi_ui2d>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	f04f 0000 	mov.w	r0, #0
 8001c50:	4959      	ldr	r1, [pc, #356]	; (8001db8 <compensate_pressure+0x360>)
 8001c52:	f7fe fb21 	bl	8000298 <__aeabi_dsub>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	4b56      	ldr	r3, [pc, #344]	; (8001dbc <compensate_pressure+0x364>)
 8001c64:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c68:	f7fe fdf8 	bl	800085c <__aeabi_ddiv>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c74:	f7fe fb10 	bl	8000298 <__aeabi_dsub>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	a345      	add	r3, pc, #276	; (adr r3, 8001d98 <compensate_pressure+0x340>)
 8001c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c86:	f7fe fcbf 	bl	8000608 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c96:	f7fe fde1 	bl	800085c <__aeabi_ddiv>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fc43 	bl	8000534 <__aeabi_i2d>
 8001cae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cb2:	f7fe fca9 	bl	8000608 <__aeabi_dmul>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4610      	mov	r0, r2
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cc2:	f7fe fca1 	bl	8000608 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	4b3b      	ldr	r3, [pc, #236]	; (8001dc0 <compensate_pressure+0x368>)
 8001cd4:	f7fe fdc2 	bl	800085c <__aeabi_ddiv>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	e9c7 2306 	strd	r2, r3, [r7, #24]
		var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe fc24 	bl	8000534 <__aeabi_i2d>
 8001cec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cf0:	f7fe fc8a 	bl	8000608 <__aeabi_dmul>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	4b28      	ldr	r3, [pc, #160]	; (8001da4 <compensate_pressure+0x34c>)
 8001d02:	f7fe fdab 	bl	800085c <__aeabi_ddiv>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	e9c7 2304 	strd	r2, r3, [r7, #16]
		pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 8001d0e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d12:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d16:	f7fe fac1 	bl	800029c <__adddf3>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	4614      	mov	r4, r2
 8001d20:	461d      	mov	r5, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7fe fc03 	bl	8000534 <__aeabi_i2d>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	4620      	mov	r0, r4
 8001d34:	4629      	mov	r1, r5
 8001d36:	f7fe fab1 	bl	800029c <__adddf3>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	f04f 0200 	mov.w	r2, #0
 8001d46:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <compensate_pressure+0x36c>)
 8001d48:	f7fe fd88 	bl	800085c <__aeabi_ddiv>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d54:	f7fe faa2 	bl	800029c <__adddf3>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		if (pressure < pressure_min)
 8001d60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d64:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d68:	f7fe fec0 	bl	8000aec <__aeabi_dcmplt>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d004      	beq.n	8001d7c <compensate_pressure+0x324>
			pressure = pressure_min;
 8001d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d76:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d7a:	e031      	b.n	8001de0 <compensate_pressure+0x388>
		else if (pressure > pressure_max)
 8001d7c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d80:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d84:	f7fe fed0 	bl	8000b28 <__aeabi_dcmpgt>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d028      	beq.n	8001de0 <compensate_pressure+0x388>
			pressure = pressure_max;
 8001d8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d92:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d96:	e023      	b.n	8001de0 <compensate_pressure+0x388>
 8001d98:	00000000 	.word	0x00000000
 8001d9c:	40b86a00 	.word	0x40b86a00
 8001da0:	40ef4000 	.word	0x40ef4000
 8001da4:	40e00000 	.word	0x40e00000
 8001da8:	40100000 	.word	0x40100000
 8001dac:	40f00000 	.word	0x40f00000
 8001db0:	41200000 	.word	0x41200000
 8001db4:	3ff00000 	.word	0x3ff00000
 8001db8:	41300000 	.word	0x41300000
 8001dbc:	40b00000 	.word	0x40b00000
 8001dc0:	41e00000 	.word	0x41e00000
 8001dc4:	40300000 	.word	0x40300000
 8001dc8:	00000000 	.word	0x00000000
 8001dcc:	40dd4c00 	.word	0x40dd4c00
 8001dd0:	00000000 	.word	0x00000000
 8001dd4:	40fadb00 	.word	0x40fadb00
	} else { /* Invalid case */
		pressure = pressure_min;
 8001dd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ddc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	return pressure;
 8001de0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001de4:	ec43 2b17 	vmov	d7, r2, r3
}
 8001de8:	eeb0 0a47 	vmov.f32	s0, s14
 8001dec:	eef0 0a67 	vmov.f32	s1, s15
 8001df0:	3738      	adds	r7, #56	; 0x38
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bdb0      	pop	{r4, r5, r7, pc}
 8001df6:	bf00      	nop

08001df8 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001df8:	b5b0      	push	{r4, r5, r7, lr}
 8001dfa:	b094      	sub	sp, #80	; 0x50
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
	double humidity;
	double humidity_min = 0.0;
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double humidity_max = 100.0;
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	4b81      	ldr	r3, [pc, #516]	; (8002018 <compensate_humidity+0x220>)
 8001e14:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double var3;
	double var4;
	double var5;
	double var6;

	var1 = ((double)calib_data->t_fine) - 76800.0;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe fb89 	bl	8000534 <__aeabi_i2d>
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b7d      	ldr	r3, [pc, #500]	; (800201c <compensate_humidity+0x224>)
 8001e28:	f7fe fa36 	bl	8000298 <__aeabi_dsub>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fb7a 	bl	8000534 <__aeabi_i2d>
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	4b76      	ldr	r3, [pc, #472]	; (8002020 <compensate_humidity+0x228>)
 8001e46:	f7fe fbdf 	bl	8000608 <__aeabi_dmul>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4614      	mov	r4, r2
 8001e50:	461d      	mov	r5, r3
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe fb6b 	bl	8000534 <__aeabi_i2d>
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	4b70      	ldr	r3, [pc, #448]	; (8002024 <compensate_humidity+0x22c>)
 8001e64:	f7fe fcfa 	bl	800085c <__aeabi_ddiv>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	4619      	mov	r1, r3
 8001e70:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001e74:	f7fe fbc8 	bl	8000608 <__aeabi_dmul>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4620      	mov	r0, r4
 8001e7e:	4629      	mov	r1, r5
 8001e80:	f7fe fa0c 	bl	800029c <__adddf3>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = uncomp_data->humidity - var2;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fb3f 	bl	8000514 <__aeabi_ui2d>
 8001e96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e9a:	f7fe f9fd 	bl	8000298 <__aeabi_dsub>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var4 = ((double)calib_data->dig_H2) / 65536.0;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe fb41 	bl	8000534 <__aeabi_i2d>
 8001eb2:	f04f 0200 	mov.w	r2, #0
 8001eb6:	4b5c      	ldr	r3, [pc, #368]	; (8002028 <compensate_humidity+0x230>)
 8001eb8:	f7fe fcd0 	bl	800085c <__aeabi_ddiv>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	7f1b      	ldrb	r3, [r3, #28]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe fb23 	bl	8000514 <__aeabi_ui2d>
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	4b56      	ldr	r3, [pc, #344]	; (800202c <compensate_humidity+0x234>)
 8001ed4:	f7fe fcc2 	bl	800085c <__aeabi_ddiv>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ee4:	f7fe fb90 	bl	8000608 <__aeabi_dmul>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	460b      	mov	r3, r1
 8001eec:	4610      	mov	r0, r2
 8001eee:	4619      	mov	r1, r3
 8001ef0:	f04f 0200 	mov.w	r2, #0
 8001ef4:	4b4e      	ldr	r3, [pc, #312]	; (8002030 <compensate_humidity+0x238>)
 8001ef6:	f7fe f9d1 	bl	800029c <__adddf3>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fb13 	bl	8000534 <__aeabi_i2d>
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	4b46      	ldr	r3, [pc, #280]	; (800202c <compensate_humidity+0x234>)
 8001f14:	f7fe fca2 	bl	800085c <__aeabi_ddiv>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001f24:	f7fe fb70 	bl	8000608 <__aeabi_dmul>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f34:	f7fe fb68 	bl	8000608 <__aeabi_dmul>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	4b3a      	ldr	r3, [pc, #232]	; (8002030 <compensate_humidity+0x238>)
 8001f46:	f7fe f9a9 	bl	800029c <__adddf3>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var6 = var3 * var4 * (var5 * var6);
 8001f52:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f56:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f5a:	f7fe fb55 	bl	8000608 <__aeabi_dmul>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4614      	mov	r4, r2
 8001f64:	461d      	mov	r5, r3
 8001f66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f6e:	f7fe fb4b 	bl	8000608 <__aeabi_dmul>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	4620      	mov	r0, r4
 8001f78:	4629      	mov	r1, r5
 8001f7a:	f7fe fb45 	bl	8000608 <__aeabi_dmul>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	e9c7 2302 	strd	r2, r3, [r7, #8]
	humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	7e1b      	ldrb	r3, [r3, #24]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fac2 	bl	8000514 <__aeabi_ui2d>
 8001f90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f94:	f7fe fb38 	bl	8000608 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	4b23      	ldr	r3, [pc, #140]	; (8002034 <compensate_humidity+0x23c>)
 8001fa6:	f7fe fc59 	bl	800085c <__aeabi_ddiv>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	f04f 0000 	mov.w	r0, #0
 8001fb2:	491f      	ldr	r1, [pc, #124]	; (8002030 <compensate_humidity+0x238>)
 8001fb4:	f7fe f970 	bl	8000298 <__aeabi_dsub>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fc0:	f7fe fb22 	bl	8000608 <__aeabi_dmul>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if (humidity > humidity_max)
 8001fcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fd0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001fd4:	f7fe fda8 	bl	8000b28 <__aeabi_dcmpgt>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d004      	beq.n	8001fe8 <compensate_humidity+0x1f0>
		humidity = humidity_max;
 8001fde:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fe2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001fe6:	e00c      	b.n	8002002 <compensate_humidity+0x20a>
	else if (humidity < humidity_min)
 8001fe8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fec:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001ff0:	f7fe fd7c 	bl	8000aec <__aeabi_dcmplt>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <compensate_humidity+0x20a>
		humidity = humidity_min;
 8001ffa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ffe:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	return humidity;
 8002002:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002006:	ec43 2b17 	vmov	d7, r2, r3
}
 800200a:	eeb0 0a47 	vmov.f32	s0, s14
 800200e:	eef0 0a67 	vmov.f32	s1, s15
 8002012:	3750      	adds	r7, #80	; 0x50
 8002014:	46bd      	mov	sp, r7
 8002016:	bdb0      	pop	{r4, r5, r7, pc}
 8002018:	40590000 	.word	0x40590000
 800201c:	40f2c000 	.word	0x40f2c000
 8002020:	40500000 	.word	0x40500000
 8002024:	40d00000 	.word	0x40d00000
 8002028:	40f00000 	.word	0x40f00000
 800202c:	41900000 	.word	0x41900000
 8002030:	3ff00000 	.word	0x3ff00000
 8002034:	41200000 	.word	0x41200000

08002038 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08a      	sub	sp, #40	; 0x28
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002040:	2388      	movs	r3, #136	; 0x88
 8002042:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	f107 0310 	add.w	r3, r7, #16
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
 8002058:	611a      	str	r2, [r3, #16]
 800205a:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800205c:	f107 010c 	add.w	r1, r7, #12
 8002060:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	221a      	movs	r2, #26
 8002068:	f7fe ffbf 	bl	8000fea <bme280_get_regs>
 800206c:	4603      	mov	r3, r0
 800206e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 8002072:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002076:	2b00      	cmp	r3, #0
 8002078:	d11d      	bne.n	80020b6 <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800207a:	f107 030c 	add.w	r3, r7, #12
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	4618      	mov	r0, r3
 8002082:	f000 f84a 	bl	800211a <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002086:	23e1      	movs	r3, #225	; 0xe1
 8002088:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800208c:	f107 010c 	add.w	r1, r7, #12
 8002090:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2207      	movs	r2, #7
 8002098:	f7fe ffa7 	bl	8000fea <bme280_get_regs>
 800209c:	4603      	mov	r3, r0
 800209e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 80020a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d105      	bne.n	80020b6 <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80020aa:	f107 030c 	add.w	r3, r7, #12
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f000 f8e2 	bl	800227a <parse_humidity_calib_data>
		}
	}

	return rslt;
 80020b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3728      	adds	r7, #40	; 0x28
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b087      	sub	sp, #28
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80020d0:	2301      	movs	r3, #1
 80020d2:	75fb      	strb	r3, [r7, #23]
 80020d4:	e016      	b.n	8002104 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80020d6:	7dfb      	ldrb	r3, [r7, #23]
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	441a      	add	r2, r3
 80020dc:	7dfb      	ldrb	r3, [r7, #23]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	3b01      	subs	r3, #1
 80020e2:	68b9      	ldr	r1, [r7, #8]
 80020e4:	440b      	add	r3, r1
 80020e6:	7812      	ldrb	r2, [r2, #0]
 80020e8:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	441a      	add	r2, r3
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4619      	mov	r1, r3
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	440b      	add	r3, r1
 80020fa:	7812      	ldrb	r2, [r2, #0]
 80020fc:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 80020fe:	7dfb      	ldrb	r3, [r7, #23]
 8002100:	3301      	adds	r3, #1
 8002102:	75fb      	strb	r3, [r7, #23]
 8002104:	7dfa      	ldrb	r2, [r7, #23]
 8002106:	78fb      	ldrb	r3, [r7, #3]
 8002108:	429a      	cmp	r2, r3
 800210a:	d3e4      	bcc.n	80020d6 <interleave_reg_addr+0x14>
	}
}
 800210c:	bf00      	nop
 800210e:	bf00      	nop
 8002110:	371c      	adds	r7, #28
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800211a:	b480      	push	{r7}
 800211c:	b085      	sub	sp, #20
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
 8002122:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	3310      	adds	r3, #16
 8002128:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3301      	adds	r3, #1
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21a      	sxth	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	b21b      	sxth	r3, r3
 800213a:	4313      	orrs	r3, r2
 800213c:	b21b      	sxth	r3, r3
 800213e:	b29a      	uxth	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3303      	adds	r3, #3
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	021b      	lsls	r3, r3, #8
 800214c:	b21a      	sxth	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3302      	adds	r3, #2
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	b21b      	sxth	r3, r3
 8002156:	4313      	orrs	r3, r2
 8002158:	b21a      	sxth	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3305      	adds	r3, #5
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	021b      	lsls	r3, r3, #8
 8002166:	b21a      	sxth	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3304      	adds	r3, #4
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b21b      	sxth	r3, r3
 8002170:	4313      	orrs	r3, r2
 8002172:	b21a      	sxth	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3307      	adds	r3, #7
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	b21a      	sxth	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3306      	adds	r3, #6
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	b21b      	sxth	r3, r3
 800218a:	4313      	orrs	r3, r2
 800218c:	b21b      	sxth	r3, r3
 800218e:	b29a      	uxth	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3309      	adds	r3, #9
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	021b      	lsls	r3, r3, #8
 800219c:	b21a      	sxth	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3308      	adds	r3, #8
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	4313      	orrs	r3, r2
 80021a8:	b21a      	sxth	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	330b      	adds	r3, #11
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	330a      	adds	r3, #10
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	b21b      	sxth	r3, r3
 80021c0:	4313      	orrs	r3, r2
 80021c2:	b21a      	sxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	330d      	adds	r3, #13
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	021b      	lsls	r3, r3, #8
 80021d0:	b21a      	sxth	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	330c      	adds	r3, #12
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	b21b      	sxth	r3, r3
 80021da:	4313      	orrs	r3, r2
 80021dc:	b21a      	sxth	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	330f      	adds	r3, #15
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	b21a      	sxth	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	330e      	adds	r3, #14
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	b21b      	sxth	r3, r3
 80021f4:	4313      	orrs	r3, r2
 80021f6:	b21a      	sxth	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3311      	adds	r3, #17
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	b21a      	sxth	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3310      	adds	r3, #16
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b21b      	sxth	r3, r3
 800220e:	4313      	orrs	r3, r2
 8002210:	b21a      	sxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3313      	adds	r3, #19
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	b21a      	sxth	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3312      	adds	r3, #18
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	b21b      	sxth	r3, r3
 8002228:	4313      	orrs	r3, r2
 800222a:	b21a      	sxth	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3315      	adds	r3, #21
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	b21a      	sxth	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3314      	adds	r3, #20
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	b21b      	sxth	r3, r3
 8002242:	4313      	orrs	r3, r2
 8002244:	b21a      	sxth	r2, r3
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3317      	adds	r3, #23
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	021b      	lsls	r3, r3, #8
 8002252:	b21a      	sxth	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3316      	adds	r3, #22
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	b21b      	sxth	r3, r3
 800225c:	4313      	orrs	r3, r2
 800225e:	b21a      	sxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3319      	adds	r3, #25
 8002268:	781a      	ldrb	r2, [r3, #0]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	761a      	strb	r2, [r3, #24]

}
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800227a:	b480      	push	{r7}
 800227c:	b087      	sub	sp, #28
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	3310      	adds	r3, #16
 8002288:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3301      	adds	r3, #1
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	b21a      	sxth	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	b21b      	sxth	r3, r3
 800229a:	4313      	orrs	r3, r2
 800229c:	b21a      	sxth	r2, r3
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	3302      	adds	r3, #2
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3303      	adds	r3, #3
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	011b      	lsls	r3, r3, #4
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3304      	adds	r3, #4
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	b21b      	sxth	r3, r3
 80022c4:	f003 030f 	and.w	r3, r3, #15
 80022c8:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80022ca:	8a7a      	ldrh	r2, [r7, #18]
 80022cc:	8a3b      	ldrh	r3, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	b21a      	sxth	r2, r3
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3305      	adds	r3, #5
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	b25b      	sxtb	r3, r3
 80022de:	b29b      	uxth	r3, r3
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3304      	adds	r3, #4
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	091b      	lsrs	r3, r3, #4
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80022f2:	89fa      	ldrh	r2, [r7, #14]
 80022f4:	89bb      	ldrh	r3, [r7, #12]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	b21a      	sxth	r2, r3
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3306      	adds	r3, #6
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	b25a      	sxtb	r2, r3
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 800230c:	bf00      	nop
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	460a      	mov	r2, r1
 8002322:	71fb      	strb	r3, [r7, #7]
 8002324:	4613      	mov	r3, r2
 8002326:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 800232c:	79fa      	ldrb	r2, [r7, #7]
 800232e:	79bb      	ldrb	r3, [r7, #6]
 8002330:	4013      	ands	r3, r2
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002338:	2301      	movs	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
 800233c:	e001      	b.n	8002342 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800233e:	2300      	movs	r3, #0
 8002340:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002342:	7bfb      	ldrb	r3, [r7, #15]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00b      	beq.n	8002376 <null_ptr_check+0x26>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <null_ptr_check+0x26>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <null_ptr_check+0x26>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002376:	23ff      	movs	r3, #255	; 0xff
 8002378:	73fb      	strb	r3, [r7, #15]
 800237a:	e001      	b.n	8002380 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 800237c:	2300      	movs	r3, #0
 800237e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8002380:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <time_i2c_read_single>:
	HAL_I2C_Mem_Write(&hi2c1, device_address<<1, start_register_address, 1, data_array, data_length, 1000);
}

/*function to read one byte of data from register_address on ds3231*/
void time_i2c_read_single(uint8_t device_address, uint8_t register_address, uint8_t *data_byte)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af04      	add	r7, sp, #16
 8002396:	4603      	mov	r3, r0
 8002398:	603a      	str	r2, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
 800239c:	460b      	mov	r3, r1
 800239e:	71bb      	strb	r3, [r7, #6]
	//HAL_I2C_Mem_Read(&hi2c3, (uint16_t)device_address<<1,register_address, 1, data_byte, 1, 1000);
	HAL_I2C_Mem_Read(&hi2c1, device_address<<1,register_address, 1, data_byte, 1, 1000);
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	b299      	uxth	r1, r3
 80023a8:	79bb      	ldrb	r3, [r7, #6]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023b0:	9302      	str	r3, [sp, #8]
 80023b2:	2301      	movs	r3, #1
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	2301      	movs	r3, #1
 80023bc:	4803      	ldr	r0, [pc, #12]	; (80023cc <time_i2c_read_single+0x3c>)
 80023be:	f003 f96d 	bl	800569c <HAL_I2C_Mem_Read>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000240 	.word	0x20000240

080023d0 <time_i2c_read_multi>:

/*function to read an array of data from device_address*/
void time_i2c_read_multi(uint8_t device_address, uint8_t start_register_address, uint8_t *data_array, uint8_t data_length)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af04      	add	r7, sp, #16
 80023d6:	603a      	str	r2, [r7, #0]
 80023d8:	461a      	mov	r2, r3
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
 80023de:	460b      	mov	r3, r1
 80023e0:	71bb      	strb	r3, [r7, #6]
 80023e2:	4613      	mov	r3, r2
 80023e4:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)device_address<<1,start_register_address, 1, data_array, data_length, 1000);
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	b299      	uxth	r1, r3
 80023ee:	79bb      	ldrb	r3, [r7, #6]
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	797b      	ldrb	r3, [r7, #5]
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023fa:	9002      	str	r0, [sp, #8]
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	2301      	movs	r3, #1
 8002404:	4803      	ldr	r0, [pc, #12]	; (8002414 <time_i2c_read_multi+0x44>)
 8002406:	f003 f949 	bl	800569c <HAL_I2C_Mem_Read>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000240 	.word	0x20000240

08002418 <ds3231_read>:
  }
}

/*function to read internal registers of ds3231, one register at a time or an array of registers*/
uint8_t ds3231_read(uint8_t option, uint8_t *data_array)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	6039      	str	r1, [r7, #0]
 8002422:	71fb      	strb	r3, [r7, #7]
  switch (option)
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	2b0e      	cmp	r3, #14
 8002428:	f200 80ac 	bhi.w	8002584 <ds3231_read+0x16c>
 800242c:	a201      	add	r2, pc, #4	; (adr r2, 8002434 <ds3231_read+0x1c>)
 800242e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002432:	bf00      	nop
 8002434:	08002471 	.word	0x08002471
 8002438:	0800248d 	.word	0x0800248d
 800243c:	080024a9 	.word	0x080024a9
 8002440:	080024c5 	.word	0x080024c5
 8002444:	080024e1 	.word	0x080024e1
 8002448:	080024fd 	.word	0x080024fd
 800244c:	08002519 	.word	0x08002519
 8002450:	08002535 	.word	0x08002535
 8002454:	08002549 	.word	0x08002549
 8002458:	0800255d 	.word	0x0800255d
 800245c:	08002585 	.word	0x08002585
 8002460:	08002585 	.word	0x08002585
 8002464:	08002585 	.word	0x08002585
 8002468:	08002585 	.word	0x08002585
 800246c:	0800256f 	.word	0x0800256f
  {
    case SECOND:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_SECONDS, &register_current_value);
 8002470:	4a48      	ldr	r2, [pc, #288]	; (8002594 <ds3231_read+0x17c>)
 8002472:	2100      	movs	r1, #0
 8002474:	2068      	movs	r0, #104	; 0x68
 8002476:	f7ff ff8b 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 800247a:	4b46      	ldr	r3, [pc, #280]	; (8002594 <ds3231_read+0x17c>)
 800247c:	781a      	ldrb	r2, [r3, #0]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 8002482:	2101      	movs	r1, #1
 8002484:	6838      	ldr	r0, [r7, #0]
 8002486:	f000 f887 	bl	8002598 <BCD_to_HEX>
      break;
 800248a:	e07d      	b.n	8002588 <ds3231_read+0x170>
    case MINUTE:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_MINUTES, &register_current_value);
 800248c:	4a41      	ldr	r2, [pc, #260]	; (8002594 <ds3231_read+0x17c>)
 800248e:	2101      	movs	r1, #1
 8002490:	2068      	movs	r0, #104	; 0x68
 8002492:	f7ff ff7d 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002496:	4b3f      	ldr	r3, [pc, #252]	; (8002594 <ds3231_read+0x17c>)
 8002498:	781a      	ldrb	r2, [r3, #0]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800249e:	2101      	movs	r1, #1
 80024a0:	6838      	ldr	r0, [r7, #0]
 80024a2:	f000 f879 	bl	8002598 <BCD_to_HEX>
      break;
 80024a6:	e06f      	b.n	8002588 <ds3231_read+0x170>
    case HOUR:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_HOURS, &register_current_value);
 80024a8:	4a3a      	ldr	r2, [pc, #232]	; (8002594 <ds3231_read+0x17c>)
 80024aa:	2102      	movs	r1, #2
 80024ac:	2068      	movs	r0, #104	; 0x68
 80024ae:	f7ff ff6f 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024b2:	4b38      	ldr	r3, [pc, #224]	; (8002594 <ds3231_read+0x17c>)
 80024b4:	781a      	ldrb	r2, [r3, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024ba:	2101      	movs	r1, #1
 80024bc:	6838      	ldr	r0, [r7, #0]
 80024be:	f000 f86b 	bl	8002598 <BCD_to_HEX>
      break;
 80024c2:	e061      	b.n	8002588 <ds3231_read+0x170>
    case DAY_OF_WEEK:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_DAY_OF_WEEK, &register_current_value);
 80024c4:	4a33      	ldr	r2, [pc, #204]	; (8002594 <ds3231_read+0x17c>)
 80024c6:	2103      	movs	r1, #3
 80024c8:	2068      	movs	r0, #104	; 0x68
 80024ca:	f7ff ff61 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024ce:	4b31      	ldr	r3, [pc, #196]	; (8002594 <ds3231_read+0x17c>)
 80024d0:	781a      	ldrb	r2, [r3, #0]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024d6:	2101      	movs	r1, #1
 80024d8:	6838      	ldr	r0, [r7, #0]
 80024da:	f000 f85d 	bl	8002598 <BCD_to_HEX>
      break;
 80024de:	e053      	b.n	8002588 <ds3231_read+0x170>
    case DATE:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_DATE, &register_current_value);
 80024e0:	4a2c      	ldr	r2, [pc, #176]	; (8002594 <ds3231_read+0x17c>)
 80024e2:	2104      	movs	r1, #4
 80024e4:	2068      	movs	r0, #104	; 0x68
 80024e6:	f7ff ff53 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024ea:	4b2a      	ldr	r3, [pc, #168]	; (8002594 <ds3231_read+0x17c>)
 80024ec:	781a      	ldrb	r2, [r3, #0]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024f2:	2101      	movs	r1, #1
 80024f4:	6838      	ldr	r0, [r7, #0]
 80024f6:	f000 f84f 	bl	8002598 <BCD_to_HEX>
      break;
 80024fa:	e045      	b.n	8002588 <ds3231_read+0x170>
    case MONTH:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_MONTH, &register_current_value);
 80024fc:	4a25      	ldr	r2, [pc, #148]	; (8002594 <ds3231_read+0x17c>)
 80024fe:	2105      	movs	r1, #5
 8002500:	2068      	movs	r0, #104	; 0x68
 8002502:	f7ff ff45 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002506:	4b23      	ldr	r3, [pc, #140]	; (8002594 <ds3231_read+0x17c>)
 8002508:	781a      	ldrb	r2, [r3, #0]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800250e:	2101      	movs	r1, #1
 8002510:	6838      	ldr	r0, [r7, #0]
 8002512:	f000 f841 	bl	8002598 <BCD_to_HEX>
      break;
 8002516:	e037      	b.n	8002588 <ds3231_read+0x170>
    case YEAR:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_YEAR, &register_current_value);
 8002518:	4a1e      	ldr	r2, [pc, #120]	; (8002594 <ds3231_read+0x17c>)
 800251a:	2106      	movs	r1, #6
 800251c:	2068      	movs	r0, #104	; 0x68
 800251e:	f7ff ff37 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002522:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <ds3231_read+0x17c>)
 8002524:	781a      	ldrb	r2, [r3, #0]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800252a:	2101      	movs	r1, #1
 800252c:	6838      	ldr	r0, [r7, #0]
 800252e:	f000 f833 	bl	8002598 <BCD_to_HEX>
      break;
 8002532:	e029      	b.n	8002588 <ds3231_read+0x170>
    case CONTROL:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_CONTROL, &register_current_value);
 8002534:	4a17      	ldr	r2, [pc, #92]	; (8002594 <ds3231_read+0x17c>)
 8002536:	210e      	movs	r1, #14
 8002538:	2068      	movs	r0, #104	; 0x68
 800253a:	f7ff ff29 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 800253e:	4b15      	ldr	r3, [pc, #84]	; (8002594 <ds3231_read+0x17c>)
 8002540:	781a      	ldrb	r2, [r3, #0]
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	701a      	strb	r2, [r3, #0]
      break;
 8002546:	e01f      	b.n	8002588 <ds3231_read+0x170>
    case CONTROL_STATUS:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_CONTROL_STATUS, &register_current_value);
 8002548:	4a12      	ldr	r2, [pc, #72]	; (8002594 <ds3231_read+0x17c>)
 800254a:	210f      	movs	r1, #15
 800254c:	2068      	movs	r0, #104	; 0x68
 800254e:	f7ff ff1f 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <ds3231_read+0x17c>)
 8002554:	781a      	ldrb	r2, [r3, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	701a      	strb	r2, [r3, #0]
      break;
 800255a:	e015      	b.n	8002588 <ds3231_read+0x170>
    case AGING_OFFSET:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_AGING_OFFSET, &register_current_value);
 800255c:	4a0d      	ldr	r2, [pc, #52]	; (8002594 <ds3231_read+0x17c>)
 800255e:	2110      	movs	r1, #16
 8002560:	2068      	movs	r0, #104	; 0x68
 8002562:	f7ff ff15 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002566:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <ds3231_read+0x17c>)
 8002568:	781a      	ldrb	r2, [r3, #0]
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	701a      	strb	r2, [r3, #0]
    case TIME:
      time_i2c_read_multi(DS3231_I2C_ADDRESS, DS3231_REGISTER_SECONDS, data_array, 7);
 800256e:	2307      	movs	r3, #7
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	2100      	movs	r1, #0
 8002574:	2068      	movs	r0, #104	; 0x68
 8002576:	f7ff ff2b 	bl	80023d0 <time_i2c_read_multi>
      BCD_to_HEX(data_array, 7);
 800257a:	2107      	movs	r1, #7
 800257c:	6838      	ldr	r0, [r7, #0]
 800257e:	f000 f80b 	bl	8002598 <BCD_to_HEX>
      break;
 8002582:	e001      	b.n	8002588 <ds3231_read+0x170>
    default:
      return OPERATION_FAILED;
 8002584:	2300      	movs	r3, #0
 8002586:	e000      	b.n	800258a <ds3231_read+0x172>
  }
  return OPERATION_DONE;
 8002588:	2301      	movs	r3, #1
}
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200001f4 	.word	0x200001f4

08002598 <BCD_to_HEX>:
  }
}

/*internal function related to this file and not accessible from outside*/
static void BCD_to_HEX(uint8_t *data_array, uint8_t array_length)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	460b      	mov	r3, r1
 80025a2:	70fb      	strb	r3, [r7, #3]
  for (int8_t index = (array_length - 1); index >= 0; index--)
 80025a4:	78fb      	ldrb	r3, [r7, #3]
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	e028      	b.n	8002600 <BCD_to_HEX+0x68>
  {
    data_array[index] = ((data_array[index] >> 4) << 1) + ((data_array[index] >> 4) << 3) + (data_array[index] & 0X0F);
 80025ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	4413      	add	r3, r2
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c4:	6879      	ldr	r1, [r7, #4]
 80025c6:	440b      	add	r3, r1
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	091b      	lsrs	r3, r3, #4
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	b2d9      	uxtb	r1, r3
 80025d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	f003 030f 	and.w	r3, r3, #15
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	4403      	add	r3, r0
 80025ee:	440a      	add	r2, r1
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	701a      	strb	r2, [r3, #0]
  for (int8_t index = (array_length - 1); index >= 0; index--)
 80025f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	3b01      	subs	r3, #1
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	dad2      	bge.n	80025ae <BCD_to_HEX+0x16>
  }
}
 8002608:	bf00      	nop
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
	...

08002618 <user_i2c_read>:
int8_t init_bme280(void);
void bme280_measure(void);

//----------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af02      	add	r7, sp, #8
 800261e:	603a      	str	r2, [r7, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
 8002626:	460b      	mov	r3, r1
 8002628:	71bb      	strb	r3, [r7, #6]
 800262a:	4613      	mov	r3, r2
 800262c:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	b29b      	uxth	r3, r3
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	b299      	uxth	r1, r3
 8002636:	1dba      	adds	r2, r7, #6
 8002638:	230a      	movs	r3, #10
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	2301      	movs	r3, #1
 800263e:	4811      	ldr	r0, [pc, #68]	; (8002684 <user_i2c_read+0x6c>)
 8002640:	f002 fd08 	bl	8005054 <HAL_I2C_Master_Transmit>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d002      	beq.n	8002650 <user_i2c_read+0x38>
 800264a:	f04f 33ff 	mov.w	r3, #4294967295
 800264e:	e014      	b.n	800267a <user_i2c_read+0x62>
	if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	b21b      	sxth	r3, r3
 8002656:	f043 0301 	orr.w	r3, r3, #1
 800265a:	b21b      	sxth	r3, r3
 800265c:	b299      	uxth	r1, r3
 800265e:	88bb      	ldrh	r3, [r7, #4]
 8002660:	220a      	movs	r2, #10
 8002662:	9200      	str	r2, [sp, #0]
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	4807      	ldr	r0, [pc, #28]	; (8002684 <user_i2c_read+0x6c>)
 8002668:	f002 fdf2 	bl	8005250 <HAL_I2C_Master_Receive>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d002      	beq.n	8002678 <user_i2c_read+0x60>
 8002672:	f04f 33ff 	mov.w	r3, #4294967295
 8002676:	e000      	b.n	800267a <user_i2c_read+0x62>

	return 0;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000240 	.word	0x20000240

08002688 <user_delay_ms>:
//----------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	HAL_Delay(period);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f001 fb57 	bl	8003d44 <HAL_Delay>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <user_i2c_write>:
//----------------------------------------------------------------------------------------
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af02      	add	r7, sp, #8
 80026a6:	603a      	str	r2, [r7, #0]
 80026a8:	461a      	mov	r2, r3
 80026aa:	4603      	mov	r3, r0
 80026ac:	71fb      	strb	r3, [r7, #7]
 80026ae:	460b      	mov	r3, r1
 80026b0:	71bb      	strb	r3, [r7, #6]
 80026b2:	4613      	mov	r3, r2
 80026b4:	80bb      	strh	r3, [r7, #4]
	int8_t *buf;
	buf = malloc(len +1);
 80026b6:	88bb      	ldrh	r3, [r7, #4]
 80026b8:	3301      	adds	r3, #1
 80026ba:	4618      	mov	r0, r3
 80026bc:	f005 ffbe 	bl	800863c <malloc>
 80026c0:	4603      	mov	r3, r0
 80026c2:	60fb      	str	r3, [r7, #12]
	buf[0] = reg_addr;
 80026c4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	701a      	strb	r2, [r3, #0]
	memcpy(buf +1, data, len);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	3301      	adds	r3, #1
 80026d0:	88ba      	ldrh	r2, [r7, #4]
 80026d2:	6839      	ldr	r1, [r7, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f006 fe96 	bl	8009406 <memcpy>

	if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	b29b      	uxth	r3, r3
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	b299      	uxth	r1, r3
 80026e2:	88bb      	ldrh	r3, [r7, #4]
 80026e4:	3301      	adds	r3, #1
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	f04f 32ff 	mov.w	r2, #4294967295
 80026ec:	9200      	str	r2, [sp, #0]
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	4808      	ldr	r0, [pc, #32]	; (8002714 <user_i2c_write+0x74>)
 80026f2:	f002 fcaf 	bl	8005054 <HAL_I2C_Master_Transmit>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <user_i2c_write+0x62>
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	e003      	b.n	800270a <user_i2c_write+0x6a>

	free(buf);
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f005 ffa2 	bl	800864c <free>
	return 0;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20000240 	.word	0x20000240

08002718 <init_bme280_>:
//----------------------------------------------------------------------------------------
void init_bme280_(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af04      	add	r7, sp, #16
	uint16_t STATUS=0;
 800271e:	2300      	movs	r3, #0
 8002720:	81fb      	strh	r3, [r7, #14]
	uint16_t addres_device = 0x76;  		 		// BME280
 8002722:	2376      	movs	r3, #118	; 0x76
 8002724:	81bb      	strh	r3, [r7, #12]
	uint16_t id_addr = 0xD0;
 8002726:	23d0      	movs	r3, #208	; 0xd0
 8002728:	817b      	strh	r3, [r7, #10]
	uint8_t id = 96;								// in hex form
 800272a:	2360      	movs	r3, #96	; 0x60
 800272c:	727b      	strb	r3, [r7, #9]
	uint8_t buff=0;        						// Return 0x96 -> Dec 60
 800272e:	2300      	movs	r3, #0
 8002730:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;

	// For debug
	STATUS = HAL_I2C_Mem_Read(&hi2c1, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8002732:	89bb      	ldrh	r3, [r7, #12]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	b299      	uxth	r1, r3
 8002738:	897a      	ldrh	r2, [r7, #10]
 800273a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800273e:	9302      	str	r3, [sp, #8]
 8002740:	2301      	movs	r3, #1
 8002742:	9301      	str	r3, [sp, #4]
 8002744:	1dfb      	adds	r3, r7, #7
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	2301      	movs	r3, #1
 800274a:	4823      	ldr	r0, [pc, #140]	; (80027d8 <init_bme280_+0xc0>)
 800274c:	f002 ffa6 	bl	800569c <HAL_I2C_Mem_Read>
 8002750:	4603      	mov	r3, r0
 8002752:	81fb      	strh	r3, [r7, #14]
	if(!((buff == id) && (STATUS == 0)))
 8002754:	79fb      	ldrb	r3, [r7, #7]
 8002756:	7a7a      	ldrb	r2, [r7, #9]
 8002758:	429a      	cmp	r2, r3
 800275a:	d102      	bne.n	8002762 <init_bme280_+0x4a>
 800275c:	89fb      	ldrh	r3, [r7, #14]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <init_bme280_+0x4e>
	{
		error_blink_red_led();
 8002762:	f000 f8d1 	bl	8002908 <error_blink_red_led>
	}

	// Init BME280
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 8002766:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <init_bme280_+0xc4>)
 8002768:	2276      	movs	r2, #118	; 0x76
 800276a:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 800276c:	4b1b      	ldr	r3, [pc, #108]	; (80027dc <init_bme280_+0xc4>)
 800276e:	2201      	movs	r2, #1
 8002770:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8002772:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <init_bme280_+0xc4>)
 8002774:	4a1a      	ldr	r2, [pc, #104]	; (80027e0 <init_bme280_+0xc8>)
 8002776:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 8002778:	4b18      	ldr	r3, [pc, #96]	; (80027dc <init_bme280_+0xc4>)
 800277a:	4a1a      	ldr	r2, [pc, #104]	; (80027e4 <init_bme280_+0xcc>)
 800277c:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 800277e:	4b17      	ldr	r3, [pc, #92]	; (80027dc <init_bme280_+0xc4>)
 8002780:	4a19      	ldr	r2, [pc, #100]	; (80027e8 <init_bme280_+0xd0>)
 8002782:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 8002784:	4815      	ldr	r0, [pc, #84]	; (80027dc <init_bme280_+0xc4>)
 8002786:	f7fe fbe5 	bl	8000f54 <bme280_init>
 800278a:	4603      	mov	r3, r0
 800278c:	723b      	strb	r3, [r7, #8]

	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 800278e:	4b13      	ldr	r3, [pc, #76]	; (80027dc <init_bme280_+0xc4>)
 8002790:	2201      	movs	r2, #1
 8002792:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8002796:	4b11      	ldr	r3, [pc, #68]	; (80027dc <init_bme280_+0xc4>)
 8002798:	2205      	movs	r2, #5
 800279a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 800279e:	4b0f      	ldr	r3, [pc, #60]	; (80027dc <init_bme280_+0xc4>)
 80027a0:	2202      	movs	r2, #2
 80027a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 80027a6:	4b0d      	ldr	r3, [pc, #52]	; (80027dc <init_bme280_+0xc4>)
 80027a8:	2204      	movs	r2, #4
 80027aa:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80027ae:	490b      	ldr	r1, [pc, #44]	; (80027dc <init_bme280_+0xc4>)
 80027b0:	200f      	movs	r0, #15
 80027b2:	f7fe fcc1 	bl	8001138 <bme280_set_sensor_settings>
 80027b6:	4603      	mov	r3, r0
 80027b8:	723b      	strb	r3, [r7, #8]
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 80027ba:	4908      	ldr	r1, [pc, #32]	; (80027dc <init_bme280_+0xc4>)
 80027bc:	2003      	movs	r0, #3
 80027be:	f7fe fd10 	bl	80011e2 <bme280_set_sensor_mode>
 80027c2:	4603      	mov	r3, r0
 80027c4:	723b      	strb	r3, [r7, #8]

	dev.delay_ms(40);
 80027c6:	4b05      	ldr	r3, [pc, #20]	; (80027dc <init_bme280_+0xc4>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	2028      	movs	r0, #40	; 0x28
 80027cc:	4798      	blx	r3
}
 80027ce:	bf00      	nop
 80027d0:	3710      	adds	r7, #16
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000240 	.word	0x20000240
 80027dc:	20000350 	.word	0x20000350
 80027e0:	08002619 	.word	0x08002619
 80027e4:	080026a1 	.word	0x080026a1
 80027e8:	08002689 	.word	0x08002689

080027ec <get_THP_bme280>:
//----------------------------------------------------------------------------------------
void get_THP_bme280(float *T, float *H, float *P)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
	if(bme280_get_sensor_data(BME280_ALL, &comp_data, &dev) == BME280_OK)
 80027f8:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <get_THP_bme280+0x78>)
 80027fa:	491b      	ldr	r1, [pc, #108]	; (8002868 <get_THP_bme280+0x7c>)
 80027fc:	2007      	movs	r0, #7
 80027fe:	f7fe fd6c 	bl	80012da <bme280_get_sensor_data>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d11e      	bne.n	8002846 <get_THP_bme280+0x5a>
	{
		// Save data variables
		*T = (float)comp_data.temperature;
 8002808:	4b17      	ldr	r3, [pc, #92]	; (8002868 <get_THP_bme280+0x7c>)
 800280a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800280e:	4610      	mov	r0, r2
 8002810:	4619      	mov	r1, r3
 8002812:	f7fe f9d1 	bl	8000bb8 <__aeabi_d2f>
 8002816:	4602      	mov	r2, r0
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	601a      	str	r2, [r3, #0]
		*H = (float)comp_data.humidity;
 800281c:	4b12      	ldr	r3, [pc, #72]	; (8002868 <get_THP_bme280+0x7c>)
 800281e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002822:	4610      	mov	r0, r2
 8002824:	4619      	mov	r1, r3
 8002826:	f7fe f9c7 	bl	8000bb8 <__aeabi_d2f>
 800282a:	4602      	mov	r2, r0
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	601a      	str	r2, [r3, #0]
		*P = (float)comp_data.pressure;
 8002830:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <get_THP_bme280+0x7c>)
 8002832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002836:	4610      	mov	r0, r2
 8002838:	4619      	mov	r1, r3
 800283a:	f7fe f9bd 	bl	8000bb8 <__aeabi_d2f>
 800283e:	4602      	mov	r2, r0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	e001      	b.n	800284a <get_THP_bme280+0x5e>
	}
	else
	{
		error_blink_red_led();
 8002846:	f000 f85f 	bl	8002908 <error_blink_red_led>
	}

	if(put_device_to_sleep(&dev) != 0)
 800284a:	4806      	ldr	r0, [pc, #24]	; (8002864 <get_THP_bme280+0x78>)
 800284c:	f7fe ffe3 	bl	8001816 <put_device_to_sleep>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <get_THP_bme280+0x6e>
	{
		error_blink_red_led();
 8002856:	f000 f857 	bl	8002908 <error_blink_red_led>
	}
}
 800285a:	bf00      	nop
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000350 	.word	0x20000350
 8002868:	20000390 	.word	0x20000390
 800286c:	00000000 	.word	0x00000000

08002870 <meassure_battery_voltage>:
// End BME280 part/////////////////////////////////////////////////////////////////////////////////////
// --------------------------------------------------------------------------------
void meassure_battery_voltage(float *voltage)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08e      	sub	sp, #56	; 0x38
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
	uint16_t i = 0;
 8002878:	2300      	movs	r3, #0
 800287a:	86fb      	strh	r3, [r7, #54]	; 0x36
	char str[35]={0};
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]
 8002880:	f107 0310 	add.w	r3, r7, #16
 8002884:	221f      	movs	r2, #31
 8002886:	2100      	movs	r1, #0
 8002888:	4618      	mov	r0, r3
 800288a:	f006 fd1e 	bl	80092ca <memset>

	HAL_ADC_Start(&hadc1);
 800288e:	481c      	ldr	r0, [pc, #112]	; (8002900 <meassure_battery_voltage+0x90>)
 8002890:	f001 fac0 	bl	8003e14 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8002894:	2164      	movs	r1, #100	; 0x64
 8002896:	481a      	ldr	r0, [pc, #104]	; (8002900 <meassure_battery_voltage+0x90>)
 8002898:	f001 fba3 	bl	8003fe2 <HAL_ADC_PollForConversion>
//		i = (uint32_t)HAL_ADC_GetValue(&hadc1);
	HAL_ADC_Stop(&hadc1);
 800289c:	4818      	ldr	r0, [pc, #96]	; (8002900 <meassure_battery_voltage+0x90>)
 800289e:	f001 fb6d 	bl	8003f7c <HAL_ADC_Stop>

	float V_bat = (float)HAL_ADC_GetValue(&hadc1)*3.3/4096;
 80028a2:	4817      	ldr	r0, [pc, #92]	; (8002900 <meassure_battery_voltage+0x90>)
 80028a4:	f001 fd38 	bl	8004318 <HAL_ADC_GetValue>
 80028a8:	ee07 0a90 	vmov	s15, r0
 80028ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b0:	ee17 0a90 	vmov	r0, s15
 80028b4:	f7fd fe50 	bl	8000558 <__aeabi_f2d>
 80028b8:	a30f      	add	r3, pc, #60	; (adr r3, 80028f8 <meassure_battery_voltage+0x88>)
 80028ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028be:	f7fd fea3 	bl	8000608 <__aeabi_dmul>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4610      	mov	r0, r2
 80028c8:	4619      	mov	r1, r3
 80028ca:	f04f 0200 	mov.w	r2, #0
 80028ce:	4b0d      	ldr	r3, [pc, #52]	; (8002904 <meassure_battery_voltage+0x94>)
 80028d0:	f7fd ffc4 	bl	800085c <__aeabi_ddiv>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4610      	mov	r0, r2
 80028da:	4619      	mov	r1, r3
 80028dc:	f7fe f96c 	bl	8000bb8 <__aeabi_d2f>
 80028e0:	4603      	mov	r3, r0
 80028e2:	633b      	str	r3, [r7, #48]	; 0x30

	*voltage = V_bat;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028e8:	601a      	str	r2, [r3, #0]

//		sprintf(str, "ADC: %04d V_bat: %.2f V \n\r", i, V_bat);
//		HAL_UART_Transmit(&huart1, str, sizeof(str), 1000);
}
 80028ea:	bf00      	nop
 80028ec:	3738      	adds	r7, #56	; 0x38
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	f3af 8000 	nop.w
 80028f8:	66666666 	.word	0x66666666
 80028fc:	400a6666 	.word	0x400a6666
 8002900:	200001f8 	.word	0x200001f8
 8002904:	40b00000 	.word	0x40b00000

08002908 <error_blink_red_led>:
		HAL_Delay(100);
	}
}
// --------------------------------------------------------------------------------------
void error_blink_red_led(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
	while(1)
	{
		RED_LED_TOGLE;
 800290c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002910:	4803      	ldr	r0, [pc, #12]	; (8002920 <error_blink_red_led+0x18>)
 8002912:	f002 fa1c 	bl	8004d4e <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8002916:	2064      	movs	r0, #100	; 0x64
 8002918:	f001 fa14 	bl	8003d44 <HAL_Delay>
		RED_LED_TOGLE;
 800291c:	e7f6      	b.n	800290c <error_blink_red_led+0x4>
 800291e:	bf00      	nop
 8002920:	40020400 	.word	0x40020400

08002924 <WriteBackupRegister>:
#define COUNTER_PACKET 1
#define COUNTER_RETRANSMITED_PACKET 2
#define COUNTER_LOST_PACKET 3

void WriteBackupRegister(uint32_t data, uint8_t type)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	460b      	mov	r3, r1
 800292e:	70fb      	strb	r3, [r7, #3]
	if(type == COUNTER_PACKET)
 8002930:	78fb      	ldrb	r3, [r7, #3]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d104      	bne.n	8002940 <WriteBackupRegister+0x1c>
	{
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, data);
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	2101      	movs	r1, #1
 800293a:	4803      	ldr	r0, [pc, #12]	; (8002948 <WriteBackupRegister+0x24>)
 800293c:	f004 fe58 	bl	80075f0 <HAL_RTCEx_BKUPWrite>
	}
}
 8002940:	bf00      	nop
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	20000294 	.word	0x20000294

0800294c <ReadBackupRegister>:
// --------------------------------------------------------------------------------
uint32_t ReadBackupRegister(uint8_t type)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
	if(type == COUNTER_PACKET)
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d105      	bne.n	8002968 <ReadBackupRegister+0x1c>
	{
		return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 800295c:	2101      	movs	r1, #1
 800295e:	4804      	ldr	r0, [pc, #16]	; (8002970 <ReadBackupRegister+0x24>)
 8002960:	f004 fe60 	bl	8007624 <HAL_RTCEx_BKUPRead>
 8002964:	4603      	mov	r3, r0
 8002966:	e7ff      	b.n	8002968 <ReadBackupRegister+0x1c>
	}
}
 8002968:	4618      	mov	r0, r3
 800296a:	3708      	adds	r7, #8
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	20000294 	.word	0x20000294

08002974 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b0c4      	sub	sp, #272	; 0x110
 8002978:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800297a:	f001 f971 	bl	8003c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800297e:	f000 fa0d 	bl	8002d9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002982:	f000 fbbb 	bl	80030fc <MX_GPIO_Init>
  MX_RTC_Init();
 8002986:	f000 faf5 	bl	8002f74 <MX_RTC_Init>
  MX_I2C1_Init();
 800298a:	f000 fac5 	bl	8002f18 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800298e:	f000 fb8b 	bl	80030a8 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002992:	f000 fb53 	bl	800303c <MX_SPI2_Init>
  MX_ADC1_Init();
 8002996:	f000 fa6d 	bl	8002e74 <MX_ADC1_Init>

#if SLEEP_MODE == ON

  ////////////////////////////////////////////////////////////////////////////////////////////////////////////

  if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 800299a:	4bd5      	ldr	r3, [pc, #852]	; (8002cf0 <main+0x37c>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	f040 81d1 	bne.w	8002d4a <main+0x3d6>
  {
	  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 80029a8:	4bd1      	ldr	r3, [pc, #836]	; (8002cf0 <main+0x37c>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4ad0      	ldr	r2, [pc, #832]	; (8002cf0 <main+0x37c>)
 80029ae:	f043 0308 	orr.w	r3, r3, #8
 80029b2:	6013      	str	r3, [r2, #0]

#if LED == ON
	  GREEN_LED_ON;
 80029b4:	2201      	movs	r2, #1
 80029b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029ba:	48ce      	ldr	r0, [pc, #824]	; (8002cf4 <main+0x380>)
 80029bc:	f002 f9ae 	bl	8004d1c <HAL_GPIO_WritePin>
#endif


	  float BME280_temperature = 0;
 80029c0:	f04f 0300 	mov.w	r3, #0
 80029c4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	  float BME280_humidity = 0;
 80029c8:	f04f 0300 	mov.w	r3, #0
 80029cc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	  float BME280_preasure = 0;
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

	  float battery_voltage = 0;
 80029d8:	f04f 0300 	mov.w	r3, #0
 80029dc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

	  init_bme280_();
 80029e0:	f7ff fe9a 	bl	8002718 <init_bme280_>
	  get_THP_bme280(&BME280_temperature, &BME280_humidity, &BME280_preasure);
 80029e4:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 80029e8:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 80029ec:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fefb 	bl	80027ec <get_THP_bme280>

 	  //  Prepare string of data
 	  uint8_t num_of_dev = 1;
 80029f6:	2301      	movs	r3, #1
 80029f8:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff
 	  char tramsmeet_data_buffer[50] = {0,};
 80029fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002a00:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	222e      	movs	r2, #46	; 0x2e
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f006 fc5b 	bl	80092ca <memset>

 	  char buf[10] = {0,};
 8002a14:	2300      	movs	r3, #0
 8002a16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002a1a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	809a      	strh	r2, [r3, #4]

 	  memset(buf, 0, sizeof(buf));
 8002a24:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002a28:	220a      	movs	r2, #10
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f006 fc4c 	bl	80092ca <memset>
 	  sprintf(buf, "T%.1f", BME280_temperature);
 8002a32:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fd fd8e 	bl	8000558 <__aeabi_f2d>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	460b      	mov	r3, r1
 8002a40:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 8002a44:	49ac      	ldr	r1, [pc, #688]	; (8002cf8 <main+0x384>)
 8002a46:	f006 fbdd 	bl	8009204 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf);
 8002a4a:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8002a4e:	1d3b      	adds	r3, r7, #4
 8002a50:	4611      	mov	r1, r2
 8002a52:	4618      	mov	r0, r3
 8002a54:	f006 fc41 	bl	80092da <strcat>

 	  memset(buf, 0, sizeof(buf));
 8002a58:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002a5c:	220a      	movs	r2, #10
 8002a5e:	2100      	movs	r1, #0
 8002a60:	4618      	mov	r0, r3
 8002a62:	f006 fc32 	bl	80092ca <memset>
 	  sprintf(buf, "H%.1f", BME280_humidity);
 8002a66:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fd fd74 	bl	8000558 <__aeabi_f2d>
 8002a70:	4602      	mov	r2, r0
 8002a72:	460b      	mov	r3, r1
 8002a74:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 8002a78:	49a0      	ldr	r1, [pc, #640]	; (8002cfc <main+0x388>)
 8002a7a:	f006 fbc3 	bl	8009204 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf);
 8002a7e:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8002a82:	1d3b      	adds	r3, r7, #4
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f006 fc27 	bl	80092da <strcat>

 	  // Meassure voltage on battery
 	  meassure_battery_voltage(&battery_voltage);
 8002a8c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff feed 	bl	8002870 <meassure_battery_voltage>
 	  memset(buf, 0, sizeof(buf));
 8002a96:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002a9a:	220a      	movs	r2, #10
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f006 fc13 	bl	80092ca <memset>
 	  sprintf(buf, "V%.1f ", battery_voltage);
 8002aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fd fd55 	bl	8000558 <__aeabi_f2d>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 8002ab6:	4992      	ldr	r1, [pc, #584]	; (8002d00 <main+0x38c>)
 8002ab8:	f006 fba4 	bl	8009204 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf);
 8002abc:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8002ac0:	1d3b      	adds	r3, r7, #4
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f006 fc08 	bl	80092da <strcat>

 	  // DS3231 clock
 	  uint8_t buffer = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 	  uint8_t time_ds3231[10] = {0,};
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ad6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002ada:	2200      	movs	r2, #0
 8002adc:	601a      	str	r2, [r3, #0]
 8002ade:	809a      	strh	r2, [r3, #4]

 	  for(int i = 0; i <=8; i++)
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002ae6:	e016      	b.n	8002b16 <main+0x1a2>
 	  {
 		  ds3231_read(i, &buffer);
 8002ae8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f107 02d7 	add.w	r2, r7, #215	; 0xd7
 8002af2:	4611      	mov	r1, r2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fc8f 	bl	8002418 <ds3231_read>
 		  time_ds3231[i] = buffer;
 8002afa:	f897 10d7 	ldrb.w	r1, [r7, #215]	; 0xd7
 8002afe:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8002b02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002b06:	4413      	add	r3, r2
 8002b08:	460a      	mov	r2, r1
 8002b0a:	701a      	strb	r2, [r3, #0]
 	  for(int i = 0; i <=8; i++)
 8002b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002b10:	3301      	adds	r3, #1
 8002b12:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002b16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002b1a:	2b08      	cmp	r3, #8
 8002b1c:	dde4      	ble.n	8002ae8 <main+0x174>
 	  }

 	  // convert time into string
 	  char buf_1[5] = {0,};
 8002b1e:	2300      	movs	r3, #0
 8002b20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b24:	2300      	movs	r3, #0
 8002b26:	f887 30c8 	strb.w	r3, [r7, #200]	; 0xc8

 	  for(int i = 2; i >= 0 ; i--)
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002b30:	e030      	b.n	8002b94 <main+0x220>
 	  {
 		  sprintf(buf_1, "%d", time_ds3231[i]);
 8002b32:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8002b36:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002b3a:	4413      	add	r3, r2
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002b44:	496f      	ldr	r1, [pc, #444]	; (8002d04 <main+0x390>)
 8002b46:	4618      	mov	r0, r3
 8002b48:	f006 fb5c 	bl	8009204 <siprintf>
 		  strcat(tramsmeet_data_buffer, buf_1);
 8002b4c:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8002b50:	1d3b      	adds	r3, r7, #4
 8002b52:	4611      	mov	r1, r2
 8002b54:	4618      	mov	r0, r3
 8002b56:	f006 fbc0 	bl	80092da <strcat>
 		  memset(buf_1, 0, sizeof(buf_1));
 8002b5a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002b5e:	2205      	movs	r2, #5
 8002b60:	2100      	movs	r1, #0
 8002b62:	4618      	mov	r0, r3
 8002b64:	f006 fbb1 	bl	80092ca <memset>
 		  if(i > 0)
 8002b68:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	dd0c      	ble.n	8002b8a <main+0x216>
 		  {
 			  strcat(tramsmeet_data_buffer, ":");
 8002b70:	1d3b      	adds	r3, r7, #4
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fd fb84 	bl	8000280 <strlen>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	1d3b      	adds	r3, r7, #4
 8002b7e:	4413      	add	r3, r2
 8002b80:	4961      	ldr	r1, [pc, #388]	; (8002d08 <main+0x394>)
 8002b82:	461a      	mov	r2, r3
 8002b84:	460b      	mov	r3, r1
 8002b86:	881b      	ldrh	r3, [r3, #0]
 8002b88:	8013      	strh	r3, [r2, #0]
 	  for(int i = 2; i >= 0 ; i--)
 8002b8a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002b94:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	daca      	bge.n	8002b32 <main+0x1be>
 		  }
 	  }
 	  strcat(tramsmeet_data_buffer, " ");
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7fd fb6e 	bl	8000280 <strlen>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	1d3b      	adds	r3, r7, #4
 8002baa:	4413      	add	r3, r2
 8002bac:	4957      	ldr	r1, [pc, #348]	; (8002d0c <main+0x398>)
 8002bae:	461a      	mov	r2, r3
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	881b      	ldrh	r3, [r3, #0]
 8002bb4:	8013      	strh	r3, [r2, #0]

#if UART_LOG == ON
 	  char buf_uart_tx[70] = {0,};
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	673b      	str	r3, [r7, #112]	; 0x70
 8002bba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002bbe:	2242      	movs	r2, #66	; 0x42
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f006 fb81 	bl	80092ca <memset>
 	  sprintf(buf_uart_tx, "TX data: %s \n\r", tramsmeet_data_buffer);
 8002bc8:	1d3a      	adds	r2, r7, #4
 8002bca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002bce:	4950      	ldr	r1, [pc, #320]	; (8002d10 <main+0x39c>)
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f006 fb17 	bl	8009204 <siprintf>

 	  HAL_UART_Transmit(&huart1, buf_uart_tx, sizeof(buf_uart_tx), 1000);
 8002bd6:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002bda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bde:	2246      	movs	r2, #70	; 0x46
 8002be0:	484c      	ldr	r0, [pc, #304]	; (8002d14 <main+0x3a0>)
 8002be2:	f005 f9b6 	bl	8007f52 <HAL_UART_Transmit>
#endif

 	  NRF24_init_TX(0, 10, 0, 15, 0, 0);
 8002be6:	2300      	movs	r3, #0
 8002be8:	9301      	str	r3, [sp, #4]
 8002bea:	2300      	movs	r3, #0
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	230f      	movs	r3, #15
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	210a      	movs	r1, #10
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	f000 fdb7 	bl	8003768 <NRF24_init_TX>

 	  // Detect loat packages
	  char buf1[10] = {0,};
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002c00:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	809a      	strh	r2, [r3, #4]
	  char buf2[54] = {0,};
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c0e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002c12:	2232      	movs	r2, #50	; 0x32
 8002c14:	2100      	movs	r1, #0
 8002c16:	4618      	mov	r0, r3
 8002c18:	f006 fb57 	bl	80092ca <memset>

	  uint8_t retr_packages = 0;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	f887 30fe 	strb.w	r3, [r7, #254]	; 0xfe
	  uint8_t dt = 0 ;
 8002c22:	2300      	movs	r3, #0
 8002c24:	f887 30fd 	strb.w	r3, [r7, #253]	; 0xfd
 	  uint16_t lost_packages = 0;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa


 	  uint32_t RTC_DATA = ReadBackupRegister(COUNTER_PACKET);
 8002c2e:	2001      	movs	r0, #1
 8002c30:	f7ff fe8c 	bl	800294c <ReadBackupRegister>
 8002c34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
 	  memset(buf_1, 0, sizeof(buf_1));
 8002c38:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c3c:	2205      	movs	r2, #5
 8002c3e:	2100      	movs	r1, #0
 8002c40:	4618      	mov	r0, r3
 8002c42:	f006 fb42 	bl	80092ca <memset>
 	  sprintf(buf_1, "C%d", RTC_DATA);
 8002c46:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002c4a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8002c4e:	4932      	ldr	r1, [pc, #200]	; (8002d18 <main+0x3a4>)
 8002c50:	4618      	mov	r0, r3
 8002c52:	f006 fad7 	bl	8009204 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf_1);
 8002c56:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8002c5a:	1d3b      	adds	r3, r7, #4
 8002c5c:	4611      	mov	r1, r2
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f006 fb3b 	bl	80092da <strcat>


 	  dt = NRF24L01_Transmit(1, tramsmeet_data_buffer);
 8002c64:	1d3b      	adds	r3, r7, #4
 8002c66:	4619      	mov	r1, r3
 8002c68:	2001      	movs	r0, #1
 8002c6a:	f000 ffbd 	bl	8003be8 <NRF24L01_Transmit>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	f887 30fd 	strb.w	r3, [r7, #253]	; 0xfd

 	  retr_packages  = dt & 0xF;			// Select retransmit packets
 8002c74:	f897 30fd 	ldrb.w	r3, [r7, #253]	; 0xfd
 8002c78:	f003 030f 	and.w	r3, r3, #15
 8002c7c:	f887 30fe 	strb.w	r3, [r7, #254]	; 0xfe
 	  lost_packages = dt & 0xF0;			// Select lost packets
 8002c80:	f897 30fd 	ldrb.w	r3, [r7, #253]	; 0xfd
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c8a:	f8a7 30fa 	strh.w	r3, [r7, #250]	; 0xfa



#if UART_LOG == ON
 	  sprintf(buf2, "TX retr: %d, TX lost: %d, COUNTER_PACKET: %d\n\r", retr_packages, lost_packages, RTC_DATA);
 8002c8e:	f897 20fe 	ldrb.w	r2, [r7, #254]	; 0xfe
 8002c92:	f8b7 10fa 	ldrh.w	r1, [r7, #250]	; 0xfa
 8002c96:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8002c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	491e      	ldr	r1, [pc, #120]	; (8002d1c <main+0x3a8>)
 8002ca4:	f006 faae 	bl	8009204 <siprintf>
 	  HAL_UART_Transmit(&huart1, buf2, sizeof(buf2), 1000);
 8002ca8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002cac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cb0:	2236      	movs	r2, #54	; 0x36
 8002cb2:	4818      	ldr	r0, [pc, #96]	; (8002d14 <main+0x3a0>)
 8002cb4:	f005 f94d 	bl	8007f52 <HAL_UART_Transmit>
#endif

 	  WriteBackupRegister(RTC_DATA+1, COUNTER_PACKET);
 8002cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff fe2f 	bl	8002924 <WriteBackupRegister>

 	  if(lost_packages > 0)		// If lost packages was detected
 8002cc6:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	; 0xfa
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d028      	beq.n	8002d20 <main+0x3ac>
 	  {
 		 RED_LED_ON;
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cd4:	4807      	ldr	r0, [pc, #28]	; (8002cf4 <main+0x380>)
 8002cd6:	f002 f821 	bl	8004d1c <HAL_GPIO_WritePin>
 		 HAL_Delay(10);
 8002cda:	200a      	movs	r0, #10
 8002cdc:	f001 f832 	bl	8003d44 <HAL_Delay>
 		 RED_LED_OFF;
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ce6:	4803      	ldr	r0, [pc, #12]	; (8002cf4 <main+0x380>)
 8002ce8:	f002 f818 	bl	8004d1c <HAL_GPIO_WritePin>
 8002cec:	e01e      	b.n	8002d2c <main+0x3b8>
 8002cee:	bf00      	nop
 8002cf0:	40007000 	.word	0x40007000
 8002cf4:	40020400 	.word	0x40020400
 8002cf8:	0800b390 	.word	0x0800b390
 8002cfc:	0800b398 	.word	0x0800b398
 8002d00:	0800b3a0 	.word	0x0800b3a0
 8002d04:	0800b3a8 	.word	0x0800b3a8
 8002d08:	0800b3ac 	.word	0x0800b3ac
 8002d0c:	0800b3b0 	.word	0x0800b3b0
 8002d10:	0800b3b4 	.word	0x0800b3b4
 8002d14:	2000030c 	.word	0x2000030c
 8002d18:	0800b3c4 	.word	0x0800b3c4
 8002d1c:	0800b3c8 	.word	0x0800b3c8
// 		 HAL_UART_Transmit(&huart1, str, sizeof(str), 1000);
 	  }
 	  else
 	  {
 		 RED_LED_OFF;
 8002d20:	2200      	movs	r2, #0
 8002d22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d26:	481a      	ldr	r0, [pc, #104]	; (8002d90 <main+0x41c>)
 8002d28:	f001 fff8 	bl	8004d1c <HAL_GPIO_WritePin>
 	  }

#if LED == ON
 	  GREEN_LED_OFF;
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d32:	4817      	ldr	r0, [pc, #92]	; (8002d90 <main+0x41c>)
 8002d34:	f001 fff2 	bl	8004d1c <HAL_GPIO_WritePin>
#endif

 	  NRF24_Sleep_mode();
 8002d38:	f000 fd00 	bl	800373c <NRF24_Sleep_mode>


 	  /** Disable the WWAKEUP PIN **/
 	  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8002d3c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d40:	f003 fafa 	bl	8006338 <HAL_PWR_DisableWakeUpPin>

 	  /** Deactivate the RTC wakeup  **/
 	  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8002d44:	4813      	ldr	r0, [pc, #76]	; (8002d94 <main+0x420>)
 8002d46:	f004 fbfb 	bl	8007540 <HAL_RTCEx_DeactivateWakeUpTimer>
   }


  /** Now enter the standby mode **/
    /* Clear the WU FLAG */
   __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002d4a:	4b13      	ldr	r3, [pc, #76]	; (8002d98 <main+0x424>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a12      	ldr	r2, [pc, #72]	; (8002d98 <main+0x424>)
 8002d50:	f043 0304 	orr.w	r3, r3, #4
 8002d54:	6013      	str	r3, [r2, #0]

    /* clear the RTC Wake UP (WU) flag */
   __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8002d56:	4b0f      	ldr	r3, [pc, #60]	; (8002d94 <main+0x420>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	4b0d      	ldr	r3, [pc, #52]	; (8002d94 <main+0x420>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002d66:	60da      	str	r2, [r3, #12]


    /* Enable the WAKEUP PIN */
   HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002d68:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d6c:	f003 fad2 	bl	8006314 <HAL_PWR_EnableWakeUpPin>

   if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, WakeUpCounter_1_sec, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002d70:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8002d74:	2200      	movs	r2, #0
 8002d76:	4619      	mov	r1, r3
 8002d78:	4806      	ldr	r0, [pc, #24]	; (8002d94 <main+0x420>)
 8002d7a:	f004 fb21 	bl	80073c0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <main+0x414>
   {
     Error_Handler();
 8002d84:	f000 fa28 	bl	80031d8 <Error_Handler>
   }

   /* Finally enter the standby mode */
   HAL_PWR_EnterSTANDBYMode();
 8002d88:	f003 faea 	bl	8006360 <HAL_PWR_EnterSTANDBYMode>
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002d8c:	e7fe      	b.n	8002d8c <main+0x418>
 8002d8e:	bf00      	nop
 8002d90:	40020400 	.word	0x40020400
 8002d94:	20000294 	.word	0x20000294
 8002d98:	40007000 	.word	0x40007000

08002d9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b094      	sub	sp, #80	; 0x50
 8002da0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002da2:	f107 0320 	add.w	r3, r7, #32
 8002da6:	2230      	movs	r2, #48	; 0x30
 8002da8:	2100      	movs	r1, #0
 8002daa:	4618      	mov	r0, r3
 8002dac:	f006 fa8d 	bl	80092ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002db0:	f107 030c 	add.w	r3, r7, #12
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	60da      	str	r2, [r3, #12]
 8002dbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	4b29      	ldr	r3, [pc, #164]	; (8002e6c <SystemClock_Config+0xd0>)
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	4a28      	ldr	r2, [pc, #160]	; (8002e6c <SystemClock_Config+0xd0>)
 8002dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dce:	6413      	str	r3, [r2, #64]	; 0x40
 8002dd0:	4b26      	ldr	r3, [pc, #152]	; (8002e6c <SystemClock_Config+0xd0>)
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd8:	60bb      	str	r3, [r7, #8]
 8002dda:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ddc:	2300      	movs	r3, #0
 8002dde:	607b      	str	r3, [r7, #4]
 8002de0:	4b23      	ldr	r3, [pc, #140]	; (8002e70 <SystemClock_Config+0xd4>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002de8:	4a21      	ldr	r2, [pc, #132]	; (8002e70 <SystemClock_Config+0xd4>)
 8002dea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dee:	6013      	str	r3, [r2, #0]
 8002df0:	4b1f      	ldr	r3, [pc, #124]	; (8002e70 <SystemClock_Config+0xd4>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002df8:	607b      	str	r3, [r7, #4]
 8002dfa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002dfc:	230a      	movs	r3, #10
 8002dfe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e00:	2301      	movs	r3, #1
 8002e02:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e04:	2310      	movs	r3, #16
 8002e06:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e10:	2300      	movs	r3, #0
 8002e12:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002e14:	2308      	movs	r3, #8
 8002e16:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8002e18:	2340      	movs	r3, #64	; 0x40
 8002e1a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002e20:	2304      	movs	r3, #4
 8002e22:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e24:	f107 0320 	add.w	r3, r7, #32
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f003 fab1 	bl	8006390 <HAL_RCC_OscConfig>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002e34:	f000 f9d0 	bl	80031d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e38:	230f      	movs	r3, #15
 8002e3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e4e:	f107 030c 	add.w	r3, r7, #12
 8002e52:	2102      	movs	r1, #2
 8002e54:	4618      	mov	r0, r3
 8002e56:	f003 fd13 	bl	8006880 <HAL_RCC_ClockConfig>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002e60:	f000 f9ba 	bl	80031d8 <Error_Handler>
  }
}
 8002e64:	bf00      	nop
 8002e66:	3750      	adds	r7, #80	; 0x50
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	40007000 	.word	0x40007000

08002e74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e7a:	463b      	mov	r3, r7
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	605a      	str	r2, [r3, #4]
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002e86:	4b21      	ldr	r3, [pc, #132]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002e88:	4a21      	ldr	r2, [pc, #132]	; (8002f10 <MX_ADC1_Init+0x9c>)
 8002e8a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002e8c:	4b1f      	ldr	r3, [pc, #124]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002e92:	4b1e      	ldr	r3, [pc, #120]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002e98:	4b1c      	ldr	r3, [pc, #112]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002e9e:	4b1b      	ldr	r3, [pc, #108]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ea4:	4b19      	ldr	r3, [pc, #100]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002eac:	4b17      	ldr	r3, [pc, #92]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002eb2:	4b16      	ldr	r3, [pc, #88]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002eb4:	4a17      	ldr	r2, [pc, #92]	; (8002f14 <MX_ADC1_Init+0xa0>)
 8002eb6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002eb8:	4b14      	ldr	r3, [pc, #80]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002ebe:	4b13      	ldr	r3, [pc, #76]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002ec4:	4b11      	ldr	r3, [pc, #68]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ecc:	4b0f      	ldr	r3, [pc, #60]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002ece:	2201      	movs	r2, #1
 8002ed0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ed2:	480e      	ldr	r0, [pc, #56]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002ed4:	f000 ff5a 	bl	8003d8c <HAL_ADC_Init>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002ede:	f000 f97b 	bl	80031d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002ee2:	2309      	movs	r3, #9
 8002ee4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002eea:	2300      	movs	r3, #0
 8002eec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002eee:	463b      	mov	r3, r7
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4806      	ldr	r0, [pc, #24]	; (8002f0c <MX_ADC1_Init+0x98>)
 8002ef4:	f001 fa3c 	bl	8004370 <HAL_ADC_ConfigChannel>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002efe:	f000 f96b 	bl	80031d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f02:	bf00      	nop
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	200001f8 	.word	0x200001f8
 8002f10:	40012000 	.word	0x40012000
 8002f14:	0f000001 	.word	0x0f000001

08002f18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f1c:	4b12      	ldr	r3, [pc, #72]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f1e:	4a13      	ldr	r2, [pc, #76]	; (8002f6c <MX_I2C1_Init+0x54>)
 8002f20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002f22:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f24:	4a12      	ldr	r2, [pc, #72]	; (8002f70 <MX_I2C1_Init+0x58>)
 8002f26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f28:	4b0f      	ldr	r3, [pc, #60]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002f2e:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f34:	4b0c      	ldr	r3, [pc, #48]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002f3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f3c:	4b0a      	ldr	r3, [pc, #40]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002f42:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f48:	4b07      	ldr	r3, [pc, #28]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f4e:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f54:	4804      	ldr	r0, [pc, #16]	; (8002f68 <MX_I2C1_Init+0x50>)
 8002f56:	f001 ff39 	bl	8004dcc <HAL_I2C_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002f60:	f000 f93a 	bl	80031d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f64:	bf00      	nop
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	20000240 	.word	0x20000240
 8002f6c:	40005400 	.word	0x40005400
 8002f70:	000186a0 	.word	0x000186a0

08002f74 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002f7a:	1d3b      	adds	r3, r7, #4
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002f88:	2300      	movs	r3, #0
 8002f8a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002f8c:	4b29      	ldr	r3, [pc, #164]	; (8003034 <MX_RTC_Init+0xc0>)
 8002f8e:	4a2a      	ldr	r2, [pc, #168]	; (8003038 <MX_RTC_Init+0xc4>)
 8002f90:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002f92:	4b28      	ldr	r3, [pc, #160]	; (8003034 <MX_RTC_Init+0xc0>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002f98:	4b26      	ldr	r3, [pc, #152]	; (8003034 <MX_RTC_Init+0xc0>)
 8002f9a:	227f      	movs	r2, #127	; 0x7f
 8002f9c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002f9e:	4b25      	ldr	r3, [pc, #148]	; (8003034 <MX_RTC_Init+0xc0>)
 8002fa0:	22ff      	movs	r2, #255	; 0xff
 8002fa2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002fa4:	4b23      	ldr	r3, [pc, #140]	; (8003034 <MX_RTC_Init+0xc0>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002faa:	4b22      	ldr	r3, [pc, #136]	; (8003034 <MX_RTC_Init+0xc0>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002fb0:	4b20      	ldr	r3, [pc, #128]	; (8003034 <MX_RTC_Init+0xc0>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002fb6:	481f      	ldr	r0, [pc, #124]	; (8003034 <MX_RTC_Init+0xc0>)
 8002fb8:	f003 ff30 	bl	8006e1c <HAL_RTC_Init>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002fc2:	f000 f909 	bl	80031d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002fda:	1d3b      	adds	r3, r7, #4
 8002fdc:	2201      	movs	r2, #1
 8002fde:	4619      	mov	r1, r3
 8002fe0:	4814      	ldr	r0, [pc, #80]	; (8003034 <MX_RTC_Init+0xc0>)
 8002fe2:	f003 ff91 	bl	8006f08 <HAL_RTC_SetTime>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002fec:	f000 f8f4 	bl	80031d8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003000:	463b      	mov	r3, r7
 8003002:	2201      	movs	r2, #1
 8003004:	4619      	mov	r1, r3
 8003006:	480b      	ldr	r0, [pc, #44]	; (8003034 <MX_RTC_Init+0xc0>)
 8003008:	f004 f818 	bl	800703c <HAL_RTC_SetDate>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8003012:	f000 f8e1 	bl	80031d8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8003016:	2200      	movs	r2, #0
 8003018:	2100      	movs	r1, #0
 800301a:	4806      	ldr	r0, [pc, #24]	; (8003034 <MX_RTC_Init+0xc0>)
 800301c:	f004 f933 	bl	8007286 <HAL_RTCEx_SetWakeUpTimer>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8003026:	f000 f8d7 	bl	80031d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800302a:	bf00      	nop
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	20000294 	.word	0x20000294
 8003038:	40002800 	.word	0x40002800

0800303c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003040:	4b17      	ldr	r3, [pc, #92]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003042:	4a18      	ldr	r2, [pc, #96]	; (80030a4 <MX_SPI2_Init+0x68>)
 8003044:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003046:	4b16      	ldr	r3, [pc, #88]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003048:	f44f 7282 	mov.w	r2, #260	; 0x104
 800304c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800304e:	4b14      	ldr	r3, [pc, #80]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003050:	2200      	movs	r2, #0
 8003052:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003054:	4b12      	ldr	r3, [pc, #72]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003056:	2200      	movs	r2, #0
 8003058:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800305a:	4b11      	ldr	r3, [pc, #68]	; (80030a0 <MX_SPI2_Init+0x64>)
 800305c:	2200      	movs	r2, #0
 800305e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003060:	4b0f      	ldr	r3, [pc, #60]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003062:	2200      	movs	r2, #0
 8003064:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003066:	4b0e      	ldr	r3, [pc, #56]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003068:	f44f 7200 	mov.w	r2, #512	; 0x200
 800306c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800306e:	4b0c      	ldr	r3, [pc, #48]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003070:	2208      	movs	r2, #8
 8003072:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003074:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003076:	2200      	movs	r2, #0
 8003078:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800307a:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <MX_SPI2_Init+0x64>)
 800307c:	2200      	movs	r2, #0
 800307e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003080:	4b07      	ldr	r3, [pc, #28]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003082:	2200      	movs	r2, #0
 8003084:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003086:	4b06      	ldr	r3, [pc, #24]	; (80030a0 <MX_SPI2_Init+0x64>)
 8003088:	220a      	movs	r2, #10
 800308a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800308c:	4804      	ldr	r0, [pc, #16]	; (80030a0 <MX_SPI2_Init+0x64>)
 800308e:	f004 fae1 	bl	8007654 <HAL_SPI_Init>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003098:	f000 f89e 	bl	80031d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800309c:	bf00      	nop
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	200002b4 	.word	0x200002b4
 80030a4:	40003800 	.word	0x40003800

080030a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80030ac:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030ae:	4a12      	ldr	r2, [pc, #72]	; (80030f8 <MX_USART1_UART_Init+0x50>)
 80030b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80030b2:	4b10      	ldr	r3, [pc, #64]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80030ba:	4b0e      	ldr	r3, [pc, #56]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030bc:	2200      	movs	r2, #0
 80030be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030c0:	4b0c      	ldr	r3, [pc, #48]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030c6:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030cc:	4b09      	ldr	r3, [pc, #36]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030ce:	220c      	movs	r2, #12
 80030d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030d2:	4b08      	ldr	r3, [pc, #32]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030d8:	4b06      	ldr	r3, [pc, #24]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030da:	2200      	movs	r2, #0
 80030dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80030de:	4805      	ldr	r0, [pc, #20]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030e0:	f004 feea 	bl	8007eb8 <HAL_UART_Init>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80030ea:	f000 f875 	bl	80031d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	2000030c 	.word	0x2000030c
 80030f8:	40011000 	.word	0x40011000

080030fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b088      	sub	sp, #32
 8003100:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003102:	f107 030c 	add.w	r3, r7, #12
 8003106:	2200      	movs	r2, #0
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	605a      	str	r2, [r3, #4]
 800310c:	609a      	str	r2, [r3, #8]
 800310e:	60da      	str	r2, [r3, #12]
 8003110:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	4b2d      	ldr	r3, [pc, #180]	; (80031cc <MX_GPIO_Init+0xd0>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	4a2c      	ldr	r2, [pc, #176]	; (80031cc <MX_GPIO_Init+0xd0>)
 800311c:	f043 0301 	orr.w	r3, r3, #1
 8003120:	6313      	str	r3, [r2, #48]	; 0x30
 8003122:	4b2a      	ldr	r3, [pc, #168]	; (80031cc <MX_GPIO_Init+0xd0>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	60bb      	str	r3, [r7, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800312e:	2300      	movs	r3, #0
 8003130:	607b      	str	r3, [r7, #4]
 8003132:	4b26      	ldr	r3, [pc, #152]	; (80031cc <MX_GPIO_Init+0xd0>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	4a25      	ldr	r2, [pc, #148]	; (80031cc <MX_GPIO_Init+0xd0>)
 8003138:	f043 0302 	orr.w	r3, r3, #2
 800313c:	6313      	str	r3, [r2, #48]	; 0x30
 800313e:	4b23      	ldr	r3, [pc, #140]	; (80031cc <MX_GPIO_Init+0xd0>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	607b      	str	r3, [r7, #4]
 8003148:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, nrf_CE_Pin|nrf_CS_Pin, GPIO_PIN_RESET);
 800314a:	2200      	movs	r2, #0
 800314c:	2118      	movs	r1, #24
 800314e:	4820      	ldr	r0, [pc, #128]	; (80031d0 <MX_GPIO_Init+0xd4>)
 8003150:	f001 fde4 	bl	8004d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Red_Pin|LED_Green_Pin, GPIO_PIN_RESET);
 8003154:	2200      	movs	r2, #0
 8003156:	f44f 7140 	mov.w	r1, #768	; 0x300
 800315a:	481e      	ldr	r0, [pc, #120]	; (80031d4 <MX_GPIO_Init+0xd8>)
 800315c:	f001 fdde 	bl	8004d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : nrf_IRQ_Pin */
  GPIO_InitStruct.Pin = nrf_IRQ_Pin;
 8003160:	2304      	movs	r3, #4
 8003162:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003164:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003168:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(nrf_IRQ_GPIO_Port, &GPIO_InitStruct);
 800316e:	f107 030c 	add.w	r3, r7, #12
 8003172:	4619      	mov	r1, r3
 8003174:	4816      	ldr	r0, [pc, #88]	; (80031d0 <MX_GPIO_Init+0xd4>)
 8003176:	f001 fc35 	bl	80049e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : nrf_CE_Pin nrf_CS_Pin */
  GPIO_InitStruct.Pin = nrf_CE_Pin|nrf_CS_Pin;
 800317a:	2318      	movs	r3, #24
 800317c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800317e:	2301      	movs	r3, #1
 8003180:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003186:	2300      	movs	r3, #0
 8003188:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800318a:	f107 030c 	add.w	r3, r7, #12
 800318e:	4619      	mov	r1, r3
 8003190:	480f      	ldr	r0, [pc, #60]	; (80031d0 <MX_GPIO_Init+0xd4>)
 8003192:	f001 fc27 	bl	80049e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Red_Pin LED_Green_Pin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin;
 8003196:	f44f 7340 	mov.w	r3, #768	; 0x300
 800319a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800319c:	2301      	movs	r3, #1
 800319e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a4:	2300      	movs	r3, #0
 80031a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a8:	f107 030c 	add.w	r3, r7, #12
 80031ac:	4619      	mov	r1, r3
 80031ae:	4809      	ldr	r0, [pc, #36]	; (80031d4 <MX_GPIO_Init+0xd8>)
 80031b0:	f001 fc18 	bl	80049e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80031b4:	2200      	movs	r2, #0
 80031b6:	2100      	movs	r1, #0
 80031b8:	2008      	movs	r0, #8
 80031ba:	f001 fbdc 	bl	8004976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80031be:	2008      	movs	r0, #8
 80031c0:	f001 fbf5 	bl	80049ae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80031c4:	bf00      	nop
 80031c6:	3720      	adds	r7, #32
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	40023800 	.word	0x40023800
 80031d0:	40020000 	.word	0x40020000
 80031d4:	40020400 	.word	0x40020400

080031d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031dc:	b672      	cpsid	i
}
 80031de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031e0:	e7fe      	b.n	80031e0 <Error_Handler+0x8>
	...

080031e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ea:	2300      	movs	r3, #0
 80031ec:	607b      	str	r3, [r7, #4]
 80031ee:	4b10      	ldr	r3, [pc, #64]	; (8003230 <HAL_MspInit+0x4c>)
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	4a0f      	ldr	r2, [pc, #60]	; (8003230 <HAL_MspInit+0x4c>)
 80031f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031f8:	6453      	str	r3, [r2, #68]	; 0x44
 80031fa:	4b0d      	ldr	r3, [pc, #52]	; (8003230 <HAL_MspInit+0x4c>)
 80031fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003202:	607b      	str	r3, [r7, #4]
 8003204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	603b      	str	r3, [r7, #0]
 800320a:	4b09      	ldr	r3, [pc, #36]	; (8003230 <HAL_MspInit+0x4c>)
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	4a08      	ldr	r2, [pc, #32]	; (8003230 <HAL_MspInit+0x4c>)
 8003210:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003214:	6413      	str	r3, [r2, #64]	; 0x40
 8003216:	4b06      	ldr	r3, [pc, #24]	; (8003230 <HAL_MspInit+0x4c>)
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800321e:	603b      	str	r3, [r7, #0]
 8003220:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	40023800 	.word	0x40023800

08003234 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b08a      	sub	sp, #40	; 0x28
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	f107 0314 	add.w	r3, r7, #20
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	609a      	str	r2, [r3, #8]
 8003248:	60da      	str	r2, [r3, #12]
 800324a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a1b      	ldr	r2, [pc, #108]	; (80032c0 <HAL_ADC_MspInit+0x8c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d12f      	bne.n	80032b6 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	613b      	str	r3, [r7, #16]
 800325a:	4b1a      	ldr	r3, [pc, #104]	; (80032c4 <HAL_ADC_MspInit+0x90>)
 800325c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325e:	4a19      	ldr	r2, [pc, #100]	; (80032c4 <HAL_ADC_MspInit+0x90>)
 8003260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003264:	6453      	str	r3, [r2, #68]	; 0x44
 8003266:	4b17      	ldr	r3, [pc, #92]	; (80032c4 <HAL_ADC_MspInit+0x90>)
 8003268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326e:	613b      	str	r3, [r7, #16]
 8003270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	4b13      	ldr	r3, [pc, #76]	; (80032c4 <HAL_ADC_MspInit+0x90>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	4a12      	ldr	r2, [pc, #72]	; (80032c4 <HAL_ADC_MspInit+0x90>)
 800327c:	f043 0302 	orr.w	r3, r3, #2
 8003280:	6313      	str	r3, [r2, #48]	; 0x30
 8003282:	4b10      	ldr	r3, [pc, #64]	; (80032c4 <HAL_ADC_MspInit+0x90>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800328e:	2302      	movs	r3, #2
 8003290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003292:	2303      	movs	r3, #3
 8003294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800329a:	f107 0314 	add.w	r3, r7, #20
 800329e:	4619      	mov	r1, r3
 80032a0:	4809      	ldr	r0, [pc, #36]	; (80032c8 <HAL_ADC_MspInit+0x94>)
 80032a2:	f001 fb9f 	bl	80049e4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80032a6:	2200      	movs	r2, #0
 80032a8:	2100      	movs	r1, #0
 80032aa:	2012      	movs	r0, #18
 80032ac:	f001 fb63 	bl	8004976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80032b0:	2012      	movs	r0, #18
 80032b2:	f001 fb7c 	bl	80049ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80032b6:	bf00      	nop
 80032b8:	3728      	adds	r7, #40	; 0x28
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40012000 	.word	0x40012000
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40020400 	.word	0x40020400

080032cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b08a      	sub	sp, #40	; 0x28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d4:	f107 0314 	add.w	r3, r7, #20
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	605a      	str	r2, [r3, #4]
 80032de:	609a      	str	r2, [r3, #8]
 80032e0:	60da      	str	r2, [r3, #12]
 80032e2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a19      	ldr	r2, [pc, #100]	; (8003350 <HAL_I2C_MspInit+0x84>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d12b      	bne.n	8003346 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	4b18      	ldr	r3, [pc, #96]	; (8003354 <HAL_I2C_MspInit+0x88>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	4a17      	ldr	r2, [pc, #92]	; (8003354 <HAL_I2C_MspInit+0x88>)
 80032f8:	f043 0302 	orr.w	r3, r3, #2
 80032fc:	6313      	str	r3, [r2, #48]	; 0x30
 80032fe:	4b15      	ldr	r3, [pc, #84]	; (8003354 <HAL_I2C_MspInit+0x88>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	613b      	str	r3, [r7, #16]
 8003308:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800330a:	23c0      	movs	r3, #192	; 0xc0
 800330c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800330e:	2312      	movs	r3, #18
 8003310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003316:	2303      	movs	r3, #3
 8003318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800331a:	2304      	movs	r3, #4
 800331c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800331e:	f107 0314 	add.w	r3, r7, #20
 8003322:	4619      	mov	r1, r3
 8003324:	480c      	ldr	r0, [pc, #48]	; (8003358 <HAL_I2C_MspInit+0x8c>)
 8003326:	f001 fb5d 	bl	80049e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
 800332e:	4b09      	ldr	r3, [pc, #36]	; (8003354 <HAL_I2C_MspInit+0x88>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	4a08      	ldr	r2, [pc, #32]	; (8003354 <HAL_I2C_MspInit+0x88>)
 8003334:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003338:	6413      	str	r3, [r2, #64]	; 0x40
 800333a:	4b06      	ldr	r3, [pc, #24]	; (8003354 <HAL_I2C_MspInit+0x88>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003346:	bf00      	nop
 8003348:	3728      	adds	r7, #40	; 0x28
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40005400 	.word	0x40005400
 8003354:	40023800 	.word	0x40023800
 8003358:	40020400 	.word	0x40020400

0800335c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b088      	sub	sp, #32
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003364:	f107 030c 	add.w	r3, r7, #12
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]
 800336c:	605a      	str	r2, [r3, #4]
 800336e:	609a      	str	r2, [r3, #8]
 8003370:	60da      	str	r2, [r3, #12]
 8003372:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a0c      	ldr	r2, [pc, #48]	; (80033ac <HAL_RTC_MspInit+0x50>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d111      	bne.n	80033a2 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800337e:	2302      	movs	r3, #2
 8003380:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003382:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003386:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003388:	f107 030c 	add.w	r3, r7, #12
 800338c:	4618      	mov	r0, r3
 800338e:	f003 fc57 	bl	8006c40 <HAL_RCCEx_PeriphCLKConfig>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003398:	f7ff ff1e 	bl	80031d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800339c:	4b04      	ldr	r3, [pc, #16]	; (80033b0 <HAL_RTC_MspInit+0x54>)
 800339e:	2201      	movs	r2, #1
 80033a0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80033a2:	bf00      	nop
 80033a4:	3720      	adds	r7, #32
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	40002800 	.word	0x40002800
 80033b0:	42470e3c 	.word	0x42470e3c

080033b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08a      	sub	sp, #40	; 0x28
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033bc:	f107 0314 	add.w	r3, r7, #20
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	609a      	str	r2, [r3, #8]
 80033c8:	60da      	str	r2, [r3, #12]
 80033ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a19      	ldr	r2, [pc, #100]	; (8003438 <HAL_SPI_MspInit+0x84>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d12c      	bne.n	8003430 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	4b18      	ldr	r3, [pc, #96]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	4a17      	ldr	r2, [pc, #92]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033e4:	6413      	str	r3, [r2, #64]	; 0x40
 80033e6:	4b15      	ldr	r3, [pc, #84]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ee:	613b      	str	r3, [r7, #16]
 80033f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	4b11      	ldr	r3, [pc, #68]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fa:	4a10      	ldr	r2, [pc, #64]	; (800343c <HAL_SPI_MspInit+0x88>)
 80033fc:	f043 0302 	orr.w	r3, r3, #2
 8003400:	6313      	str	r3, [r2, #48]	; 0x30
 8003402:	4b0e      	ldr	r3, [pc, #56]	; (800343c <HAL_SPI_MspInit+0x88>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 800340e:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8003412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003414:	2302      	movs	r3, #2
 8003416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800341c:	2303      	movs	r3, #3
 800341e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003420:	2305      	movs	r3, #5
 8003422:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003424:	f107 0314 	add.w	r3, r7, #20
 8003428:	4619      	mov	r1, r3
 800342a:	4805      	ldr	r0, [pc, #20]	; (8003440 <HAL_SPI_MspInit+0x8c>)
 800342c:	f001 fada 	bl	80049e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003430:	bf00      	nop
 8003432:	3728      	adds	r7, #40	; 0x28
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40003800 	.word	0x40003800
 800343c:	40023800 	.word	0x40023800
 8003440:	40020400 	.word	0x40020400

08003444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b08a      	sub	sp, #40	; 0x28
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800344c:	f107 0314 	add.w	r3, r7, #20
 8003450:	2200      	movs	r2, #0
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	605a      	str	r2, [r3, #4]
 8003456:	609a      	str	r2, [r3, #8]
 8003458:	60da      	str	r2, [r3, #12]
 800345a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a19      	ldr	r2, [pc, #100]	; (80034c8 <HAL_UART_MspInit+0x84>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d12c      	bne.n	80034c0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	613b      	str	r3, [r7, #16]
 800346a:	4b18      	ldr	r3, [pc, #96]	; (80034cc <HAL_UART_MspInit+0x88>)
 800346c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346e:	4a17      	ldr	r2, [pc, #92]	; (80034cc <HAL_UART_MspInit+0x88>)
 8003470:	f043 0310 	orr.w	r3, r3, #16
 8003474:	6453      	str	r3, [r2, #68]	; 0x44
 8003476:	4b15      	ldr	r3, [pc, #84]	; (80034cc <HAL_UART_MspInit+0x88>)
 8003478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347a:	f003 0310 	and.w	r3, r3, #16
 800347e:	613b      	str	r3, [r7, #16]
 8003480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	4b11      	ldr	r3, [pc, #68]	; (80034cc <HAL_UART_MspInit+0x88>)
 8003488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348a:	4a10      	ldr	r2, [pc, #64]	; (80034cc <HAL_UART_MspInit+0x88>)
 800348c:	f043 0301 	orr.w	r3, r3, #1
 8003490:	6313      	str	r3, [r2, #48]	; 0x30
 8003492:	4b0e      	ldr	r3, [pc, #56]	; (80034cc <HAL_UART_MspInit+0x88>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800349e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80034a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034a4:	2302      	movs	r3, #2
 80034a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a8:	2300      	movs	r3, #0
 80034aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034ac:	2303      	movs	r3, #3
 80034ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80034b0:	2307      	movs	r3, #7
 80034b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034b4:	f107 0314 	add.w	r3, r7, #20
 80034b8:	4619      	mov	r1, r3
 80034ba:	4805      	ldr	r0, [pc, #20]	; (80034d0 <HAL_UART_MspInit+0x8c>)
 80034bc:	f001 fa92 	bl	80049e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80034c0:	bf00      	nop
 80034c2:	3728      	adds	r7, #40	; 0x28
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	40011000 	.word	0x40011000
 80034cc:	40023800 	.word	0x40023800
 80034d0:	40020000 	.word	0x40020000

080034d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034d8:	e7fe      	b.n	80034d8 <NMI_Handler+0x4>

080034da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034da:	b480      	push	{r7}
 80034dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034de:	e7fe      	b.n	80034de <HardFault_Handler+0x4>

080034e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034e4:	e7fe      	b.n	80034e4 <MemManage_Handler+0x4>

080034e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034e6:	b480      	push	{r7}
 80034e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034ea:	e7fe      	b.n	80034ea <BusFault_Handler+0x4>

080034ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034f0:	e7fe      	b.n	80034f0 <UsageFault_Handler+0x4>

080034f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034f2:	b480      	push	{r7}
 80034f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034f6:	bf00      	nop
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003504:	bf00      	nop
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800350e:	b480      	push	{r7}
 8003510:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003512:	bf00      	nop
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003520:	f000 fbf0 	bl	8003d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003524:	bf00      	nop
 8003526:	bd80      	pop	{r7, pc}

08003528 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(nrf_IRQ_Pin);
 800352c:	2004      	movs	r0, #4
 800352e:	f001 fc29 	bl	8004d84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003532:	bf00      	nop
 8003534:	bd80      	pop	{r7, pc}
	...

08003538 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800353c:	4802      	ldr	r0, [pc, #8]	; (8003548 <ADC_IRQHandler+0x10>)
 800353e:	f000 fddb 	bl	80040f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003542:	bf00      	nop
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	200001f8 	.word	0x200001f8

0800354c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return 1;
 8003550:	2301      	movs	r3, #1
}
 8003552:	4618      	mov	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <_kill>:

int _kill(int pid, int sig)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003566:	f005 ff21 	bl	80093ac <__errno>
 800356a:	4603      	mov	r3, r0
 800356c:	2216      	movs	r2, #22
 800356e:	601a      	str	r2, [r3, #0]
  return -1;
 8003570:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003574:	4618      	mov	r0, r3
 8003576:	3708      	adds	r7, #8
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <_exit>:

void _exit (int status)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003584:	f04f 31ff 	mov.w	r1, #4294967295
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7ff ffe7 	bl	800355c <_kill>
  while (1) {}    /* Make sure we hang here */
 800358e:	e7fe      	b.n	800358e <_exit+0x12>

08003590 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
 80035a0:	e00a      	b.n	80035b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035a2:	f3af 8000 	nop.w
 80035a6:	4601      	mov	r1, r0
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	1c5a      	adds	r2, r3, #1
 80035ac:	60ba      	str	r2, [r7, #8]
 80035ae:	b2ca      	uxtb	r2, r1
 80035b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	3301      	adds	r3, #1
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	697a      	ldr	r2, [r7, #20]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	429a      	cmp	r2, r3
 80035be:	dbf0      	blt.n	80035a2 <_read+0x12>
  }

  return len;
 80035c0:	687b      	ldr	r3, [r7, #4]
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3718      	adds	r7, #24
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	60f8      	str	r0, [r7, #12]
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
 80035da:	e009      	b.n	80035f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	1c5a      	adds	r2, r3, #1
 80035e0:	60ba      	str	r2, [r7, #8]
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	3301      	adds	r3, #1
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	dbf1      	blt.n	80035dc <_write+0x12>
  }
  return len;
 80035f8:	687b      	ldr	r3, [r7, #4]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <_close>:

int _close(int file)
{
 8003602:	b480      	push	{r7}
 8003604:	b083      	sub	sp, #12
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800360a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800360e:	4618      	mov	r0, r3
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
 8003622:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800362a:	605a      	str	r2, [r3, #4]
  return 0;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr

0800363a <_isatty>:

int _isatty(int file)
{
 800363a:	b480      	push	{r7}
 800363c:	b083      	sub	sp, #12
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003642:	2301      	movs	r3, #1
}
 8003644:	4618      	mov	r0, r3
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3714      	adds	r7, #20
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
	...

0800366c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003674:	4a14      	ldr	r2, [pc, #80]	; (80036c8 <_sbrk+0x5c>)
 8003676:	4b15      	ldr	r3, [pc, #84]	; (80036cc <_sbrk+0x60>)
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003680:	4b13      	ldr	r3, [pc, #76]	; (80036d0 <_sbrk+0x64>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d102      	bne.n	800368e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003688:	4b11      	ldr	r3, [pc, #68]	; (80036d0 <_sbrk+0x64>)
 800368a:	4a12      	ldr	r2, [pc, #72]	; (80036d4 <_sbrk+0x68>)
 800368c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800368e:	4b10      	ldr	r3, [pc, #64]	; (80036d0 <_sbrk+0x64>)
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4413      	add	r3, r2
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	429a      	cmp	r2, r3
 800369a:	d207      	bcs.n	80036ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800369c:	f005 fe86 	bl	80093ac <__errno>
 80036a0:	4603      	mov	r3, r0
 80036a2:	220c      	movs	r2, #12
 80036a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036a6:	f04f 33ff 	mov.w	r3, #4294967295
 80036aa:	e009      	b.n	80036c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036ac:	4b08      	ldr	r3, [pc, #32]	; (80036d0 <_sbrk+0x64>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036b2:	4b07      	ldr	r3, [pc, #28]	; (80036d0 <_sbrk+0x64>)
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4413      	add	r3, r2
 80036ba:	4a05      	ldr	r2, [pc, #20]	; (80036d0 <_sbrk+0x64>)
 80036bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036be:	68fb      	ldr	r3, [r7, #12]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3718      	adds	r7, #24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	20010000 	.word	0x20010000
 80036cc:	00000400 	.word	0x00000400
 80036d0:	200003a8 	.word	0x200003a8
 80036d4:	20000500 	.word	0x20000500

080036d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036dc:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <SystemInit+0x20>)
 80036de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036e2:	4a05      	ldr	r2, [pc, #20]	; (80036f8 <SystemInit+0x20>)
 80036e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036ec:	bf00      	nop
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <DelayMicro>:
void print_Data_Ower_uart(uint8_t *RX_BUF, uint8_t *pipe);


// -------------------------------------------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 1000000) / 7;   // 9
 8003704:	4b0b      	ldr	r3, [pc, #44]	; (8003734 <DelayMicro+0x38>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	099b      	lsrs	r3, r3, #6
 800370a:	4a0b      	ldr	r2, [pc, #44]	; (8003738 <DelayMicro+0x3c>)
 800370c:	fba2 2303 	umull	r2, r3, r2, r3
 8003710:	0a9b      	lsrs	r3, r3, #10
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	fb02 f303 	mul.w	r3, r2, r3
 8003718:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--) ;
 800371a:	bf00      	nop
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	1e5a      	subs	r2, r3, #1
 8003720:	607a      	str	r2, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1fa      	bne.n	800371c <DelayMicro+0x20>
}
 8003726:	bf00      	nop
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr
 8003734:	20000000 	.word	0x20000000
 8003738:	02659117 	.word	0x02659117

0800373c <NRF24_Sleep_mode>:
// -------------------------------------------------------------------------------------
void NRF24_Sleep_mode(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
	CE_RESET;
 8003740:	2200      	movs	r2, #0
 8003742:	2108      	movs	r1, #8
 8003744:	4807      	ldr	r0, [pc, #28]	; (8003764 <NRF24_Sleep_mode+0x28>)
 8003746:	f001 fae9 	bl	8004d1c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800374a:	2005      	movs	r0, #5
 800374c:	f000 fafa 	bl	8003d44 <HAL_Delay>
	NRF24_WriteReg(CONFIG, 0x00);
 8003750:	2100      	movs	r1, #0
 8003752:	2000      	movs	r0, #0
 8003754:	f000 f8a6 	bl	80038a4 <NRF24_WriteReg>
	HAL_Delay(5);
 8003758:	2005      	movs	r0, #5
 800375a:	f000 faf3 	bl	8003d44 <HAL_Delay>


}
 800375e:	bf00      	nop
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40020000 	.word	0x40020000

08003768 <NRF24_init_TX>:
	 NRF24L01_RX_Mode();
	 //LED_OFF;
}
// -------------------------------------------------------------------------------------
void NRF24_init_TX(uint8_t pipe, uint8_t chanel, uint8_t retrans_delay, uint8_t retransmit_attempt, uint8_t data_rate, uint8_t output_tx_power)
{
 8003768:	b590      	push	{r4, r7, lr}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	4604      	mov	r4, r0
 8003770:	4608      	mov	r0, r1
 8003772:	4611      	mov	r1, r2
 8003774:	461a      	mov	r2, r3
 8003776:	4623      	mov	r3, r4
 8003778:	71fb      	strb	r3, [r7, #7]
 800377a:	4603      	mov	r3, r0
 800377c:	71bb      	strb	r3, [r7, #6]
 800377e:	460b      	mov	r3, r1
 8003780:	717b      	strb	r3, [r7, #5]
 8003782:	4613      	mov	r3, r2
 8003784:	713b      	strb	r3, [r7, #4]
	if(chanel < 0 || chanel > 127)
 8003786:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800378a:	2b00      	cmp	r3, #0
 800378c:	da01      	bge.n	8003792 <NRF24_init_TX+0x2a>
	{
		chanel = 10;
 800378e:	230a      	movs	r3, #10
 8003790:	71bb      	strb	r3, [r7, #6]
	}

	CE_RESET;
 8003792:	2200      	movs	r2, #0
 8003794:	2108      	movs	r1, #8
 8003796:	4827      	ldr	r0, [pc, #156]	; (8003834 <NRF24_init_TX+0xcc>)
 8003798:	f001 fac0 	bl	8004d1c <HAL_GPIO_WritePin>
	// DelayMicro(5000);
//	osDelay(5);
	 HAL_Delay(5);
 800379c:	2005      	movs	r0, #5
 800379e:	f000 fad1 	bl	8003d44 <HAL_Delay>
	NRF24_WriteReg(CONFIG, 0x0A); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 80037a2:	210a      	movs	r1, #10
 80037a4:	2000      	movs	r0, #0
 80037a6:	f000 f87d 	bl	80038a4 <NRF24_WriteReg>
	// DelayMicro(5000);
	 HAL_Delay(5);
 80037aa:	2005      	movs	r0, #5
 80037ac:	f000 faca 	bl	8003d44 <HAL_Delay>
//	osDelay(5);

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable pipe 0
 80037b0:	2101      	movs	r1, #1
 80037b2:	2001      	movs	r0, #1
 80037b4:	f000 f876 	bl	80038a4 <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe 0				//  
 80037b8:	2101      	movs	r1, #1
 80037ba:	2002      	movs	r0, #2
 80037bc:	f000 f872 	bl	80038a4 <NRF24_WriteReg>

	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 80037c0:	2101      	movs	r1, #1
 80037c2:	2003      	movs	r0, #3
 80037c4:	f000 f86e 	bl	80038a4 <NRF24_WriteReg>
#if NUM_OF_TX == 1
	NRF24_WriteReg(SETUP_RETR, 0xFF);			// 1750 us, 15 retrans
#endif

#if NUM_OF_TX == 2
	NRF24_WriteReg(SETUP_RETR, 0x6F);			// 1750 us, 15 retrans
 80037c8:	216f      	movs	r1, #111	; 0x6f
 80037ca:	2004      	movs	r0, #4
 80037cc:	f000 f86a 	bl	80038a4 <NRF24_WriteReg>
#endif

	NRF24_ToggleFeatures();
 80037d0:	f000 f896 	bl	8003900 <NRF24_ToggleFeatures>

	NRF24_WriteReg(FEATURE, 0);
 80037d4:	2100      	movs	r1, #0
 80037d6:	201d      	movs	r0, #29
 80037d8:	f000 f864 	bl	80038a4 <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 80037dc:	2100      	movs	r1, #0
 80037de:	201c      	movs	r0, #28
 80037e0:	f000 f860 	bl	80038a4 <NRF24_WriteReg>
	NRF24_WriteReg(STATUSS, 0x70);			// Reset flags for IRQ
 80037e4:	2170      	movs	r1, #112	; 0x70
 80037e6:	2007      	movs	r0, #7
 80037e8:	f000 f85c 	bl	80038a4 <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76);
 80037ec:	214c      	movs	r1, #76	; 0x4c
 80037ee:	2005      	movs	r0, #5
 80037f0:	f000 f858 	bl	80038a4 <NRF24_WriteReg>
//	NRF24_WriteReg(RF_CH, chanel); 			//  2400 + chanel MHz


	NRF24_WriteReg(RF_SETUP, data_rate|output_tx_power);  		// TX_PWR:0dBm, Datarate: 250kbp	- New version
 80037f4:	7e3a      	ldrb	r2, [r7, #24]
 80037f6:	7f3b      	ldrb	r3, [r7, #28]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	4619      	mov	r1, r3
 80037fe:	2006      	movs	r0, #6
 8003800:	f000 f850 	bl	80038a4 <NRF24_WriteReg>

	if(pipe == 0)
 8003804:	79fb      	ldrb	r3, [r7, #7]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10d      	bne.n	8003826 <NRF24_init_TX+0xbe>
	{
		NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);											// Write TX address
 800380a:	2203      	movs	r2, #3
 800380c:	490a      	ldr	r1, [pc, #40]	; (8003838 <NRF24_init_TX+0xd0>)
 800380e:	2010      	movs	r0, #16
 8003810:	f000 f8a0 	bl	8003954 <NRF24_Write_Buf>
		NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH);											// Write RX address Pipe 0
 8003814:	2203      	movs	r2, #3
 8003816:	4908      	ldr	r1, [pc, #32]	; (8003838 <NRF24_init_TX+0xd0>)
 8003818:	200a      	movs	r0, #10
 800381a:	f000 f89b 	bl	8003954 <NRF24_Write_Buf>
		NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);	 													// Number of bytes in RX payload in data pipe 0
 800381e:	2120      	movs	r1, #32
 8003820:	2011      	movs	r0, #17
 8003822:	f000 f83f 	bl	80038a4 <NRF24_WriteReg>
//		NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_5, TX_ADR_WIDTH);											// Write RX address Pipe 0
//		NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);	 													// Number of bytes in RX payload in data pipe 0
//	}


	 NRF24L01_RX_Mode();
 8003826:	f000 f90b 	bl	8003a40 <NRF24L01_RX_Mode>
	 //LED_OFF;
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	bd90      	pop	{r4, r7, pc}
 8003832:	bf00      	nop
 8003834:	40020000 	.word	0x40020000
 8003838:	20000004 	.word	0x20000004

0800383c <NRF24_ReadReg>:
// -------------------------------------------------------------------------------------
uint8_t NRF24_ReadReg(uint8_t addr)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af02      	add	r7, sp, #8
 8003842:	4603      	mov	r3, r0
 8003844:	71fb      	strb	r3, [r7, #7]
	uint8_t dt=0, cmd;
 8003846:	2300      	movs	r3, #0
 8003848:	73fb      	strb	r3, [r7, #15]
	CS_ON;
 800384a:	2200      	movs	r2, #0
 800384c:	2110      	movs	r1, #16
 800384e:	4813      	ldr	r0, [pc, #76]	; (800389c <NRF24_ReadReg+0x60>)
 8003850:	f001 fa64 	bl	8004d1c <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&hspi2, &addr, &dt, 1, 1000);
 8003854:	f107 020f 	add.w	r2, r7, #15
 8003858:	1df9      	adds	r1, r7, #7
 800385a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	2301      	movs	r3, #1
 8003862:	480f      	ldr	r0, [pc, #60]	; (80038a0 <NRF24_ReadReg+0x64>)
 8003864:	f004 f8bb 	bl	80079de <HAL_SPI_TransmitReceive>

	if (addr != STATUSS)		//          
 8003868:	79fb      	ldrb	r3, [r7, #7]
 800386a:	2b07      	cmp	r3, #7
 800386c:	d00c      	beq.n	8003888 <NRF24_ReadReg+0x4c>
	{
		cmd = 0xFF;
 800386e:	23ff      	movs	r3, #255	; 0xff
 8003870:	73bb      	strb	r3, [r7, #14]
		HAL_SPI_TransmitReceive(&hspi2, &cmd, &dt, 1, 1000);
 8003872:	f107 020f 	add.w	r2, r7, #15
 8003876:	f107 010e 	add.w	r1, r7, #14
 800387a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	2301      	movs	r3, #1
 8003882:	4807      	ldr	r0, [pc, #28]	; (80038a0 <NRF24_ReadReg+0x64>)
 8003884:	f004 f8ab 	bl	80079de <HAL_SPI_TransmitReceive>
	}

	CS_OFF;
 8003888:	2201      	movs	r2, #1
 800388a:	2110      	movs	r1, #16
 800388c:	4803      	ldr	r0, [pc, #12]	; (800389c <NRF24_ReadReg+0x60>)
 800388e:	f001 fa45 	bl	8004d1c <HAL_GPIO_WritePin>

	return dt;
 8003892:	7bfb      	ldrb	r3, [r7, #15]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40020000 	.word	0x40020000
 80038a0:	200002b4 	.word	0x200002b4

080038a4 <NRF24_WriteReg>:
// -------------------------------------------------------------------------------------
void NRF24_WriteReg(uint8_t addr, uint8_t dt)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	4603      	mov	r3, r0
 80038ac:	460a      	mov	r2, r1
 80038ae:	71fb      	strb	r3, [r7, #7]
 80038b0:	4613      	mov	r3, r2
 80038b2:	71bb      	strb	r3, [r7, #6]
	addr |= W_REGISTER;//    
 80038b4:	79fb      	ldrb	r3, [r7, #7]
 80038b6:	f043 0320 	orr.w	r3, r3, #32
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	71fb      	strb	r3, [r7, #7]

	CS_ON;
 80038be:	2200      	movs	r2, #0
 80038c0:	2110      	movs	r1, #16
 80038c2:	480d      	ldr	r0, [pc, #52]	; (80038f8 <NRF24_WriteReg+0x54>)
 80038c4:	f001 fa2a 	bl	8004d1c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2,&addr,1,1000);	//   
 80038c8:	1df9      	adds	r1, r7, #7
 80038ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038ce:	2201      	movs	r2, #1
 80038d0:	480a      	ldr	r0, [pc, #40]	; (80038fc <NRF24_WriteReg+0x58>)
 80038d2:	f003 ff48 	bl	8007766 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&dt,1,1000);	//   
 80038d6:	1db9      	adds	r1, r7, #6
 80038d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038dc:	2201      	movs	r2, #1
 80038de:	4807      	ldr	r0, [pc, #28]	; (80038fc <NRF24_WriteReg+0x58>)
 80038e0:	f003 ff41 	bl	8007766 <HAL_SPI_Transmit>

	CS_OFF;
 80038e4:	2201      	movs	r2, #1
 80038e6:	2110      	movs	r1, #16
 80038e8:	4803      	ldr	r0, [pc, #12]	; (80038f8 <NRF24_WriteReg+0x54>)
 80038ea:	f001 fa17 	bl	8004d1c <HAL_GPIO_WritePin>
}
 80038ee:	bf00      	nop
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	40020000 	.word	0x40020000
 80038fc:	200002b4 	.word	0x200002b4

08003900 <NRF24_ToggleFeatures>:
// -------------------------------------------------------------------------------------
void NRF24_ToggleFeatures(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {ACTIVATE};
 8003906:	2350      	movs	r3, #80	; 0x50
 8003908:	713b      	strb	r3, [r7, #4]

	CS_ON;
 800390a:	2200      	movs	r2, #0
 800390c:	2110      	movs	r1, #16
 800390e:	480f      	ldr	r0, [pc, #60]	; (800394c <NRF24_ToggleFeatures+0x4c>)
 8003910:	f001 fa04 	bl	8004d1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8003914:	1d39      	adds	r1, r7, #4
 8003916:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800391a:	2201      	movs	r2, #1
 800391c:	480c      	ldr	r0, [pc, #48]	; (8003950 <NRF24_ToggleFeatures+0x50>)
 800391e:	f003 ff22 	bl	8007766 <HAL_SPI_Transmit>

	DelayMicro(1);
 8003922:	2001      	movs	r0, #1
 8003924:	f7ff feea 	bl	80036fc <DelayMicro>

	dt[0] = 0x73;
 8003928:	2373      	movs	r3, #115	; 0x73
 800392a:	713b      	strb	r3, [r7, #4]
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 800392c:	1d39      	adds	r1, r7, #4
 800392e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003932:	2201      	movs	r2, #1
 8003934:	4806      	ldr	r0, [pc, #24]	; (8003950 <NRF24_ToggleFeatures+0x50>)
 8003936:	f003 ff16 	bl	8007766 <HAL_SPI_Transmit>
	CS_OFF;
 800393a:	2201      	movs	r2, #1
 800393c:	2110      	movs	r1, #16
 800393e:	4803      	ldr	r0, [pc, #12]	; (800394c <NRF24_ToggleFeatures+0x4c>)
 8003940:	f001 f9ec 	bl	8004d1c <HAL_GPIO_WritePin>
}
 8003944:	bf00      	nop
 8003946:	3708      	adds	r7, #8
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	40020000 	.word	0x40020000
 8003950:	200002b4 	.word	0x200002b4

08003954 <NRF24_Write_Buf>:

	CS_OFF;
}
// -------------------------------------------------------------------------------------
void NRF24_Write_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	4603      	mov	r3, r0
 800395c:	6039      	str	r1, [r7, #0]
 800395e:	71fb      	strb	r3, [r7, #7]
 8003960:	4613      	mov	r3, r2
 8003962:	71bb      	strb	r3, [r7, #6]
	addr |= W_REGISTER;									//    
 8003964:	79fb      	ldrb	r3, [r7, #7]
 8003966:	f043 0320 	orr.w	r3, r3, #32
 800396a:	b2db      	uxtb	r3, r3
 800396c:	71fb      	strb	r3, [r7, #7]

	CS_ON;
 800396e:	2200      	movs	r2, #0
 8003970:	2110      	movs	r1, #16
 8003972:	480f      	ldr	r0, [pc, #60]	; (80039b0 <NRF24_Write_Buf+0x5c>)
 8003974:	f001 f9d2 	bl	8004d1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&addr,1,1000);				//   
 8003978:	1df9      	adds	r1, r7, #7
 800397a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800397e:	2201      	movs	r2, #1
 8003980:	480c      	ldr	r0, [pc, #48]	; (80039b4 <NRF24_Write_Buf+0x60>)
 8003982:	f003 fef0 	bl	8007766 <HAL_SPI_Transmit>

	DelayMicro(1);
 8003986:	2001      	movs	r0, #1
 8003988:	f7ff feb8 	bl	80036fc <DelayMicro>

	HAL_SPI_Transmit(&hspi2,pBuf,bytes,1000);			//   
 800398c:	79bb      	ldrb	r3, [r7, #6]
 800398e:	b29a      	uxth	r2, r3
 8003990:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003994:	6839      	ldr	r1, [r7, #0]
 8003996:	4807      	ldr	r0, [pc, #28]	; (80039b4 <NRF24_Write_Buf+0x60>)
 8003998:	f003 fee5 	bl	8007766 <HAL_SPI_Transmit>

	CS_OFF;
 800399c:	2201      	movs	r2, #1
 800399e:	2110      	movs	r1, #16
 80039a0:	4803      	ldr	r0, [pc, #12]	; (80039b0 <NRF24_Write_Buf+0x5c>)
 80039a2:	f001 f9bb 	bl	8004d1c <HAL_GPIO_WritePin>
}
 80039a6:	bf00      	nop
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40020000 	.word	0x40020000
 80039b4:	200002b4 	.word	0x200002b4

080039b8 <NRF24_FlushRX>:
// -------------------------------------------------------------------------------------
static void NRF24_FlushRX(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {FLUSH_RX};
 80039be:	23e2      	movs	r3, #226	; 0xe2
 80039c0:	713b      	strb	r3, [r7, #4]

	CS_ON;
 80039c2:	2200      	movs	r2, #0
 80039c4:	2110      	movs	r1, #16
 80039c6:	480b      	ldr	r0, [pc, #44]	; (80039f4 <NRF24_FlushRX+0x3c>)
 80039c8:	f001 f9a8 	bl	8004d1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 80039cc:	1d39      	adds	r1, r7, #4
 80039ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039d2:	2201      	movs	r2, #1
 80039d4:	4808      	ldr	r0, [pc, #32]	; (80039f8 <NRF24_FlushRX+0x40>)
 80039d6:	f003 fec6 	bl	8007766 <HAL_SPI_Transmit>
	DelayMicro(1);
 80039da:	2001      	movs	r0, #1
 80039dc:	f7ff fe8e 	bl	80036fc <DelayMicro>
	CS_OFF;
 80039e0:	2201      	movs	r2, #1
 80039e2:	2110      	movs	r1, #16
 80039e4:	4803      	ldr	r0, [pc, #12]	; (80039f4 <NRF24_FlushRX+0x3c>)
 80039e6:	f001 f999 	bl	8004d1c <HAL_GPIO_WritePin>
}
 80039ea:	bf00      	nop
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	40020000 	.word	0x40020000
 80039f8:	200002b4 	.word	0x200002b4

080039fc <NRF24_FlushTX>:
// -------------------------------------------------------------------------------------
static void NRF24_FlushTX(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {FLUSH_TX};
 8003a02:	23e1      	movs	r3, #225	; 0xe1
 8003a04:	713b      	strb	r3, [r7, #4]

	CS_ON;
 8003a06:	2200      	movs	r2, #0
 8003a08:	2110      	movs	r1, #16
 8003a0a:	480b      	ldr	r0, [pc, #44]	; (8003a38 <NRF24_FlushTX+0x3c>)
 8003a0c:	f001 f986 	bl	8004d1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8003a10:	1d39      	adds	r1, r7, #4
 8003a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a16:	2201      	movs	r2, #1
 8003a18:	4808      	ldr	r0, [pc, #32]	; (8003a3c <NRF24_FlushTX+0x40>)
 8003a1a:	f003 fea4 	bl	8007766 <HAL_SPI_Transmit>
	DelayMicro(1);
 8003a1e:	2001      	movs	r0, #1
 8003a20:	f7ff fe6c 	bl	80036fc <DelayMicro>
	CS_OFF;
 8003a24:	2201      	movs	r2, #1
 8003a26:	2110      	movs	r1, #16
 8003a28:	4803      	ldr	r0, [pc, #12]	; (8003a38 <NRF24_FlushTX+0x3c>)
 8003a2a:	f001 f977 	bl	8004d1c <HAL_GPIO_WritePin>
}
 8003a2e:	bf00      	nop
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40020000 	.word	0x40020000
 8003a3c:	200002b4 	.word	0x200002b4

08003a40 <NRF24L01_RX_Mode>:
// -------------------------------------------------------------------------------------
void NRF24L01_RX_Mode(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
	uint8_t regval=0x00;
 8003a46:	2300      	movs	r3, #0
 8003a48:	71fb      	strb	r3, [r7, #7]
	regval = NRF24_ReadReg(CONFIG);
 8003a4a:	2000      	movs	r0, #0
 8003a4c:	f7ff fef6 	bl	800383c <NRF24_ReadReg>
 8003a50:	4603      	mov	r3, r0
 8003a52:	71fb      	strb	r3, [r7, #7]

	regval |= (1<<PWR_UP)|(1<<PRIM_RX);
 8003a54:	79fb      	ldrb	r3, [r7, #7]
 8003a56:	f043 0303 	orr.w	r3, r3, #3
 8003a5a:	71fb      	strb	r3, [r7, #7]

	NRF24_WriteReg(CONFIG, regval);
 8003a5c:	79fb      	ldrb	r3, [r7, #7]
 8003a5e:	4619      	mov	r1, r3
 8003a60:	2000      	movs	r0, #0
 8003a62:	f7ff ff1f 	bl	80038a4 <NRF24_WriteReg>
	CE_SET;
 8003a66:	2201      	movs	r2, #1
 8003a68:	2108      	movs	r1, #8
 8003a6a:	4807      	ldr	r0, [pc, #28]	; (8003a88 <NRF24L01_RX_Mode+0x48>)
 8003a6c:	f001 f956 	bl	8004d1c <HAL_GPIO_WritePin>

	DelayMicro(150);
 8003a70:	2096      	movs	r0, #150	; 0x96
 8003a72:	f7ff fe43 	bl	80036fc <DelayMicro>

	// Flush buffers
	NRF24_FlushRX();
 8003a76:	f7ff ff9f 	bl	80039b8 <NRF24_FlushRX>
	NRF24_FlushTX();
 8003a7a:	f7ff ffbf 	bl	80039fc <NRF24_FlushTX>
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	40020000 	.word	0x40020000

08003a8c <NRF24L01_TX_Mode>:
	//HAL_GPIO_TogglePin(GPIOC, LED_Pin);
	DelayMicro(1000);
}
// -------------------------------------------------------------------------------------
void NRF24L01_TX_Mode(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);
 8003a90:	2203      	movs	r2, #3
 8003a92:	4907      	ldr	r1, [pc, #28]	; (8003ab0 <NRF24L01_TX_Mode+0x24>)
 8003a94:	2010      	movs	r0, #16
 8003a96:	f7ff ff5d 	bl	8003954 <NRF24_Write_Buf>
	CE_RESET;
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	2108      	movs	r1, #8
 8003a9e:	4805      	ldr	r0, [pc, #20]	; (8003ab4 <NRF24L01_TX_Mode+0x28>)
 8003aa0:	f001 f93c 	bl	8004d1c <HAL_GPIO_WritePin>

	// Flush buffers
	NRF24_FlushRX();
 8003aa4:	f7ff ff88 	bl	80039b8 <NRF24_FlushRX>
	NRF24_FlushTX();
 8003aa8:	f7ff ffa8 	bl	80039fc <NRF24_FlushTX>
}
 8003aac:	bf00      	nop
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20000004 	.word	0x20000004
 8003ab4:	40020000 	.word	0x40020000

08003ab8 <NRF24_Transmit>:
// -------------------------------------------------------------------------------------
void NRF24_Transmit(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	6039      	str	r1, [r7, #0]
 8003ac2:	71fb      	strb	r3, [r7, #7]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	71bb      	strb	r3, [r7, #6]
	CE_RESET;
 8003ac8:	2200      	movs	r2, #0
 8003aca:	2108      	movs	r1, #8
 8003acc:	4813      	ldr	r0, [pc, #76]	; (8003b1c <NRF24_Transmit+0x64>)
 8003ace:	f001 f925 	bl	8004d1c <HAL_GPIO_WritePin>
	CS_ON;
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	2110      	movs	r1, #16
 8003ad6:	4811      	ldr	r0, [pc, #68]	; (8003b1c <NRF24_Transmit+0x64>)
 8003ad8:	f001 f920 	bl	8004d1c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2,&addr,1,1000);			// Send address in buss
 8003adc:	1df9      	adds	r1, r7, #7
 8003ade:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	480e      	ldr	r0, [pc, #56]	; (8003b20 <NRF24_Transmit+0x68>)
 8003ae6:	f003 fe3e 	bl	8007766 <HAL_SPI_Transmit>
	DelayMicro(1);
 8003aea:	2001      	movs	r0, #1
 8003aec:	f7ff fe06 	bl	80036fc <DelayMicro>
	HAL_SPI_Transmit(&hspi2,pBuf,bytes,1000);		// Send data in buss
 8003af0:	79bb      	ldrb	r3, [r7, #6]
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003af8:	6839      	ldr	r1, [r7, #0]
 8003afa:	4809      	ldr	r0, [pc, #36]	; (8003b20 <NRF24_Transmit+0x68>)
 8003afc:	f003 fe33 	bl	8007766 <HAL_SPI_Transmit>

	CS_OFF;
 8003b00:	2201      	movs	r2, #1
 8003b02:	2110      	movs	r1, #16
 8003b04:	4805      	ldr	r0, [pc, #20]	; (8003b1c <NRF24_Transmit+0x64>)
 8003b06:	f001 f909 	bl	8004d1c <HAL_GPIO_WritePin>
	CE_SET;
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	2108      	movs	r1, #8
 8003b0e:	4803      	ldr	r0, [pc, #12]	; (8003b1c <NRF24_Transmit+0x64>)
 8003b10:	f001 f904 	bl	8004d1c <HAL_GPIO_WritePin>
}
 8003b14:	bf00      	nop
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	40020000 	.word	0x40020000
 8003b20:	200002b4 	.word	0x200002b4

08003b24 <NRF24L01_Send>:
// -------------------------------------------------------------------------------------
uint8_t NRF24L01_Send(uint8_t *pBuf)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
	uint8_t status=0x00, regval=0x00;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	73fb      	strb	r3, [r7, #15]
 8003b30:	2300      	movs	r3, #0
 8003b32:	73bb      	strb	r3, [r7, #14]

	NRF24L01_TX_Mode();
 8003b34:	f7ff ffaa 	bl	8003a8c <NRF24L01_TX_Mode>
	regval = NRF24_ReadReg(CONFIG);
 8003b38:	2000      	movs	r0, #0
 8003b3a:	f7ff fe7f 	bl	800383c <NRF24_ReadReg>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	73bb      	strb	r3, [r7, #14]
	//     ,   ,   PWR_UP   PRIM_RX
	regval |= (1<<PWR_UP);
 8003b42:	7bbb      	ldrb	r3, [r7, #14]
 8003b44:	f043 0302 	orr.w	r3, r3, #2
 8003b48:	73bb      	strb	r3, [r7, #14]
	regval &= ~(1<<PRIM_RX);
 8003b4a:	7bbb      	ldrb	r3, [r7, #14]
 8003b4c:	f023 0301 	bic.w	r3, r3, #1
 8003b50:	73bb      	strb	r3, [r7, #14]
	NRF24_WriteReg(CONFIG,regval);
 8003b52:	7bbb      	ldrb	r3, [r7, #14]
 8003b54:	4619      	mov	r1, r3
 8003b56:	2000      	movs	r0, #0
 8003b58:	f7ff fea4 	bl	80038a4 <NRF24_WriteReg>
	DelayMicro(150); //  130 
 8003b5c:	2096      	movs	r0, #150	; 0x96
 8003b5e:	f7ff fdcd 	bl	80036fc <DelayMicro>

	//   
	NRF24_Transmit(WR_TX_PLOAD, pBuf, TX_PLOAD_WIDTH);
 8003b62:	2220      	movs	r2, #32
 8003b64:	6879      	ldr	r1, [r7, #4]
 8003b66:	20a0      	movs	r0, #160	; 0xa0
 8003b68:	f7ff ffa6 	bl	8003ab8 <NRF24_Transmit>
	CE_SET;
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	2108      	movs	r1, #8
 8003b70:	481c      	ldr	r0, [pc, #112]	; (8003be4 <NRF24L01_Send+0xc0>)
 8003b72:	f001 f8d3 	bl	8004d1c <HAL_GPIO_WritePin>
	DelayMicro(15); //minimum 10us high pulse (Page 21)
 8003b76:	200f      	movs	r0, #15
 8003b78:	f7ff fdc0 	bl	80036fc <DelayMicro>
	CE_RESET;
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2108      	movs	r1, #8
 8003b80:	4818      	ldr	r0, [pc, #96]	; (8003be4 <NRF24L01_Send+0xc0>)
 8003b82:	f001 f8cb 	bl	8004d1c <HAL_GPIO_WritePin>

	while((GPIO_PinState)IRQ == GPIO_PIN_SET) {}
 8003b86:	bf00      	nop
 8003b88:	2104      	movs	r1, #4
 8003b8a:	4816      	ldr	r0, [pc, #88]	; (8003be4 <NRF24L01_Send+0xc0>)
 8003b8c:	f001 f8ae 	bl	8004cec <HAL_GPIO_ReadPin>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d0f8      	beq.n	8003b88 <NRF24L01_Send+0x64>
	status = NRF24_ReadReg(STATUSS);
 8003b96:	2007      	movs	r0, #7
 8003b98:	f7ff fe50 	bl	800383c <NRF24_ReadReg>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	73fb      	strb	r3, [r7, #15]
	if(status&TX_DS) // If was intterupt (if send data was received )
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
 8003ba2:	f003 0320 	and.w	r3, r3, #32
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d004      	beq.n	8003bb4 <NRF24L01_Send+0x90>
	{
	    NRF24_WriteReg(STATUSS, 0x20);		// Clear interrupt byte
 8003baa:	2120      	movs	r1, #32
 8003bac:	2007      	movs	r0, #7
 8003bae:	f7ff fe79 	bl	80038a4 <NRF24_WriteReg>
 8003bb2:	e00a      	b.n	8003bca <NRF24L01_Send+0xa6>
	}
	else if(status&MAX_RT)					// If
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
 8003bb6:	f003 0310 	and.w	r3, r3, #16
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d005      	beq.n	8003bca <NRF24L01_Send+0xa6>
	{
		NRF24_WriteReg(STATUSS, 0x10);
 8003bbe:	2110      	movs	r1, #16
 8003bc0:	2007      	movs	r0, #7
 8003bc2:	f7ff fe6f 	bl	80038a4 <NRF24_WriteReg>
		NRF24_FlushTX();
 8003bc6:	f7ff ff19 	bl	80039fc <NRF24_FlushTX>
	}

	regval = NRF24_ReadReg(OBSERVE_TX);
 8003bca:	2008      	movs	r0, #8
 8003bcc:	f7ff fe36 	bl	800383c <NRF24_ReadReg>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	73bb      	strb	r3, [r7, #14]

	//   
	NRF24L01_RX_Mode();
 8003bd4:	f7ff ff34 	bl	8003a40 <NRF24L01_RX_Mode>

	return regval;
 8003bd8:	7bbb      	ldrb	r3, [r7, #14]


}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	40020000 	.word	0x40020000

08003be8 <NRF24L01_Transmit>:
// -------------------------------------------------------------------------------------
uint8_t NRF24L01_Transmit(uint8_t *pipe_address, char *data[])
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
	uint8_t regval = 0;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	73fb      	strb	r3, [r7, #15]
	regval = NRF24L01_Send(data);
 8003bf6:	6838      	ldr	r0, [r7, #0]
 8003bf8:	f7ff ff94 	bl	8003b24 <NRF24L01_Send>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	73fb      	strb	r3, [r7, #15]

	return regval;
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c10:	480d      	ldr	r0, [pc, #52]	; (8003c48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c12:	490e      	ldr	r1, [pc, #56]	; (8003c4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c14:	4a0e      	ldr	r2, [pc, #56]	; (8003c50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c18:	e002      	b.n	8003c20 <LoopCopyDataInit>

08003c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c1e:	3304      	adds	r3, #4

08003c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c24:	d3f9      	bcc.n	8003c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c26:	4a0b      	ldr	r2, [pc, #44]	; (8003c54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003c28:	4c0b      	ldr	r4, [pc, #44]	; (8003c58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c2c:	e001      	b.n	8003c32 <LoopFillZerobss>

08003c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c30:	3204      	adds	r2, #4

08003c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c34:	d3fb      	bcc.n	8003c2e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c36:	f7ff fd4f 	bl	80036d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c3a:	f005 fbbd 	bl	80093b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c3e:	f7fe fe99 	bl	8002974 <main>
  bx  lr    
 8003c42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c44:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c4c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003c50:	0800b794 	.word	0x0800b794
  ldr r2, =_sbss
 8003c54:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003c58:	200004fc 	.word	0x200004fc

08003c5c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c5c:	e7fe      	b.n	8003c5c <DMA1_Stream0_IRQHandler>
	...

08003c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c64:	4b0e      	ldr	r3, [pc, #56]	; (8003ca0 <HAL_Init+0x40>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a0d      	ldr	r2, [pc, #52]	; (8003ca0 <HAL_Init+0x40>)
 8003c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c70:	4b0b      	ldr	r3, [pc, #44]	; (8003ca0 <HAL_Init+0x40>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a0a      	ldr	r2, [pc, #40]	; (8003ca0 <HAL_Init+0x40>)
 8003c76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c7c:	4b08      	ldr	r3, [pc, #32]	; (8003ca0 <HAL_Init+0x40>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a07      	ldr	r2, [pc, #28]	; (8003ca0 <HAL_Init+0x40>)
 8003c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c88:	2003      	movs	r0, #3
 8003c8a:	f000 fe69 	bl	8004960 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c8e:	200f      	movs	r0, #15
 8003c90:	f000 f808 	bl	8003ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c94:	f7ff faa6 	bl	80031e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40023c00 	.word	0x40023c00

08003ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cac:	4b12      	ldr	r3, [pc, #72]	; (8003cf8 <HAL_InitTick+0x54>)
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	4b12      	ldr	r3, [pc, #72]	; (8003cfc <HAL_InitTick+0x58>)
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f000 fe81 	bl	80049ca <HAL_SYSTICK_Config>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e00e      	b.n	8003cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2b0f      	cmp	r3, #15
 8003cd6:	d80a      	bhi.n	8003cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cd8:	2200      	movs	r2, #0
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce0:	f000 fe49 	bl	8004976 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ce4:	4a06      	ldr	r2, [pc, #24]	; (8003d00 <HAL_InitTick+0x5c>)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
 8003cec:	e000      	b.n	8003cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3708      	adds	r7, #8
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	20000000 	.word	0x20000000
 8003cfc:	2000000c 	.word	0x2000000c
 8003d00:	20000008 	.word	0x20000008

08003d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d08:	4b06      	ldr	r3, [pc, #24]	; (8003d24 <HAL_IncTick+0x20>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	4b06      	ldr	r3, [pc, #24]	; (8003d28 <HAL_IncTick+0x24>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4413      	add	r3, r2
 8003d14:	4a04      	ldr	r2, [pc, #16]	; (8003d28 <HAL_IncTick+0x24>)
 8003d16:	6013      	str	r3, [r2, #0]
}
 8003d18:	bf00      	nop
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	2000000c 	.word	0x2000000c
 8003d28:	200003ac 	.word	0x200003ac

08003d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8003d30:	4b03      	ldr	r3, [pc, #12]	; (8003d40 <HAL_GetTick+0x14>)
 8003d32:	681b      	ldr	r3, [r3, #0]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	200003ac 	.word	0x200003ac

08003d44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d4c:	f7ff ffee 	bl	8003d2c <HAL_GetTick>
 8003d50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5c:	d005      	beq.n	8003d6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <HAL_Delay+0x44>)
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	461a      	mov	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	4413      	add	r3, r2
 8003d68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d6a:	bf00      	nop
 8003d6c:	f7ff ffde 	bl	8003d2c <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d8f7      	bhi.n	8003d6c <HAL_Delay+0x28>
  {
  }
}
 8003d7c:	bf00      	nop
 8003d7e:	bf00      	nop
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	2000000c 	.word	0x2000000c

08003d8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d94:	2300      	movs	r3, #0
 8003d96:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e033      	b.n	8003e0a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d109      	bne.n	8003dbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f7ff fa42 	bl	8003234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	f003 0310 	and.w	r3, r3, #16
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d118      	bne.n	8003dfc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003dd2:	f023 0302 	bic.w	r3, r3, #2
 8003dd6:	f043 0202 	orr.w	r2, r3, #2
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 fbe8 	bl	80045b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dee:	f023 0303 	bic.w	r3, r3, #3
 8003df2:	f043 0201 	orr.w	r2, r3, #1
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	641a      	str	r2, [r3, #64]	; 0x40
 8003dfa:	e001      	b.n	8003e00 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
	...

08003e14 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d101      	bne.n	8003e2e <HAL_ADC_Start+0x1a>
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	e097      	b.n	8003f5e <HAL_ADC_Start+0x14a>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d018      	beq.n	8003e76 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e54:	4b45      	ldr	r3, [pc, #276]	; (8003f6c <HAL_ADC_Start+0x158>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a45      	ldr	r2, [pc, #276]	; (8003f70 <HAL_ADC_Start+0x15c>)
 8003e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5e:	0c9a      	lsrs	r2, r3, #18
 8003e60:	4613      	mov	r3, r2
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	4413      	add	r3, r2
 8003e66:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003e68:	e002      	b.n	8003e70 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1f9      	bne.n	8003e6a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d15f      	bne.n	8003f44 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e88:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003e8c:	f023 0301 	bic.w	r3, r3, #1
 8003e90:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d007      	beq.n	8003eb6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eaa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003eae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ec2:	d106      	bne.n	8003ed2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ec8:	f023 0206 	bic.w	r2, r3, #6
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	645a      	str	r2, [r3, #68]	; 0x44
 8003ed0:	e002      	b.n	8003ed8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ee0:	4b24      	ldr	r3, [pc, #144]	; (8003f74 <HAL_ADC_Start+0x160>)
 8003ee2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003eec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f003 031f 	and.w	r3, r3, #31
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10f      	bne.n	8003f1a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d129      	bne.n	8003f5c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f16:	609a      	str	r2, [r3, #8]
 8003f18:	e020      	b.n	8003f5c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a16      	ldr	r2, [pc, #88]	; (8003f78 <HAL_ADC_Start+0x164>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d11b      	bne.n	8003f5c <HAL_ADC_Start+0x148>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d114      	bne.n	8003f5c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f40:	609a      	str	r2, [r3, #8]
 8003f42:	e00b      	b.n	8003f5c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f48:	f043 0210 	orr.w	r2, r3, #16
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f54:	f043 0201 	orr.w	r2, r3, #1
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3714      	adds	r7, #20
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	20000000 	.word	0x20000000
 8003f70:	431bde83 	.word	0x431bde83
 8003f74:	40012300 	.word	0x40012300
 8003f78:	40012000 	.word	0x40012000

08003f7c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d101      	bne.n	8003f92 <HAL_ADC_Stop+0x16>
 8003f8e:	2302      	movs	r3, #2
 8003f90:	e021      	b.n	8003fd6 <HAL_ADC_Stop+0x5a>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	689a      	ldr	r2, [r3, #8]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 0201 	bic.w	r2, r2, #1
 8003fa8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d109      	bne.n	8003fcc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003fc0:	f023 0301 	bic.w	r3, r3, #1
 8003fc4:	f043 0201 	orr.w	r2, r3, #1
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr

08003fe2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003fe2:	b580      	push	{r7, lr}
 8003fe4:	b084      	sub	sp, #16
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
 8003fea:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003fec:	2300      	movs	r3, #0
 8003fee:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ffa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ffe:	d113      	bne.n	8004028 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800400a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800400e:	d10b      	bne.n	8004028 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004014:	f043 0220 	orr.w	r2, r3, #32
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e063      	b.n	80040f0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004028:	f7ff fe80 	bl	8003d2c <HAL_GetTick>
 800402c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800402e:	e021      	b.n	8004074 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004036:	d01d      	beq.n	8004074 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d007      	beq.n	800404e <HAL_ADC_PollForConversion+0x6c>
 800403e:	f7ff fe75 	bl	8003d2c <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	429a      	cmp	r2, r3
 800404c:	d212      	bcs.n	8004074 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b02      	cmp	r3, #2
 800405a:	d00b      	beq.n	8004074 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004060:	f043 0204 	orr.w	r2, r3, #4
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e03d      	b.n	80040f0 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b02      	cmp	r3, #2
 8004080:	d1d6      	bne.n	8004030 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f06f 0212 	mvn.w	r2, #18
 800408a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d123      	bne.n	80040ee <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d11f      	bne.n	80040ee <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d006      	beq.n	80040ca <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d111      	bne.n	80040ee <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d105      	bne.n	80040ee <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e6:	f043 0201 	orr.w	r2, r3, #1
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	2300      	movs	r3, #0
 8004106:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f003 0320 	and.w	r3, r3, #32
 8004126:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d049      	beq.n	80041c2 <HAL_ADC_IRQHandler+0xca>
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d046      	beq.n	80041c2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004138:	f003 0310 	and.w	r3, r3, #16
 800413c:	2b00      	cmp	r3, #0
 800413e:	d105      	bne.n	800414c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004144:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d12b      	bne.n	80041b2 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800415e:	2b00      	cmp	r3, #0
 8004160:	d127      	bne.n	80041b2 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004168:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800416c:	2b00      	cmp	r3, #0
 800416e:	d006      	beq.n	800417e <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800417a:	2b00      	cmp	r3, #0
 800417c:	d119      	bne.n	80041b2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 0220 	bic.w	r2, r2, #32
 800418c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d105      	bne.n	80041b2 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041aa:	f043 0201 	orr.w	r2, r3, #1
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f8bd 	bl	8004332 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f06f 0212 	mvn.w	r2, #18
 80041c0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f003 0304 	and.w	r3, r3, #4
 80041c8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041d0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d057      	beq.n	8004288 <HAL_ADC_IRQHandler+0x190>
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d054      	beq.n	8004288 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	f003 0310 	and.w	r3, r3, #16
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d105      	bne.n	80041f6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d139      	bne.n	8004278 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800420e:	2b00      	cmp	r3, #0
 8004210:	d006      	beq.n	8004220 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800421c:	2b00      	cmp	r3, #0
 800421e:	d12b      	bne.n	8004278 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800422a:	2b00      	cmp	r3, #0
 800422c:	d124      	bne.n	8004278 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004238:	2b00      	cmp	r3, #0
 800423a:	d11d      	bne.n	8004278 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004240:	2b00      	cmp	r3, #0
 8004242:	d119      	bne.n	8004278 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685a      	ldr	r2, [r3, #4]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004252:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004258:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004268:	2b00      	cmp	r3, #0
 800426a:	d105      	bne.n	8004278 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	f043 0201 	orr.w	r2, r3, #1
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 fa97 	bl	80047ac <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f06f 020c 	mvn.w	r2, #12
 8004286:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004296:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d017      	beq.n	80042ce <HAL_ADC_IRQHandler+0x1d6>
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d014      	beq.n	80042ce <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d10d      	bne.n	80042ce <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f841 	bl	8004346 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f06f 0201 	mvn.w	r2, #1
 80042cc:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f003 0320 	and.w	r3, r3, #32
 80042d4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042dc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d015      	beq.n	8004310 <HAL_ADC_IRQHandler+0x218>
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d012      	beq.n	8004310 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ee:	f043 0202 	orr.w	r2, r3, #2
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f06f 0220 	mvn.w	r2, #32
 80042fe:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f000 f82a 	bl	800435a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f06f 0220 	mvn.w	r2, #32
 800430e:	601a      	str	r2, [r3, #0]
  }
}
 8004310:	bf00      	nop
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004326:	4618      	mov	r0, r3
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004362:	bf00      	nop
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
	...

08004370 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004370:	b480      	push	{r7}
 8004372:	b085      	sub	sp, #20
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800437a:	2300      	movs	r3, #0
 800437c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004384:	2b01      	cmp	r3, #1
 8004386:	d101      	bne.n	800438c <HAL_ADC_ConfigChannel+0x1c>
 8004388:	2302      	movs	r3, #2
 800438a:	e105      	b.n	8004598 <HAL_ADC_ConfigChannel+0x228>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2b09      	cmp	r3, #9
 800439a:	d925      	bls.n	80043e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68d9      	ldr	r1, [r3, #12]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	461a      	mov	r2, r3
 80043aa:	4613      	mov	r3, r2
 80043ac:	005b      	lsls	r3, r3, #1
 80043ae:	4413      	add	r3, r2
 80043b0:	3b1e      	subs	r3, #30
 80043b2:	2207      	movs	r2, #7
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	43da      	mvns	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	400a      	ands	r2, r1
 80043c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68d9      	ldr	r1, [r3, #12]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	4618      	mov	r0, r3
 80043d4:	4603      	mov	r3, r0
 80043d6:	005b      	lsls	r3, r3, #1
 80043d8:	4403      	add	r3, r0
 80043da:	3b1e      	subs	r3, #30
 80043dc:	409a      	lsls	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	60da      	str	r2, [r3, #12]
 80043e6:	e022      	b.n	800442e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6919      	ldr	r1, [r3, #16]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	461a      	mov	r2, r3
 80043f6:	4613      	mov	r3, r2
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	4413      	add	r3, r2
 80043fc:	2207      	movs	r2, #7
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	43da      	mvns	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	400a      	ands	r2, r1
 800440a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	6919      	ldr	r1, [r3, #16]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	689a      	ldr	r2, [r3, #8]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	b29b      	uxth	r3, r3
 800441c:	4618      	mov	r0, r3
 800441e:	4603      	mov	r3, r0
 8004420:	005b      	lsls	r3, r3, #1
 8004422:	4403      	add	r3, r0
 8004424:	409a      	lsls	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	2b06      	cmp	r3, #6
 8004434:	d824      	bhi.n	8004480 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685a      	ldr	r2, [r3, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	4413      	add	r3, r2
 8004446:	3b05      	subs	r3, #5
 8004448:	221f      	movs	r2, #31
 800444a:	fa02 f303 	lsl.w	r3, r2, r3
 800444e:	43da      	mvns	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	400a      	ands	r2, r1
 8004456:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	b29b      	uxth	r3, r3
 8004464:	4618      	mov	r0, r3
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	4613      	mov	r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	4413      	add	r3, r2
 8004470:	3b05      	subs	r3, #5
 8004472:	fa00 f203 	lsl.w	r2, r0, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	430a      	orrs	r2, r1
 800447c:	635a      	str	r2, [r3, #52]	; 0x34
 800447e:	e04c      	b.n	800451a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b0c      	cmp	r3, #12
 8004486:	d824      	bhi.n	80044d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	685a      	ldr	r2, [r3, #4]
 8004492:	4613      	mov	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4413      	add	r3, r2
 8004498:	3b23      	subs	r3, #35	; 0x23
 800449a:	221f      	movs	r2, #31
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	43da      	mvns	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	400a      	ands	r2, r1
 80044a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	4618      	mov	r0, r3
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	3b23      	subs	r3, #35	; 0x23
 80044c4:	fa00 f203 	lsl.w	r2, r0, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	430a      	orrs	r2, r1
 80044ce:	631a      	str	r2, [r3, #48]	; 0x30
 80044d0:	e023      	b.n	800451a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	4613      	mov	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4413      	add	r3, r2
 80044e2:	3b41      	subs	r3, #65	; 0x41
 80044e4:	221f      	movs	r2, #31
 80044e6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ea:	43da      	mvns	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	400a      	ands	r2, r1
 80044f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	b29b      	uxth	r3, r3
 8004500:	4618      	mov	r0, r3
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	4613      	mov	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	4413      	add	r3, r2
 800450c:	3b41      	subs	r3, #65	; 0x41
 800450e:	fa00 f203 	lsl.w	r2, r0, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	430a      	orrs	r2, r1
 8004518:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800451a:	4b22      	ldr	r3, [pc, #136]	; (80045a4 <HAL_ADC_ConfigChannel+0x234>)
 800451c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a21      	ldr	r2, [pc, #132]	; (80045a8 <HAL_ADC_ConfigChannel+0x238>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d109      	bne.n	800453c <HAL_ADC_ConfigChannel+0x1cc>
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b12      	cmp	r3, #18
 800452e:	d105      	bne.n	800453c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a19      	ldr	r2, [pc, #100]	; (80045a8 <HAL_ADC_ConfigChannel+0x238>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d123      	bne.n	800458e <HAL_ADC_ConfigChannel+0x21e>
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2b10      	cmp	r3, #16
 800454c:	d003      	beq.n	8004556 <HAL_ADC_ConfigChannel+0x1e6>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2b11      	cmp	r3, #17
 8004554:	d11b      	bne.n	800458e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2b10      	cmp	r3, #16
 8004568:	d111      	bne.n	800458e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800456a:	4b10      	ldr	r3, [pc, #64]	; (80045ac <HAL_ADC_ConfigChannel+0x23c>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a10      	ldr	r2, [pc, #64]	; (80045b0 <HAL_ADC_ConfigChannel+0x240>)
 8004570:	fba2 2303 	umull	r2, r3, r2, r3
 8004574:	0c9a      	lsrs	r2, r3, #18
 8004576:	4613      	mov	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	4413      	add	r3, r2
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004580:	e002      	b.n	8004588 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	3b01      	subs	r3, #1
 8004586:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1f9      	bne.n	8004582 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004596:	2300      	movs	r3, #0
}
 8004598:	4618      	mov	r0, r3
 800459a:	3714      	adds	r7, #20
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	40012300 	.word	0x40012300
 80045a8:	40012000 	.word	0x40012000
 80045ac:	20000000 	.word	0x20000000
 80045b0:	431bde83 	.word	0x431bde83

080045b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045bc:	4b79      	ldr	r3, [pc, #484]	; (80047a4 <ADC_Init+0x1f0>)
 80045be:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	431a      	orrs	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	685a      	ldr	r2, [r3, #4]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6859      	ldr	r1, [r3, #4]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	691b      	ldr	r3, [r3, #16]
 80045f4:	021a      	lsls	r2, r3, #8
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	430a      	orrs	r2, r1
 80045fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800460c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	6859      	ldr	r1, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	430a      	orrs	r2, r1
 800461e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800462e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	6899      	ldr	r1, [r3, #8]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68da      	ldr	r2, [r3, #12]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	430a      	orrs	r2, r1
 8004640:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004646:	4a58      	ldr	r2, [pc, #352]	; (80047a8 <ADC_Init+0x1f4>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d022      	beq.n	8004692 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689a      	ldr	r2, [r3, #8]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800465a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6899      	ldr	r1, [r3, #8]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	430a      	orrs	r2, r1
 800466c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689a      	ldr	r2, [r3, #8]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800467c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	6899      	ldr	r1, [r3, #8]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	430a      	orrs	r2, r1
 800468e:	609a      	str	r2, [r3, #8]
 8004690:	e00f      	b.n	80046b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	689a      	ldr	r2, [r3, #8]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80046b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	689a      	ldr	r2, [r3, #8]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0202 	bic.w	r2, r2, #2
 80046c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6899      	ldr	r1, [r3, #8]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	7e1b      	ldrb	r3, [r3, #24]
 80046cc:	005a      	lsls	r2, r3, #1
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d01b      	beq.n	8004718 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80046fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6859      	ldr	r1, [r3, #4]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470a:	3b01      	subs	r3, #1
 800470c:	035a      	lsls	r2, r3, #13
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	605a      	str	r2, [r3, #4]
 8004716:	e007      	b.n	8004728 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004726:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004736:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	69db      	ldr	r3, [r3, #28]
 8004742:	3b01      	subs	r3, #1
 8004744:	051a      	lsls	r2, r3, #20
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	430a      	orrs	r2, r1
 800474c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689a      	ldr	r2, [r3, #8]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800475c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	6899      	ldr	r1, [r3, #8]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800476a:	025a      	lsls	r2, r3, #9
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	430a      	orrs	r2, r1
 8004772:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689a      	ldr	r2, [r3, #8]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004782:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	6899      	ldr	r1, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	029a      	lsls	r2, r3, #10
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	430a      	orrs	r2, r1
 8004796:	609a      	str	r2, [r3, #8]
}
 8004798:	bf00      	nop
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	40012300 	.word	0x40012300
 80047a8:	0f000001 	.word	0x0f000001

080047ac <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047d0:	4b0c      	ldr	r3, [pc, #48]	; (8004804 <__NVIC_SetPriorityGrouping+0x44>)
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047dc:	4013      	ands	r3, r2
 80047de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047f2:	4a04      	ldr	r2, [pc, #16]	; (8004804 <__NVIC_SetPriorityGrouping+0x44>)
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	60d3      	str	r3, [r2, #12]
}
 80047f8:	bf00      	nop
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr
 8004804:	e000ed00 	.word	0xe000ed00

08004808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800480c:	4b04      	ldr	r3, [pc, #16]	; (8004820 <__NVIC_GetPriorityGrouping+0x18>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	0a1b      	lsrs	r3, r3, #8
 8004812:	f003 0307 	and.w	r3, r3, #7
}
 8004816:	4618      	mov	r0, r3
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr
 8004820:	e000ed00 	.word	0xe000ed00

08004824 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	4603      	mov	r3, r0
 800482c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800482e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004832:	2b00      	cmp	r3, #0
 8004834:	db0b      	blt.n	800484e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004836:	79fb      	ldrb	r3, [r7, #7]
 8004838:	f003 021f 	and.w	r2, r3, #31
 800483c:	4907      	ldr	r1, [pc, #28]	; (800485c <__NVIC_EnableIRQ+0x38>)
 800483e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004842:	095b      	lsrs	r3, r3, #5
 8004844:	2001      	movs	r0, #1
 8004846:	fa00 f202 	lsl.w	r2, r0, r2
 800484a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	e000e100 	.word	0xe000e100

08004860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	4603      	mov	r3, r0
 8004868:	6039      	str	r1, [r7, #0]
 800486a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800486c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004870:	2b00      	cmp	r3, #0
 8004872:	db0a      	blt.n	800488a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	b2da      	uxtb	r2, r3
 8004878:	490c      	ldr	r1, [pc, #48]	; (80048ac <__NVIC_SetPriority+0x4c>)
 800487a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800487e:	0112      	lsls	r2, r2, #4
 8004880:	b2d2      	uxtb	r2, r2
 8004882:	440b      	add	r3, r1
 8004884:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004888:	e00a      	b.n	80048a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	b2da      	uxtb	r2, r3
 800488e:	4908      	ldr	r1, [pc, #32]	; (80048b0 <__NVIC_SetPriority+0x50>)
 8004890:	79fb      	ldrb	r3, [r7, #7]
 8004892:	f003 030f 	and.w	r3, r3, #15
 8004896:	3b04      	subs	r3, #4
 8004898:	0112      	lsls	r2, r2, #4
 800489a:	b2d2      	uxtb	r2, r2
 800489c:	440b      	add	r3, r1
 800489e:	761a      	strb	r2, [r3, #24]
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	e000e100 	.word	0xe000e100
 80048b0:	e000ed00 	.word	0xe000ed00

080048b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b089      	sub	sp, #36	; 0x24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	f1c3 0307 	rsb	r3, r3, #7
 80048ce:	2b04      	cmp	r3, #4
 80048d0:	bf28      	it	cs
 80048d2:	2304      	movcs	r3, #4
 80048d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	3304      	adds	r3, #4
 80048da:	2b06      	cmp	r3, #6
 80048dc:	d902      	bls.n	80048e4 <NVIC_EncodePriority+0x30>
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	3b03      	subs	r3, #3
 80048e2:	e000      	b.n	80048e6 <NVIC_EncodePriority+0x32>
 80048e4:	2300      	movs	r3, #0
 80048e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048e8:	f04f 32ff 	mov.w	r2, #4294967295
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	43da      	mvns	r2, r3
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	401a      	ands	r2, r3
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	fa01 f303 	lsl.w	r3, r1, r3
 8004906:	43d9      	mvns	r1, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800490c:	4313      	orrs	r3, r2
         );
}
 800490e:	4618      	mov	r0, r3
 8004910:	3724      	adds	r7, #36	; 0x24
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
	...

0800491c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b082      	sub	sp, #8
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	3b01      	subs	r3, #1
 8004928:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800492c:	d301      	bcc.n	8004932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800492e:	2301      	movs	r3, #1
 8004930:	e00f      	b.n	8004952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004932:	4a0a      	ldr	r2, [pc, #40]	; (800495c <SysTick_Config+0x40>)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	3b01      	subs	r3, #1
 8004938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800493a:	210f      	movs	r1, #15
 800493c:	f04f 30ff 	mov.w	r0, #4294967295
 8004940:	f7ff ff8e 	bl	8004860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004944:	4b05      	ldr	r3, [pc, #20]	; (800495c <SysTick_Config+0x40>)
 8004946:	2200      	movs	r2, #0
 8004948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800494a:	4b04      	ldr	r3, [pc, #16]	; (800495c <SysTick_Config+0x40>)
 800494c:	2207      	movs	r2, #7
 800494e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3708      	adds	r7, #8
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	e000e010 	.word	0xe000e010

08004960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f7ff ff29 	bl	80047c0 <__NVIC_SetPriorityGrouping>
}
 800496e:	bf00      	nop
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004976:	b580      	push	{r7, lr}
 8004978:	b086      	sub	sp, #24
 800497a:	af00      	add	r7, sp, #0
 800497c:	4603      	mov	r3, r0
 800497e:	60b9      	str	r1, [r7, #8]
 8004980:	607a      	str	r2, [r7, #4]
 8004982:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004984:	2300      	movs	r3, #0
 8004986:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004988:	f7ff ff3e 	bl	8004808 <__NVIC_GetPriorityGrouping>
 800498c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	68b9      	ldr	r1, [r7, #8]
 8004992:	6978      	ldr	r0, [r7, #20]
 8004994:	f7ff ff8e 	bl	80048b4 <NVIC_EncodePriority>
 8004998:	4602      	mov	r2, r0
 800499a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800499e:	4611      	mov	r1, r2
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7ff ff5d 	bl	8004860 <__NVIC_SetPriority>
}
 80049a6:	bf00      	nop
 80049a8:	3718      	adds	r7, #24
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b082      	sub	sp, #8
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	4603      	mov	r3, r0
 80049b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049bc:	4618      	mov	r0, r3
 80049be:	f7ff ff31 	bl	8004824 <__NVIC_EnableIRQ>
}
 80049c2:	bf00      	nop
 80049c4:	3708      	adds	r7, #8
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b082      	sub	sp, #8
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff ffa2 	bl	800491c <SysTick_Config>
 80049d8:	4603      	mov	r3, r0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3708      	adds	r7, #8
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
	...

080049e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b089      	sub	sp, #36	; 0x24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049f2:	2300      	movs	r3, #0
 80049f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049f6:	2300      	movs	r3, #0
 80049f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049fa:	2300      	movs	r3, #0
 80049fc:	61fb      	str	r3, [r7, #28]
 80049fe:	e159      	b.n	8004cb4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a00:	2201      	movs	r2, #1
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	4013      	ands	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	f040 8148 	bne.w	8004cae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d005      	beq.n	8004a36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d130      	bne.n	8004a98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	005b      	lsls	r3, r3, #1
 8004a40:	2203      	movs	r2, #3
 8004a42:	fa02 f303 	lsl.w	r3, r2, r3
 8004a46:	43db      	mvns	r3, r3
 8004a48:	69ba      	ldr	r2, [r7, #24]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	68da      	ldr	r2, [r3, #12]
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	fa02 f303 	lsl.w	r3, r2, r3
 8004a74:	43db      	mvns	r3, r3
 8004a76:	69ba      	ldr	r2, [r7, #24]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	091b      	lsrs	r3, r3, #4
 8004a82:	f003 0201 	and.w	r2, r3, #1
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f003 0303 	and.w	r3, r3, #3
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d017      	beq.n	8004ad4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	2203      	movs	r2, #3
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	43db      	mvns	r3, r3
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	689a      	ldr	r2, [r3, #8]
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	69ba      	ldr	r2, [r7, #24]
 8004ad2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f003 0303 	and.w	r3, r3, #3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d123      	bne.n	8004b28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	08da      	lsrs	r2, r3, #3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	3208      	adds	r2, #8
 8004ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	f003 0307 	and.w	r3, r3, #7
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	220f      	movs	r2, #15
 8004af8:	fa02 f303 	lsl.w	r3, r2, r3
 8004afc:	43db      	mvns	r3, r3
 8004afe:	69ba      	ldr	r2, [r7, #24]
 8004b00:	4013      	ands	r3, r2
 8004b02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	691a      	ldr	r2, [r3, #16]
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	f003 0307 	and.w	r3, r3, #7
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	08da      	lsrs	r2, r3, #3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3208      	adds	r2, #8
 8004b22:	69b9      	ldr	r1, [r7, #24]
 8004b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	2203      	movs	r2, #3
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	43db      	mvns	r3, r3
 8004b3a:	69ba      	ldr	r2, [r7, #24]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f003 0203 	and.w	r2, r3, #3
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	005b      	lsls	r3, r3, #1
 8004b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b50:	69ba      	ldr	r2, [r7, #24]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 80a2 	beq.w	8004cae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60fb      	str	r3, [r7, #12]
 8004b6e:	4b57      	ldr	r3, [pc, #348]	; (8004ccc <HAL_GPIO_Init+0x2e8>)
 8004b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b72:	4a56      	ldr	r2, [pc, #344]	; (8004ccc <HAL_GPIO_Init+0x2e8>)
 8004b74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b78:	6453      	str	r3, [r2, #68]	; 0x44
 8004b7a:	4b54      	ldr	r3, [pc, #336]	; (8004ccc <HAL_GPIO_Init+0x2e8>)
 8004b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b82:	60fb      	str	r3, [r7, #12]
 8004b84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b86:	4a52      	ldr	r2, [pc, #328]	; (8004cd0 <HAL_GPIO_Init+0x2ec>)
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	089b      	lsrs	r3, r3, #2
 8004b8c:	3302      	adds	r3, #2
 8004b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	f003 0303 	and.w	r3, r3, #3
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	220f      	movs	r2, #15
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	43db      	mvns	r3, r3
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a49      	ldr	r2, [pc, #292]	; (8004cd4 <HAL_GPIO_Init+0x2f0>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d019      	beq.n	8004be6 <HAL_GPIO_Init+0x202>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a48      	ldr	r2, [pc, #288]	; (8004cd8 <HAL_GPIO_Init+0x2f4>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d013      	beq.n	8004be2 <HAL_GPIO_Init+0x1fe>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a47      	ldr	r2, [pc, #284]	; (8004cdc <HAL_GPIO_Init+0x2f8>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d00d      	beq.n	8004bde <HAL_GPIO_Init+0x1fa>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a46      	ldr	r2, [pc, #280]	; (8004ce0 <HAL_GPIO_Init+0x2fc>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d007      	beq.n	8004bda <HAL_GPIO_Init+0x1f6>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a45      	ldr	r2, [pc, #276]	; (8004ce4 <HAL_GPIO_Init+0x300>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d101      	bne.n	8004bd6 <HAL_GPIO_Init+0x1f2>
 8004bd2:	2304      	movs	r3, #4
 8004bd4:	e008      	b.n	8004be8 <HAL_GPIO_Init+0x204>
 8004bd6:	2307      	movs	r3, #7
 8004bd8:	e006      	b.n	8004be8 <HAL_GPIO_Init+0x204>
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e004      	b.n	8004be8 <HAL_GPIO_Init+0x204>
 8004bde:	2302      	movs	r3, #2
 8004be0:	e002      	b.n	8004be8 <HAL_GPIO_Init+0x204>
 8004be2:	2301      	movs	r3, #1
 8004be4:	e000      	b.n	8004be8 <HAL_GPIO_Init+0x204>
 8004be6:	2300      	movs	r3, #0
 8004be8:	69fa      	ldr	r2, [r7, #28]
 8004bea:	f002 0203 	and.w	r2, r2, #3
 8004bee:	0092      	lsls	r2, r2, #2
 8004bf0:	4093      	lsls	r3, r2
 8004bf2:	69ba      	ldr	r2, [r7, #24]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bf8:	4935      	ldr	r1, [pc, #212]	; (8004cd0 <HAL_GPIO_Init+0x2ec>)
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	089b      	lsrs	r3, r3, #2
 8004bfe:	3302      	adds	r3, #2
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c06:	4b38      	ldr	r3, [pc, #224]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	43db      	mvns	r3, r3
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	4013      	ands	r3, r2
 8004c14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004c22:	69ba      	ldr	r2, [r7, #24]
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c2a:	4a2f      	ldr	r2, [pc, #188]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c30:	4b2d      	ldr	r3, [pc, #180]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	69ba      	ldr	r2, [r7, #24]
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d003      	beq.n	8004c54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c54:	4a24      	ldr	r2, [pc, #144]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c5a:	4b23      	ldr	r3, [pc, #140]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	43db      	mvns	r3, r3
 8004c64:	69ba      	ldr	r2, [r7, #24]
 8004c66:	4013      	ands	r3, r2
 8004c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d003      	beq.n	8004c7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c7e:	4a1a      	ldr	r2, [pc, #104]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c84:	4b18      	ldr	r3, [pc, #96]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	43db      	mvns	r3, r3
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	4013      	ands	r3, r2
 8004c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d003      	beq.n	8004ca8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ca8:	4a0f      	ldr	r2, [pc, #60]	; (8004ce8 <HAL_GPIO_Init+0x304>)
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	61fb      	str	r3, [r7, #28]
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	2b0f      	cmp	r3, #15
 8004cb8:	f67f aea2 	bls.w	8004a00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004cbc:	bf00      	nop
 8004cbe:	bf00      	nop
 8004cc0:	3724      	adds	r7, #36	; 0x24
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	40023800 	.word	0x40023800
 8004cd0:	40013800 	.word	0x40013800
 8004cd4:	40020000 	.word	0x40020000
 8004cd8:	40020400 	.word	0x40020400
 8004cdc:	40020800 	.word	0x40020800
 8004ce0:	40020c00 	.word	0x40020c00
 8004ce4:	40021000 	.word	0x40021000
 8004ce8:	40013c00 	.word	0x40013c00

08004cec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691a      	ldr	r2, [r3, #16]
 8004cfc:	887b      	ldrh	r3, [r7, #2]
 8004cfe:	4013      	ands	r3, r2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d04:	2301      	movs	r3, #1
 8004d06:	73fb      	strb	r3, [r7, #15]
 8004d08:	e001      	b.n	8004d0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3714      	adds	r7, #20
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	460b      	mov	r3, r1
 8004d26:	807b      	strh	r3, [r7, #2]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d2c:	787b      	ldrb	r3, [r7, #1]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d32:	887a      	ldrh	r2, [r7, #2]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d38:	e003      	b.n	8004d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d3a:	887b      	ldrh	r3, [r7, #2]
 8004d3c:	041a      	lsls	r2, r3, #16
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	619a      	str	r2, [r3, #24]
}
 8004d42:	bf00      	nop
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr

08004d4e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d4e:	b480      	push	{r7}
 8004d50:	b085      	sub	sp, #20
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
 8004d56:	460b      	mov	r3, r1
 8004d58:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004d60:	887a      	ldrh	r2, [r7, #2]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	4013      	ands	r3, r2
 8004d66:	041a      	lsls	r2, r3, #16
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	43d9      	mvns	r1, r3
 8004d6c:	887b      	ldrh	r3, [r7, #2]
 8004d6e:	400b      	ands	r3, r1
 8004d70:	431a      	orrs	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	619a      	str	r2, [r3, #24]
}
 8004d76:	bf00      	nop
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
	...

08004d84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004d8e:	4b08      	ldr	r3, [pc, #32]	; (8004db0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d90:	695a      	ldr	r2, [r3, #20]
 8004d92:	88fb      	ldrh	r3, [r7, #6]
 8004d94:	4013      	ands	r3, r2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d006      	beq.n	8004da8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d9a:	4a05      	ldr	r2, [pc, #20]	; (8004db0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d9c:	88fb      	ldrh	r3, [r7, #6]
 8004d9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004da0:	88fb      	ldrh	r3, [r7, #6]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 f806 	bl	8004db4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004da8:	bf00      	nop
 8004daa:	3708      	adds	r7, #8
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	40013c00 	.word	0x40013c00

08004db4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	4603      	mov	r3, r0
 8004dbc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
	...

08004dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e12b      	b.n	8005036 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d106      	bne.n	8004df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7fe fa6a 	bl	80032cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2224      	movs	r2, #36	; 0x24
 8004dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0201 	bic.w	r2, r2, #1
 8004e0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e30:	f001 fede 	bl	8006bf0 <HAL_RCC_GetPCLK1Freq>
 8004e34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	4a81      	ldr	r2, [pc, #516]	; (8005040 <HAL_I2C_Init+0x274>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d807      	bhi.n	8004e50 <HAL_I2C_Init+0x84>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4a80      	ldr	r2, [pc, #512]	; (8005044 <HAL_I2C_Init+0x278>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	bf94      	ite	ls
 8004e48:	2301      	movls	r3, #1
 8004e4a:	2300      	movhi	r3, #0
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	e006      	b.n	8004e5e <HAL_I2C_Init+0x92>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	4a7d      	ldr	r2, [pc, #500]	; (8005048 <HAL_I2C_Init+0x27c>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	bf94      	ite	ls
 8004e58:	2301      	movls	r3, #1
 8004e5a:	2300      	movhi	r3, #0
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d001      	beq.n	8004e66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e0e7      	b.n	8005036 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	4a78      	ldr	r2, [pc, #480]	; (800504c <HAL_I2C_Init+0x280>)
 8004e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6e:	0c9b      	lsrs	r3, r3, #18
 8004e70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68ba      	ldr	r2, [r7, #8]
 8004e82:	430a      	orrs	r2, r1
 8004e84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	4a6a      	ldr	r2, [pc, #424]	; (8005040 <HAL_I2C_Init+0x274>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d802      	bhi.n	8004ea0 <HAL_I2C_Init+0xd4>
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	e009      	b.n	8004eb4 <HAL_I2C_Init+0xe8>
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004ea6:	fb02 f303 	mul.w	r3, r2, r3
 8004eaa:	4a69      	ldr	r2, [pc, #420]	; (8005050 <HAL_I2C_Init+0x284>)
 8004eac:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb0:	099b      	lsrs	r3, r3, #6
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6812      	ldr	r2, [r2, #0]
 8004eb8:	430b      	orrs	r3, r1
 8004eba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	69db      	ldr	r3, [r3, #28]
 8004ec2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004ec6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	495c      	ldr	r1, [pc, #368]	; (8005040 <HAL_I2C_Init+0x274>)
 8004ed0:	428b      	cmp	r3, r1
 8004ed2:	d819      	bhi.n	8004f08 <HAL_I2C_Init+0x13c>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	1e59      	subs	r1, r3, #1
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ee2:	1c59      	adds	r1, r3, #1
 8004ee4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004ee8:	400b      	ands	r3, r1
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00a      	beq.n	8004f04 <HAL_I2C_Init+0x138>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	1e59      	subs	r1, r3, #1
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	005b      	lsls	r3, r3, #1
 8004ef8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004efc:	3301      	adds	r3, #1
 8004efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f02:	e051      	b.n	8004fa8 <HAL_I2C_Init+0x1dc>
 8004f04:	2304      	movs	r3, #4
 8004f06:	e04f      	b.n	8004fa8 <HAL_I2C_Init+0x1dc>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d111      	bne.n	8004f34 <HAL_I2C_Init+0x168>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	1e58      	subs	r0, r3, #1
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6859      	ldr	r1, [r3, #4]
 8004f18:	460b      	mov	r3, r1
 8004f1a:	005b      	lsls	r3, r3, #1
 8004f1c:	440b      	add	r3, r1
 8004f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f22:	3301      	adds	r3, #1
 8004f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	bf0c      	ite	eq
 8004f2c:	2301      	moveq	r3, #1
 8004f2e:	2300      	movne	r3, #0
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	e012      	b.n	8004f5a <HAL_I2C_Init+0x18e>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	1e58      	subs	r0, r3, #1
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6859      	ldr	r1, [r3, #4]
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	440b      	add	r3, r1
 8004f42:	0099      	lsls	r1, r3, #2
 8004f44:	440b      	add	r3, r1
 8004f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	bf0c      	ite	eq
 8004f54:	2301      	moveq	r3, #1
 8004f56:	2300      	movne	r3, #0
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <HAL_I2C_Init+0x196>
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e022      	b.n	8004fa8 <HAL_I2C_Init+0x1dc>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10e      	bne.n	8004f88 <HAL_I2C_Init+0x1bc>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	1e58      	subs	r0, r3, #1
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6859      	ldr	r1, [r3, #4]
 8004f72:	460b      	mov	r3, r1
 8004f74:	005b      	lsls	r3, r3, #1
 8004f76:	440b      	add	r3, r1
 8004f78:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f86:	e00f      	b.n	8004fa8 <HAL_I2C_Init+0x1dc>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1e58      	subs	r0, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6859      	ldr	r1, [r3, #4]
 8004f90:	460b      	mov	r3, r1
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	440b      	add	r3, r1
 8004f96:	0099      	lsls	r1, r3, #2
 8004f98:	440b      	add	r3, r1
 8004f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004fa8:	6879      	ldr	r1, [r7, #4]
 8004faa:	6809      	ldr	r1, [r1, #0]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	69da      	ldr	r2, [r3, #28]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004fd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6911      	ldr	r1, [r2, #16]
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	68d2      	ldr	r2, [r2, #12]
 8004fe2:	4311      	orrs	r1, r2
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	6812      	ldr	r2, [r2, #0]
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	695a      	ldr	r2, [r3, #20]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	431a      	orrs	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	430a      	orrs	r2, r1
 8005006:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f042 0201 	orr.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2220      	movs	r2, #32
 8005022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3710      	adds	r7, #16
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	000186a0 	.word	0x000186a0
 8005044:	001e847f 	.word	0x001e847f
 8005048:	003d08ff 	.word	0x003d08ff
 800504c:	431bde83 	.word	0x431bde83
 8005050:	10624dd3 	.word	0x10624dd3

08005054 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af02      	add	r7, sp, #8
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	607a      	str	r2, [r7, #4]
 800505e:	461a      	mov	r2, r3
 8005060:	460b      	mov	r3, r1
 8005062:	817b      	strh	r3, [r7, #10]
 8005064:	4613      	mov	r3, r2
 8005066:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005068:	f7fe fe60 	bl	8003d2c <HAL_GetTick>
 800506c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b20      	cmp	r3, #32
 8005078:	f040 80e0 	bne.w	800523c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	2319      	movs	r3, #25
 8005082:	2201      	movs	r2, #1
 8005084:	4970      	ldr	r1, [pc, #448]	; (8005248 <HAL_I2C_Master_Transmit+0x1f4>)
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 ff66 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005092:	2302      	movs	r3, #2
 8005094:	e0d3      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_I2C_Master_Transmit+0x50>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e0cc      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ea>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d007      	beq.n	80050ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f042 0201 	orr.w	r2, r2, #1
 80050c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2221      	movs	r2, #33	; 0x21
 80050de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2210      	movs	r2, #16
 80050e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	893a      	ldrh	r2, [r7, #8]
 80050fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005100:	b29a      	uxth	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	4a50      	ldr	r2, [pc, #320]	; (800524c <HAL_I2C_Master_Transmit+0x1f8>)
 800510a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800510c:	8979      	ldrh	r1, [r7, #10]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	6a3a      	ldr	r2, [r7, #32]
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 fce8 	bl	8005ae8 <I2C_MasterRequestWrite>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e08d      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005122:	2300      	movs	r3, #0
 8005124:	613b      	str	r3, [r7, #16]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	613b      	str	r3, [r7, #16]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	613b      	str	r3, [r7, #16]
 8005136:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005138:	e066      	b.n	8005208 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	6a39      	ldr	r1, [r7, #32]
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 ffe0 	bl	8006104 <I2C_WaitOnTXEFlagUntilTimeout>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00d      	beq.n	8005166 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	2b04      	cmp	r3, #4
 8005150:	d107      	bne.n	8005162 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005160:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e06b      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516a:	781a      	ldrb	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005176:	1c5a      	adds	r2, r3, #1
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005180:	b29b      	uxth	r3, r3
 8005182:	3b01      	subs	r3, #1
 8005184:	b29a      	uxth	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800518e:	3b01      	subs	r3, #1
 8005190:	b29a      	uxth	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b04      	cmp	r3, #4
 80051a2:	d11b      	bne.n	80051dc <HAL_I2C_Master_Transmit+0x188>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d017      	beq.n	80051dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	781a      	ldrb	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051bc:	1c5a      	adds	r2, r3, #1
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	3b01      	subs	r3, #1
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	6a39      	ldr	r1, [r7, #32]
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 ffd0 	bl	8006186 <I2C_WaitOnBTFFlagUntilTimeout>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00d      	beq.n	8005208 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f0:	2b04      	cmp	r3, #4
 80051f2:	d107      	bne.n	8005204 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005202:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e01a      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800520c:	2b00      	cmp	r3, #0
 800520e:	d194      	bne.n	800513a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800521e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2220      	movs	r2, #32
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005238:	2300      	movs	r3, #0
 800523a:	e000      	b.n	800523e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800523c:	2302      	movs	r3, #2
  }
}
 800523e:	4618      	mov	r0, r3
 8005240:	3718      	adds	r7, #24
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	00100002 	.word	0x00100002
 800524c:	ffff0000 	.word	0xffff0000

08005250 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b08c      	sub	sp, #48	; 0x30
 8005254:	af02      	add	r7, sp, #8
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	607a      	str	r2, [r7, #4]
 800525a:	461a      	mov	r2, r3
 800525c:	460b      	mov	r3, r1
 800525e:	817b      	strh	r3, [r7, #10]
 8005260:	4613      	mov	r3, r2
 8005262:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005264:	f7fe fd62 	bl	8003d2c <HAL_GetTick>
 8005268:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b20      	cmp	r3, #32
 8005274:	f040 820b 	bne.w	800568e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	2319      	movs	r3, #25
 800527e:	2201      	movs	r2, #1
 8005280:	497c      	ldr	r1, [pc, #496]	; (8005474 <HAL_I2C_Master_Receive+0x224>)
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 fe68 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800528e:	2302      	movs	r3, #2
 8005290:	e1fe      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_I2C_Master_Receive+0x50>
 800529c:	2302      	movs	r3, #2
 800529e:	e1f7      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d007      	beq.n	80052c6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f042 0201 	orr.w	r2, r2, #1
 80052c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2222      	movs	r2, #34	; 0x22
 80052da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2210      	movs	r2, #16
 80052e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	893a      	ldrh	r2, [r7, #8]
 80052f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	4a5c      	ldr	r2, [pc, #368]	; (8005478 <HAL_I2C_Master_Receive+0x228>)
 8005306:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005308:	8979      	ldrh	r1, [r7, #10]
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800530e:	68f8      	ldr	r0, [r7, #12]
 8005310:	f000 fc6c 	bl	8005bec <I2C_MasterRequestRead>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e1b8      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005322:	2b00      	cmp	r3, #0
 8005324:	d113      	bne.n	800534e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005326:	2300      	movs	r3, #0
 8005328:	623b      	str	r3, [r7, #32]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	623b      	str	r3, [r7, #32]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	623b      	str	r3, [r7, #32]
 800533a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	e18c      	b.n	8005668 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005352:	2b01      	cmp	r3, #1
 8005354:	d11b      	bne.n	800538e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005364:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005366:	2300      	movs	r3, #0
 8005368:	61fb      	str	r3, [r7, #28]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	61fb      	str	r3, [r7, #28]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	61fb      	str	r3, [r7, #28]
 800537a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800538a:	601a      	str	r2, [r3, #0]
 800538c:	e16c      	b.n	8005668 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005392:	2b02      	cmp	r3, #2
 8005394:	d11b      	bne.n	80053ce <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053b6:	2300      	movs	r3, #0
 80053b8:	61bb      	str	r3, [r7, #24]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	61bb      	str	r3, [r7, #24]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	61bb      	str	r3, [r7, #24]
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	e14c      	b.n	8005668 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053de:	2300      	movs	r3, #0
 80053e0:	617b      	str	r3, [r7, #20]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	617b      	str	r3, [r7, #20]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	699b      	ldr	r3, [r3, #24]
 80053f0:	617b      	str	r3, [r7, #20]
 80053f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80053f4:	e138      	b.n	8005668 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053fa:	2b03      	cmp	r3, #3
 80053fc:	f200 80f1 	bhi.w	80055e2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005404:	2b01      	cmp	r3, #1
 8005406:	d123      	bne.n	8005450 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800540a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 fefb 	bl	8006208 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e139      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	691a      	ldr	r2, [r3, #16]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005426:	b2d2      	uxtb	r2, r2
 8005428:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	1c5a      	adds	r2, r3, #1
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005438:	3b01      	subs	r3, #1
 800543a:	b29a      	uxth	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005444:	b29b      	uxth	r3, r3
 8005446:	3b01      	subs	r3, #1
 8005448:	b29a      	uxth	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800544e:	e10b      	b.n	8005668 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005454:	2b02      	cmp	r3, #2
 8005456:	d14e      	bne.n	80054f6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545a:	9300      	str	r3, [sp, #0]
 800545c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800545e:	2200      	movs	r2, #0
 8005460:	4906      	ldr	r1, [pc, #24]	; (800547c <HAL_I2C_Master_Receive+0x22c>)
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f000 fd78 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d008      	beq.n	8005480 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e10e      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
 8005472:	bf00      	nop
 8005474:	00100002 	.word	0x00100002
 8005478:	ffff0000 	.word	0xffff0000
 800547c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800548e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	691a      	ldr	r2, [r3, #16]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	b2d2      	uxtb	r2, r2
 800549c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a2:	1c5a      	adds	r2, r3, #1
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ac:	3b01      	subs	r3, #1
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	3b01      	subs	r3, #1
 80054bc:	b29a      	uxth	r2, r3
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	691a      	ldr	r2, [r3, #16]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054cc:	b2d2      	uxtb	r2, r2
 80054ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d4:	1c5a      	adds	r2, r3, #1
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054de:	3b01      	subs	r3, #1
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	3b01      	subs	r3, #1
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054f4:	e0b8      	b.n	8005668 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	9300      	str	r3, [sp, #0]
 80054fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054fc:	2200      	movs	r2, #0
 80054fe:	4966      	ldr	r1, [pc, #408]	; (8005698 <HAL_I2C_Master_Receive+0x448>)
 8005500:	68f8      	ldr	r0, [r7, #12]
 8005502:	f000 fd29 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e0bf      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800551e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	691a      	ldr	r2, [r3, #16]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552a:	b2d2      	uxtb	r2, r2
 800552c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005532:	1c5a      	adds	r2, r3, #1
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800553c:	3b01      	subs	r3, #1
 800553e:	b29a      	uxth	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005548:	b29b      	uxth	r3, r3
 800554a:	3b01      	subs	r3, #1
 800554c:	b29a      	uxth	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005558:	2200      	movs	r2, #0
 800555a:	494f      	ldr	r1, [pc, #316]	; (8005698 <HAL_I2C_Master_Receive+0x448>)
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fcfb 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d001      	beq.n	800556c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e091      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800557a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	691a      	ldr	r2, [r3, #16]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005586:	b2d2      	uxtb	r2, r2
 8005588:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558e:	1c5a      	adds	r2, r3, #1
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005598:	3b01      	subs	r3, #1
 800559a:	b29a      	uxth	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	3b01      	subs	r3, #1
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	691a      	ldr	r2, [r3, #16]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c0:	1c5a      	adds	r2, r3, #1
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ca:	3b01      	subs	r3, #1
 80055cc:	b29a      	uxth	r2, r3
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055e0:	e042      	b.n	8005668 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f000 fe0e 	bl	8006208 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e04c      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	691a      	ldr	r2, [r3, #16]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	1c5a      	adds	r2, r3, #1
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005612:	3b01      	subs	r3, #1
 8005614:	b29a      	uxth	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800561e:	b29b      	uxth	r3, r3
 8005620:	3b01      	subs	r3, #1
 8005622:	b29a      	uxth	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	695b      	ldr	r3, [r3, #20]
 800562e:	f003 0304 	and.w	r3, r3, #4
 8005632:	2b04      	cmp	r3, #4
 8005634:	d118      	bne.n	8005668 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	691a      	ldr	r2, [r3, #16]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	1c5a      	adds	r2, r3, #1
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005652:	3b01      	subs	r3, #1
 8005654:	b29a      	uxth	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800565e:	b29b      	uxth	r3, r3
 8005660:	3b01      	subs	r3, #1
 8005662:	b29a      	uxth	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800566c:	2b00      	cmp	r3, #0
 800566e:	f47f aec2 	bne.w	80053f6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2220      	movs	r2, #32
 8005676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800568a:	2300      	movs	r3, #0
 800568c:	e000      	b.n	8005690 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800568e:	2302      	movs	r3, #2
  }
}
 8005690:	4618      	mov	r0, r3
 8005692:	3728      	adds	r7, #40	; 0x28
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	00010004 	.word	0x00010004

0800569c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b08c      	sub	sp, #48	; 0x30
 80056a0:	af02      	add	r7, sp, #8
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	4608      	mov	r0, r1
 80056a6:	4611      	mov	r1, r2
 80056a8:	461a      	mov	r2, r3
 80056aa:	4603      	mov	r3, r0
 80056ac:	817b      	strh	r3, [r7, #10]
 80056ae:	460b      	mov	r3, r1
 80056b0:	813b      	strh	r3, [r7, #8]
 80056b2:	4613      	mov	r3, r2
 80056b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056b6:	f7fe fb39 	bl	8003d2c <HAL_GetTick>
 80056ba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b20      	cmp	r3, #32
 80056c6:	f040 8208 	bne.w	8005ada <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	2319      	movs	r3, #25
 80056d0:	2201      	movs	r2, #1
 80056d2:	497b      	ldr	r1, [pc, #492]	; (80058c0 <HAL_I2C_Mem_Read+0x224>)
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 fc3f 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80056e0:	2302      	movs	r3, #2
 80056e2:	e1fb      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d101      	bne.n	80056f2 <HAL_I2C_Mem_Read+0x56>
 80056ee:	2302      	movs	r3, #2
 80056f0:	e1f4      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b01      	cmp	r3, #1
 8005706:	d007      	beq.n	8005718 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005726:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2222      	movs	r2, #34	; 0x22
 800572c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2240      	movs	r2, #64	; 0x40
 8005734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005742:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005748:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800574e:	b29a      	uxth	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	4a5b      	ldr	r2, [pc, #364]	; (80058c4 <HAL_I2C_Mem_Read+0x228>)
 8005758:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800575a:	88f8      	ldrh	r0, [r7, #6]
 800575c:	893a      	ldrh	r2, [r7, #8]
 800575e:	8979      	ldrh	r1, [r7, #10]
 8005760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005762:	9301      	str	r3, [sp, #4]
 8005764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005766:	9300      	str	r3, [sp, #0]
 8005768:	4603      	mov	r3, r0
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f000 fb0c 	bl	8005d88 <I2C_RequestMemoryRead>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e1b0      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800577e:	2b00      	cmp	r3, #0
 8005780:	d113      	bne.n	80057aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005782:	2300      	movs	r3, #0
 8005784:	623b      	str	r3, [r7, #32]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
 800578c:	623b      	str	r3, [r7, #32]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	699b      	ldr	r3, [r3, #24]
 8005794:	623b      	str	r3, [r7, #32]
 8005796:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	e184      	b.n	8005ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d11b      	bne.n	80057ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057c2:	2300      	movs	r3, #0
 80057c4:	61fb      	str	r3, [r7, #28]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	61fb      	str	r3, [r7, #28]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	61fb      	str	r3, [r7, #28]
 80057d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057e6:	601a      	str	r2, [r3, #0]
 80057e8:	e164      	b.n	8005ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d11b      	bne.n	800582a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005800:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005810:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005812:	2300      	movs	r3, #0
 8005814:	61bb      	str	r3, [r7, #24]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	695b      	ldr	r3, [r3, #20]
 800581c:	61bb      	str	r3, [r7, #24]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	699b      	ldr	r3, [r3, #24]
 8005824:	61bb      	str	r3, [r7, #24]
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	e144      	b.n	8005ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800582a:	2300      	movs	r3, #0
 800582c:	617b      	str	r3, [r7, #20]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	617b      	str	r3, [r7, #20]
 800583e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005840:	e138      	b.n	8005ab4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005846:	2b03      	cmp	r3, #3
 8005848:	f200 80f1 	bhi.w	8005a2e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005850:	2b01      	cmp	r3, #1
 8005852:	d123      	bne.n	800589c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005856:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 fcd5 	bl	8006208 <I2C_WaitOnRXNEFlagUntilTimeout>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e139      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	691a      	ldr	r2, [r3, #16]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587a:	1c5a      	adds	r2, r3, #1
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005884:	3b01      	subs	r3, #1
 8005886:	b29a      	uxth	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005890:	b29b      	uxth	r3, r3
 8005892:	3b01      	subs	r3, #1
 8005894:	b29a      	uxth	r2, r3
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	855a      	strh	r2, [r3, #42]	; 0x2a
 800589a:	e10b      	b.n	8005ab4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d14e      	bne.n	8005942 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058aa:	2200      	movs	r2, #0
 80058ac:	4906      	ldr	r1, [pc, #24]	; (80058c8 <HAL_I2C_Mem_Read+0x22c>)
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f000 fb52 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d008      	beq.n	80058cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e10e      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
 80058be:	bf00      	nop
 80058c0:	00100002 	.word	0x00100002
 80058c4:	ffff0000 	.word	0xffff0000
 80058c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	691a      	ldr	r2, [r3, #16]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ee:	1c5a      	adds	r2, r3, #1
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058f8:	3b01      	subs	r3, #1
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005904:	b29b      	uxth	r3, r3
 8005906:	3b01      	subs	r3, #1
 8005908:	b29a      	uxth	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	691a      	ldr	r2, [r3, #16]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005918:	b2d2      	uxtb	r2, r2
 800591a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005920:	1c5a      	adds	r2, r3, #1
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800592a:	3b01      	subs	r3, #1
 800592c:	b29a      	uxth	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005936:	b29b      	uxth	r3, r3
 8005938:	3b01      	subs	r3, #1
 800593a:	b29a      	uxth	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005940:	e0b8      	b.n	8005ab4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005944:	9300      	str	r3, [sp, #0]
 8005946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005948:	2200      	movs	r2, #0
 800594a:	4966      	ldr	r1, [pc, #408]	; (8005ae4 <HAL_I2C_Mem_Read+0x448>)
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 fb03 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d001      	beq.n	800595c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e0bf      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800596a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	691a      	ldr	r2, [r3, #16]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005976:	b2d2      	uxtb	r2, r2
 8005978:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597e:	1c5a      	adds	r2, r3, #1
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005994:	b29b      	uxth	r3, r3
 8005996:	3b01      	subs	r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800599e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a4:	2200      	movs	r2, #0
 80059a6:	494f      	ldr	r1, [pc, #316]	; (8005ae4 <HAL_I2C_Mem_Read+0x448>)
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 fad5 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d001      	beq.n	80059b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e091      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	691a      	ldr	r2, [r3, #16]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d2:	b2d2      	uxtb	r2, r2
 80059d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059da:	1c5a      	adds	r2, r3, #1
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	3b01      	subs	r3, #1
 80059f4:	b29a      	uxth	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	691a      	ldr	r2, [r3, #16]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a04:	b2d2      	uxtb	r2, r2
 8005a06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0c:	1c5a      	adds	r2, r3, #1
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a16:	3b01      	subs	r3, #1
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	3b01      	subs	r3, #1
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a2c:	e042      	b.n	8005ab4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f000 fbe8 	bl	8006208 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e04c      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	691a      	ldr	r2, [r3, #16]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	b2d2      	uxtb	r2, r2
 8005a4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b29a      	uxth	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	f003 0304 	and.w	r3, r3, #4
 8005a7e:	2b04      	cmp	r3, #4
 8005a80:	d118      	bne.n	8005ab4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691a      	ldr	r2, [r3, #16]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	b2d2      	uxtb	r2, r2
 8005a8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	1c5a      	adds	r2, r3, #1
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	3b01      	subs	r3, #1
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	f47f aec2 	bne.w	8005842 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	e000      	b.n	8005adc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005ada:	2302      	movs	r3, #2
  }
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3728      	adds	r7, #40	; 0x28
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	00010004 	.word	0x00010004

08005ae8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b088      	sub	sp, #32
 8005aec:	af02      	add	r7, sp, #8
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	607a      	str	r2, [r7, #4]
 8005af2:	603b      	str	r3, [r7, #0]
 8005af4:	460b      	mov	r3, r1
 8005af6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	2b08      	cmp	r3, #8
 8005b02:	d006      	beq.n	8005b12 <I2C_MasterRequestWrite+0x2a>
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d003      	beq.n	8005b12 <I2C_MasterRequestWrite+0x2a>
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b10:	d108      	bne.n	8005b24 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	e00b      	b.n	8005b3c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b28:	2b12      	cmp	r3, #18
 8005b2a:	d107      	bne.n	8005b3c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b3a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 fa05 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00d      	beq.n	8005b70 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b62:	d103      	bne.n	8005b6c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e035      	b.n	8005bdc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b78:	d108      	bne.n	8005b8c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b7a:	897b      	ldrh	r3, [r7, #10]
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	461a      	mov	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b88:	611a      	str	r2, [r3, #16]
 8005b8a:	e01b      	b.n	8005bc4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b8c:	897b      	ldrh	r3, [r7, #10]
 8005b8e:	11db      	asrs	r3, r3, #7
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	f003 0306 	and.w	r3, r3, #6
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	f063 030f 	orn	r3, r3, #15
 8005b9c:	b2da      	uxtb	r2, r3
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	490e      	ldr	r1, [pc, #56]	; (8005be4 <I2C_MasterRequestWrite+0xfc>)
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 fa2b 	bl	8006006 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e010      	b.n	8005bdc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005bba:	897b      	ldrh	r3, [r7, #10]
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	4907      	ldr	r1, [pc, #28]	; (8005be8 <I2C_MasterRequestWrite+0x100>)
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fa1b 	bl	8006006 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e000      	b.n	8005bdc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3718      	adds	r7, #24
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	00010008 	.word	0x00010008
 8005be8:	00010002 	.word	0x00010002

08005bec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b088      	sub	sp, #32
 8005bf0:	af02      	add	r7, sp, #8
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	607a      	str	r2, [r7, #4]
 8005bf6:	603b      	str	r3, [r7, #0]
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c00:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c10:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	2b08      	cmp	r3, #8
 8005c16:	d006      	beq.n	8005c26 <I2C_MasterRequestRead+0x3a>
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d003      	beq.n	8005c26 <I2C_MasterRequestRead+0x3a>
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c24:	d108      	bne.n	8005c38 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	e00b      	b.n	8005c50 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3c:	2b11      	cmp	r3, #17
 8005c3e:	d107      	bne.n	8005c50 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	9300      	str	r3, [sp, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f97b 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00d      	beq.n	8005c84 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c76:	d103      	bne.n	8005c80 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e079      	b.n	8005d78 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c8c:	d108      	bne.n	8005ca0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c8e:	897b      	ldrh	r3, [r7, #10]
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	f043 0301 	orr.w	r3, r3, #1
 8005c96:	b2da      	uxtb	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	611a      	str	r2, [r3, #16]
 8005c9e:	e05f      	b.n	8005d60 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005ca0:	897b      	ldrh	r3, [r7, #10]
 8005ca2:	11db      	asrs	r3, r3, #7
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	f003 0306 	and.w	r3, r3, #6
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	f063 030f 	orn	r3, r3, #15
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	4930      	ldr	r1, [pc, #192]	; (8005d80 <I2C_MasterRequestRead+0x194>)
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 f9a1 	bl	8006006 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d001      	beq.n	8005cce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e054      	b.n	8005d78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005cce:	897b      	ldrh	r3, [r7, #10]
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	4929      	ldr	r1, [pc, #164]	; (8005d84 <I2C_MasterRequestRead+0x198>)
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f000 f991 	bl	8006006 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d001      	beq.n	8005cee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e044      	b.n	8005d78 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cee:	2300      	movs	r3, #0
 8005cf0:	613b      	str	r3, [r7, #16]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	613b      	str	r3, [r7, #16]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	613b      	str	r3, [r7, #16]
 8005d02:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d12:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f000 f919 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00d      	beq.n	8005d48 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d3a:	d103      	bne.n	8005d44 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d42:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e017      	b.n	8005d78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005d48:	897b      	ldrh	r3, [r7, #10]
 8005d4a:	11db      	asrs	r3, r3, #7
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	f003 0306 	and.w	r3, r3, #6
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	f063 030e 	orn	r3, r3, #14
 8005d58:	b2da      	uxtb	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	4907      	ldr	r1, [pc, #28]	; (8005d84 <I2C_MasterRequestRead+0x198>)
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f000 f94d 	bl	8006006 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d001      	beq.n	8005d76 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e000      	b.n	8005d78 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	00010008 	.word	0x00010008
 8005d84:	00010002 	.word	0x00010002

08005d88 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b088      	sub	sp, #32
 8005d8c:	af02      	add	r7, sp, #8
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	4608      	mov	r0, r1
 8005d92:	4611      	mov	r1, r2
 8005d94:	461a      	mov	r2, r3
 8005d96:	4603      	mov	r3, r0
 8005d98:	817b      	strh	r3, [r7, #10]
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	813b      	strh	r3, [r7, #8]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005db0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dc0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	6a3b      	ldr	r3, [r7, #32]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f000 f8c2 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00d      	beq.n	8005df6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005de8:	d103      	bne.n	8005df2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005df0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e0aa      	b.n	8005f4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005df6:	897b      	ldrh	r3, [r7, #10]
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e08:	6a3a      	ldr	r2, [r7, #32]
 8005e0a:	4952      	ldr	r1, [pc, #328]	; (8005f54 <I2C_RequestMemoryRead+0x1cc>)
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f000 f8fa 	bl	8006006 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e097      	b.n	8005f4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	617b      	str	r3, [r7, #20]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	617b      	str	r3, [r7, #20]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	617b      	str	r3, [r7, #20]
 8005e30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e34:	6a39      	ldr	r1, [r7, #32]
 8005e36:	68f8      	ldr	r0, [r7, #12]
 8005e38:	f000 f964 	bl	8006104 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00d      	beq.n	8005e5e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	2b04      	cmp	r3, #4
 8005e48:	d107      	bne.n	8005e5a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e076      	b.n	8005f4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e5e:	88fb      	ldrh	r3, [r7, #6]
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d105      	bne.n	8005e70 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e64:	893b      	ldrh	r3, [r7, #8]
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	611a      	str	r2, [r3, #16]
 8005e6e:	e021      	b.n	8005eb4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e70:	893b      	ldrh	r3, [r7, #8]
 8005e72:	0a1b      	lsrs	r3, r3, #8
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e80:	6a39      	ldr	r1, [r7, #32]
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f000 f93e 	bl	8006104 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00d      	beq.n	8005eaa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e92:	2b04      	cmp	r3, #4
 8005e94:	d107      	bne.n	8005ea6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ea4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e050      	b.n	8005f4c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005eaa:	893b      	ldrh	r3, [r7, #8]
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eb6:	6a39      	ldr	r1, [r7, #32]
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f000 f923 	bl	8006104 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d00d      	beq.n	8005ee0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec8:	2b04      	cmp	r3, #4
 8005eca:	d107      	bne.n	8005edc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eda:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e035      	b.n	8005f4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005eee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	6a3b      	ldr	r3, [r7, #32]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 f82b 	bl	8005f58 <I2C_WaitOnFlagUntilTimeout>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d00d      	beq.n	8005f24 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f16:	d103      	bne.n	8005f20 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f20:	2303      	movs	r3, #3
 8005f22:	e013      	b.n	8005f4c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f24:	897b      	ldrh	r3, [r7, #10]
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	f043 0301 	orr.w	r3, r3, #1
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f36:	6a3a      	ldr	r2, [r7, #32]
 8005f38:	4906      	ldr	r1, [pc, #24]	; (8005f54 <I2C_RequestMemoryRead+0x1cc>)
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f000 f863 	bl	8006006 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d001      	beq.n	8005f4a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e000      	b.n	8005f4c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3718      	adds	r7, #24
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	00010002 	.word	0x00010002

08005f58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	603b      	str	r3, [r7, #0]
 8005f64:	4613      	mov	r3, r2
 8005f66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f68:	e025      	b.n	8005fb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f70:	d021      	beq.n	8005fb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f72:	f7fd fedb 	bl	8003d2c <HAL_GetTick>
 8005f76:	4602      	mov	r2, r0
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d302      	bcc.n	8005f88 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d116      	bne.n	8005fb6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2220      	movs	r2, #32
 8005f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa2:	f043 0220 	orr.w	r2, r3, #32
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e023      	b.n	8005ffe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	0c1b      	lsrs	r3, r3, #16
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d10d      	bne.n	8005fdc <I2C_WaitOnFlagUntilTimeout+0x84>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	43da      	mvns	r2, r3
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	4013      	ands	r3, r2
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	bf0c      	ite	eq
 8005fd2:	2301      	moveq	r3, #1
 8005fd4:	2300      	movne	r3, #0
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	461a      	mov	r2, r3
 8005fda:	e00c      	b.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	43da      	mvns	r2, r3
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	bf0c      	ite	eq
 8005fee:	2301      	moveq	r3, #1
 8005ff0:	2300      	movne	r3, #0
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	79fb      	ldrb	r3, [r7, #7]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d0b6      	beq.n	8005f6a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3710      	adds	r7, #16
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b084      	sub	sp, #16
 800600a:	af00      	add	r7, sp, #0
 800600c:	60f8      	str	r0, [r7, #12]
 800600e:	60b9      	str	r1, [r7, #8]
 8006010:	607a      	str	r2, [r7, #4]
 8006012:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006014:	e051      	b.n	80060ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	695b      	ldr	r3, [r3, #20]
 800601c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006024:	d123      	bne.n	800606e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006034:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800603e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2220      	movs	r2, #32
 800604a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605a:	f043 0204 	orr.w	r2, r3, #4
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e046      	b.n	80060fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006074:	d021      	beq.n	80060ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006076:	f7fd fe59 	bl	8003d2c <HAL_GetTick>
 800607a:	4602      	mov	r2, r0
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	1ad3      	subs	r3, r2, r3
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	429a      	cmp	r2, r3
 8006084:	d302      	bcc.n	800608c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d116      	bne.n	80060ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2220      	movs	r2, #32
 8006096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a6:	f043 0220 	orr.w	r2, r3, #32
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e020      	b.n	80060fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	0c1b      	lsrs	r3, r3, #16
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d10c      	bne.n	80060de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	43da      	mvns	r2, r3
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	4013      	ands	r3, r2
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	bf14      	ite	ne
 80060d6:	2301      	movne	r3, #1
 80060d8:	2300      	moveq	r3, #0
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	e00b      	b.n	80060f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	43da      	mvns	r2, r3
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	4013      	ands	r3, r2
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	bf14      	ite	ne
 80060f0:	2301      	movne	r3, #1
 80060f2:	2300      	moveq	r3, #0
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d18d      	bne.n	8006016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006110:	e02d      	b.n	800616e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006112:	68f8      	ldr	r0, [r7, #12]
 8006114:	f000 f8ce 	bl	80062b4 <I2C_IsAcknowledgeFailed>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d001      	beq.n	8006122 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e02d      	b.n	800617e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006128:	d021      	beq.n	800616e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800612a:	f7fd fdff 	bl	8003d2c <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	68ba      	ldr	r2, [r7, #8]
 8006136:	429a      	cmp	r2, r3
 8006138:	d302      	bcc.n	8006140 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d116      	bne.n	800616e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2220      	movs	r2, #32
 800614a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2200      	movs	r2, #0
 8006152:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615a:	f043 0220 	orr.w	r2, r3, #32
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e007      	b.n	800617e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006178:	2b80      	cmp	r3, #128	; 0x80
 800617a:	d1ca      	bne.n	8006112 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b084      	sub	sp, #16
 800618a:	af00      	add	r7, sp, #0
 800618c:	60f8      	str	r0, [r7, #12]
 800618e:	60b9      	str	r1, [r7, #8]
 8006190:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006192:	e02d      	b.n	80061f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f000 f88d 	bl	80062b4 <I2C_IsAcknowledgeFailed>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d001      	beq.n	80061a4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e02d      	b.n	8006200 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061aa:	d021      	beq.n	80061f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ac:	f7fd fdbe 	bl	8003d2c <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	68ba      	ldr	r2, [r7, #8]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d302      	bcc.n	80061c2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d116      	bne.n	80061f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061dc:	f043 0220 	orr.w	r2, r3, #32
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e007      	b.n	8006200 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	f003 0304 	and.w	r3, r3, #4
 80061fa:	2b04      	cmp	r3, #4
 80061fc:	d1ca      	bne.n	8006194 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3710      	adds	r7, #16
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}

08006208 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006214:	e042      	b.n	800629c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	695b      	ldr	r3, [r3, #20]
 800621c:	f003 0310 	and.w	r3, r3, #16
 8006220:	2b10      	cmp	r3, #16
 8006222:	d119      	bne.n	8006258 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f06f 0210 	mvn.w	r2, #16
 800622c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2220      	movs	r2, #32
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2200      	movs	r2, #0
 8006240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e029      	b.n	80062ac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006258:	f7fd fd68 	bl	8003d2c <HAL_GetTick>
 800625c:	4602      	mov	r2, r0
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	429a      	cmp	r2, r3
 8006266:	d302      	bcc.n	800626e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d116      	bne.n	800629c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2220      	movs	r2, #32
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006288:	f043 0220 	orr.w	r2, r3, #32
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e007      	b.n	80062ac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a6:	2b40      	cmp	r3, #64	; 0x40
 80062a8:	d1b5      	bne.n	8006216 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ca:	d11b      	bne.n	8006304 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80062d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2220      	movs	r2, #32
 80062e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f0:	f043 0204 	orr.w	r2, r3, #4
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e000      	b.n	8006306 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
	...

08006314 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800631c:	4b05      	ldr	r3, [pc, #20]	; (8006334 <HAL_PWR_EnableWakeUpPin+0x20>)
 800631e:	685a      	ldr	r2, [r3, #4]
 8006320:	4904      	ldr	r1, [pc, #16]	; (8006334 <HAL_PWR_EnableWakeUpPin+0x20>)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4313      	orrs	r3, r2
 8006326:	604b      	str	r3, [r1, #4]
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr
 8006334:	40007000 	.word	0x40007000

08006338 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8006340:	4b06      	ldr	r3, [pc, #24]	; (800635c <HAL_PWR_DisableWakeUpPin+0x24>)
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	43db      	mvns	r3, r3
 8006348:	4904      	ldr	r1, [pc, #16]	; (800635c <HAL_PWR_DisableWakeUpPin+0x24>)
 800634a:	4013      	ands	r3, r2
 800634c:	604b      	str	r3, [r1, #4]
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40007000 	.word	0x40007000

08006360 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8006360:	b480      	push	{r7}
 8006362:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8006364:	4b08      	ldr	r3, [pc, #32]	; (8006388 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a07      	ldr	r2, [pc, #28]	; (8006388 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800636a:	f043 0302 	orr.w	r3, r3, #2
 800636e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006370:	4b06      	ldr	r3, [pc, #24]	; (800638c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	4a05      	ldr	r2, [pc, #20]	; (800638c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8006376:	f043 0304 	orr.w	r3, r3, #4
 800637a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800637c:	bf30      	wfi
}
 800637e:	bf00      	nop
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr
 8006388:	40007000 	.word	0x40007000
 800638c:	e000ed00 	.word	0xe000ed00

08006390 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b086      	sub	sp, #24
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e267      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 0301 	and.w	r3, r3, #1
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d075      	beq.n	800649a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80063ae:	4b88      	ldr	r3, [pc, #544]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f003 030c 	and.w	r3, r3, #12
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	d00c      	beq.n	80063d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063ba:	4b85      	ldr	r3, [pc, #532]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	d112      	bne.n	80063ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063c6:	4b82      	ldr	r3, [pc, #520]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063d2:	d10b      	bne.n	80063ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063d4:	4b7e      	ldr	r3, [pc, #504]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d05b      	beq.n	8006498 <HAL_RCC_OscConfig+0x108>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d157      	bne.n	8006498 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e242      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063f4:	d106      	bne.n	8006404 <HAL_RCC_OscConfig+0x74>
 80063f6:	4b76      	ldr	r3, [pc, #472]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a75      	ldr	r2, [pc, #468]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80063fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006400:	6013      	str	r3, [r2, #0]
 8006402:	e01d      	b.n	8006440 <HAL_RCC_OscConfig+0xb0>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800640c:	d10c      	bne.n	8006428 <HAL_RCC_OscConfig+0x98>
 800640e:	4b70      	ldr	r3, [pc, #448]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a6f      	ldr	r2, [pc, #444]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 8006414:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006418:	6013      	str	r3, [r2, #0]
 800641a:	4b6d      	ldr	r3, [pc, #436]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a6c      	ldr	r2, [pc, #432]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 8006420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006424:	6013      	str	r3, [r2, #0]
 8006426:	e00b      	b.n	8006440 <HAL_RCC_OscConfig+0xb0>
 8006428:	4b69      	ldr	r3, [pc, #420]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a68      	ldr	r2, [pc, #416]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 800642e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006432:	6013      	str	r3, [r2, #0]
 8006434:	4b66      	ldr	r3, [pc, #408]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a65      	ldr	r2, [pc, #404]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 800643a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800643e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d013      	beq.n	8006470 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006448:	f7fd fc70 	bl	8003d2c <HAL_GetTick>
 800644c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800644e:	e008      	b.n	8006462 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006450:	f7fd fc6c 	bl	8003d2c <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	2b64      	cmp	r3, #100	; 0x64
 800645c:	d901      	bls.n	8006462 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e207      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006462:	4b5b      	ldr	r3, [pc, #364]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0f0      	beq.n	8006450 <HAL_RCC_OscConfig+0xc0>
 800646e:	e014      	b.n	800649a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006470:	f7fd fc5c 	bl	8003d2c <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006478:	f7fd fc58 	bl	8003d2c <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b64      	cmp	r3, #100	; 0x64
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e1f3      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800648a:	4b51      	ldr	r3, [pc, #324]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f0      	bne.n	8006478 <HAL_RCC_OscConfig+0xe8>
 8006496:	e000      	b.n	800649a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006498:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d063      	beq.n	800656e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80064a6:	4b4a      	ldr	r3, [pc, #296]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 030c 	and.w	r3, r3, #12
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00b      	beq.n	80064ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064b2:	4b47      	ldr	r3, [pc, #284]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80064ba:	2b08      	cmp	r3, #8
 80064bc:	d11c      	bne.n	80064f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064be:	4b44      	ldr	r3, [pc, #272]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d116      	bne.n	80064f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064ca:	4b41      	ldr	r3, [pc, #260]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0302 	and.w	r3, r3, #2
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d005      	beq.n	80064e2 <HAL_RCC_OscConfig+0x152>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d001      	beq.n	80064e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e1c7      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064e2:	4b3b      	ldr	r3, [pc, #236]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	00db      	lsls	r3, r3, #3
 80064f0:	4937      	ldr	r1, [pc, #220]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064f6:	e03a      	b.n	800656e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d020      	beq.n	8006542 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006500:	4b34      	ldr	r3, [pc, #208]	; (80065d4 <HAL_RCC_OscConfig+0x244>)
 8006502:	2201      	movs	r2, #1
 8006504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006506:	f7fd fc11 	bl	8003d2c <HAL_GetTick>
 800650a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800650c:	e008      	b.n	8006520 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800650e:	f7fd fc0d 	bl	8003d2c <HAL_GetTick>
 8006512:	4602      	mov	r2, r0
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	2b02      	cmp	r3, #2
 800651a:	d901      	bls.n	8006520 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e1a8      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006520:	4b2b      	ldr	r3, [pc, #172]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0302 	and.w	r3, r3, #2
 8006528:	2b00      	cmp	r3, #0
 800652a:	d0f0      	beq.n	800650e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800652c:	4b28      	ldr	r3, [pc, #160]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	00db      	lsls	r3, r3, #3
 800653a:	4925      	ldr	r1, [pc, #148]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 800653c:	4313      	orrs	r3, r2
 800653e:	600b      	str	r3, [r1, #0]
 8006540:	e015      	b.n	800656e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006542:	4b24      	ldr	r3, [pc, #144]	; (80065d4 <HAL_RCC_OscConfig+0x244>)
 8006544:	2200      	movs	r2, #0
 8006546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006548:	f7fd fbf0 	bl	8003d2c <HAL_GetTick>
 800654c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800654e:	e008      	b.n	8006562 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006550:	f7fd fbec 	bl	8003d2c <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	2b02      	cmp	r3, #2
 800655c:	d901      	bls.n	8006562 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e187      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006562:	4b1b      	ldr	r3, [pc, #108]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0302 	and.w	r3, r3, #2
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1f0      	bne.n	8006550 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0308 	and.w	r3, r3, #8
 8006576:	2b00      	cmp	r3, #0
 8006578:	d036      	beq.n	80065e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d016      	beq.n	80065b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006582:	4b15      	ldr	r3, [pc, #84]	; (80065d8 <HAL_RCC_OscConfig+0x248>)
 8006584:	2201      	movs	r2, #1
 8006586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006588:	f7fd fbd0 	bl	8003d2c <HAL_GetTick>
 800658c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800658e:	e008      	b.n	80065a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006590:	f7fd fbcc 	bl	8003d2c <HAL_GetTick>
 8006594:	4602      	mov	r2, r0
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	2b02      	cmp	r3, #2
 800659c:	d901      	bls.n	80065a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e167      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065a2:	4b0b      	ldr	r3, [pc, #44]	; (80065d0 <HAL_RCC_OscConfig+0x240>)
 80065a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065a6:	f003 0302 	and.w	r3, r3, #2
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d0f0      	beq.n	8006590 <HAL_RCC_OscConfig+0x200>
 80065ae:	e01b      	b.n	80065e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065b0:	4b09      	ldr	r3, [pc, #36]	; (80065d8 <HAL_RCC_OscConfig+0x248>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065b6:	f7fd fbb9 	bl	8003d2c <HAL_GetTick>
 80065ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065bc:	e00e      	b.n	80065dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065be:	f7fd fbb5 	bl	8003d2c <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d907      	bls.n	80065dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80065cc:	2303      	movs	r3, #3
 80065ce:	e150      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
 80065d0:	40023800 	.word	0x40023800
 80065d4:	42470000 	.word	0x42470000
 80065d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065dc:	4b88      	ldr	r3, [pc, #544]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 80065de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d1ea      	bne.n	80065be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0304 	and.w	r3, r3, #4
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 8097 	beq.w	8006724 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065f6:	2300      	movs	r3, #0
 80065f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065fa:	4b81      	ldr	r3, [pc, #516]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 80065fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006602:	2b00      	cmp	r3, #0
 8006604:	d10f      	bne.n	8006626 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006606:	2300      	movs	r3, #0
 8006608:	60bb      	str	r3, [r7, #8]
 800660a:	4b7d      	ldr	r3, [pc, #500]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	4a7c      	ldr	r2, [pc, #496]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006614:	6413      	str	r3, [r2, #64]	; 0x40
 8006616:	4b7a      	ldr	r3, [pc, #488]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800661e:	60bb      	str	r3, [r7, #8]
 8006620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006622:	2301      	movs	r3, #1
 8006624:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006626:	4b77      	ldr	r3, [pc, #476]	; (8006804 <HAL_RCC_OscConfig+0x474>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800662e:	2b00      	cmp	r3, #0
 8006630:	d118      	bne.n	8006664 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006632:	4b74      	ldr	r3, [pc, #464]	; (8006804 <HAL_RCC_OscConfig+0x474>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a73      	ldr	r2, [pc, #460]	; (8006804 <HAL_RCC_OscConfig+0x474>)
 8006638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800663c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800663e:	f7fd fb75 	bl	8003d2c <HAL_GetTick>
 8006642:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006644:	e008      	b.n	8006658 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006646:	f7fd fb71 	bl	8003d2c <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b02      	cmp	r3, #2
 8006652:	d901      	bls.n	8006658 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e10c      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006658:	4b6a      	ldr	r3, [pc, #424]	; (8006804 <HAL_RCC_OscConfig+0x474>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006660:	2b00      	cmp	r3, #0
 8006662:	d0f0      	beq.n	8006646 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d106      	bne.n	800667a <HAL_RCC_OscConfig+0x2ea>
 800666c:	4b64      	ldr	r3, [pc, #400]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 800666e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006670:	4a63      	ldr	r2, [pc, #396]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006672:	f043 0301 	orr.w	r3, r3, #1
 8006676:	6713      	str	r3, [r2, #112]	; 0x70
 8006678:	e01c      	b.n	80066b4 <HAL_RCC_OscConfig+0x324>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	2b05      	cmp	r3, #5
 8006680:	d10c      	bne.n	800669c <HAL_RCC_OscConfig+0x30c>
 8006682:	4b5f      	ldr	r3, [pc, #380]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006686:	4a5e      	ldr	r2, [pc, #376]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006688:	f043 0304 	orr.w	r3, r3, #4
 800668c:	6713      	str	r3, [r2, #112]	; 0x70
 800668e:	4b5c      	ldr	r3, [pc, #368]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006692:	4a5b      	ldr	r2, [pc, #364]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006694:	f043 0301 	orr.w	r3, r3, #1
 8006698:	6713      	str	r3, [r2, #112]	; 0x70
 800669a:	e00b      	b.n	80066b4 <HAL_RCC_OscConfig+0x324>
 800669c:	4b58      	ldr	r3, [pc, #352]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 800669e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a0:	4a57      	ldr	r2, [pc, #348]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 80066a2:	f023 0301 	bic.w	r3, r3, #1
 80066a6:	6713      	str	r3, [r2, #112]	; 0x70
 80066a8:	4b55      	ldr	r3, [pc, #340]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 80066aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ac:	4a54      	ldr	r2, [pc, #336]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 80066ae:	f023 0304 	bic.w	r3, r3, #4
 80066b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d015      	beq.n	80066e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066bc:	f7fd fb36 	bl	8003d2c <HAL_GetTick>
 80066c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066c2:	e00a      	b.n	80066da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066c4:	f7fd fb32 	bl	8003d2c <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d901      	bls.n	80066da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e0cb      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066da:	4b49      	ldr	r3, [pc, #292]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 80066dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066de:	f003 0302 	and.w	r3, r3, #2
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d0ee      	beq.n	80066c4 <HAL_RCC_OscConfig+0x334>
 80066e6:	e014      	b.n	8006712 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066e8:	f7fd fb20 	bl	8003d2c <HAL_GetTick>
 80066ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066ee:	e00a      	b.n	8006706 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066f0:	f7fd fb1c 	bl	8003d2c <HAL_GetTick>
 80066f4:	4602      	mov	r2, r0
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	1ad3      	subs	r3, r2, r3
 80066fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80066fe:	4293      	cmp	r3, r2
 8006700:	d901      	bls.n	8006706 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	e0b5      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006706:	4b3e      	ldr	r3, [pc, #248]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d1ee      	bne.n	80066f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006712:	7dfb      	ldrb	r3, [r7, #23]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d105      	bne.n	8006724 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006718:	4b39      	ldr	r3, [pc, #228]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 800671a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671c:	4a38      	ldr	r2, [pc, #224]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 800671e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006722:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 80a1 	beq.w	8006870 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800672e:	4b34      	ldr	r3, [pc, #208]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	f003 030c 	and.w	r3, r3, #12
 8006736:	2b08      	cmp	r3, #8
 8006738:	d05c      	beq.n	80067f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	2b02      	cmp	r3, #2
 8006740:	d141      	bne.n	80067c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006742:	4b31      	ldr	r3, [pc, #196]	; (8006808 <HAL_RCC_OscConfig+0x478>)
 8006744:	2200      	movs	r2, #0
 8006746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006748:	f7fd faf0 	bl	8003d2c <HAL_GetTick>
 800674c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800674e:	e008      	b.n	8006762 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006750:	f7fd faec 	bl	8003d2c <HAL_GetTick>
 8006754:	4602      	mov	r2, r0
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	1ad3      	subs	r3, r2, r3
 800675a:	2b02      	cmp	r3, #2
 800675c:	d901      	bls.n	8006762 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e087      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006762:	4b27      	ldr	r3, [pc, #156]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1f0      	bne.n	8006750 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	69da      	ldr	r2, [r3, #28]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	431a      	orrs	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677c:	019b      	lsls	r3, r3, #6
 800677e:	431a      	orrs	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006784:	085b      	lsrs	r3, r3, #1
 8006786:	3b01      	subs	r3, #1
 8006788:	041b      	lsls	r3, r3, #16
 800678a:	431a      	orrs	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006790:	061b      	lsls	r3, r3, #24
 8006792:	491b      	ldr	r1, [pc, #108]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 8006794:	4313      	orrs	r3, r2
 8006796:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006798:	4b1b      	ldr	r3, [pc, #108]	; (8006808 <HAL_RCC_OscConfig+0x478>)
 800679a:	2201      	movs	r2, #1
 800679c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800679e:	f7fd fac5 	bl	8003d2c <HAL_GetTick>
 80067a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067a4:	e008      	b.n	80067b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067a6:	f7fd fac1 	bl	8003d2c <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d901      	bls.n	80067b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e05c      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067b8:	4b11      	ldr	r3, [pc, #68]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d0f0      	beq.n	80067a6 <HAL_RCC_OscConfig+0x416>
 80067c4:	e054      	b.n	8006870 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067c6:	4b10      	ldr	r3, [pc, #64]	; (8006808 <HAL_RCC_OscConfig+0x478>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067cc:	f7fd faae 	bl	8003d2c <HAL_GetTick>
 80067d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067d2:	e008      	b.n	80067e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067d4:	f7fd faaa 	bl	8003d2c <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	2b02      	cmp	r3, #2
 80067e0:	d901      	bls.n	80067e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e045      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067e6:	4b06      	ldr	r3, [pc, #24]	; (8006800 <HAL_RCC_OscConfig+0x470>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d1f0      	bne.n	80067d4 <HAL_RCC_OscConfig+0x444>
 80067f2:	e03d      	b.n	8006870 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	699b      	ldr	r3, [r3, #24]
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d107      	bne.n	800680c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	e038      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
 8006800:	40023800 	.word	0x40023800
 8006804:	40007000 	.word	0x40007000
 8006808:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800680c:	4b1b      	ldr	r3, [pc, #108]	; (800687c <HAL_RCC_OscConfig+0x4ec>)
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	2b01      	cmp	r3, #1
 8006818:	d028      	beq.n	800686c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006824:	429a      	cmp	r2, r3
 8006826:	d121      	bne.n	800686c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006832:	429a      	cmp	r2, r3
 8006834:	d11a      	bne.n	800686c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800683c:	4013      	ands	r3, r2
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006842:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006844:	4293      	cmp	r3, r2
 8006846:	d111      	bne.n	800686c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006852:	085b      	lsrs	r3, r3, #1
 8006854:	3b01      	subs	r3, #1
 8006856:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006858:	429a      	cmp	r2, r3
 800685a:	d107      	bne.n	800686c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006866:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006868:	429a      	cmp	r2, r3
 800686a:	d001      	beq.n	8006870 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e000      	b.n	8006872 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3718      	adds	r7, #24
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	40023800 	.word	0x40023800

08006880 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d101      	bne.n	8006894 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e0cc      	b.n	8006a2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006894:	4b68      	ldr	r3, [pc, #416]	; (8006a38 <HAL_RCC_ClockConfig+0x1b8>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0307 	and.w	r3, r3, #7
 800689c:	683a      	ldr	r2, [r7, #0]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d90c      	bls.n	80068bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068a2:	4b65      	ldr	r3, [pc, #404]	; (8006a38 <HAL_RCC_ClockConfig+0x1b8>)
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	b2d2      	uxtb	r2, r2
 80068a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068aa:	4b63      	ldr	r3, [pc, #396]	; (8006a38 <HAL_RCC_ClockConfig+0x1b8>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0307 	and.w	r3, r3, #7
 80068b2:	683a      	ldr	r2, [r7, #0]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d001      	beq.n	80068bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e0b8      	b.n	8006a2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0302 	and.w	r3, r3, #2
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d020      	beq.n	800690a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0304 	and.w	r3, r3, #4
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d005      	beq.n	80068e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068d4:	4b59      	ldr	r3, [pc, #356]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	4a58      	ldr	r2, [pc, #352]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 80068da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80068de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 0308 	and.w	r3, r3, #8
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d005      	beq.n	80068f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068ec:	4b53      	ldr	r3, [pc, #332]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	4a52      	ldr	r2, [pc, #328]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 80068f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068f8:	4b50      	ldr	r3, [pc, #320]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	494d      	ldr	r1, [pc, #308]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 8006906:	4313      	orrs	r3, r2
 8006908:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d044      	beq.n	80069a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d107      	bne.n	800692e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800691e:	4b47      	ldr	r3, [pc, #284]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d119      	bne.n	800695e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e07f      	b.n	8006a2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	2b02      	cmp	r3, #2
 8006934:	d003      	beq.n	800693e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800693a:	2b03      	cmp	r3, #3
 800693c:	d107      	bne.n	800694e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800693e:	4b3f      	ldr	r3, [pc, #252]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006946:	2b00      	cmp	r3, #0
 8006948:	d109      	bne.n	800695e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e06f      	b.n	8006a2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800694e:	4b3b      	ldr	r3, [pc, #236]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 0302 	and.w	r3, r3, #2
 8006956:	2b00      	cmp	r3, #0
 8006958:	d101      	bne.n	800695e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e067      	b.n	8006a2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800695e:	4b37      	ldr	r3, [pc, #220]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f023 0203 	bic.w	r2, r3, #3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	4934      	ldr	r1, [pc, #208]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 800696c:	4313      	orrs	r3, r2
 800696e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006970:	f7fd f9dc 	bl	8003d2c <HAL_GetTick>
 8006974:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006976:	e00a      	b.n	800698e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006978:	f7fd f9d8 	bl	8003d2c <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	f241 3288 	movw	r2, #5000	; 0x1388
 8006986:	4293      	cmp	r3, r2
 8006988:	d901      	bls.n	800698e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e04f      	b.n	8006a2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800698e:	4b2b      	ldr	r3, [pc, #172]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	f003 020c 	and.w	r2, r3, #12
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	429a      	cmp	r2, r3
 800699e:	d1eb      	bne.n	8006978 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80069a0:	4b25      	ldr	r3, [pc, #148]	; (8006a38 <HAL_RCC_ClockConfig+0x1b8>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 0307 	and.w	r3, r3, #7
 80069a8:	683a      	ldr	r2, [r7, #0]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d20c      	bcs.n	80069c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069ae:	4b22      	ldr	r3, [pc, #136]	; (8006a38 <HAL_RCC_ClockConfig+0x1b8>)
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	b2d2      	uxtb	r2, r2
 80069b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069b6:	4b20      	ldr	r3, [pc, #128]	; (8006a38 <HAL_RCC_ClockConfig+0x1b8>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0307 	and.w	r3, r3, #7
 80069be:	683a      	ldr	r2, [r7, #0]
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d001      	beq.n	80069c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e032      	b.n	8006a2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0304 	and.w	r3, r3, #4
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d008      	beq.n	80069e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069d4:	4b19      	ldr	r3, [pc, #100]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	4916      	ldr	r1, [pc, #88]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 80069e2:	4313      	orrs	r3, r2
 80069e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f003 0308 	and.w	r3, r3, #8
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d009      	beq.n	8006a06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069f2:	4b12      	ldr	r3, [pc, #72]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	00db      	lsls	r3, r3, #3
 8006a00:	490e      	ldr	r1, [pc, #56]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006a06:	f000 f821 	bl	8006a4c <HAL_RCC_GetSysClockFreq>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	4b0b      	ldr	r3, [pc, #44]	; (8006a3c <HAL_RCC_ClockConfig+0x1bc>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	091b      	lsrs	r3, r3, #4
 8006a12:	f003 030f 	and.w	r3, r3, #15
 8006a16:	490a      	ldr	r1, [pc, #40]	; (8006a40 <HAL_RCC_ClockConfig+0x1c0>)
 8006a18:	5ccb      	ldrb	r3, [r1, r3]
 8006a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a1e:	4a09      	ldr	r2, [pc, #36]	; (8006a44 <HAL_RCC_ClockConfig+0x1c4>)
 8006a20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006a22:	4b09      	ldr	r3, [pc, #36]	; (8006a48 <HAL_RCC_ClockConfig+0x1c8>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7fd f93c 	bl	8003ca4 <HAL_InitTick>

  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	40023c00 	.word	0x40023c00
 8006a3c:	40023800 	.word	0x40023800
 8006a40:	0800b3f8 	.word	0x0800b3f8
 8006a44:	20000000 	.word	0x20000000
 8006a48:	20000008 	.word	0x20000008

08006a4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a50:	b090      	sub	sp, #64	; 0x40
 8006a52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006a54:	2300      	movs	r3, #0
 8006a56:	637b      	str	r3, [r7, #52]	; 0x34
 8006a58:	2300      	movs	r3, #0
 8006a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006a60:	2300      	movs	r3, #0
 8006a62:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a64:	4b59      	ldr	r3, [pc, #356]	; (8006bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	f003 030c 	and.w	r3, r3, #12
 8006a6c:	2b08      	cmp	r3, #8
 8006a6e:	d00d      	beq.n	8006a8c <HAL_RCC_GetSysClockFreq+0x40>
 8006a70:	2b08      	cmp	r3, #8
 8006a72:	f200 80a1 	bhi.w	8006bb8 <HAL_RCC_GetSysClockFreq+0x16c>
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d002      	beq.n	8006a80 <HAL_RCC_GetSysClockFreq+0x34>
 8006a7a:	2b04      	cmp	r3, #4
 8006a7c:	d003      	beq.n	8006a86 <HAL_RCC_GetSysClockFreq+0x3a>
 8006a7e:	e09b      	b.n	8006bb8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a80:	4b53      	ldr	r3, [pc, #332]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006a82:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006a84:	e09b      	b.n	8006bbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a86:	4b53      	ldr	r3, [pc, #332]	; (8006bd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006a88:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006a8a:	e098      	b.n	8006bbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a8c:	4b4f      	ldr	r3, [pc, #316]	; (8006bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a94:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a96:	4b4d      	ldr	r3, [pc, #308]	; (8006bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d028      	beq.n	8006af4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006aa2:	4b4a      	ldr	r3, [pc, #296]	; (8006bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	099b      	lsrs	r3, r3, #6
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	623b      	str	r3, [r7, #32]
 8006aac:	627a      	str	r2, [r7, #36]	; 0x24
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006ab4:	2100      	movs	r1, #0
 8006ab6:	4b47      	ldr	r3, [pc, #284]	; (8006bd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006ab8:	fb03 f201 	mul.w	r2, r3, r1
 8006abc:	2300      	movs	r3, #0
 8006abe:	fb00 f303 	mul.w	r3, r0, r3
 8006ac2:	4413      	add	r3, r2
 8006ac4:	4a43      	ldr	r2, [pc, #268]	; (8006bd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006ac6:	fba0 1202 	umull	r1, r2, r0, r2
 8006aca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006acc:	460a      	mov	r2, r1
 8006ace:	62ba      	str	r2, [r7, #40]	; 0x28
 8006ad0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ad2:	4413      	add	r3, r2
 8006ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ad8:	2200      	movs	r2, #0
 8006ada:	61bb      	str	r3, [r7, #24]
 8006adc:	61fa      	str	r2, [r7, #28]
 8006ade:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ae2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006ae6:	f7fa f8b7 	bl	8000c58 <__aeabi_uldivmod>
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	4613      	mov	r3, r2
 8006af0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006af2:	e053      	b.n	8006b9c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006af4:	4b35      	ldr	r3, [pc, #212]	; (8006bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	099b      	lsrs	r3, r3, #6
 8006afa:	2200      	movs	r2, #0
 8006afc:	613b      	str	r3, [r7, #16]
 8006afe:	617a      	str	r2, [r7, #20]
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006b06:	f04f 0b00 	mov.w	fp, #0
 8006b0a:	4652      	mov	r2, sl
 8006b0c:	465b      	mov	r3, fp
 8006b0e:	f04f 0000 	mov.w	r0, #0
 8006b12:	f04f 0100 	mov.w	r1, #0
 8006b16:	0159      	lsls	r1, r3, #5
 8006b18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b1c:	0150      	lsls	r0, r2, #5
 8006b1e:	4602      	mov	r2, r0
 8006b20:	460b      	mov	r3, r1
 8006b22:	ebb2 080a 	subs.w	r8, r2, sl
 8006b26:	eb63 090b 	sbc.w	r9, r3, fp
 8006b2a:	f04f 0200 	mov.w	r2, #0
 8006b2e:	f04f 0300 	mov.w	r3, #0
 8006b32:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006b36:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006b3a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006b3e:	ebb2 0408 	subs.w	r4, r2, r8
 8006b42:	eb63 0509 	sbc.w	r5, r3, r9
 8006b46:	f04f 0200 	mov.w	r2, #0
 8006b4a:	f04f 0300 	mov.w	r3, #0
 8006b4e:	00eb      	lsls	r3, r5, #3
 8006b50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b54:	00e2      	lsls	r2, r4, #3
 8006b56:	4614      	mov	r4, r2
 8006b58:	461d      	mov	r5, r3
 8006b5a:	eb14 030a 	adds.w	r3, r4, sl
 8006b5e:	603b      	str	r3, [r7, #0]
 8006b60:	eb45 030b 	adc.w	r3, r5, fp
 8006b64:	607b      	str	r3, [r7, #4]
 8006b66:	f04f 0200 	mov.w	r2, #0
 8006b6a:	f04f 0300 	mov.w	r3, #0
 8006b6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b72:	4629      	mov	r1, r5
 8006b74:	028b      	lsls	r3, r1, #10
 8006b76:	4621      	mov	r1, r4
 8006b78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	028a      	lsls	r2, r1, #10
 8006b80:	4610      	mov	r0, r2
 8006b82:	4619      	mov	r1, r3
 8006b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b86:	2200      	movs	r2, #0
 8006b88:	60bb      	str	r3, [r7, #8]
 8006b8a:	60fa      	str	r2, [r7, #12]
 8006b8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b90:	f7fa f862 	bl	8000c58 <__aeabi_uldivmod>
 8006b94:	4602      	mov	r2, r0
 8006b96:	460b      	mov	r3, r1
 8006b98:	4613      	mov	r3, r2
 8006b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b9c:	4b0b      	ldr	r3, [pc, #44]	; (8006bcc <HAL_RCC_GetSysClockFreq+0x180>)
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	0c1b      	lsrs	r3, r3, #16
 8006ba2:	f003 0303 	and.w	r3, r3, #3
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	005b      	lsls	r3, r3, #1
 8006baa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006bac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006bb6:	e002      	b.n	8006bbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bb8:	4b05      	ldr	r3, [pc, #20]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006bba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006bbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3740      	adds	r7, #64	; 0x40
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bca:	bf00      	nop
 8006bcc:	40023800 	.word	0x40023800
 8006bd0:	00f42400 	.word	0x00f42400
 8006bd4:	017d7840 	.word	0x017d7840

08006bd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006bdc:	4b03      	ldr	r3, [pc, #12]	; (8006bec <HAL_RCC_GetHCLKFreq+0x14>)
 8006bde:	681b      	ldr	r3, [r3, #0]
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	20000000 	.word	0x20000000

08006bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006bf4:	f7ff fff0 	bl	8006bd8 <HAL_RCC_GetHCLKFreq>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	4b05      	ldr	r3, [pc, #20]	; (8006c10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	0a9b      	lsrs	r3, r3, #10
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	4903      	ldr	r1, [pc, #12]	; (8006c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c06:	5ccb      	ldrb	r3, [r1, r3]
 8006c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	40023800 	.word	0x40023800
 8006c14:	0800b408 	.word	0x0800b408

08006c18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006c1c:	f7ff ffdc 	bl	8006bd8 <HAL_RCC_GetHCLKFreq>
 8006c20:	4602      	mov	r2, r0
 8006c22:	4b05      	ldr	r3, [pc, #20]	; (8006c38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	0b5b      	lsrs	r3, r3, #13
 8006c28:	f003 0307 	and.w	r3, r3, #7
 8006c2c:	4903      	ldr	r1, [pc, #12]	; (8006c3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c2e:	5ccb      	ldrb	r3, [r1, r3]
 8006c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	0800b408 	.word	0x0800b408

08006c40 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b086      	sub	sp, #24
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d105      	bne.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d035      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c68:	4b67      	ldr	r3, [pc, #412]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c6e:	f7fd f85d 	bl	8003d2c <HAL_GetTick>
 8006c72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c74:	e008      	b.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006c76:	f7fd f859 	bl	8003d2c <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	2b02      	cmp	r3, #2
 8006c82:	d901      	bls.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e0ba      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c88:	4b60      	ldr	r3, [pc, #384]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1f0      	bne.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	019a      	lsls	r2, r3, #6
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	071b      	lsls	r3, r3, #28
 8006ca0:	495a      	ldr	r1, [pc, #360]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006ca8:	4b57      	ldr	r3, [pc, #348]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006caa:	2201      	movs	r2, #1
 8006cac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cae:	f7fd f83d 	bl	8003d2c <HAL_GetTick>
 8006cb2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cb4:	e008      	b.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006cb6:	f7fd f839 	bl	8003d2c <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d901      	bls.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e09a      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cc8:	4b50      	ldr	r3, [pc, #320]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0f0      	beq.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 0302 	and.w	r3, r3, #2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f000 8083 	beq.w	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	60fb      	str	r3, [r7, #12]
 8006ce6:	4b49      	ldr	r3, [pc, #292]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cea:	4a48      	ldr	r2, [pc, #288]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8006cf2:	4b46      	ldr	r3, [pc, #280]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cfa:	60fb      	str	r3, [r7, #12]
 8006cfc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006cfe:	4b44      	ldr	r3, [pc, #272]	; (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a43      	ldr	r2, [pc, #268]	; (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d08:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006d0a:	f7fd f80f 	bl	8003d2c <HAL_GetTick>
 8006d0e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d10:	e008      	b.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006d12:	f7fd f80b 	bl	8003d2c <HAL_GetTick>
 8006d16:	4602      	mov	r2, r0
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d901      	bls.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e06c      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d24:	4b3a      	ldr	r3, [pc, #232]	; (8006e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d0f0      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d30:	4b36      	ldr	r3, [pc, #216]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d38:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d02f      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d028      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d4e:	4b2f      	ldr	r3, [pc, #188]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d56:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d58:	4b2e      	ldr	r3, [pc, #184]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d5e:	4b2d      	ldr	r3, [pc, #180]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d60:	2200      	movs	r2, #0
 8006d62:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006d64:	4a29      	ldr	r2, [pc, #164]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006d6a:	4b28      	ldr	r3, [pc, #160]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d6e:	f003 0301 	and.w	r3, r3, #1
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d114      	bne.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006d76:	f7fc ffd9 	bl	8003d2c <HAL_GetTick>
 8006d7a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d7c:	e00a      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d7e:	f7fc ffd5 	bl	8003d2c <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d901      	bls.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e034      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d94:	4b1d      	ldr	r3, [pc, #116]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d98:	f003 0302 	and.w	r3, r3, #2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d0ee      	beq.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	68db      	ldr	r3, [r3, #12]
 8006da4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006da8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dac:	d10d      	bne.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006dae:	4b17      	ldr	r3, [pc, #92]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dc2:	4912      	ldr	r1, [pc, #72]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	608b      	str	r3, [r1, #8]
 8006dc8:	e005      	b.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006dca:	4b10      	ldr	r3, [pc, #64]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	4a0f      	ldr	r2, [pc, #60]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006dd0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006dd4:	6093      	str	r3, [r2, #8]
 8006dd6:	4b0d      	ldr	r3, [pc, #52]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006dd8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006de2:	490a      	ldr	r1, [pc, #40]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0308 	and.w	r3, r3, #8
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	7c1a      	ldrb	r2, [r3, #16]
 8006df8:	4b07      	ldr	r3, [pc, #28]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006dfa:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3718      	adds	r7, #24
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	42470068 	.word	0x42470068
 8006e0c:	40023800 	.word	0x40023800
 8006e10:	40007000 	.word	0x40007000
 8006e14:	42470e40 	.word	0x42470e40
 8006e18:	424711e0 	.word	0x424711e0

08006e1c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e066      	b.n	8006f00 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	7f5b      	ldrb	r3, [r3, #29]
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d105      	bne.n	8006e48 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7fc fa8a 	bl	800335c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2202      	movs	r2, #2
 8006e4c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	22ca      	movs	r2, #202	; 0xca
 8006e54:	625a      	str	r2, [r3, #36]	; 0x24
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	2253      	movs	r2, #83	; 0x53
 8006e5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f998 	bl	8007194 <RTC_EnterInitMode>
 8006e64:	4603      	mov	r3, r0
 8006e66:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006e68:	7bfb      	ldrb	r3, [r7, #15]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d12c      	bne.n	8006ec8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	6812      	ldr	r2, [r2, #0]
 8006e78:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006e7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e80:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6899      	ldr	r1, [r3, #8]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	431a      	orrs	r2, r3
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	431a      	orrs	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	430a      	orrs	r2, r1
 8006e9e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	68d2      	ldr	r2, [r2, #12]
 8006ea8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	6919      	ldr	r1, [r3, #16]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	041a      	lsls	r2, r3, #16
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f99f 	bl	8007202 <RTC_ExitInitMode>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d113      	bne.n	8006ef6 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006edc:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	699a      	ldr	r2, [r3, #24]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	430a      	orrs	r2, r1
 8006eee:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	22ff      	movs	r2, #255	; 0xff
 8006efc:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006f08:	b590      	push	{r4, r7, lr}
 8006f0a:	b087      	sub	sp, #28
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006f14:	2300      	movs	r3, #0
 8006f16:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	7f1b      	ldrb	r3, [r3, #28]
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d101      	bne.n	8006f24 <HAL_RTC_SetTime+0x1c>
 8006f20:	2302      	movs	r3, #2
 8006f22:	e087      	b.n	8007034 <HAL_RTC_SetTime+0x12c>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2201      	movs	r2, #1
 8006f28:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d126      	bne.n	8006f84 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d102      	bne.n	8006f4a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	2200      	movs	r2, #0
 8006f48:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	781b      	ldrb	r3, [r3, #0]
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f000 f97c 	bl	800724c <RTC_ByteToBcd2>
 8006f54:	4603      	mov	r3, r0
 8006f56:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	785b      	ldrb	r3, [r3, #1]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f000 f975 	bl	800724c <RTC_ByteToBcd2>
 8006f62:	4603      	mov	r3, r0
 8006f64:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f66:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	789b      	ldrb	r3, [r3, #2]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 f96d 	bl	800724c <RTC_ByteToBcd2>
 8006f72:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006f74:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	78db      	ldrb	r3, [r3, #3]
 8006f7c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	617b      	str	r3, [r7, #20]
 8006f82:	e018      	b.n	8006fb6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d102      	bne.n	8006f98 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	2200      	movs	r2, #0
 8006f96:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	785b      	ldrb	r3, [r3, #1]
 8006fa2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006fa4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006faa:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	78db      	ldrb	r3, [r3, #3]
 8006fb0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	22ca      	movs	r2, #202	; 0xca
 8006fbc:	625a      	str	r2, [r3, #36]	; 0x24
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2253      	movs	r2, #83	; 0x53
 8006fc4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f000 f8e4 	bl	8007194 <RTC_EnterInitMode>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006fd0:	7cfb      	ldrb	r3, [r7, #19]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d120      	bne.n	8007018 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006fe0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006fe4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	689a      	ldr	r2, [r3, #8]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ff4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	6899      	ldr	r1, [r3, #8]
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	68da      	ldr	r2, [r3, #12]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	691b      	ldr	r3, [r3, #16]
 8007004:	431a      	orrs	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	430a      	orrs	r2, r1
 800700c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f000 f8f7 	bl	8007202 <RTC_ExitInitMode>
 8007014:	4603      	mov	r3, r0
 8007016:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007018:	7cfb      	ldrb	r3, [r7, #19]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d102      	bne.n	8007024 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2201      	movs	r2, #1
 8007022:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	22ff      	movs	r2, #255	; 0xff
 800702a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	771a      	strb	r2, [r3, #28]

  return status;
 8007032:	7cfb      	ldrb	r3, [r7, #19]
}
 8007034:	4618      	mov	r0, r3
 8007036:	371c      	adds	r7, #28
 8007038:	46bd      	mov	sp, r7
 800703a:	bd90      	pop	{r4, r7, pc}

0800703c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800703c:	b590      	push	{r4, r7, lr}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007048:	2300      	movs	r3, #0
 800704a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	7f1b      	ldrb	r3, [r3, #28]
 8007050:	2b01      	cmp	r3, #1
 8007052:	d101      	bne.n	8007058 <HAL_RTC_SetDate+0x1c>
 8007054:	2302      	movs	r3, #2
 8007056:	e071      	b.n	800713c <HAL_RTC_SetDate+0x100>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2201      	movs	r2, #1
 800705c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2202      	movs	r2, #2
 8007062:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d10e      	bne.n	8007088 <HAL_RTC_SetDate+0x4c>
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	785b      	ldrb	r3, [r3, #1]
 800706e:	f003 0310 	and.w	r3, r3, #16
 8007072:	2b00      	cmp	r3, #0
 8007074:	d008      	beq.n	8007088 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	785b      	ldrb	r3, [r3, #1]
 800707a:	f023 0310 	bic.w	r3, r3, #16
 800707e:	b2db      	uxtb	r3, r3
 8007080:	330a      	adds	r3, #10
 8007082:	b2da      	uxtb	r2, r3
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d11c      	bne.n	80070c8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	78db      	ldrb	r3, [r3, #3]
 8007092:	4618      	mov	r0, r3
 8007094:	f000 f8da 	bl	800724c <RTC_ByteToBcd2>
 8007098:	4603      	mov	r3, r0
 800709a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	785b      	ldrb	r3, [r3, #1]
 80070a0:	4618      	mov	r0, r3
 80070a2:	f000 f8d3 	bl	800724c <RTC_ByteToBcd2>
 80070a6:	4603      	mov	r3, r0
 80070a8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80070aa:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	789b      	ldrb	r3, [r3, #2]
 80070b0:	4618      	mov	r0, r3
 80070b2:	f000 f8cb 	bl	800724c <RTC_ByteToBcd2>
 80070b6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80070b8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80070c2:	4313      	orrs	r3, r2
 80070c4:	617b      	str	r3, [r7, #20]
 80070c6:	e00e      	b.n	80070e6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	78db      	ldrb	r3, [r3, #3]
 80070cc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	785b      	ldrb	r3, [r3, #1]
 80070d2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80070d4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80070d6:	68ba      	ldr	r2, [r7, #8]
 80070d8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80070da:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80070e2:	4313      	orrs	r3, r2
 80070e4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	22ca      	movs	r2, #202	; 0xca
 80070ec:	625a      	str	r2, [r3, #36]	; 0x24
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	2253      	movs	r2, #83	; 0x53
 80070f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f000 f84c 	bl	8007194 <RTC_EnterInitMode>
 80070fc:	4603      	mov	r3, r0
 80070fe:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007100:	7cfb      	ldrb	r3, [r7, #19]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10c      	bne.n	8007120 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007110:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007114:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f000 f873 	bl	8007202 <RTC_ExitInitMode>
 800711c:	4603      	mov	r3, r0
 800711e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007120:	7cfb      	ldrb	r3, [r7, #19]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d102      	bne.n	800712c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2201      	movs	r2, #1
 800712a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	22ff      	movs	r2, #255	; 0xff
 8007132:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2200      	movs	r2, #0
 8007138:	771a      	strb	r2, [r3, #28]

  return status;
 800713a:	7cfb      	ldrb	r3, [r7, #19]
}
 800713c:	4618      	mov	r0, r3
 800713e:	371c      	adds	r7, #28
 8007140:	46bd      	mov	sp, r7
 8007142:	bd90      	pop	{r4, r7, pc}

08007144 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800714c:	2300      	movs	r3, #0
 800714e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68da      	ldr	r2, [r3, #12]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800715e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007160:	f7fc fde4 	bl	8003d2c <HAL_GetTick>
 8007164:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007166:	e009      	b.n	800717c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007168:	f7fc fde0 	bl	8003d2c <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007176:	d901      	bls.n	800717c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007178:	2303      	movs	r3, #3
 800717a:	e007      	b.n	800718c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	f003 0320 	and.w	r3, r3, #32
 8007186:	2b00      	cmp	r3, #0
 8007188:	d0ee      	beq.n	8007168 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800719c:	2300      	movs	r3, #0
 800719e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80071a0:	2300      	movs	r3, #0
 80071a2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d122      	bne.n	80071f8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68da      	ldr	r2, [r3, #12]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80071c0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80071c2:	f7fc fdb3 	bl	8003d2c <HAL_GetTick>
 80071c6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80071c8:	e00c      	b.n	80071e4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80071ca:	f7fc fdaf 	bl	8003d2c <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071d8:	d904      	bls.n	80071e4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2204      	movs	r2, #4
 80071de:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d102      	bne.n	80071f8 <RTC_EnterInitMode+0x64>
 80071f2:	7bfb      	ldrb	r3, [r7, #15]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d1e8      	bne.n	80071ca <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80071f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b084      	sub	sp, #16
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800720a:	2300      	movs	r3, #0
 800720c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68da      	ldr	r2, [r3, #12]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800721c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f003 0320 	and.w	r3, r3, #32
 8007228:	2b00      	cmp	r3, #0
 800722a:	d10a      	bne.n	8007242 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f7ff ff89 	bl	8007144 <HAL_RTC_WaitForSynchro>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d004      	beq.n	8007242 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2204      	movs	r2, #4
 800723c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007242:	7bfb      	ldrb	r3, [r7, #15]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3710      	adds	r7, #16
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	4603      	mov	r3, r0
 8007254:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8007256:	2300      	movs	r3, #0
 8007258:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800725a:	e005      	b.n	8007268 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800725c:	7bfb      	ldrb	r3, [r7, #15]
 800725e:	3301      	adds	r3, #1
 8007260:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8007262:	79fb      	ldrb	r3, [r7, #7]
 8007264:	3b0a      	subs	r3, #10
 8007266:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007268:	79fb      	ldrb	r3, [r7, #7]
 800726a:	2b09      	cmp	r3, #9
 800726c:	d8f6      	bhi.n	800725c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800726e:	7bfb      	ldrb	r3, [r7, #15]
 8007270:	011b      	lsls	r3, r3, #4
 8007272:	b2da      	uxtb	r2, r3
 8007274:	79fb      	ldrb	r3, [r7, #7]
 8007276:	4313      	orrs	r3, r2
 8007278:	b2db      	uxtb	r3, r3
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007286:	b580      	push	{r7, lr}
 8007288:	b086      	sub	sp, #24
 800728a:	af00      	add	r7, sp, #0
 800728c:	60f8      	str	r0, [r7, #12]
 800728e:	60b9      	str	r1, [r7, #8]
 8007290:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007292:	2300      	movs	r3, #0
 8007294:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	7f1b      	ldrb	r3, [r3, #28]
 800729a:	2b01      	cmp	r3, #1
 800729c:	d101      	bne.n	80072a2 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 800729e:	2302      	movs	r3, #2
 80072a0:	e08a      	b.n	80073b8 <HAL_RTCEx_SetWakeUpTimer+0x132>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2201      	movs	r2, #1
 80072a6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2202      	movs	r2, #2
 80072ac:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	22ca      	movs	r2, #202	; 0xca
 80072b4:	625a      	str	r2, [r3, #36]	; 0x24
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2253      	movs	r2, #83	; 0x53
 80072bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d01e      	beq.n	800730a <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 80072cc:	f7fc fd2e 	bl	8003d2c <HAL_GetTick>
 80072d0:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 80072d2:	e013      	b.n	80072fc <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80072d4:	f7fc fd2a 	bl	8003d2c <HAL_GetTick>
 80072d8:	4602      	mov	r2, r0
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	1ad3      	subs	r3, r2, r3
 80072de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80072e2:	d90b      	bls.n	80072fc <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	22ff      	movs	r2, #255	; 0xff
 80072ea:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2203      	movs	r2, #3
 80072f0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2200      	movs	r2, #0
 80072f6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80072f8:	2303      	movs	r3, #3
 80072fa:	e05d      	b.n	80073b8 <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	f003 0304 	and.w	r3, r3, #4
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1e4      	bne.n	80072d4 <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	689a      	ldr	r2, [r3, #8]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007318:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	b2da      	uxtb	r2, r3
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800732a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800732c:	f7fc fcfe 	bl	8003d2c <HAL_GetTick>
 8007330:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007332:	e013      	b.n	800735c <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007334:	f7fc fcfa 	bl	8003d2c <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007342:	d90b      	bls.n	800735c <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	22ff      	movs	r2, #255	; 0xff
 800734a:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2203      	movs	r2, #3
 8007350:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2200      	movs	r2, #0
 8007356:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	e02d      	b.n	80073b8 <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	f003 0304 	and.w	r3, r3, #4
 8007366:	2b00      	cmp	r3, #0
 8007368:	d0e4      	beq.n	8007334 <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	689a      	ldr	r2, [r3, #8]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f022 0207 	bic.w	r2, r2, #7
 8007378:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6899      	ldr	r1, [r3, #8]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	430a      	orrs	r2, r1
 8007388:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68ba      	ldr	r2, [r7, #8]
 8007390:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689a      	ldr	r2, [r3, #8]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073a0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	22ff      	movs	r2, #255	; 0xff
 80073a8:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2201      	movs	r2, #1
 80073ae:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2200      	movs	r2, #0
 80073b4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3718      	adds	r7, #24
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b087      	sub	sp, #28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80073cc:	4b59      	ldr	r3, [pc, #356]	; (8007534 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a59      	ldr	r2, [pc, #356]	; (8007538 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80073d2:	fba2 2303 	umull	r2, r3, r2, r3
 80073d6:	0adb      	lsrs	r3, r3, #11
 80073d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80073dc:	fb02 f303 	mul.w	r3, r2, r3
 80073e0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	7f1b      	ldrb	r3, [r3, #28]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d101      	bne.n	80073ee <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 80073ea:	2302      	movs	r3, #2
 80073ec:	e09b      	b.n	8007526 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2201      	movs	r2, #1
 80073f2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2202      	movs	r2, #2
 80073f8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	22ca      	movs	r2, #202	; 0xca
 8007400:	625a      	str	r2, [r3, #36]	; 0x24
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2253      	movs	r2, #83	; 0x53
 8007408:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007414:	2b00      	cmp	r3, #0
 8007416:	d017      	beq.n	8007448 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	1e5a      	subs	r2, r3, #1
 800741c:	617a      	str	r2, [r7, #20]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d10b      	bne.n	800743a <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	22ff      	movs	r2, #255	; 0xff
 8007428:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2203      	movs	r2, #3
 800742e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e075      	b.n	8007526 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	f003 0304 	and.w	r3, r3, #4
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1e7      	bne.n	8007418 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	689a      	ldr	r2, [r3, #8]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007456:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	b2da      	uxtb	r2, r3
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007468:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800746a:	4b32      	ldr	r3, [pc, #200]	; (8007534 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a32      	ldr	r2, [pc, #200]	; (8007538 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8007470:	fba2 2303 	umull	r2, r3, r2, r3
 8007474:	0adb      	lsrs	r3, r3, #11
 8007476:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800747a:	fb02 f303 	mul.w	r3, r2, r3
 800747e:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    if (count-- == 0U)
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	1e5a      	subs	r2, r3, #1
 8007484:	617a      	str	r2, [r7, #20]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d10b      	bne.n	80074a2 <HAL_RTCEx_SetWakeUpTimer_IT+0xe2>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	22ff      	movs	r2, #255	; 0xff
 8007490:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2203      	movs	r2, #3
 8007496:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2200      	movs	r2, #0
 800749c:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e041      	b.n	8007526 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	f003 0304 	and.w	r3, r3, #4
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d0e7      	beq.n	8007480 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689a      	ldr	r2, [r3, #8]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f022 0207 	bic.w	r2, r2, #7
 80074be:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6899      	ldr	r1, [r3, #8]
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	430a      	orrs	r2, r1
 80074ce:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	68ba      	ldr	r2, [r7, #8]
 80074d6:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80074d8:	4b18      	ldr	r3, [pc, #96]	; (800753c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a17      	ldr	r2, [pc, #92]	; (800753c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80074de:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80074e2:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80074e4:	4b15      	ldr	r3, [pc, #84]	; (800753c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	4a14      	ldr	r2, [pc, #80]	; (800753c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80074ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80074ee:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689a      	ldr	r2, [r3, #8]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074fe:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	689a      	ldr	r2, [r3, #8]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800750e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	22ff      	movs	r2, #255	; 0xff
 8007516:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2201      	movs	r2, #1
 800751c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2200      	movs	r2, #0
 8007522:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	371c      	adds	r7, #28
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr
 8007532:	bf00      	nop
 8007534:	20000000 	.word	0x20000000
 8007538:	10624dd3 	.word	0x10624dd3
 800753c:	40013c00 	.word	0x40013c00

08007540 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007548:	2300      	movs	r3, #0
 800754a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	7f1b      	ldrb	r3, [r3, #28]
 8007550:	2b01      	cmp	r3, #1
 8007552:	d101      	bne.n	8007558 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8007554:	2302      	movs	r3, #2
 8007556:	e047      	b.n	80075e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2202      	movs	r2, #2
 8007562:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	22ca      	movs	r2, #202	; 0xca
 800756a:	625a      	str	r2, [r3, #36]	; 0x24
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2253      	movs	r2, #83	; 0x53
 8007572:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	689a      	ldr	r2, [r3, #8]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007582:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689a      	ldr	r2, [r3, #8]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007592:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007594:	f7fc fbca 	bl	8003d2c <HAL_GetTick>
 8007598:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800759a:	e013      	b.n	80075c4 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800759c:	f7fc fbc6 	bl	8003d2c <HAL_GetTick>
 80075a0:	4602      	mov	r2, r0
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80075aa:	d90b      	bls.n	80075c4 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	22ff      	movs	r2, #255	; 0xff
 80075b2:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2203      	movs	r2, #3
 80075b8:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e011      	b.n	80075e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	f003 0304 	and.w	r3, r3, #4
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d0e4      	beq.n	800759c <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	22ff      	movs	r2, #255	; 0xff
 80075d8:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2201      	movs	r2, #1
 80075de:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b087      	sub	sp, #28
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80075fc:	2300      	movs	r3, #0
 80075fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	3350      	adds	r3, #80	; 0x50
 8007606:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	009b      	lsls	r3, r3, #2
 800760c:	697a      	ldr	r2, [r7, #20]
 800760e:	4413      	add	r3, r2
 8007610:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	601a      	str	r2, [r3, #0]
}
 8007618:	bf00      	nop
 800761a:	371c      	adds	r7, #28
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007624:	b480      	push	{r7}
 8007626:	b085      	sub	sp, #20
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800762e:	2300      	movs	r3, #0
 8007630:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	3350      	adds	r3, #80	; 0x50
 8007638:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	4413      	add	r3, r2
 8007642:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
}
 8007648:	4618      	mov	r0, r3
 800764a:	3714      	adds	r7, #20
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d101      	bne.n	8007666 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e07b      	b.n	800775e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800766a:	2b00      	cmp	r3, #0
 800766c:	d108      	bne.n	8007680 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007676:	d009      	beq.n	800768c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	61da      	str	r2, [r3, #28]
 800767e:	e005      	b.n	800768c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d106      	bne.n	80076ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7fb fe84 	bl	80033b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2202      	movs	r2, #2
 80076b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80076d4:	431a      	orrs	r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076de:	431a      	orrs	r2, r3
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	f003 0302 	and.w	r3, r3, #2
 80076e8:	431a      	orrs	r2, r3
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	695b      	ldr	r3, [r3, #20]
 80076ee:	f003 0301 	and.w	r3, r3, #1
 80076f2:	431a      	orrs	r2, r3
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	699b      	ldr	r3, [r3, #24]
 80076f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076fc:	431a      	orrs	r2, r3
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	69db      	ldr	r3, [r3, #28]
 8007702:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007706:	431a      	orrs	r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6a1b      	ldr	r3, [r3, #32]
 800770c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007710:	ea42 0103 	orr.w	r1, r2, r3
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007718:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	430a      	orrs	r2, r1
 8007722:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	699b      	ldr	r3, [r3, #24]
 8007728:	0c1b      	lsrs	r3, r3, #16
 800772a:	f003 0104 	and.w	r1, r3, #4
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007732:	f003 0210 	and.w	r2, r3, #16
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	430a      	orrs	r2, r1
 800773c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	69da      	ldr	r2, [r3, #28]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800774c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3708      	adds	r7, #8
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007766:	b580      	push	{r7, lr}
 8007768:	b088      	sub	sp, #32
 800776a:	af00      	add	r7, sp, #0
 800776c:	60f8      	str	r0, [r7, #12]
 800776e:	60b9      	str	r1, [r7, #8]
 8007770:	603b      	str	r3, [r7, #0]
 8007772:	4613      	mov	r3, r2
 8007774:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007776:	2300      	movs	r3, #0
 8007778:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007780:	2b01      	cmp	r3, #1
 8007782:	d101      	bne.n	8007788 <HAL_SPI_Transmit+0x22>
 8007784:	2302      	movs	r3, #2
 8007786:	e126      	b.n	80079d6 <HAL_SPI_Transmit+0x270>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007790:	f7fc facc 	bl	8003d2c <HAL_GetTick>
 8007794:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007796:	88fb      	ldrh	r3, [r7, #6]
 8007798:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d002      	beq.n	80077ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80077a6:	2302      	movs	r3, #2
 80077a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077aa:	e10b      	b.n	80079c4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d002      	beq.n	80077b8 <HAL_SPI_Transmit+0x52>
 80077b2:	88fb      	ldrh	r3, [r7, #6]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d102      	bne.n	80077be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80077b8:	2301      	movs	r3, #1
 80077ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077bc:	e102      	b.n	80079c4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2203      	movs	r2, #3
 80077c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	88fa      	ldrh	r2, [r7, #6]
 80077d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	88fa      	ldrh	r2, [r7, #6]
 80077dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2200      	movs	r2, #0
 80077f4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	2200      	movs	r2, #0
 80077fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007804:	d10f      	bne.n	8007826 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007814:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007824:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007830:	2b40      	cmp	r3, #64	; 0x40
 8007832:	d007      	beq.n	8007844 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007842:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800784c:	d14b      	bne.n	80078e6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d002      	beq.n	800785c <HAL_SPI_Transmit+0xf6>
 8007856:	8afb      	ldrh	r3, [r7, #22]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d13e      	bne.n	80078da <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007860:	881a      	ldrh	r2, [r3, #0]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800786c:	1c9a      	adds	r2, r3, #2
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007876:	b29b      	uxth	r3, r3
 8007878:	3b01      	subs	r3, #1
 800787a:	b29a      	uxth	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007880:	e02b      	b.n	80078da <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b02      	cmp	r3, #2
 800788e:	d112      	bne.n	80078b6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007894:	881a      	ldrh	r2, [r3, #0]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a0:	1c9a      	adds	r2, r3, #2
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	3b01      	subs	r3, #1
 80078ae:	b29a      	uxth	r2, r3
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	86da      	strh	r2, [r3, #54]	; 0x36
 80078b4:	e011      	b.n	80078da <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078b6:	f7fc fa39 	bl	8003d2c <HAL_GetTick>
 80078ba:	4602      	mov	r2, r0
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	1ad3      	subs	r3, r2, r3
 80078c0:	683a      	ldr	r2, [r7, #0]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d803      	bhi.n	80078ce <HAL_SPI_Transmit+0x168>
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078cc:	d102      	bne.n	80078d4 <HAL_SPI_Transmit+0x16e>
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d102      	bne.n	80078da <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80078d8:	e074      	b.n	80079c4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078de:	b29b      	uxth	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d1ce      	bne.n	8007882 <HAL_SPI_Transmit+0x11c>
 80078e4:	e04c      	b.n	8007980 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d002      	beq.n	80078f4 <HAL_SPI_Transmit+0x18e>
 80078ee:	8afb      	ldrh	r3, [r7, #22]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d140      	bne.n	8007976 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	330c      	adds	r3, #12
 80078fe:	7812      	ldrb	r2, [r2, #0]
 8007900:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007906:	1c5a      	adds	r2, r3, #1
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007910:	b29b      	uxth	r3, r3
 8007912:	3b01      	subs	r3, #1
 8007914:	b29a      	uxth	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800791a:	e02c      	b.n	8007976 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f003 0302 	and.w	r3, r3, #2
 8007926:	2b02      	cmp	r3, #2
 8007928:	d113      	bne.n	8007952 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	330c      	adds	r3, #12
 8007934:	7812      	ldrb	r2, [r2, #0]
 8007936:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800793c:	1c5a      	adds	r2, r3, #1
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007946:	b29b      	uxth	r3, r3
 8007948:	3b01      	subs	r3, #1
 800794a:	b29a      	uxth	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007950:	e011      	b.n	8007976 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007952:	f7fc f9eb 	bl	8003d2c <HAL_GetTick>
 8007956:	4602      	mov	r2, r0
 8007958:	69bb      	ldr	r3, [r7, #24]
 800795a:	1ad3      	subs	r3, r2, r3
 800795c:	683a      	ldr	r2, [r7, #0]
 800795e:	429a      	cmp	r2, r3
 8007960:	d803      	bhi.n	800796a <HAL_SPI_Transmit+0x204>
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007968:	d102      	bne.n	8007970 <HAL_SPI_Transmit+0x20a>
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d102      	bne.n	8007976 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007970:	2303      	movs	r3, #3
 8007972:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007974:	e026      	b.n	80079c4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800797a:	b29b      	uxth	r3, r3
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1cd      	bne.n	800791c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007980:	69ba      	ldr	r2, [r7, #24]
 8007982:	6839      	ldr	r1, [r7, #0]
 8007984:	68f8      	ldr	r0, [r7, #12]
 8007986:	f000 fa55 	bl	8007e34 <SPI_EndRxTxTransaction>
 800798a:	4603      	mov	r3, r0
 800798c:	2b00      	cmp	r3, #0
 800798e:	d002      	beq.n	8007996 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2220      	movs	r2, #32
 8007994:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10a      	bne.n	80079b4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800799e:	2300      	movs	r3, #0
 80079a0:	613b      	str	r3, [r7, #16]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	613b      	str	r3, [r7, #16]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	613b      	str	r3, [r7, #16]
 80079b2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d002      	beq.n	80079c2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	77fb      	strb	r3, [r7, #31]
 80079c0:	e000      	b.n	80079c4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80079c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3720      	adds	r7, #32
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b08c      	sub	sp, #48	; 0x30
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	60f8      	str	r0, [r7, #12]
 80079e6:	60b9      	str	r1, [r7, #8]
 80079e8:	607a      	str	r2, [r7, #4]
 80079ea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80079ec:	2301      	movs	r3, #1
 80079ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80079f0:	2300      	movs	r3, #0
 80079f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d101      	bne.n	8007a04 <HAL_SPI_TransmitReceive+0x26>
 8007a00:	2302      	movs	r3, #2
 8007a02:	e18a      	b.n	8007d1a <HAL_SPI_TransmitReceive+0x33c>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a0c:	f7fc f98e 	bl	8003d2c <HAL_GetTick>
 8007a10:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007a22:	887b      	ldrh	r3, [r7, #2]
 8007a24:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007a26:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d00f      	beq.n	8007a4e <HAL_SPI_TransmitReceive+0x70>
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a34:	d107      	bne.n	8007a46 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d103      	bne.n	8007a46 <HAL_SPI_TransmitReceive+0x68>
 8007a3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a42:	2b04      	cmp	r3, #4
 8007a44:	d003      	beq.n	8007a4e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007a46:	2302      	movs	r3, #2
 8007a48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a4c:	e15b      	b.n	8007d06 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d005      	beq.n	8007a60 <HAL_SPI_TransmitReceive+0x82>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d002      	beq.n	8007a60 <HAL_SPI_TransmitReceive+0x82>
 8007a5a:	887b      	ldrh	r3, [r7, #2]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d103      	bne.n	8007a68 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a66:	e14e      	b.n	8007d06 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b04      	cmp	r3, #4
 8007a72:	d003      	beq.n	8007a7c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2205      	movs	r2, #5
 8007a78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	887a      	ldrh	r2, [r7, #2]
 8007a8c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	887a      	ldrh	r2, [r7, #2]
 8007a92:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	68ba      	ldr	r2, [r7, #8]
 8007a98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	887a      	ldrh	r2, [r7, #2]
 8007a9e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	887a      	ldrh	r2, [r7, #2]
 8007aa4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007abc:	2b40      	cmp	r3, #64	; 0x40
 8007abe:	d007      	beq.n	8007ad0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ace:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ad8:	d178      	bne.n	8007bcc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d002      	beq.n	8007ae8 <HAL_SPI_TransmitReceive+0x10a>
 8007ae2:	8b7b      	ldrh	r3, [r7, #26]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d166      	bne.n	8007bb6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aec:	881a      	ldrh	r2, [r3, #0]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af8:	1c9a      	adds	r2, r3, #2
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	3b01      	subs	r3, #1
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b0c:	e053      	b.n	8007bb6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	f003 0302 	and.w	r3, r3, #2
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d11b      	bne.n	8007b54 <HAL_SPI_TransmitReceive+0x176>
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d016      	beq.n	8007b54 <HAL_SPI_TransmitReceive+0x176>
 8007b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d113      	bne.n	8007b54 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b30:	881a      	ldrh	r2, [r3, #0]
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b3c:	1c9a      	adds	r2, r3, #2
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b50:	2300      	movs	r3, #0
 8007b52:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d119      	bne.n	8007b96 <HAL_SPI_TransmitReceive+0x1b8>
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d014      	beq.n	8007b96 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68da      	ldr	r2, [r3, #12]
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b76:	b292      	uxth	r2, r2
 8007b78:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b7e:	1c9a      	adds	r2, r3, #2
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b92:	2301      	movs	r3, #1
 8007b94:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b96:	f7fc f8c9 	bl	8003d2c <HAL_GetTick>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d807      	bhi.n	8007bb6 <HAL_SPI_TransmitReceive+0x1d8>
 8007ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bac:	d003      	beq.n	8007bb6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007bae:	2303      	movs	r3, #3
 8007bb0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007bb4:	e0a7      	b.n	8007d06 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d1a6      	bne.n	8007b0e <HAL_SPI_TransmitReceive+0x130>
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1a1      	bne.n	8007b0e <HAL_SPI_TransmitReceive+0x130>
 8007bca:	e07c      	b.n	8007cc6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d002      	beq.n	8007bda <HAL_SPI_TransmitReceive+0x1fc>
 8007bd4:	8b7b      	ldrh	r3, [r7, #26]
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d16b      	bne.n	8007cb2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	330c      	adds	r3, #12
 8007be4:	7812      	ldrb	r2, [r2, #0]
 8007be6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bec:	1c5a      	adds	r2, r3, #1
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	3b01      	subs	r3, #1
 8007bfa:	b29a      	uxth	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c00:	e057      	b.n	8007cb2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	d11c      	bne.n	8007c4a <HAL_SPI_TransmitReceive+0x26c>
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d017      	beq.n	8007c4a <HAL_SPI_TransmitReceive+0x26c>
 8007c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d114      	bne.n	8007c4a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	330c      	adds	r3, #12
 8007c2a:	7812      	ldrb	r2, [r2, #0]
 8007c2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c32:	1c5a      	adds	r2, r3, #1
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	3b01      	subs	r3, #1
 8007c40:	b29a      	uxth	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c46:	2300      	movs	r3, #0
 8007c48:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	f003 0301 	and.w	r3, r3, #1
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d119      	bne.n	8007c8c <HAL_SPI_TransmitReceive+0x2ae>
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d014      	beq.n	8007c8c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	68da      	ldr	r2, [r3, #12]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c6c:	b2d2      	uxtb	r2, r2
 8007c6e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c74:	1c5a      	adds	r2, r3, #1
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	3b01      	subs	r3, #1
 8007c82:	b29a      	uxth	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007c8c:	f7fc f84e 	bl	8003d2c <HAL_GetTick>
 8007c90:	4602      	mov	r2, r0
 8007c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d803      	bhi.n	8007ca4 <HAL_SPI_TransmitReceive+0x2c6>
 8007c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca2:	d102      	bne.n	8007caa <HAL_SPI_TransmitReceive+0x2cc>
 8007ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d103      	bne.n	8007cb2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007cb0:	e029      	b.n	8007d06 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1a2      	bne.n	8007c02 <HAL_SPI_TransmitReceive+0x224>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d19d      	bne.n	8007c02 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007cca:	68f8      	ldr	r0, [r7, #12]
 8007ccc:	f000 f8b2 	bl	8007e34 <SPI_EndRxTxTransaction>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d006      	beq.n	8007ce4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2220      	movs	r2, #32
 8007ce0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007ce2:	e010      	b.n	8007d06 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10b      	bne.n	8007d04 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cec:	2300      	movs	r3, #0
 8007cee:	617b      	str	r3, [r7, #20]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	617b      	str	r3, [r7, #20]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	617b      	str	r3, [r7, #20]
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	e000      	b.n	8007d06 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007d04:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007d16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3730      	adds	r7, #48	; 0x30
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
	...

08007d24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b088      	sub	sp, #32
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	60b9      	str	r1, [r7, #8]
 8007d2e:	603b      	str	r3, [r7, #0]
 8007d30:	4613      	mov	r3, r2
 8007d32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007d34:	f7fb fffa 	bl	8003d2c <HAL_GetTick>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d3c:	1a9b      	subs	r3, r3, r2
 8007d3e:	683a      	ldr	r2, [r7, #0]
 8007d40:	4413      	add	r3, r2
 8007d42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007d44:	f7fb fff2 	bl	8003d2c <HAL_GetTick>
 8007d48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007d4a:	4b39      	ldr	r3, [pc, #228]	; (8007e30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	015b      	lsls	r3, r3, #5
 8007d50:	0d1b      	lsrs	r3, r3, #20
 8007d52:	69fa      	ldr	r2, [r7, #28]
 8007d54:	fb02 f303 	mul.w	r3, r2, r3
 8007d58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d5a:	e054      	b.n	8007e06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d62:	d050      	beq.n	8007e06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d64:	f7fb ffe2 	bl	8003d2c <HAL_GetTick>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	1ad3      	subs	r3, r2, r3
 8007d6e:	69fa      	ldr	r2, [r7, #28]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d902      	bls.n	8007d7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d13d      	bne.n	8007df6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	685a      	ldr	r2, [r3, #4]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d92:	d111      	bne.n	8007db8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d9c:	d004      	beq.n	8007da8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007da6:	d107      	bne.n	8007db8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007db6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dc0:	d10f      	bne.n	8007de2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007dd0:	601a      	str	r2, [r3, #0]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007de0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e017      	b.n	8007e26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d101      	bne.n	8007e00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	3b01      	subs	r3, #1
 8007e04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	689a      	ldr	r2, [r3, #8]
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	4013      	ands	r3, r2
 8007e10:	68ba      	ldr	r2, [r7, #8]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	bf0c      	ite	eq
 8007e16:	2301      	moveq	r3, #1
 8007e18:	2300      	movne	r3, #0
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	79fb      	ldrb	r3, [r7, #7]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d19b      	bne.n	8007d5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007e24:	2300      	movs	r3, #0
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3720      	adds	r7, #32
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}
 8007e2e:	bf00      	nop
 8007e30:	20000000 	.word	0x20000000

08007e34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b088      	sub	sp, #32
 8007e38:	af02      	add	r7, sp, #8
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	60b9      	str	r1, [r7, #8]
 8007e3e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e40:	4b1b      	ldr	r3, [pc, #108]	; (8007eb0 <SPI_EndRxTxTransaction+0x7c>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a1b      	ldr	r2, [pc, #108]	; (8007eb4 <SPI_EndRxTxTransaction+0x80>)
 8007e46:	fba2 2303 	umull	r2, r3, r2, r3
 8007e4a:	0d5b      	lsrs	r3, r3, #21
 8007e4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007e50:	fb02 f303 	mul.w	r3, r2, r3
 8007e54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e5e:	d112      	bne.n	8007e86 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	9300      	str	r3, [sp, #0]
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	2200      	movs	r2, #0
 8007e68:	2180      	movs	r1, #128	; 0x80
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f7ff ff5a 	bl	8007d24 <SPI_WaitFlagStateUntilTimeout>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d016      	beq.n	8007ea4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e7a:	f043 0220 	orr.w	r2, r3, #32
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e00f      	b.n	8007ea6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d00a      	beq.n	8007ea2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	3b01      	subs	r3, #1
 8007e90:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e9c:	2b80      	cmp	r3, #128	; 0x80
 8007e9e:	d0f2      	beq.n	8007e86 <SPI_EndRxTxTransaction+0x52>
 8007ea0:	e000      	b.n	8007ea4 <SPI_EndRxTxTransaction+0x70>
        break;
 8007ea2:	bf00      	nop
  }

  return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3718      	adds	r7, #24
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	20000000 	.word	0x20000000
 8007eb4:	165e9f81 	.word	0x165e9f81

08007eb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b082      	sub	sp, #8
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d101      	bne.n	8007eca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e03f      	b.n	8007f4a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d106      	bne.n	8007ee4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f7fb fab0 	bl	8003444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2224      	movs	r2, #36	; 0x24
 8007ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	68da      	ldr	r2, [r3, #12]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007efa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 f929 	bl	8008154 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	691a      	ldr	r2, [r3, #16]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	695a      	ldr	r2, [r3, #20]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	68da      	ldr	r2, [r3, #12]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2220      	movs	r2, #32
 8007f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3708      	adds	r7, #8
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}

08007f52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f52:	b580      	push	{r7, lr}
 8007f54:	b08a      	sub	sp, #40	; 0x28
 8007f56:	af02      	add	r7, sp, #8
 8007f58:	60f8      	str	r0, [r7, #12]
 8007f5a:	60b9      	str	r1, [r7, #8]
 8007f5c:	603b      	str	r3, [r7, #0]
 8007f5e:	4613      	mov	r3, r2
 8007f60:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f62:	2300      	movs	r3, #0
 8007f64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	2b20      	cmp	r3, #32
 8007f70:	d17c      	bne.n	800806c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d002      	beq.n	8007f7e <HAL_UART_Transmit+0x2c>
 8007f78:	88fb      	ldrh	r3, [r7, #6]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d101      	bne.n	8007f82 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e075      	b.n	800806e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d101      	bne.n	8007f90 <HAL_UART_Transmit+0x3e>
 8007f8c:	2302      	movs	r3, #2
 8007f8e:	e06e      	b.n	800806e <HAL_UART_Transmit+0x11c>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2201      	movs	r2, #1
 8007f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2221      	movs	r2, #33	; 0x21
 8007fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007fa6:	f7fb fec1 	bl	8003d2c <HAL_GetTick>
 8007faa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	88fa      	ldrh	r2, [r7, #6]
 8007fb0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	88fa      	ldrh	r2, [r7, #6]
 8007fb6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fc0:	d108      	bne.n	8007fd4 <HAL_UART_Transmit+0x82>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d104      	bne.n	8007fd4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	61bb      	str	r3, [r7, #24]
 8007fd2:	e003      	b.n	8007fdc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007fe4:	e02a      	b.n	800803c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	2200      	movs	r2, #0
 8007fee:	2180      	movs	r1, #128	; 0x80
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f000 f840 	bl	8008076 <UART_WaitOnFlagUntilTimeout>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d001      	beq.n	8008000 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007ffc:	2303      	movs	r3, #3
 8007ffe:	e036      	b.n	800806e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008000:	69fb      	ldr	r3, [r7, #28]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d10b      	bne.n	800801e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	881b      	ldrh	r3, [r3, #0]
 800800a:	461a      	mov	r2, r3
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008014:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	3302      	adds	r3, #2
 800801a:	61bb      	str	r3, [r7, #24]
 800801c:	e007      	b.n	800802e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800801e:	69fb      	ldr	r3, [r7, #28]
 8008020:	781a      	ldrb	r2, [r3, #0]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	3301      	adds	r3, #1
 800802c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008032:	b29b      	uxth	r3, r3
 8008034:	3b01      	subs	r3, #1
 8008036:	b29a      	uxth	r2, r3
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008040:	b29b      	uxth	r3, r3
 8008042:	2b00      	cmp	r3, #0
 8008044:	d1cf      	bne.n	8007fe6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	9300      	str	r3, [sp, #0]
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	2200      	movs	r2, #0
 800804e:	2140      	movs	r1, #64	; 0x40
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f000 f810 	bl	8008076 <UART_WaitOnFlagUntilTimeout>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d001      	beq.n	8008060 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800805c:	2303      	movs	r3, #3
 800805e:	e006      	b.n	800806e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2220      	movs	r2, #32
 8008064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008068:	2300      	movs	r3, #0
 800806a:	e000      	b.n	800806e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800806c:	2302      	movs	r3, #2
  }
}
 800806e:	4618      	mov	r0, r3
 8008070:	3720      	adds	r7, #32
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b090      	sub	sp, #64	; 0x40
 800807a:	af00      	add	r7, sp, #0
 800807c:	60f8      	str	r0, [r7, #12]
 800807e:	60b9      	str	r1, [r7, #8]
 8008080:	603b      	str	r3, [r7, #0]
 8008082:	4613      	mov	r3, r2
 8008084:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008086:	e050      	b.n	800812a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008088:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800808a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808e:	d04c      	beq.n	800812a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008090:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008092:	2b00      	cmp	r3, #0
 8008094:	d007      	beq.n	80080a6 <UART_WaitOnFlagUntilTimeout+0x30>
 8008096:	f7fb fe49 	bl	8003d2c <HAL_GetTick>
 800809a:	4602      	mov	r2, r0
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d241      	bcs.n	800812a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	330c      	adds	r3, #12
 80080ac:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b0:	e853 3f00 	ldrex	r3, [r3]
 80080b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	330c      	adds	r3, #12
 80080c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80080c6:	637a      	str	r2, [r7, #52]	; 0x34
 80080c8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80080cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80080ce:	e841 2300 	strex	r3, r2, [r1]
 80080d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80080d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1e5      	bne.n	80080a6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3314      	adds	r3, #20
 80080e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	e853 3f00 	ldrex	r3, [r3]
 80080e8:	613b      	str	r3, [r7, #16]
   return(result);
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f023 0301 	bic.w	r3, r3, #1
 80080f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	3314      	adds	r3, #20
 80080f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080fa:	623a      	str	r2, [r7, #32]
 80080fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fe:	69f9      	ldr	r1, [r7, #28]
 8008100:	6a3a      	ldr	r2, [r7, #32]
 8008102:	e841 2300 	strex	r3, r2, [r1]
 8008106:	61bb      	str	r3, [r7, #24]
   return(result);
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d1e5      	bne.n	80080da <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2220      	movs	r2, #32
 8008112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2220      	movs	r2, #32
 800811a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2200      	movs	r2, #0
 8008122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008126:	2303      	movs	r3, #3
 8008128:	e00f      	b.n	800814a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	4013      	ands	r3, r2
 8008134:	68ba      	ldr	r2, [r7, #8]
 8008136:	429a      	cmp	r2, r3
 8008138:	bf0c      	ite	eq
 800813a:	2301      	moveq	r3, #1
 800813c:	2300      	movne	r3, #0
 800813e:	b2db      	uxtb	r3, r3
 8008140:	461a      	mov	r2, r3
 8008142:	79fb      	ldrb	r3, [r7, #7]
 8008144:	429a      	cmp	r2, r3
 8008146:	d09f      	beq.n	8008088 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3740      	adds	r7, #64	; 0x40
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
	...

08008154 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008158:	b0c0      	sub	sp, #256	; 0x100
 800815a:	af00      	add	r7, sp, #0
 800815c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	691b      	ldr	r3, [r3, #16]
 8008168:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800816c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008170:	68d9      	ldr	r1, [r3, #12]
 8008172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008176:	681a      	ldr	r2, [r3, #0]
 8008178:	ea40 0301 	orr.w	r3, r0, r1
 800817c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800817e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008182:	689a      	ldr	r2, [r3, #8]
 8008184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	431a      	orrs	r2, r3
 800818c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008190:	695b      	ldr	r3, [r3, #20]
 8008192:	431a      	orrs	r2, r3
 8008194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008198:	69db      	ldr	r3, [r3, #28]
 800819a:	4313      	orrs	r3, r2
 800819c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80081a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	68db      	ldr	r3, [r3, #12]
 80081a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80081ac:	f021 010c 	bic.w	r1, r1, #12
 80081b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80081ba:	430b      	orrs	r3, r1
 80081bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	695b      	ldr	r3, [r3, #20]
 80081c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80081ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081ce:	6999      	ldr	r1, [r3, #24]
 80081d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	ea40 0301 	orr.w	r3, r0, r1
 80081da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80081dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	4b8f      	ldr	r3, [pc, #572]	; (8008420 <UART_SetConfig+0x2cc>)
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d005      	beq.n	80081f4 <UART_SetConfig+0xa0>
 80081e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	4b8d      	ldr	r3, [pc, #564]	; (8008424 <UART_SetConfig+0x2d0>)
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d104      	bne.n	80081fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80081f4:	f7fe fd10 	bl	8006c18 <HAL_RCC_GetPCLK2Freq>
 80081f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80081fc:	e003      	b.n	8008206 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80081fe:	f7fe fcf7 	bl	8006bf0 <HAL_RCC_GetPCLK1Freq>
 8008202:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800820a:	69db      	ldr	r3, [r3, #28]
 800820c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008210:	f040 810c 	bne.w	800842c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008218:	2200      	movs	r2, #0
 800821a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800821e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008222:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008226:	4622      	mov	r2, r4
 8008228:	462b      	mov	r3, r5
 800822a:	1891      	adds	r1, r2, r2
 800822c:	65b9      	str	r1, [r7, #88]	; 0x58
 800822e:	415b      	adcs	r3, r3
 8008230:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008232:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008236:	4621      	mov	r1, r4
 8008238:	eb12 0801 	adds.w	r8, r2, r1
 800823c:	4629      	mov	r1, r5
 800823e:	eb43 0901 	adc.w	r9, r3, r1
 8008242:	f04f 0200 	mov.w	r2, #0
 8008246:	f04f 0300 	mov.w	r3, #0
 800824a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800824e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008252:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008256:	4690      	mov	r8, r2
 8008258:	4699      	mov	r9, r3
 800825a:	4623      	mov	r3, r4
 800825c:	eb18 0303 	adds.w	r3, r8, r3
 8008260:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008264:	462b      	mov	r3, r5
 8008266:	eb49 0303 	adc.w	r3, r9, r3
 800826a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800826e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800827a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800827e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008282:	460b      	mov	r3, r1
 8008284:	18db      	adds	r3, r3, r3
 8008286:	653b      	str	r3, [r7, #80]	; 0x50
 8008288:	4613      	mov	r3, r2
 800828a:	eb42 0303 	adc.w	r3, r2, r3
 800828e:	657b      	str	r3, [r7, #84]	; 0x54
 8008290:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008294:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008298:	f7f8 fcde 	bl	8000c58 <__aeabi_uldivmod>
 800829c:	4602      	mov	r2, r0
 800829e:	460b      	mov	r3, r1
 80082a0:	4b61      	ldr	r3, [pc, #388]	; (8008428 <UART_SetConfig+0x2d4>)
 80082a2:	fba3 2302 	umull	r2, r3, r3, r2
 80082a6:	095b      	lsrs	r3, r3, #5
 80082a8:	011c      	lsls	r4, r3, #4
 80082aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082ae:	2200      	movs	r2, #0
 80082b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80082b4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80082b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80082bc:	4642      	mov	r2, r8
 80082be:	464b      	mov	r3, r9
 80082c0:	1891      	adds	r1, r2, r2
 80082c2:	64b9      	str	r1, [r7, #72]	; 0x48
 80082c4:	415b      	adcs	r3, r3
 80082c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80082cc:	4641      	mov	r1, r8
 80082ce:	eb12 0a01 	adds.w	sl, r2, r1
 80082d2:	4649      	mov	r1, r9
 80082d4:	eb43 0b01 	adc.w	fp, r3, r1
 80082d8:	f04f 0200 	mov.w	r2, #0
 80082dc:	f04f 0300 	mov.w	r3, #0
 80082e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80082e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80082e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80082ec:	4692      	mov	sl, r2
 80082ee:	469b      	mov	fp, r3
 80082f0:	4643      	mov	r3, r8
 80082f2:	eb1a 0303 	adds.w	r3, sl, r3
 80082f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80082fa:	464b      	mov	r3, r9
 80082fc:	eb4b 0303 	adc.w	r3, fp, r3
 8008300:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008310:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008314:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008318:	460b      	mov	r3, r1
 800831a:	18db      	adds	r3, r3, r3
 800831c:	643b      	str	r3, [r7, #64]	; 0x40
 800831e:	4613      	mov	r3, r2
 8008320:	eb42 0303 	adc.w	r3, r2, r3
 8008324:	647b      	str	r3, [r7, #68]	; 0x44
 8008326:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800832a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800832e:	f7f8 fc93 	bl	8000c58 <__aeabi_uldivmod>
 8008332:	4602      	mov	r2, r0
 8008334:	460b      	mov	r3, r1
 8008336:	4611      	mov	r1, r2
 8008338:	4b3b      	ldr	r3, [pc, #236]	; (8008428 <UART_SetConfig+0x2d4>)
 800833a:	fba3 2301 	umull	r2, r3, r3, r1
 800833e:	095b      	lsrs	r3, r3, #5
 8008340:	2264      	movs	r2, #100	; 0x64
 8008342:	fb02 f303 	mul.w	r3, r2, r3
 8008346:	1acb      	subs	r3, r1, r3
 8008348:	00db      	lsls	r3, r3, #3
 800834a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800834e:	4b36      	ldr	r3, [pc, #216]	; (8008428 <UART_SetConfig+0x2d4>)
 8008350:	fba3 2302 	umull	r2, r3, r3, r2
 8008354:	095b      	lsrs	r3, r3, #5
 8008356:	005b      	lsls	r3, r3, #1
 8008358:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800835c:	441c      	add	r4, r3
 800835e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008362:	2200      	movs	r2, #0
 8008364:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008368:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800836c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008370:	4642      	mov	r2, r8
 8008372:	464b      	mov	r3, r9
 8008374:	1891      	adds	r1, r2, r2
 8008376:	63b9      	str	r1, [r7, #56]	; 0x38
 8008378:	415b      	adcs	r3, r3
 800837a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800837c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008380:	4641      	mov	r1, r8
 8008382:	1851      	adds	r1, r2, r1
 8008384:	6339      	str	r1, [r7, #48]	; 0x30
 8008386:	4649      	mov	r1, r9
 8008388:	414b      	adcs	r3, r1
 800838a:	637b      	str	r3, [r7, #52]	; 0x34
 800838c:	f04f 0200 	mov.w	r2, #0
 8008390:	f04f 0300 	mov.w	r3, #0
 8008394:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008398:	4659      	mov	r1, fp
 800839a:	00cb      	lsls	r3, r1, #3
 800839c:	4651      	mov	r1, sl
 800839e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083a2:	4651      	mov	r1, sl
 80083a4:	00ca      	lsls	r2, r1, #3
 80083a6:	4610      	mov	r0, r2
 80083a8:	4619      	mov	r1, r3
 80083aa:	4603      	mov	r3, r0
 80083ac:	4642      	mov	r2, r8
 80083ae:	189b      	adds	r3, r3, r2
 80083b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80083b4:	464b      	mov	r3, r9
 80083b6:	460a      	mov	r2, r1
 80083b8:	eb42 0303 	adc.w	r3, r2, r3
 80083bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80083c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	2200      	movs	r2, #0
 80083c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80083cc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80083d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80083d4:	460b      	mov	r3, r1
 80083d6:	18db      	adds	r3, r3, r3
 80083d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80083da:	4613      	mov	r3, r2
 80083dc:	eb42 0303 	adc.w	r3, r2, r3
 80083e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80083e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80083ea:	f7f8 fc35 	bl	8000c58 <__aeabi_uldivmod>
 80083ee:	4602      	mov	r2, r0
 80083f0:	460b      	mov	r3, r1
 80083f2:	4b0d      	ldr	r3, [pc, #52]	; (8008428 <UART_SetConfig+0x2d4>)
 80083f4:	fba3 1302 	umull	r1, r3, r3, r2
 80083f8:	095b      	lsrs	r3, r3, #5
 80083fa:	2164      	movs	r1, #100	; 0x64
 80083fc:	fb01 f303 	mul.w	r3, r1, r3
 8008400:	1ad3      	subs	r3, r2, r3
 8008402:	00db      	lsls	r3, r3, #3
 8008404:	3332      	adds	r3, #50	; 0x32
 8008406:	4a08      	ldr	r2, [pc, #32]	; (8008428 <UART_SetConfig+0x2d4>)
 8008408:	fba2 2303 	umull	r2, r3, r2, r3
 800840c:	095b      	lsrs	r3, r3, #5
 800840e:	f003 0207 	and.w	r2, r3, #7
 8008412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4422      	add	r2, r4
 800841a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800841c:	e106      	b.n	800862c <UART_SetConfig+0x4d8>
 800841e:	bf00      	nop
 8008420:	40011000 	.word	0x40011000
 8008424:	40011400 	.word	0x40011400
 8008428:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800842c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008430:	2200      	movs	r2, #0
 8008432:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008436:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800843a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800843e:	4642      	mov	r2, r8
 8008440:	464b      	mov	r3, r9
 8008442:	1891      	adds	r1, r2, r2
 8008444:	6239      	str	r1, [r7, #32]
 8008446:	415b      	adcs	r3, r3
 8008448:	627b      	str	r3, [r7, #36]	; 0x24
 800844a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800844e:	4641      	mov	r1, r8
 8008450:	1854      	adds	r4, r2, r1
 8008452:	4649      	mov	r1, r9
 8008454:	eb43 0501 	adc.w	r5, r3, r1
 8008458:	f04f 0200 	mov.w	r2, #0
 800845c:	f04f 0300 	mov.w	r3, #0
 8008460:	00eb      	lsls	r3, r5, #3
 8008462:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008466:	00e2      	lsls	r2, r4, #3
 8008468:	4614      	mov	r4, r2
 800846a:	461d      	mov	r5, r3
 800846c:	4643      	mov	r3, r8
 800846e:	18e3      	adds	r3, r4, r3
 8008470:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008474:	464b      	mov	r3, r9
 8008476:	eb45 0303 	adc.w	r3, r5, r3
 800847a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800847e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800848a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800848e:	f04f 0200 	mov.w	r2, #0
 8008492:	f04f 0300 	mov.w	r3, #0
 8008496:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800849a:	4629      	mov	r1, r5
 800849c:	008b      	lsls	r3, r1, #2
 800849e:	4621      	mov	r1, r4
 80084a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80084a4:	4621      	mov	r1, r4
 80084a6:	008a      	lsls	r2, r1, #2
 80084a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80084ac:	f7f8 fbd4 	bl	8000c58 <__aeabi_uldivmod>
 80084b0:	4602      	mov	r2, r0
 80084b2:	460b      	mov	r3, r1
 80084b4:	4b60      	ldr	r3, [pc, #384]	; (8008638 <UART_SetConfig+0x4e4>)
 80084b6:	fba3 2302 	umull	r2, r3, r3, r2
 80084ba:	095b      	lsrs	r3, r3, #5
 80084bc:	011c      	lsls	r4, r3, #4
 80084be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084c2:	2200      	movs	r2, #0
 80084c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80084c8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80084cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80084d0:	4642      	mov	r2, r8
 80084d2:	464b      	mov	r3, r9
 80084d4:	1891      	adds	r1, r2, r2
 80084d6:	61b9      	str	r1, [r7, #24]
 80084d8:	415b      	adcs	r3, r3
 80084da:	61fb      	str	r3, [r7, #28]
 80084dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084e0:	4641      	mov	r1, r8
 80084e2:	1851      	adds	r1, r2, r1
 80084e4:	6139      	str	r1, [r7, #16]
 80084e6:	4649      	mov	r1, r9
 80084e8:	414b      	adcs	r3, r1
 80084ea:	617b      	str	r3, [r7, #20]
 80084ec:	f04f 0200 	mov.w	r2, #0
 80084f0:	f04f 0300 	mov.w	r3, #0
 80084f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80084f8:	4659      	mov	r1, fp
 80084fa:	00cb      	lsls	r3, r1, #3
 80084fc:	4651      	mov	r1, sl
 80084fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008502:	4651      	mov	r1, sl
 8008504:	00ca      	lsls	r2, r1, #3
 8008506:	4610      	mov	r0, r2
 8008508:	4619      	mov	r1, r3
 800850a:	4603      	mov	r3, r0
 800850c:	4642      	mov	r2, r8
 800850e:	189b      	adds	r3, r3, r2
 8008510:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008514:	464b      	mov	r3, r9
 8008516:	460a      	mov	r2, r1
 8008518:	eb42 0303 	adc.w	r3, r2, r3
 800851c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	67bb      	str	r3, [r7, #120]	; 0x78
 800852a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800852c:	f04f 0200 	mov.w	r2, #0
 8008530:	f04f 0300 	mov.w	r3, #0
 8008534:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008538:	4649      	mov	r1, r9
 800853a:	008b      	lsls	r3, r1, #2
 800853c:	4641      	mov	r1, r8
 800853e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008542:	4641      	mov	r1, r8
 8008544:	008a      	lsls	r2, r1, #2
 8008546:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800854a:	f7f8 fb85 	bl	8000c58 <__aeabi_uldivmod>
 800854e:	4602      	mov	r2, r0
 8008550:	460b      	mov	r3, r1
 8008552:	4611      	mov	r1, r2
 8008554:	4b38      	ldr	r3, [pc, #224]	; (8008638 <UART_SetConfig+0x4e4>)
 8008556:	fba3 2301 	umull	r2, r3, r3, r1
 800855a:	095b      	lsrs	r3, r3, #5
 800855c:	2264      	movs	r2, #100	; 0x64
 800855e:	fb02 f303 	mul.w	r3, r2, r3
 8008562:	1acb      	subs	r3, r1, r3
 8008564:	011b      	lsls	r3, r3, #4
 8008566:	3332      	adds	r3, #50	; 0x32
 8008568:	4a33      	ldr	r2, [pc, #204]	; (8008638 <UART_SetConfig+0x4e4>)
 800856a:	fba2 2303 	umull	r2, r3, r2, r3
 800856e:	095b      	lsrs	r3, r3, #5
 8008570:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008574:	441c      	add	r4, r3
 8008576:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800857a:	2200      	movs	r2, #0
 800857c:	673b      	str	r3, [r7, #112]	; 0x70
 800857e:	677a      	str	r2, [r7, #116]	; 0x74
 8008580:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008584:	4642      	mov	r2, r8
 8008586:	464b      	mov	r3, r9
 8008588:	1891      	adds	r1, r2, r2
 800858a:	60b9      	str	r1, [r7, #8]
 800858c:	415b      	adcs	r3, r3
 800858e:	60fb      	str	r3, [r7, #12]
 8008590:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008594:	4641      	mov	r1, r8
 8008596:	1851      	adds	r1, r2, r1
 8008598:	6039      	str	r1, [r7, #0]
 800859a:	4649      	mov	r1, r9
 800859c:	414b      	adcs	r3, r1
 800859e:	607b      	str	r3, [r7, #4]
 80085a0:	f04f 0200 	mov.w	r2, #0
 80085a4:	f04f 0300 	mov.w	r3, #0
 80085a8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80085ac:	4659      	mov	r1, fp
 80085ae:	00cb      	lsls	r3, r1, #3
 80085b0:	4651      	mov	r1, sl
 80085b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085b6:	4651      	mov	r1, sl
 80085b8:	00ca      	lsls	r2, r1, #3
 80085ba:	4610      	mov	r0, r2
 80085bc:	4619      	mov	r1, r3
 80085be:	4603      	mov	r3, r0
 80085c0:	4642      	mov	r2, r8
 80085c2:	189b      	adds	r3, r3, r2
 80085c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80085c6:	464b      	mov	r3, r9
 80085c8:	460a      	mov	r2, r1
 80085ca:	eb42 0303 	adc.w	r3, r2, r3
 80085ce:	66fb      	str	r3, [r7, #108]	; 0x6c
 80085d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	663b      	str	r3, [r7, #96]	; 0x60
 80085da:	667a      	str	r2, [r7, #100]	; 0x64
 80085dc:	f04f 0200 	mov.w	r2, #0
 80085e0:	f04f 0300 	mov.w	r3, #0
 80085e4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80085e8:	4649      	mov	r1, r9
 80085ea:	008b      	lsls	r3, r1, #2
 80085ec:	4641      	mov	r1, r8
 80085ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085f2:	4641      	mov	r1, r8
 80085f4:	008a      	lsls	r2, r1, #2
 80085f6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80085fa:	f7f8 fb2d 	bl	8000c58 <__aeabi_uldivmod>
 80085fe:	4602      	mov	r2, r0
 8008600:	460b      	mov	r3, r1
 8008602:	4b0d      	ldr	r3, [pc, #52]	; (8008638 <UART_SetConfig+0x4e4>)
 8008604:	fba3 1302 	umull	r1, r3, r3, r2
 8008608:	095b      	lsrs	r3, r3, #5
 800860a:	2164      	movs	r1, #100	; 0x64
 800860c:	fb01 f303 	mul.w	r3, r1, r3
 8008610:	1ad3      	subs	r3, r2, r3
 8008612:	011b      	lsls	r3, r3, #4
 8008614:	3332      	adds	r3, #50	; 0x32
 8008616:	4a08      	ldr	r2, [pc, #32]	; (8008638 <UART_SetConfig+0x4e4>)
 8008618:	fba2 2303 	umull	r2, r3, r2, r3
 800861c:	095b      	lsrs	r3, r3, #5
 800861e:	f003 020f 	and.w	r2, r3, #15
 8008622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4422      	add	r2, r4
 800862a:	609a      	str	r2, [r3, #8]
}
 800862c:	bf00      	nop
 800862e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008632:	46bd      	mov	sp, r7
 8008634:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008638:	51eb851f 	.word	0x51eb851f

0800863c <malloc>:
 800863c:	4b02      	ldr	r3, [pc, #8]	; (8008648 <malloc+0xc>)
 800863e:	4601      	mov	r1, r0
 8008640:	6818      	ldr	r0, [r3, #0]
 8008642:	f000 b82b 	b.w	800869c <_malloc_r>
 8008646:	bf00      	nop
 8008648:	20000068 	.word	0x20000068

0800864c <free>:
 800864c:	4b02      	ldr	r3, [pc, #8]	; (8008658 <free+0xc>)
 800864e:	4601      	mov	r1, r0
 8008650:	6818      	ldr	r0, [r3, #0]
 8008652:	f001 bd63 	b.w	800a11c <_free_r>
 8008656:	bf00      	nop
 8008658:	20000068 	.word	0x20000068

0800865c <sbrk_aligned>:
 800865c:	b570      	push	{r4, r5, r6, lr}
 800865e:	4e0e      	ldr	r6, [pc, #56]	; (8008698 <sbrk_aligned+0x3c>)
 8008660:	460c      	mov	r4, r1
 8008662:	6831      	ldr	r1, [r6, #0]
 8008664:	4605      	mov	r5, r0
 8008666:	b911      	cbnz	r1, 800866e <sbrk_aligned+0x12>
 8008668:	f000 fe7e 	bl	8009368 <_sbrk_r>
 800866c:	6030      	str	r0, [r6, #0]
 800866e:	4621      	mov	r1, r4
 8008670:	4628      	mov	r0, r5
 8008672:	f000 fe79 	bl	8009368 <_sbrk_r>
 8008676:	1c43      	adds	r3, r0, #1
 8008678:	d00a      	beq.n	8008690 <sbrk_aligned+0x34>
 800867a:	1cc4      	adds	r4, r0, #3
 800867c:	f024 0403 	bic.w	r4, r4, #3
 8008680:	42a0      	cmp	r0, r4
 8008682:	d007      	beq.n	8008694 <sbrk_aligned+0x38>
 8008684:	1a21      	subs	r1, r4, r0
 8008686:	4628      	mov	r0, r5
 8008688:	f000 fe6e 	bl	8009368 <_sbrk_r>
 800868c:	3001      	adds	r0, #1
 800868e:	d101      	bne.n	8008694 <sbrk_aligned+0x38>
 8008690:	f04f 34ff 	mov.w	r4, #4294967295
 8008694:	4620      	mov	r0, r4
 8008696:	bd70      	pop	{r4, r5, r6, pc}
 8008698:	200003b4 	.word	0x200003b4

0800869c <_malloc_r>:
 800869c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086a0:	1ccd      	adds	r5, r1, #3
 80086a2:	f025 0503 	bic.w	r5, r5, #3
 80086a6:	3508      	adds	r5, #8
 80086a8:	2d0c      	cmp	r5, #12
 80086aa:	bf38      	it	cc
 80086ac:	250c      	movcc	r5, #12
 80086ae:	2d00      	cmp	r5, #0
 80086b0:	4607      	mov	r7, r0
 80086b2:	db01      	blt.n	80086b8 <_malloc_r+0x1c>
 80086b4:	42a9      	cmp	r1, r5
 80086b6:	d905      	bls.n	80086c4 <_malloc_r+0x28>
 80086b8:	230c      	movs	r3, #12
 80086ba:	603b      	str	r3, [r7, #0]
 80086bc:	2600      	movs	r6, #0
 80086be:	4630      	mov	r0, r6
 80086c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086c4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008798 <_malloc_r+0xfc>
 80086c8:	f000 f868 	bl	800879c <__malloc_lock>
 80086cc:	f8d8 3000 	ldr.w	r3, [r8]
 80086d0:	461c      	mov	r4, r3
 80086d2:	bb5c      	cbnz	r4, 800872c <_malloc_r+0x90>
 80086d4:	4629      	mov	r1, r5
 80086d6:	4638      	mov	r0, r7
 80086d8:	f7ff ffc0 	bl	800865c <sbrk_aligned>
 80086dc:	1c43      	adds	r3, r0, #1
 80086de:	4604      	mov	r4, r0
 80086e0:	d155      	bne.n	800878e <_malloc_r+0xf2>
 80086e2:	f8d8 4000 	ldr.w	r4, [r8]
 80086e6:	4626      	mov	r6, r4
 80086e8:	2e00      	cmp	r6, #0
 80086ea:	d145      	bne.n	8008778 <_malloc_r+0xdc>
 80086ec:	2c00      	cmp	r4, #0
 80086ee:	d048      	beq.n	8008782 <_malloc_r+0xe6>
 80086f0:	6823      	ldr	r3, [r4, #0]
 80086f2:	4631      	mov	r1, r6
 80086f4:	4638      	mov	r0, r7
 80086f6:	eb04 0903 	add.w	r9, r4, r3
 80086fa:	f000 fe35 	bl	8009368 <_sbrk_r>
 80086fe:	4581      	cmp	r9, r0
 8008700:	d13f      	bne.n	8008782 <_malloc_r+0xe6>
 8008702:	6821      	ldr	r1, [r4, #0]
 8008704:	1a6d      	subs	r5, r5, r1
 8008706:	4629      	mov	r1, r5
 8008708:	4638      	mov	r0, r7
 800870a:	f7ff ffa7 	bl	800865c <sbrk_aligned>
 800870e:	3001      	adds	r0, #1
 8008710:	d037      	beq.n	8008782 <_malloc_r+0xe6>
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	442b      	add	r3, r5
 8008716:	6023      	str	r3, [r4, #0]
 8008718:	f8d8 3000 	ldr.w	r3, [r8]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d038      	beq.n	8008792 <_malloc_r+0xf6>
 8008720:	685a      	ldr	r2, [r3, #4]
 8008722:	42a2      	cmp	r2, r4
 8008724:	d12b      	bne.n	800877e <_malloc_r+0xe2>
 8008726:	2200      	movs	r2, #0
 8008728:	605a      	str	r2, [r3, #4]
 800872a:	e00f      	b.n	800874c <_malloc_r+0xb0>
 800872c:	6822      	ldr	r2, [r4, #0]
 800872e:	1b52      	subs	r2, r2, r5
 8008730:	d41f      	bmi.n	8008772 <_malloc_r+0xd6>
 8008732:	2a0b      	cmp	r2, #11
 8008734:	d917      	bls.n	8008766 <_malloc_r+0xca>
 8008736:	1961      	adds	r1, r4, r5
 8008738:	42a3      	cmp	r3, r4
 800873a:	6025      	str	r5, [r4, #0]
 800873c:	bf18      	it	ne
 800873e:	6059      	strne	r1, [r3, #4]
 8008740:	6863      	ldr	r3, [r4, #4]
 8008742:	bf08      	it	eq
 8008744:	f8c8 1000 	streq.w	r1, [r8]
 8008748:	5162      	str	r2, [r4, r5]
 800874a:	604b      	str	r3, [r1, #4]
 800874c:	4638      	mov	r0, r7
 800874e:	f104 060b 	add.w	r6, r4, #11
 8008752:	f000 f829 	bl	80087a8 <__malloc_unlock>
 8008756:	f026 0607 	bic.w	r6, r6, #7
 800875a:	1d23      	adds	r3, r4, #4
 800875c:	1af2      	subs	r2, r6, r3
 800875e:	d0ae      	beq.n	80086be <_malloc_r+0x22>
 8008760:	1b9b      	subs	r3, r3, r6
 8008762:	50a3      	str	r3, [r4, r2]
 8008764:	e7ab      	b.n	80086be <_malloc_r+0x22>
 8008766:	42a3      	cmp	r3, r4
 8008768:	6862      	ldr	r2, [r4, #4]
 800876a:	d1dd      	bne.n	8008728 <_malloc_r+0x8c>
 800876c:	f8c8 2000 	str.w	r2, [r8]
 8008770:	e7ec      	b.n	800874c <_malloc_r+0xb0>
 8008772:	4623      	mov	r3, r4
 8008774:	6864      	ldr	r4, [r4, #4]
 8008776:	e7ac      	b.n	80086d2 <_malloc_r+0x36>
 8008778:	4634      	mov	r4, r6
 800877a:	6876      	ldr	r6, [r6, #4]
 800877c:	e7b4      	b.n	80086e8 <_malloc_r+0x4c>
 800877e:	4613      	mov	r3, r2
 8008780:	e7cc      	b.n	800871c <_malloc_r+0x80>
 8008782:	230c      	movs	r3, #12
 8008784:	603b      	str	r3, [r7, #0]
 8008786:	4638      	mov	r0, r7
 8008788:	f000 f80e 	bl	80087a8 <__malloc_unlock>
 800878c:	e797      	b.n	80086be <_malloc_r+0x22>
 800878e:	6025      	str	r5, [r4, #0]
 8008790:	e7dc      	b.n	800874c <_malloc_r+0xb0>
 8008792:	605b      	str	r3, [r3, #4]
 8008794:	deff      	udf	#255	; 0xff
 8008796:	bf00      	nop
 8008798:	200003b0 	.word	0x200003b0

0800879c <__malloc_lock>:
 800879c:	4801      	ldr	r0, [pc, #4]	; (80087a4 <__malloc_lock+0x8>)
 800879e:	f000 be30 	b.w	8009402 <__retarget_lock_acquire_recursive>
 80087a2:	bf00      	nop
 80087a4:	200004f8 	.word	0x200004f8

080087a8 <__malloc_unlock>:
 80087a8:	4801      	ldr	r0, [pc, #4]	; (80087b0 <__malloc_unlock+0x8>)
 80087aa:	f000 be2b 	b.w	8009404 <__retarget_lock_release_recursive>
 80087ae:	bf00      	nop
 80087b0:	200004f8 	.word	0x200004f8

080087b4 <__cvt>:
 80087b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087b8:	ec55 4b10 	vmov	r4, r5, d0
 80087bc:	2d00      	cmp	r5, #0
 80087be:	460e      	mov	r6, r1
 80087c0:	4619      	mov	r1, r3
 80087c2:	462b      	mov	r3, r5
 80087c4:	bfbb      	ittet	lt
 80087c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80087ca:	461d      	movlt	r5, r3
 80087cc:	2300      	movge	r3, #0
 80087ce:	232d      	movlt	r3, #45	; 0x2d
 80087d0:	700b      	strb	r3, [r1, #0]
 80087d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80087d8:	4691      	mov	r9, r2
 80087da:	f023 0820 	bic.w	r8, r3, #32
 80087de:	bfbc      	itt	lt
 80087e0:	4622      	movlt	r2, r4
 80087e2:	4614      	movlt	r4, r2
 80087e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80087e8:	d005      	beq.n	80087f6 <__cvt+0x42>
 80087ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80087ee:	d100      	bne.n	80087f2 <__cvt+0x3e>
 80087f0:	3601      	adds	r6, #1
 80087f2:	2102      	movs	r1, #2
 80087f4:	e000      	b.n	80087f8 <__cvt+0x44>
 80087f6:	2103      	movs	r1, #3
 80087f8:	ab03      	add	r3, sp, #12
 80087fa:	9301      	str	r3, [sp, #4]
 80087fc:	ab02      	add	r3, sp, #8
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	ec45 4b10 	vmov	d0, r4, r5
 8008804:	4653      	mov	r3, sl
 8008806:	4632      	mov	r2, r6
 8008808:	f000 fe96 	bl	8009538 <_dtoa_r>
 800880c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008810:	4607      	mov	r7, r0
 8008812:	d102      	bne.n	800881a <__cvt+0x66>
 8008814:	f019 0f01 	tst.w	r9, #1
 8008818:	d022      	beq.n	8008860 <__cvt+0xac>
 800881a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800881e:	eb07 0906 	add.w	r9, r7, r6
 8008822:	d110      	bne.n	8008846 <__cvt+0x92>
 8008824:	783b      	ldrb	r3, [r7, #0]
 8008826:	2b30      	cmp	r3, #48	; 0x30
 8008828:	d10a      	bne.n	8008840 <__cvt+0x8c>
 800882a:	2200      	movs	r2, #0
 800882c:	2300      	movs	r3, #0
 800882e:	4620      	mov	r0, r4
 8008830:	4629      	mov	r1, r5
 8008832:	f7f8 f951 	bl	8000ad8 <__aeabi_dcmpeq>
 8008836:	b918      	cbnz	r0, 8008840 <__cvt+0x8c>
 8008838:	f1c6 0601 	rsb	r6, r6, #1
 800883c:	f8ca 6000 	str.w	r6, [sl]
 8008840:	f8da 3000 	ldr.w	r3, [sl]
 8008844:	4499      	add	r9, r3
 8008846:	2200      	movs	r2, #0
 8008848:	2300      	movs	r3, #0
 800884a:	4620      	mov	r0, r4
 800884c:	4629      	mov	r1, r5
 800884e:	f7f8 f943 	bl	8000ad8 <__aeabi_dcmpeq>
 8008852:	b108      	cbz	r0, 8008858 <__cvt+0xa4>
 8008854:	f8cd 900c 	str.w	r9, [sp, #12]
 8008858:	2230      	movs	r2, #48	; 0x30
 800885a:	9b03      	ldr	r3, [sp, #12]
 800885c:	454b      	cmp	r3, r9
 800885e:	d307      	bcc.n	8008870 <__cvt+0xbc>
 8008860:	9b03      	ldr	r3, [sp, #12]
 8008862:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008864:	1bdb      	subs	r3, r3, r7
 8008866:	4638      	mov	r0, r7
 8008868:	6013      	str	r3, [r2, #0]
 800886a:	b004      	add	sp, #16
 800886c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008870:	1c59      	adds	r1, r3, #1
 8008872:	9103      	str	r1, [sp, #12]
 8008874:	701a      	strb	r2, [r3, #0]
 8008876:	e7f0      	b.n	800885a <__cvt+0xa6>

08008878 <__exponent>:
 8008878:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800887a:	4603      	mov	r3, r0
 800887c:	2900      	cmp	r1, #0
 800887e:	bfb8      	it	lt
 8008880:	4249      	neglt	r1, r1
 8008882:	f803 2b02 	strb.w	r2, [r3], #2
 8008886:	bfb4      	ite	lt
 8008888:	222d      	movlt	r2, #45	; 0x2d
 800888a:	222b      	movge	r2, #43	; 0x2b
 800888c:	2909      	cmp	r1, #9
 800888e:	7042      	strb	r2, [r0, #1]
 8008890:	dd2a      	ble.n	80088e8 <__exponent+0x70>
 8008892:	f10d 0207 	add.w	r2, sp, #7
 8008896:	4617      	mov	r7, r2
 8008898:	260a      	movs	r6, #10
 800889a:	4694      	mov	ip, r2
 800889c:	fb91 f5f6 	sdiv	r5, r1, r6
 80088a0:	fb06 1415 	mls	r4, r6, r5, r1
 80088a4:	3430      	adds	r4, #48	; 0x30
 80088a6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80088aa:	460c      	mov	r4, r1
 80088ac:	2c63      	cmp	r4, #99	; 0x63
 80088ae:	f102 32ff 	add.w	r2, r2, #4294967295
 80088b2:	4629      	mov	r1, r5
 80088b4:	dcf1      	bgt.n	800889a <__exponent+0x22>
 80088b6:	3130      	adds	r1, #48	; 0x30
 80088b8:	f1ac 0402 	sub.w	r4, ip, #2
 80088bc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80088c0:	1c41      	adds	r1, r0, #1
 80088c2:	4622      	mov	r2, r4
 80088c4:	42ba      	cmp	r2, r7
 80088c6:	d30a      	bcc.n	80088de <__exponent+0x66>
 80088c8:	f10d 0209 	add.w	r2, sp, #9
 80088cc:	eba2 020c 	sub.w	r2, r2, ip
 80088d0:	42bc      	cmp	r4, r7
 80088d2:	bf88      	it	hi
 80088d4:	2200      	movhi	r2, #0
 80088d6:	4413      	add	r3, r2
 80088d8:	1a18      	subs	r0, r3, r0
 80088da:	b003      	add	sp, #12
 80088dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088de:	f812 5b01 	ldrb.w	r5, [r2], #1
 80088e2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80088e6:	e7ed      	b.n	80088c4 <__exponent+0x4c>
 80088e8:	2330      	movs	r3, #48	; 0x30
 80088ea:	3130      	adds	r1, #48	; 0x30
 80088ec:	7083      	strb	r3, [r0, #2]
 80088ee:	70c1      	strb	r1, [r0, #3]
 80088f0:	1d03      	adds	r3, r0, #4
 80088f2:	e7f1      	b.n	80088d8 <__exponent+0x60>

080088f4 <_printf_float>:
 80088f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f8:	ed2d 8b02 	vpush	{d8}
 80088fc:	b08d      	sub	sp, #52	; 0x34
 80088fe:	460c      	mov	r4, r1
 8008900:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008904:	4616      	mov	r6, r2
 8008906:	461f      	mov	r7, r3
 8008908:	4605      	mov	r5, r0
 800890a:	f000 fcf5 	bl	80092f8 <_localeconv_r>
 800890e:	f8d0 a000 	ldr.w	sl, [r0]
 8008912:	4650      	mov	r0, sl
 8008914:	f7f7 fcb4 	bl	8000280 <strlen>
 8008918:	2300      	movs	r3, #0
 800891a:	930a      	str	r3, [sp, #40]	; 0x28
 800891c:	6823      	ldr	r3, [r4, #0]
 800891e:	9305      	str	r3, [sp, #20]
 8008920:	f8d8 3000 	ldr.w	r3, [r8]
 8008924:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008928:	3307      	adds	r3, #7
 800892a:	f023 0307 	bic.w	r3, r3, #7
 800892e:	f103 0208 	add.w	r2, r3, #8
 8008932:	f8c8 2000 	str.w	r2, [r8]
 8008936:	e9d3 8900 	ldrd	r8, r9, [r3]
 800893a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800893e:	9307      	str	r3, [sp, #28]
 8008940:	f8cd 8018 	str.w	r8, [sp, #24]
 8008944:	ee08 0a10 	vmov	s16, r0
 8008948:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800894c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008950:	4b9e      	ldr	r3, [pc, #632]	; (8008bcc <_printf_float+0x2d8>)
 8008952:	f04f 32ff 	mov.w	r2, #4294967295
 8008956:	f7f8 f8f1 	bl	8000b3c <__aeabi_dcmpun>
 800895a:	bb88      	cbnz	r0, 80089c0 <_printf_float+0xcc>
 800895c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008960:	4b9a      	ldr	r3, [pc, #616]	; (8008bcc <_printf_float+0x2d8>)
 8008962:	f04f 32ff 	mov.w	r2, #4294967295
 8008966:	f7f8 f8cb 	bl	8000b00 <__aeabi_dcmple>
 800896a:	bb48      	cbnz	r0, 80089c0 <_printf_float+0xcc>
 800896c:	2200      	movs	r2, #0
 800896e:	2300      	movs	r3, #0
 8008970:	4640      	mov	r0, r8
 8008972:	4649      	mov	r1, r9
 8008974:	f7f8 f8ba 	bl	8000aec <__aeabi_dcmplt>
 8008978:	b110      	cbz	r0, 8008980 <_printf_float+0x8c>
 800897a:	232d      	movs	r3, #45	; 0x2d
 800897c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008980:	4a93      	ldr	r2, [pc, #588]	; (8008bd0 <_printf_float+0x2dc>)
 8008982:	4b94      	ldr	r3, [pc, #592]	; (8008bd4 <_printf_float+0x2e0>)
 8008984:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008988:	bf94      	ite	ls
 800898a:	4690      	movls	r8, r2
 800898c:	4698      	movhi	r8, r3
 800898e:	2303      	movs	r3, #3
 8008990:	6123      	str	r3, [r4, #16]
 8008992:	9b05      	ldr	r3, [sp, #20]
 8008994:	f023 0304 	bic.w	r3, r3, #4
 8008998:	6023      	str	r3, [r4, #0]
 800899a:	f04f 0900 	mov.w	r9, #0
 800899e:	9700      	str	r7, [sp, #0]
 80089a0:	4633      	mov	r3, r6
 80089a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80089a4:	4621      	mov	r1, r4
 80089a6:	4628      	mov	r0, r5
 80089a8:	f000 f9da 	bl	8008d60 <_printf_common>
 80089ac:	3001      	adds	r0, #1
 80089ae:	f040 8090 	bne.w	8008ad2 <_printf_float+0x1de>
 80089b2:	f04f 30ff 	mov.w	r0, #4294967295
 80089b6:	b00d      	add	sp, #52	; 0x34
 80089b8:	ecbd 8b02 	vpop	{d8}
 80089bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c0:	4642      	mov	r2, r8
 80089c2:	464b      	mov	r3, r9
 80089c4:	4640      	mov	r0, r8
 80089c6:	4649      	mov	r1, r9
 80089c8:	f7f8 f8b8 	bl	8000b3c <__aeabi_dcmpun>
 80089cc:	b140      	cbz	r0, 80089e0 <_printf_float+0xec>
 80089ce:	464b      	mov	r3, r9
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	bfbc      	itt	lt
 80089d4:	232d      	movlt	r3, #45	; 0x2d
 80089d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80089da:	4a7f      	ldr	r2, [pc, #508]	; (8008bd8 <_printf_float+0x2e4>)
 80089dc:	4b7f      	ldr	r3, [pc, #508]	; (8008bdc <_printf_float+0x2e8>)
 80089de:	e7d1      	b.n	8008984 <_printf_float+0x90>
 80089e0:	6863      	ldr	r3, [r4, #4]
 80089e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80089e6:	9206      	str	r2, [sp, #24]
 80089e8:	1c5a      	adds	r2, r3, #1
 80089ea:	d13f      	bne.n	8008a6c <_printf_float+0x178>
 80089ec:	2306      	movs	r3, #6
 80089ee:	6063      	str	r3, [r4, #4]
 80089f0:	9b05      	ldr	r3, [sp, #20]
 80089f2:	6861      	ldr	r1, [r4, #4]
 80089f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80089f8:	2300      	movs	r3, #0
 80089fa:	9303      	str	r3, [sp, #12]
 80089fc:	ab0a      	add	r3, sp, #40	; 0x28
 80089fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008a02:	ab09      	add	r3, sp, #36	; 0x24
 8008a04:	ec49 8b10 	vmov	d0, r8, r9
 8008a08:	9300      	str	r3, [sp, #0]
 8008a0a:	6022      	str	r2, [r4, #0]
 8008a0c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008a10:	4628      	mov	r0, r5
 8008a12:	f7ff fecf 	bl	80087b4 <__cvt>
 8008a16:	9b06      	ldr	r3, [sp, #24]
 8008a18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a1a:	2b47      	cmp	r3, #71	; 0x47
 8008a1c:	4680      	mov	r8, r0
 8008a1e:	d108      	bne.n	8008a32 <_printf_float+0x13e>
 8008a20:	1cc8      	adds	r0, r1, #3
 8008a22:	db02      	blt.n	8008a2a <_printf_float+0x136>
 8008a24:	6863      	ldr	r3, [r4, #4]
 8008a26:	4299      	cmp	r1, r3
 8008a28:	dd41      	ble.n	8008aae <_printf_float+0x1ba>
 8008a2a:	f1ab 0302 	sub.w	r3, fp, #2
 8008a2e:	fa5f fb83 	uxtb.w	fp, r3
 8008a32:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008a36:	d820      	bhi.n	8008a7a <_printf_float+0x186>
 8008a38:	3901      	subs	r1, #1
 8008a3a:	465a      	mov	r2, fp
 8008a3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008a40:	9109      	str	r1, [sp, #36]	; 0x24
 8008a42:	f7ff ff19 	bl	8008878 <__exponent>
 8008a46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a48:	1813      	adds	r3, r2, r0
 8008a4a:	2a01      	cmp	r2, #1
 8008a4c:	4681      	mov	r9, r0
 8008a4e:	6123      	str	r3, [r4, #16]
 8008a50:	dc02      	bgt.n	8008a58 <_printf_float+0x164>
 8008a52:	6822      	ldr	r2, [r4, #0]
 8008a54:	07d2      	lsls	r2, r2, #31
 8008a56:	d501      	bpl.n	8008a5c <_printf_float+0x168>
 8008a58:	3301      	adds	r3, #1
 8008a5a:	6123      	str	r3, [r4, #16]
 8008a5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d09c      	beq.n	800899e <_printf_float+0xaa>
 8008a64:	232d      	movs	r3, #45	; 0x2d
 8008a66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a6a:	e798      	b.n	800899e <_printf_float+0xaa>
 8008a6c:	9a06      	ldr	r2, [sp, #24]
 8008a6e:	2a47      	cmp	r2, #71	; 0x47
 8008a70:	d1be      	bne.n	80089f0 <_printf_float+0xfc>
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d1bc      	bne.n	80089f0 <_printf_float+0xfc>
 8008a76:	2301      	movs	r3, #1
 8008a78:	e7b9      	b.n	80089ee <_printf_float+0xfa>
 8008a7a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008a7e:	d118      	bne.n	8008ab2 <_printf_float+0x1be>
 8008a80:	2900      	cmp	r1, #0
 8008a82:	6863      	ldr	r3, [r4, #4]
 8008a84:	dd0b      	ble.n	8008a9e <_printf_float+0x1aa>
 8008a86:	6121      	str	r1, [r4, #16]
 8008a88:	b913      	cbnz	r3, 8008a90 <_printf_float+0x19c>
 8008a8a:	6822      	ldr	r2, [r4, #0]
 8008a8c:	07d0      	lsls	r0, r2, #31
 8008a8e:	d502      	bpl.n	8008a96 <_printf_float+0x1a2>
 8008a90:	3301      	adds	r3, #1
 8008a92:	440b      	add	r3, r1
 8008a94:	6123      	str	r3, [r4, #16]
 8008a96:	65a1      	str	r1, [r4, #88]	; 0x58
 8008a98:	f04f 0900 	mov.w	r9, #0
 8008a9c:	e7de      	b.n	8008a5c <_printf_float+0x168>
 8008a9e:	b913      	cbnz	r3, 8008aa6 <_printf_float+0x1b2>
 8008aa0:	6822      	ldr	r2, [r4, #0]
 8008aa2:	07d2      	lsls	r2, r2, #31
 8008aa4:	d501      	bpl.n	8008aaa <_printf_float+0x1b6>
 8008aa6:	3302      	adds	r3, #2
 8008aa8:	e7f4      	b.n	8008a94 <_printf_float+0x1a0>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e7f2      	b.n	8008a94 <_printf_float+0x1a0>
 8008aae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ab4:	4299      	cmp	r1, r3
 8008ab6:	db05      	blt.n	8008ac4 <_printf_float+0x1d0>
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	6121      	str	r1, [r4, #16]
 8008abc:	07d8      	lsls	r0, r3, #31
 8008abe:	d5ea      	bpl.n	8008a96 <_printf_float+0x1a2>
 8008ac0:	1c4b      	adds	r3, r1, #1
 8008ac2:	e7e7      	b.n	8008a94 <_printf_float+0x1a0>
 8008ac4:	2900      	cmp	r1, #0
 8008ac6:	bfd4      	ite	le
 8008ac8:	f1c1 0202 	rsble	r2, r1, #2
 8008acc:	2201      	movgt	r2, #1
 8008ace:	4413      	add	r3, r2
 8008ad0:	e7e0      	b.n	8008a94 <_printf_float+0x1a0>
 8008ad2:	6823      	ldr	r3, [r4, #0]
 8008ad4:	055a      	lsls	r2, r3, #21
 8008ad6:	d407      	bmi.n	8008ae8 <_printf_float+0x1f4>
 8008ad8:	6923      	ldr	r3, [r4, #16]
 8008ada:	4642      	mov	r2, r8
 8008adc:	4631      	mov	r1, r6
 8008ade:	4628      	mov	r0, r5
 8008ae0:	47b8      	blx	r7
 8008ae2:	3001      	adds	r0, #1
 8008ae4:	d12c      	bne.n	8008b40 <_printf_float+0x24c>
 8008ae6:	e764      	b.n	80089b2 <_printf_float+0xbe>
 8008ae8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008aec:	f240 80e0 	bls.w	8008cb0 <_printf_float+0x3bc>
 8008af0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008af4:	2200      	movs	r2, #0
 8008af6:	2300      	movs	r3, #0
 8008af8:	f7f7 ffee 	bl	8000ad8 <__aeabi_dcmpeq>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	d034      	beq.n	8008b6a <_printf_float+0x276>
 8008b00:	4a37      	ldr	r2, [pc, #220]	; (8008be0 <_printf_float+0x2ec>)
 8008b02:	2301      	movs	r3, #1
 8008b04:	4631      	mov	r1, r6
 8008b06:	4628      	mov	r0, r5
 8008b08:	47b8      	blx	r7
 8008b0a:	3001      	adds	r0, #1
 8008b0c:	f43f af51 	beq.w	80089b2 <_printf_float+0xbe>
 8008b10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b14:	429a      	cmp	r2, r3
 8008b16:	db02      	blt.n	8008b1e <_printf_float+0x22a>
 8008b18:	6823      	ldr	r3, [r4, #0]
 8008b1a:	07d8      	lsls	r0, r3, #31
 8008b1c:	d510      	bpl.n	8008b40 <_printf_float+0x24c>
 8008b1e:	ee18 3a10 	vmov	r3, s16
 8008b22:	4652      	mov	r2, sl
 8008b24:	4631      	mov	r1, r6
 8008b26:	4628      	mov	r0, r5
 8008b28:	47b8      	blx	r7
 8008b2a:	3001      	adds	r0, #1
 8008b2c:	f43f af41 	beq.w	80089b2 <_printf_float+0xbe>
 8008b30:	f04f 0800 	mov.w	r8, #0
 8008b34:	f104 091a 	add.w	r9, r4, #26
 8008b38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b3a:	3b01      	subs	r3, #1
 8008b3c:	4543      	cmp	r3, r8
 8008b3e:	dc09      	bgt.n	8008b54 <_printf_float+0x260>
 8008b40:	6823      	ldr	r3, [r4, #0]
 8008b42:	079b      	lsls	r3, r3, #30
 8008b44:	f100 8107 	bmi.w	8008d56 <_printf_float+0x462>
 8008b48:	68e0      	ldr	r0, [r4, #12]
 8008b4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b4c:	4298      	cmp	r0, r3
 8008b4e:	bfb8      	it	lt
 8008b50:	4618      	movlt	r0, r3
 8008b52:	e730      	b.n	80089b6 <_printf_float+0xc2>
 8008b54:	2301      	movs	r3, #1
 8008b56:	464a      	mov	r2, r9
 8008b58:	4631      	mov	r1, r6
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	47b8      	blx	r7
 8008b5e:	3001      	adds	r0, #1
 8008b60:	f43f af27 	beq.w	80089b2 <_printf_float+0xbe>
 8008b64:	f108 0801 	add.w	r8, r8, #1
 8008b68:	e7e6      	b.n	8008b38 <_printf_float+0x244>
 8008b6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	dc39      	bgt.n	8008be4 <_printf_float+0x2f0>
 8008b70:	4a1b      	ldr	r2, [pc, #108]	; (8008be0 <_printf_float+0x2ec>)
 8008b72:	2301      	movs	r3, #1
 8008b74:	4631      	mov	r1, r6
 8008b76:	4628      	mov	r0, r5
 8008b78:	47b8      	blx	r7
 8008b7a:	3001      	adds	r0, #1
 8008b7c:	f43f af19 	beq.w	80089b2 <_printf_float+0xbe>
 8008b80:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008b84:	4313      	orrs	r3, r2
 8008b86:	d102      	bne.n	8008b8e <_printf_float+0x29a>
 8008b88:	6823      	ldr	r3, [r4, #0]
 8008b8a:	07d9      	lsls	r1, r3, #31
 8008b8c:	d5d8      	bpl.n	8008b40 <_printf_float+0x24c>
 8008b8e:	ee18 3a10 	vmov	r3, s16
 8008b92:	4652      	mov	r2, sl
 8008b94:	4631      	mov	r1, r6
 8008b96:	4628      	mov	r0, r5
 8008b98:	47b8      	blx	r7
 8008b9a:	3001      	adds	r0, #1
 8008b9c:	f43f af09 	beq.w	80089b2 <_printf_float+0xbe>
 8008ba0:	f04f 0900 	mov.w	r9, #0
 8008ba4:	f104 0a1a 	add.w	sl, r4, #26
 8008ba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008baa:	425b      	negs	r3, r3
 8008bac:	454b      	cmp	r3, r9
 8008bae:	dc01      	bgt.n	8008bb4 <_printf_float+0x2c0>
 8008bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bb2:	e792      	b.n	8008ada <_printf_float+0x1e6>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	4652      	mov	r2, sl
 8008bb8:	4631      	mov	r1, r6
 8008bba:	4628      	mov	r0, r5
 8008bbc:	47b8      	blx	r7
 8008bbe:	3001      	adds	r0, #1
 8008bc0:	f43f aef7 	beq.w	80089b2 <_printf_float+0xbe>
 8008bc4:	f109 0901 	add.w	r9, r9, #1
 8008bc8:	e7ee      	b.n	8008ba8 <_printf_float+0x2b4>
 8008bca:	bf00      	nop
 8008bcc:	7fefffff 	.word	0x7fefffff
 8008bd0:	0800b410 	.word	0x0800b410
 8008bd4:	0800b414 	.word	0x0800b414
 8008bd8:	0800b418 	.word	0x0800b418
 8008bdc:	0800b41c 	.word	0x0800b41c
 8008be0:	0800b420 	.word	0x0800b420
 8008be4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008be6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008be8:	429a      	cmp	r2, r3
 8008bea:	bfa8      	it	ge
 8008bec:	461a      	movge	r2, r3
 8008bee:	2a00      	cmp	r2, #0
 8008bf0:	4691      	mov	r9, r2
 8008bf2:	dc37      	bgt.n	8008c64 <_printf_float+0x370>
 8008bf4:	f04f 0b00 	mov.w	fp, #0
 8008bf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bfc:	f104 021a 	add.w	r2, r4, #26
 8008c00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c02:	9305      	str	r3, [sp, #20]
 8008c04:	eba3 0309 	sub.w	r3, r3, r9
 8008c08:	455b      	cmp	r3, fp
 8008c0a:	dc33      	bgt.n	8008c74 <_printf_float+0x380>
 8008c0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c10:	429a      	cmp	r2, r3
 8008c12:	db3b      	blt.n	8008c8c <_printf_float+0x398>
 8008c14:	6823      	ldr	r3, [r4, #0]
 8008c16:	07da      	lsls	r2, r3, #31
 8008c18:	d438      	bmi.n	8008c8c <_printf_float+0x398>
 8008c1a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008c1e:	eba2 0903 	sub.w	r9, r2, r3
 8008c22:	9b05      	ldr	r3, [sp, #20]
 8008c24:	1ad2      	subs	r2, r2, r3
 8008c26:	4591      	cmp	r9, r2
 8008c28:	bfa8      	it	ge
 8008c2a:	4691      	movge	r9, r2
 8008c2c:	f1b9 0f00 	cmp.w	r9, #0
 8008c30:	dc35      	bgt.n	8008c9e <_printf_float+0x3aa>
 8008c32:	f04f 0800 	mov.w	r8, #0
 8008c36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c3a:	f104 0a1a 	add.w	sl, r4, #26
 8008c3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c42:	1a9b      	subs	r3, r3, r2
 8008c44:	eba3 0309 	sub.w	r3, r3, r9
 8008c48:	4543      	cmp	r3, r8
 8008c4a:	f77f af79 	ble.w	8008b40 <_printf_float+0x24c>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	4652      	mov	r2, sl
 8008c52:	4631      	mov	r1, r6
 8008c54:	4628      	mov	r0, r5
 8008c56:	47b8      	blx	r7
 8008c58:	3001      	adds	r0, #1
 8008c5a:	f43f aeaa 	beq.w	80089b2 <_printf_float+0xbe>
 8008c5e:	f108 0801 	add.w	r8, r8, #1
 8008c62:	e7ec      	b.n	8008c3e <_printf_float+0x34a>
 8008c64:	4613      	mov	r3, r2
 8008c66:	4631      	mov	r1, r6
 8008c68:	4642      	mov	r2, r8
 8008c6a:	4628      	mov	r0, r5
 8008c6c:	47b8      	blx	r7
 8008c6e:	3001      	adds	r0, #1
 8008c70:	d1c0      	bne.n	8008bf4 <_printf_float+0x300>
 8008c72:	e69e      	b.n	80089b2 <_printf_float+0xbe>
 8008c74:	2301      	movs	r3, #1
 8008c76:	4631      	mov	r1, r6
 8008c78:	4628      	mov	r0, r5
 8008c7a:	9205      	str	r2, [sp, #20]
 8008c7c:	47b8      	blx	r7
 8008c7e:	3001      	adds	r0, #1
 8008c80:	f43f ae97 	beq.w	80089b2 <_printf_float+0xbe>
 8008c84:	9a05      	ldr	r2, [sp, #20]
 8008c86:	f10b 0b01 	add.w	fp, fp, #1
 8008c8a:	e7b9      	b.n	8008c00 <_printf_float+0x30c>
 8008c8c:	ee18 3a10 	vmov	r3, s16
 8008c90:	4652      	mov	r2, sl
 8008c92:	4631      	mov	r1, r6
 8008c94:	4628      	mov	r0, r5
 8008c96:	47b8      	blx	r7
 8008c98:	3001      	adds	r0, #1
 8008c9a:	d1be      	bne.n	8008c1a <_printf_float+0x326>
 8008c9c:	e689      	b.n	80089b2 <_printf_float+0xbe>
 8008c9e:	9a05      	ldr	r2, [sp, #20]
 8008ca0:	464b      	mov	r3, r9
 8008ca2:	4442      	add	r2, r8
 8008ca4:	4631      	mov	r1, r6
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	47b8      	blx	r7
 8008caa:	3001      	adds	r0, #1
 8008cac:	d1c1      	bne.n	8008c32 <_printf_float+0x33e>
 8008cae:	e680      	b.n	80089b2 <_printf_float+0xbe>
 8008cb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cb2:	2a01      	cmp	r2, #1
 8008cb4:	dc01      	bgt.n	8008cba <_printf_float+0x3c6>
 8008cb6:	07db      	lsls	r3, r3, #31
 8008cb8:	d53a      	bpl.n	8008d30 <_printf_float+0x43c>
 8008cba:	2301      	movs	r3, #1
 8008cbc:	4642      	mov	r2, r8
 8008cbe:	4631      	mov	r1, r6
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	47b8      	blx	r7
 8008cc4:	3001      	adds	r0, #1
 8008cc6:	f43f ae74 	beq.w	80089b2 <_printf_float+0xbe>
 8008cca:	ee18 3a10 	vmov	r3, s16
 8008cce:	4652      	mov	r2, sl
 8008cd0:	4631      	mov	r1, r6
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	47b8      	blx	r7
 8008cd6:	3001      	adds	r0, #1
 8008cd8:	f43f ae6b 	beq.w	80089b2 <_printf_float+0xbe>
 8008cdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008ce8:	f7f7 fef6 	bl	8000ad8 <__aeabi_dcmpeq>
 8008cec:	b9d8      	cbnz	r0, 8008d26 <_printf_float+0x432>
 8008cee:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008cf2:	f108 0201 	add.w	r2, r8, #1
 8008cf6:	4631      	mov	r1, r6
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	47b8      	blx	r7
 8008cfc:	3001      	adds	r0, #1
 8008cfe:	d10e      	bne.n	8008d1e <_printf_float+0x42a>
 8008d00:	e657      	b.n	80089b2 <_printf_float+0xbe>
 8008d02:	2301      	movs	r3, #1
 8008d04:	4652      	mov	r2, sl
 8008d06:	4631      	mov	r1, r6
 8008d08:	4628      	mov	r0, r5
 8008d0a:	47b8      	blx	r7
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	f43f ae50 	beq.w	80089b2 <_printf_float+0xbe>
 8008d12:	f108 0801 	add.w	r8, r8, #1
 8008d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	4543      	cmp	r3, r8
 8008d1c:	dcf1      	bgt.n	8008d02 <_printf_float+0x40e>
 8008d1e:	464b      	mov	r3, r9
 8008d20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008d24:	e6da      	b.n	8008adc <_printf_float+0x1e8>
 8008d26:	f04f 0800 	mov.w	r8, #0
 8008d2a:	f104 0a1a 	add.w	sl, r4, #26
 8008d2e:	e7f2      	b.n	8008d16 <_printf_float+0x422>
 8008d30:	2301      	movs	r3, #1
 8008d32:	4642      	mov	r2, r8
 8008d34:	e7df      	b.n	8008cf6 <_printf_float+0x402>
 8008d36:	2301      	movs	r3, #1
 8008d38:	464a      	mov	r2, r9
 8008d3a:	4631      	mov	r1, r6
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	47b8      	blx	r7
 8008d40:	3001      	adds	r0, #1
 8008d42:	f43f ae36 	beq.w	80089b2 <_printf_float+0xbe>
 8008d46:	f108 0801 	add.w	r8, r8, #1
 8008d4a:	68e3      	ldr	r3, [r4, #12]
 8008d4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d4e:	1a5b      	subs	r3, r3, r1
 8008d50:	4543      	cmp	r3, r8
 8008d52:	dcf0      	bgt.n	8008d36 <_printf_float+0x442>
 8008d54:	e6f8      	b.n	8008b48 <_printf_float+0x254>
 8008d56:	f04f 0800 	mov.w	r8, #0
 8008d5a:	f104 0919 	add.w	r9, r4, #25
 8008d5e:	e7f4      	b.n	8008d4a <_printf_float+0x456>

08008d60 <_printf_common>:
 8008d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d64:	4616      	mov	r6, r2
 8008d66:	4699      	mov	r9, r3
 8008d68:	688a      	ldr	r2, [r1, #8]
 8008d6a:	690b      	ldr	r3, [r1, #16]
 8008d6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d70:	4293      	cmp	r3, r2
 8008d72:	bfb8      	it	lt
 8008d74:	4613      	movlt	r3, r2
 8008d76:	6033      	str	r3, [r6, #0]
 8008d78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d7c:	4607      	mov	r7, r0
 8008d7e:	460c      	mov	r4, r1
 8008d80:	b10a      	cbz	r2, 8008d86 <_printf_common+0x26>
 8008d82:	3301      	adds	r3, #1
 8008d84:	6033      	str	r3, [r6, #0]
 8008d86:	6823      	ldr	r3, [r4, #0]
 8008d88:	0699      	lsls	r1, r3, #26
 8008d8a:	bf42      	ittt	mi
 8008d8c:	6833      	ldrmi	r3, [r6, #0]
 8008d8e:	3302      	addmi	r3, #2
 8008d90:	6033      	strmi	r3, [r6, #0]
 8008d92:	6825      	ldr	r5, [r4, #0]
 8008d94:	f015 0506 	ands.w	r5, r5, #6
 8008d98:	d106      	bne.n	8008da8 <_printf_common+0x48>
 8008d9a:	f104 0a19 	add.w	sl, r4, #25
 8008d9e:	68e3      	ldr	r3, [r4, #12]
 8008da0:	6832      	ldr	r2, [r6, #0]
 8008da2:	1a9b      	subs	r3, r3, r2
 8008da4:	42ab      	cmp	r3, r5
 8008da6:	dc26      	bgt.n	8008df6 <_printf_common+0x96>
 8008da8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008dac:	1e13      	subs	r3, r2, #0
 8008dae:	6822      	ldr	r2, [r4, #0]
 8008db0:	bf18      	it	ne
 8008db2:	2301      	movne	r3, #1
 8008db4:	0692      	lsls	r2, r2, #26
 8008db6:	d42b      	bmi.n	8008e10 <_printf_common+0xb0>
 8008db8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008dbc:	4649      	mov	r1, r9
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	47c0      	blx	r8
 8008dc2:	3001      	adds	r0, #1
 8008dc4:	d01e      	beq.n	8008e04 <_printf_common+0xa4>
 8008dc6:	6823      	ldr	r3, [r4, #0]
 8008dc8:	6922      	ldr	r2, [r4, #16]
 8008dca:	f003 0306 	and.w	r3, r3, #6
 8008dce:	2b04      	cmp	r3, #4
 8008dd0:	bf02      	ittt	eq
 8008dd2:	68e5      	ldreq	r5, [r4, #12]
 8008dd4:	6833      	ldreq	r3, [r6, #0]
 8008dd6:	1aed      	subeq	r5, r5, r3
 8008dd8:	68a3      	ldr	r3, [r4, #8]
 8008dda:	bf0c      	ite	eq
 8008ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008de0:	2500      	movne	r5, #0
 8008de2:	4293      	cmp	r3, r2
 8008de4:	bfc4      	itt	gt
 8008de6:	1a9b      	subgt	r3, r3, r2
 8008de8:	18ed      	addgt	r5, r5, r3
 8008dea:	2600      	movs	r6, #0
 8008dec:	341a      	adds	r4, #26
 8008dee:	42b5      	cmp	r5, r6
 8008df0:	d11a      	bne.n	8008e28 <_printf_common+0xc8>
 8008df2:	2000      	movs	r0, #0
 8008df4:	e008      	b.n	8008e08 <_printf_common+0xa8>
 8008df6:	2301      	movs	r3, #1
 8008df8:	4652      	mov	r2, sl
 8008dfa:	4649      	mov	r1, r9
 8008dfc:	4638      	mov	r0, r7
 8008dfe:	47c0      	blx	r8
 8008e00:	3001      	adds	r0, #1
 8008e02:	d103      	bne.n	8008e0c <_printf_common+0xac>
 8008e04:	f04f 30ff 	mov.w	r0, #4294967295
 8008e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e0c:	3501      	adds	r5, #1
 8008e0e:	e7c6      	b.n	8008d9e <_printf_common+0x3e>
 8008e10:	18e1      	adds	r1, r4, r3
 8008e12:	1c5a      	adds	r2, r3, #1
 8008e14:	2030      	movs	r0, #48	; 0x30
 8008e16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e1a:	4422      	add	r2, r4
 8008e1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e24:	3302      	adds	r3, #2
 8008e26:	e7c7      	b.n	8008db8 <_printf_common+0x58>
 8008e28:	2301      	movs	r3, #1
 8008e2a:	4622      	mov	r2, r4
 8008e2c:	4649      	mov	r1, r9
 8008e2e:	4638      	mov	r0, r7
 8008e30:	47c0      	blx	r8
 8008e32:	3001      	adds	r0, #1
 8008e34:	d0e6      	beq.n	8008e04 <_printf_common+0xa4>
 8008e36:	3601      	adds	r6, #1
 8008e38:	e7d9      	b.n	8008dee <_printf_common+0x8e>
	...

08008e3c <_printf_i>:
 8008e3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e40:	7e0f      	ldrb	r7, [r1, #24]
 8008e42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e44:	2f78      	cmp	r7, #120	; 0x78
 8008e46:	4691      	mov	r9, r2
 8008e48:	4680      	mov	r8, r0
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	469a      	mov	sl, r3
 8008e4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008e52:	d807      	bhi.n	8008e64 <_printf_i+0x28>
 8008e54:	2f62      	cmp	r7, #98	; 0x62
 8008e56:	d80a      	bhi.n	8008e6e <_printf_i+0x32>
 8008e58:	2f00      	cmp	r7, #0
 8008e5a:	f000 80d4 	beq.w	8009006 <_printf_i+0x1ca>
 8008e5e:	2f58      	cmp	r7, #88	; 0x58
 8008e60:	f000 80c0 	beq.w	8008fe4 <_printf_i+0x1a8>
 8008e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e6c:	e03a      	b.n	8008ee4 <_printf_i+0xa8>
 8008e6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e72:	2b15      	cmp	r3, #21
 8008e74:	d8f6      	bhi.n	8008e64 <_printf_i+0x28>
 8008e76:	a101      	add	r1, pc, #4	; (adr r1, 8008e7c <_printf_i+0x40>)
 8008e78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e7c:	08008ed5 	.word	0x08008ed5
 8008e80:	08008ee9 	.word	0x08008ee9
 8008e84:	08008e65 	.word	0x08008e65
 8008e88:	08008e65 	.word	0x08008e65
 8008e8c:	08008e65 	.word	0x08008e65
 8008e90:	08008e65 	.word	0x08008e65
 8008e94:	08008ee9 	.word	0x08008ee9
 8008e98:	08008e65 	.word	0x08008e65
 8008e9c:	08008e65 	.word	0x08008e65
 8008ea0:	08008e65 	.word	0x08008e65
 8008ea4:	08008e65 	.word	0x08008e65
 8008ea8:	08008fed 	.word	0x08008fed
 8008eac:	08008f15 	.word	0x08008f15
 8008eb0:	08008fa7 	.word	0x08008fa7
 8008eb4:	08008e65 	.word	0x08008e65
 8008eb8:	08008e65 	.word	0x08008e65
 8008ebc:	0800900f 	.word	0x0800900f
 8008ec0:	08008e65 	.word	0x08008e65
 8008ec4:	08008f15 	.word	0x08008f15
 8008ec8:	08008e65 	.word	0x08008e65
 8008ecc:	08008e65 	.word	0x08008e65
 8008ed0:	08008faf 	.word	0x08008faf
 8008ed4:	682b      	ldr	r3, [r5, #0]
 8008ed6:	1d1a      	adds	r2, r3, #4
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	602a      	str	r2, [r5, #0]
 8008edc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ee0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	e09f      	b.n	8009028 <_printf_i+0x1ec>
 8008ee8:	6820      	ldr	r0, [r4, #0]
 8008eea:	682b      	ldr	r3, [r5, #0]
 8008eec:	0607      	lsls	r7, r0, #24
 8008eee:	f103 0104 	add.w	r1, r3, #4
 8008ef2:	6029      	str	r1, [r5, #0]
 8008ef4:	d501      	bpl.n	8008efa <_printf_i+0xbe>
 8008ef6:	681e      	ldr	r6, [r3, #0]
 8008ef8:	e003      	b.n	8008f02 <_printf_i+0xc6>
 8008efa:	0646      	lsls	r6, r0, #25
 8008efc:	d5fb      	bpl.n	8008ef6 <_printf_i+0xba>
 8008efe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008f02:	2e00      	cmp	r6, #0
 8008f04:	da03      	bge.n	8008f0e <_printf_i+0xd2>
 8008f06:	232d      	movs	r3, #45	; 0x2d
 8008f08:	4276      	negs	r6, r6
 8008f0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f0e:	485a      	ldr	r0, [pc, #360]	; (8009078 <_printf_i+0x23c>)
 8008f10:	230a      	movs	r3, #10
 8008f12:	e012      	b.n	8008f3a <_printf_i+0xfe>
 8008f14:	682b      	ldr	r3, [r5, #0]
 8008f16:	6820      	ldr	r0, [r4, #0]
 8008f18:	1d19      	adds	r1, r3, #4
 8008f1a:	6029      	str	r1, [r5, #0]
 8008f1c:	0605      	lsls	r5, r0, #24
 8008f1e:	d501      	bpl.n	8008f24 <_printf_i+0xe8>
 8008f20:	681e      	ldr	r6, [r3, #0]
 8008f22:	e002      	b.n	8008f2a <_printf_i+0xee>
 8008f24:	0641      	lsls	r1, r0, #25
 8008f26:	d5fb      	bpl.n	8008f20 <_printf_i+0xe4>
 8008f28:	881e      	ldrh	r6, [r3, #0]
 8008f2a:	4853      	ldr	r0, [pc, #332]	; (8009078 <_printf_i+0x23c>)
 8008f2c:	2f6f      	cmp	r7, #111	; 0x6f
 8008f2e:	bf0c      	ite	eq
 8008f30:	2308      	moveq	r3, #8
 8008f32:	230a      	movne	r3, #10
 8008f34:	2100      	movs	r1, #0
 8008f36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f3a:	6865      	ldr	r5, [r4, #4]
 8008f3c:	60a5      	str	r5, [r4, #8]
 8008f3e:	2d00      	cmp	r5, #0
 8008f40:	bfa2      	ittt	ge
 8008f42:	6821      	ldrge	r1, [r4, #0]
 8008f44:	f021 0104 	bicge.w	r1, r1, #4
 8008f48:	6021      	strge	r1, [r4, #0]
 8008f4a:	b90e      	cbnz	r6, 8008f50 <_printf_i+0x114>
 8008f4c:	2d00      	cmp	r5, #0
 8008f4e:	d04b      	beq.n	8008fe8 <_printf_i+0x1ac>
 8008f50:	4615      	mov	r5, r2
 8008f52:	fbb6 f1f3 	udiv	r1, r6, r3
 8008f56:	fb03 6711 	mls	r7, r3, r1, r6
 8008f5a:	5dc7      	ldrb	r7, [r0, r7]
 8008f5c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f60:	4637      	mov	r7, r6
 8008f62:	42bb      	cmp	r3, r7
 8008f64:	460e      	mov	r6, r1
 8008f66:	d9f4      	bls.n	8008f52 <_printf_i+0x116>
 8008f68:	2b08      	cmp	r3, #8
 8008f6a:	d10b      	bne.n	8008f84 <_printf_i+0x148>
 8008f6c:	6823      	ldr	r3, [r4, #0]
 8008f6e:	07de      	lsls	r6, r3, #31
 8008f70:	d508      	bpl.n	8008f84 <_printf_i+0x148>
 8008f72:	6923      	ldr	r3, [r4, #16]
 8008f74:	6861      	ldr	r1, [r4, #4]
 8008f76:	4299      	cmp	r1, r3
 8008f78:	bfde      	ittt	le
 8008f7a:	2330      	movle	r3, #48	; 0x30
 8008f7c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f80:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008f84:	1b52      	subs	r2, r2, r5
 8008f86:	6122      	str	r2, [r4, #16]
 8008f88:	f8cd a000 	str.w	sl, [sp]
 8008f8c:	464b      	mov	r3, r9
 8008f8e:	aa03      	add	r2, sp, #12
 8008f90:	4621      	mov	r1, r4
 8008f92:	4640      	mov	r0, r8
 8008f94:	f7ff fee4 	bl	8008d60 <_printf_common>
 8008f98:	3001      	adds	r0, #1
 8008f9a:	d14a      	bne.n	8009032 <_printf_i+0x1f6>
 8008f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa0:	b004      	add	sp, #16
 8008fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fa6:	6823      	ldr	r3, [r4, #0]
 8008fa8:	f043 0320 	orr.w	r3, r3, #32
 8008fac:	6023      	str	r3, [r4, #0]
 8008fae:	4833      	ldr	r0, [pc, #204]	; (800907c <_printf_i+0x240>)
 8008fb0:	2778      	movs	r7, #120	; 0x78
 8008fb2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008fb6:	6823      	ldr	r3, [r4, #0]
 8008fb8:	6829      	ldr	r1, [r5, #0]
 8008fba:	061f      	lsls	r7, r3, #24
 8008fbc:	f851 6b04 	ldr.w	r6, [r1], #4
 8008fc0:	d402      	bmi.n	8008fc8 <_printf_i+0x18c>
 8008fc2:	065f      	lsls	r7, r3, #25
 8008fc4:	bf48      	it	mi
 8008fc6:	b2b6      	uxthmi	r6, r6
 8008fc8:	07df      	lsls	r7, r3, #31
 8008fca:	bf48      	it	mi
 8008fcc:	f043 0320 	orrmi.w	r3, r3, #32
 8008fd0:	6029      	str	r1, [r5, #0]
 8008fd2:	bf48      	it	mi
 8008fd4:	6023      	strmi	r3, [r4, #0]
 8008fd6:	b91e      	cbnz	r6, 8008fe0 <_printf_i+0x1a4>
 8008fd8:	6823      	ldr	r3, [r4, #0]
 8008fda:	f023 0320 	bic.w	r3, r3, #32
 8008fde:	6023      	str	r3, [r4, #0]
 8008fe0:	2310      	movs	r3, #16
 8008fe2:	e7a7      	b.n	8008f34 <_printf_i+0xf8>
 8008fe4:	4824      	ldr	r0, [pc, #144]	; (8009078 <_printf_i+0x23c>)
 8008fe6:	e7e4      	b.n	8008fb2 <_printf_i+0x176>
 8008fe8:	4615      	mov	r5, r2
 8008fea:	e7bd      	b.n	8008f68 <_printf_i+0x12c>
 8008fec:	682b      	ldr	r3, [r5, #0]
 8008fee:	6826      	ldr	r6, [r4, #0]
 8008ff0:	6961      	ldr	r1, [r4, #20]
 8008ff2:	1d18      	adds	r0, r3, #4
 8008ff4:	6028      	str	r0, [r5, #0]
 8008ff6:	0635      	lsls	r5, r6, #24
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	d501      	bpl.n	8009000 <_printf_i+0x1c4>
 8008ffc:	6019      	str	r1, [r3, #0]
 8008ffe:	e002      	b.n	8009006 <_printf_i+0x1ca>
 8009000:	0670      	lsls	r0, r6, #25
 8009002:	d5fb      	bpl.n	8008ffc <_printf_i+0x1c0>
 8009004:	8019      	strh	r1, [r3, #0]
 8009006:	2300      	movs	r3, #0
 8009008:	6123      	str	r3, [r4, #16]
 800900a:	4615      	mov	r5, r2
 800900c:	e7bc      	b.n	8008f88 <_printf_i+0x14c>
 800900e:	682b      	ldr	r3, [r5, #0]
 8009010:	1d1a      	adds	r2, r3, #4
 8009012:	602a      	str	r2, [r5, #0]
 8009014:	681d      	ldr	r5, [r3, #0]
 8009016:	6862      	ldr	r2, [r4, #4]
 8009018:	2100      	movs	r1, #0
 800901a:	4628      	mov	r0, r5
 800901c:	f7f7 f8e0 	bl	80001e0 <memchr>
 8009020:	b108      	cbz	r0, 8009026 <_printf_i+0x1ea>
 8009022:	1b40      	subs	r0, r0, r5
 8009024:	6060      	str	r0, [r4, #4]
 8009026:	6863      	ldr	r3, [r4, #4]
 8009028:	6123      	str	r3, [r4, #16]
 800902a:	2300      	movs	r3, #0
 800902c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009030:	e7aa      	b.n	8008f88 <_printf_i+0x14c>
 8009032:	6923      	ldr	r3, [r4, #16]
 8009034:	462a      	mov	r2, r5
 8009036:	4649      	mov	r1, r9
 8009038:	4640      	mov	r0, r8
 800903a:	47d0      	blx	sl
 800903c:	3001      	adds	r0, #1
 800903e:	d0ad      	beq.n	8008f9c <_printf_i+0x160>
 8009040:	6823      	ldr	r3, [r4, #0]
 8009042:	079b      	lsls	r3, r3, #30
 8009044:	d413      	bmi.n	800906e <_printf_i+0x232>
 8009046:	68e0      	ldr	r0, [r4, #12]
 8009048:	9b03      	ldr	r3, [sp, #12]
 800904a:	4298      	cmp	r0, r3
 800904c:	bfb8      	it	lt
 800904e:	4618      	movlt	r0, r3
 8009050:	e7a6      	b.n	8008fa0 <_printf_i+0x164>
 8009052:	2301      	movs	r3, #1
 8009054:	4632      	mov	r2, r6
 8009056:	4649      	mov	r1, r9
 8009058:	4640      	mov	r0, r8
 800905a:	47d0      	blx	sl
 800905c:	3001      	adds	r0, #1
 800905e:	d09d      	beq.n	8008f9c <_printf_i+0x160>
 8009060:	3501      	adds	r5, #1
 8009062:	68e3      	ldr	r3, [r4, #12]
 8009064:	9903      	ldr	r1, [sp, #12]
 8009066:	1a5b      	subs	r3, r3, r1
 8009068:	42ab      	cmp	r3, r5
 800906a:	dcf2      	bgt.n	8009052 <_printf_i+0x216>
 800906c:	e7eb      	b.n	8009046 <_printf_i+0x20a>
 800906e:	2500      	movs	r5, #0
 8009070:	f104 0619 	add.w	r6, r4, #25
 8009074:	e7f5      	b.n	8009062 <_printf_i+0x226>
 8009076:	bf00      	nop
 8009078:	0800b422 	.word	0x0800b422
 800907c:	0800b433 	.word	0x0800b433

08009080 <std>:
 8009080:	2300      	movs	r3, #0
 8009082:	b510      	push	{r4, lr}
 8009084:	4604      	mov	r4, r0
 8009086:	e9c0 3300 	strd	r3, r3, [r0]
 800908a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800908e:	6083      	str	r3, [r0, #8]
 8009090:	8181      	strh	r1, [r0, #12]
 8009092:	6643      	str	r3, [r0, #100]	; 0x64
 8009094:	81c2      	strh	r2, [r0, #14]
 8009096:	6183      	str	r3, [r0, #24]
 8009098:	4619      	mov	r1, r3
 800909a:	2208      	movs	r2, #8
 800909c:	305c      	adds	r0, #92	; 0x5c
 800909e:	f000 f914 	bl	80092ca <memset>
 80090a2:	4b0d      	ldr	r3, [pc, #52]	; (80090d8 <std+0x58>)
 80090a4:	6263      	str	r3, [r4, #36]	; 0x24
 80090a6:	4b0d      	ldr	r3, [pc, #52]	; (80090dc <std+0x5c>)
 80090a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80090aa:	4b0d      	ldr	r3, [pc, #52]	; (80090e0 <std+0x60>)
 80090ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090ae:	4b0d      	ldr	r3, [pc, #52]	; (80090e4 <std+0x64>)
 80090b0:	6323      	str	r3, [r4, #48]	; 0x30
 80090b2:	4b0d      	ldr	r3, [pc, #52]	; (80090e8 <std+0x68>)
 80090b4:	6224      	str	r4, [r4, #32]
 80090b6:	429c      	cmp	r4, r3
 80090b8:	d006      	beq.n	80090c8 <std+0x48>
 80090ba:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80090be:	4294      	cmp	r4, r2
 80090c0:	d002      	beq.n	80090c8 <std+0x48>
 80090c2:	33d0      	adds	r3, #208	; 0xd0
 80090c4:	429c      	cmp	r4, r3
 80090c6:	d105      	bne.n	80090d4 <std+0x54>
 80090c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80090cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090d0:	f000 b996 	b.w	8009400 <__retarget_lock_init_recursive>
 80090d4:	bd10      	pop	{r4, pc}
 80090d6:	bf00      	nop
 80090d8:	08009245 	.word	0x08009245
 80090dc:	08009267 	.word	0x08009267
 80090e0:	0800929f 	.word	0x0800929f
 80090e4:	080092c3 	.word	0x080092c3
 80090e8:	200003b8 	.word	0x200003b8

080090ec <stdio_exit_handler>:
 80090ec:	4a02      	ldr	r2, [pc, #8]	; (80090f8 <stdio_exit_handler+0xc>)
 80090ee:	4903      	ldr	r1, [pc, #12]	; (80090fc <stdio_exit_handler+0x10>)
 80090f0:	4803      	ldr	r0, [pc, #12]	; (8009100 <stdio_exit_handler+0x14>)
 80090f2:	f000 b869 	b.w	80091c8 <_fwalk_sglue>
 80090f6:	bf00      	nop
 80090f8:	20000010 	.word	0x20000010
 80090fc:	0800ac69 	.word	0x0800ac69
 8009100:	2000001c 	.word	0x2000001c

08009104 <cleanup_stdio>:
 8009104:	6841      	ldr	r1, [r0, #4]
 8009106:	4b0c      	ldr	r3, [pc, #48]	; (8009138 <cleanup_stdio+0x34>)
 8009108:	4299      	cmp	r1, r3
 800910a:	b510      	push	{r4, lr}
 800910c:	4604      	mov	r4, r0
 800910e:	d001      	beq.n	8009114 <cleanup_stdio+0x10>
 8009110:	f001 fdaa 	bl	800ac68 <_fflush_r>
 8009114:	68a1      	ldr	r1, [r4, #8]
 8009116:	4b09      	ldr	r3, [pc, #36]	; (800913c <cleanup_stdio+0x38>)
 8009118:	4299      	cmp	r1, r3
 800911a:	d002      	beq.n	8009122 <cleanup_stdio+0x1e>
 800911c:	4620      	mov	r0, r4
 800911e:	f001 fda3 	bl	800ac68 <_fflush_r>
 8009122:	68e1      	ldr	r1, [r4, #12]
 8009124:	4b06      	ldr	r3, [pc, #24]	; (8009140 <cleanup_stdio+0x3c>)
 8009126:	4299      	cmp	r1, r3
 8009128:	d004      	beq.n	8009134 <cleanup_stdio+0x30>
 800912a:	4620      	mov	r0, r4
 800912c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009130:	f001 bd9a 	b.w	800ac68 <_fflush_r>
 8009134:	bd10      	pop	{r4, pc}
 8009136:	bf00      	nop
 8009138:	200003b8 	.word	0x200003b8
 800913c:	20000420 	.word	0x20000420
 8009140:	20000488 	.word	0x20000488

08009144 <global_stdio_init.part.0>:
 8009144:	b510      	push	{r4, lr}
 8009146:	4b0b      	ldr	r3, [pc, #44]	; (8009174 <global_stdio_init.part.0+0x30>)
 8009148:	4c0b      	ldr	r4, [pc, #44]	; (8009178 <global_stdio_init.part.0+0x34>)
 800914a:	4a0c      	ldr	r2, [pc, #48]	; (800917c <global_stdio_init.part.0+0x38>)
 800914c:	601a      	str	r2, [r3, #0]
 800914e:	4620      	mov	r0, r4
 8009150:	2200      	movs	r2, #0
 8009152:	2104      	movs	r1, #4
 8009154:	f7ff ff94 	bl	8009080 <std>
 8009158:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800915c:	2201      	movs	r2, #1
 800915e:	2109      	movs	r1, #9
 8009160:	f7ff ff8e 	bl	8009080 <std>
 8009164:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009168:	2202      	movs	r2, #2
 800916a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800916e:	2112      	movs	r1, #18
 8009170:	f7ff bf86 	b.w	8009080 <std>
 8009174:	200004f0 	.word	0x200004f0
 8009178:	200003b8 	.word	0x200003b8
 800917c:	080090ed 	.word	0x080090ed

08009180 <__sfp_lock_acquire>:
 8009180:	4801      	ldr	r0, [pc, #4]	; (8009188 <__sfp_lock_acquire+0x8>)
 8009182:	f000 b93e 	b.w	8009402 <__retarget_lock_acquire_recursive>
 8009186:	bf00      	nop
 8009188:	200004f9 	.word	0x200004f9

0800918c <__sfp_lock_release>:
 800918c:	4801      	ldr	r0, [pc, #4]	; (8009194 <__sfp_lock_release+0x8>)
 800918e:	f000 b939 	b.w	8009404 <__retarget_lock_release_recursive>
 8009192:	bf00      	nop
 8009194:	200004f9 	.word	0x200004f9

08009198 <__sinit>:
 8009198:	b510      	push	{r4, lr}
 800919a:	4604      	mov	r4, r0
 800919c:	f7ff fff0 	bl	8009180 <__sfp_lock_acquire>
 80091a0:	6a23      	ldr	r3, [r4, #32]
 80091a2:	b11b      	cbz	r3, 80091ac <__sinit+0x14>
 80091a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091a8:	f7ff bff0 	b.w	800918c <__sfp_lock_release>
 80091ac:	4b04      	ldr	r3, [pc, #16]	; (80091c0 <__sinit+0x28>)
 80091ae:	6223      	str	r3, [r4, #32]
 80091b0:	4b04      	ldr	r3, [pc, #16]	; (80091c4 <__sinit+0x2c>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d1f5      	bne.n	80091a4 <__sinit+0xc>
 80091b8:	f7ff ffc4 	bl	8009144 <global_stdio_init.part.0>
 80091bc:	e7f2      	b.n	80091a4 <__sinit+0xc>
 80091be:	bf00      	nop
 80091c0:	08009105 	.word	0x08009105
 80091c4:	200004f0 	.word	0x200004f0

080091c8 <_fwalk_sglue>:
 80091c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091cc:	4607      	mov	r7, r0
 80091ce:	4688      	mov	r8, r1
 80091d0:	4614      	mov	r4, r2
 80091d2:	2600      	movs	r6, #0
 80091d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091d8:	f1b9 0901 	subs.w	r9, r9, #1
 80091dc:	d505      	bpl.n	80091ea <_fwalk_sglue+0x22>
 80091de:	6824      	ldr	r4, [r4, #0]
 80091e0:	2c00      	cmp	r4, #0
 80091e2:	d1f7      	bne.n	80091d4 <_fwalk_sglue+0xc>
 80091e4:	4630      	mov	r0, r6
 80091e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091ea:	89ab      	ldrh	r3, [r5, #12]
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d907      	bls.n	8009200 <_fwalk_sglue+0x38>
 80091f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091f4:	3301      	adds	r3, #1
 80091f6:	d003      	beq.n	8009200 <_fwalk_sglue+0x38>
 80091f8:	4629      	mov	r1, r5
 80091fa:	4638      	mov	r0, r7
 80091fc:	47c0      	blx	r8
 80091fe:	4306      	orrs	r6, r0
 8009200:	3568      	adds	r5, #104	; 0x68
 8009202:	e7e9      	b.n	80091d8 <_fwalk_sglue+0x10>

08009204 <siprintf>:
 8009204:	b40e      	push	{r1, r2, r3}
 8009206:	b500      	push	{lr}
 8009208:	b09c      	sub	sp, #112	; 0x70
 800920a:	ab1d      	add	r3, sp, #116	; 0x74
 800920c:	9002      	str	r0, [sp, #8]
 800920e:	9006      	str	r0, [sp, #24]
 8009210:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009214:	4809      	ldr	r0, [pc, #36]	; (800923c <siprintf+0x38>)
 8009216:	9107      	str	r1, [sp, #28]
 8009218:	9104      	str	r1, [sp, #16]
 800921a:	4909      	ldr	r1, [pc, #36]	; (8009240 <siprintf+0x3c>)
 800921c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009220:	9105      	str	r1, [sp, #20]
 8009222:	6800      	ldr	r0, [r0, #0]
 8009224:	9301      	str	r3, [sp, #4]
 8009226:	a902      	add	r1, sp, #8
 8009228:	f001 fb9a 	bl	800a960 <_svfiprintf_r>
 800922c:	9b02      	ldr	r3, [sp, #8]
 800922e:	2200      	movs	r2, #0
 8009230:	701a      	strb	r2, [r3, #0]
 8009232:	b01c      	add	sp, #112	; 0x70
 8009234:	f85d eb04 	ldr.w	lr, [sp], #4
 8009238:	b003      	add	sp, #12
 800923a:	4770      	bx	lr
 800923c:	20000068 	.word	0x20000068
 8009240:	ffff0208 	.word	0xffff0208

08009244 <__sread>:
 8009244:	b510      	push	{r4, lr}
 8009246:	460c      	mov	r4, r1
 8009248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800924c:	f000 f87a 	bl	8009344 <_read_r>
 8009250:	2800      	cmp	r0, #0
 8009252:	bfab      	itete	ge
 8009254:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009256:	89a3      	ldrhlt	r3, [r4, #12]
 8009258:	181b      	addge	r3, r3, r0
 800925a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800925e:	bfac      	ite	ge
 8009260:	6563      	strge	r3, [r4, #84]	; 0x54
 8009262:	81a3      	strhlt	r3, [r4, #12]
 8009264:	bd10      	pop	{r4, pc}

08009266 <__swrite>:
 8009266:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800926a:	461f      	mov	r7, r3
 800926c:	898b      	ldrh	r3, [r1, #12]
 800926e:	05db      	lsls	r3, r3, #23
 8009270:	4605      	mov	r5, r0
 8009272:	460c      	mov	r4, r1
 8009274:	4616      	mov	r6, r2
 8009276:	d505      	bpl.n	8009284 <__swrite+0x1e>
 8009278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800927c:	2302      	movs	r3, #2
 800927e:	2200      	movs	r2, #0
 8009280:	f000 f84e 	bl	8009320 <_lseek_r>
 8009284:	89a3      	ldrh	r3, [r4, #12]
 8009286:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800928a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800928e:	81a3      	strh	r3, [r4, #12]
 8009290:	4632      	mov	r2, r6
 8009292:	463b      	mov	r3, r7
 8009294:	4628      	mov	r0, r5
 8009296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800929a:	f000 b875 	b.w	8009388 <_write_r>

0800929e <__sseek>:
 800929e:	b510      	push	{r4, lr}
 80092a0:	460c      	mov	r4, r1
 80092a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092a6:	f000 f83b 	bl	8009320 <_lseek_r>
 80092aa:	1c43      	adds	r3, r0, #1
 80092ac:	89a3      	ldrh	r3, [r4, #12]
 80092ae:	bf15      	itete	ne
 80092b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80092b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80092b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80092ba:	81a3      	strheq	r3, [r4, #12]
 80092bc:	bf18      	it	ne
 80092be:	81a3      	strhne	r3, [r4, #12]
 80092c0:	bd10      	pop	{r4, pc}

080092c2 <__sclose>:
 80092c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092c6:	f000 b81b 	b.w	8009300 <_close_r>

080092ca <memset>:
 80092ca:	4402      	add	r2, r0
 80092cc:	4603      	mov	r3, r0
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d100      	bne.n	80092d4 <memset+0xa>
 80092d2:	4770      	bx	lr
 80092d4:	f803 1b01 	strb.w	r1, [r3], #1
 80092d8:	e7f9      	b.n	80092ce <memset+0x4>

080092da <strcat>:
 80092da:	b510      	push	{r4, lr}
 80092dc:	4602      	mov	r2, r0
 80092de:	7814      	ldrb	r4, [r2, #0]
 80092e0:	4613      	mov	r3, r2
 80092e2:	3201      	adds	r2, #1
 80092e4:	2c00      	cmp	r4, #0
 80092e6:	d1fa      	bne.n	80092de <strcat+0x4>
 80092e8:	3b01      	subs	r3, #1
 80092ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092f2:	2a00      	cmp	r2, #0
 80092f4:	d1f9      	bne.n	80092ea <strcat+0x10>
 80092f6:	bd10      	pop	{r4, pc}

080092f8 <_localeconv_r>:
 80092f8:	4800      	ldr	r0, [pc, #0]	; (80092fc <_localeconv_r+0x4>)
 80092fa:	4770      	bx	lr
 80092fc:	2000015c 	.word	0x2000015c

08009300 <_close_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	4d06      	ldr	r5, [pc, #24]	; (800931c <_close_r+0x1c>)
 8009304:	2300      	movs	r3, #0
 8009306:	4604      	mov	r4, r0
 8009308:	4608      	mov	r0, r1
 800930a:	602b      	str	r3, [r5, #0]
 800930c:	f7fa f979 	bl	8003602 <_close>
 8009310:	1c43      	adds	r3, r0, #1
 8009312:	d102      	bne.n	800931a <_close_r+0x1a>
 8009314:	682b      	ldr	r3, [r5, #0]
 8009316:	b103      	cbz	r3, 800931a <_close_r+0x1a>
 8009318:	6023      	str	r3, [r4, #0]
 800931a:	bd38      	pop	{r3, r4, r5, pc}
 800931c:	200004f4 	.word	0x200004f4

08009320 <_lseek_r>:
 8009320:	b538      	push	{r3, r4, r5, lr}
 8009322:	4d07      	ldr	r5, [pc, #28]	; (8009340 <_lseek_r+0x20>)
 8009324:	4604      	mov	r4, r0
 8009326:	4608      	mov	r0, r1
 8009328:	4611      	mov	r1, r2
 800932a:	2200      	movs	r2, #0
 800932c:	602a      	str	r2, [r5, #0]
 800932e:	461a      	mov	r2, r3
 8009330:	f7fa f98e 	bl	8003650 <_lseek>
 8009334:	1c43      	adds	r3, r0, #1
 8009336:	d102      	bne.n	800933e <_lseek_r+0x1e>
 8009338:	682b      	ldr	r3, [r5, #0]
 800933a:	b103      	cbz	r3, 800933e <_lseek_r+0x1e>
 800933c:	6023      	str	r3, [r4, #0]
 800933e:	bd38      	pop	{r3, r4, r5, pc}
 8009340:	200004f4 	.word	0x200004f4

08009344 <_read_r>:
 8009344:	b538      	push	{r3, r4, r5, lr}
 8009346:	4d07      	ldr	r5, [pc, #28]	; (8009364 <_read_r+0x20>)
 8009348:	4604      	mov	r4, r0
 800934a:	4608      	mov	r0, r1
 800934c:	4611      	mov	r1, r2
 800934e:	2200      	movs	r2, #0
 8009350:	602a      	str	r2, [r5, #0]
 8009352:	461a      	mov	r2, r3
 8009354:	f7fa f91c 	bl	8003590 <_read>
 8009358:	1c43      	adds	r3, r0, #1
 800935a:	d102      	bne.n	8009362 <_read_r+0x1e>
 800935c:	682b      	ldr	r3, [r5, #0]
 800935e:	b103      	cbz	r3, 8009362 <_read_r+0x1e>
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	bd38      	pop	{r3, r4, r5, pc}
 8009364:	200004f4 	.word	0x200004f4

08009368 <_sbrk_r>:
 8009368:	b538      	push	{r3, r4, r5, lr}
 800936a:	4d06      	ldr	r5, [pc, #24]	; (8009384 <_sbrk_r+0x1c>)
 800936c:	2300      	movs	r3, #0
 800936e:	4604      	mov	r4, r0
 8009370:	4608      	mov	r0, r1
 8009372:	602b      	str	r3, [r5, #0]
 8009374:	f7fa f97a 	bl	800366c <_sbrk>
 8009378:	1c43      	adds	r3, r0, #1
 800937a:	d102      	bne.n	8009382 <_sbrk_r+0x1a>
 800937c:	682b      	ldr	r3, [r5, #0]
 800937e:	b103      	cbz	r3, 8009382 <_sbrk_r+0x1a>
 8009380:	6023      	str	r3, [r4, #0]
 8009382:	bd38      	pop	{r3, r4, r5, pc}
 8009384:	200004f4 	.word	0x200004f4

08009388 <_write_r>:
 8009388:	b538      	push	{r3, r4, r5, lr}
 800938a:	4d07      	ldr	r5, [pc, #28]	; (80093a8 <_write_r+0x20>)
 800938c:	4604      	mov	r4, r0
 800938e:	4608      	mov	r0, r1
 8009390:	4611      	mov	r1, r2
 8009392:	2200      	movs	r2, #0
 8009394:	602a      	str	r2, [r5, #0]
 8009396:	461a      	mov	r2, r3
 8009398:	f7fa f917 	bl	80035ca <_write>
 800939c:	1c43      	adds	r3, r0, #1
 800939e:	d102      	bne.n	80093a6 <_write_r+0x1e>
 80093a0:	682b      	ldr	r3, [r5, #0]
 80093a2:	b103      	cbz	r3, 80093a6 <_write_r+0x1e>
 80093a4:	6023      	str	r3, [r4, #0]
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
 80093a8:	200004f4 	.word	0x200004f4

080093ac <__errno>:
 80093ac:	4b01      	ldr	r3, [pc, #4]	; (80093b4 <__errno+0x8>)
 80093ae:	6818      	ldr	r0, [r3, #0]
 80093b0:	4770      	bx	lr
 80093b2:	bf00      	nop
 80093b4:	20000068 	.word	0x20000068

080093b8 <__libc_init_array>:
 80093b8:	b570      	push	{r4, r5, r6, lr}
 80093ba:	4d0d      	ldr	r5, [pc, #52]	; (80093f0 <__libc_init_array+0x38>)
 80093bc:	4c0d      	ldr	r4, [pc, #52]	; (80093f4 <__libc_init_array+0x3c>)
 80093be:	1b64      	subs	r4, r4, r5
 80093c0:	10a4      	asrs	r4, r4, #2
 80093c2:	2600      	movs	r6, #0
 80093c4:	42a6      	cmp	r6, r4
 80093c6:	d109      	bne.n	80093dc <__libc_init_array+0x24>
 80093c8:	4d0b      	ldr	r5, [pc, #44]	; (80093f8 <__libc_init_array+0x40>)
 80093ca:	4c0c      	ldr	r4, [pc, #48]	; (80093fc <__libc_init_array+0x44>)
 80093cc:	f001 ffd2 	bl	800b374 <_init>
 80093d0:	1b64      	subs	r4, r4, r5
 80093d2:	10a4      	asrs	r4, r4, #2
 80093d4:	2600      	movs	r6, #0
 80093d6:	42a6      	cmp	r6, r4
 80093d8:	d105      	bne.n	80093e6 <__libc_init_array+0x2e>
 80093da:	bd70      	pop	{r4, r5, r6, pc}
 80093dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80093e0:	4798      	blx	r3
 80093e2:	3601      	adds	r6, #1
 80093e4:	e7ee      	b.n	80093c4 <__libc_init_array+0xc>
 80093e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80093ea:	4798      	blx	r3
 80093ec:	3601      	adds	r6, #1
 80093ee:	e7f2      	b.n	80093d6 <__libc_init_array+0x1e>
 80093f0:	0800b78c 	.word	0x0800b78c
 80093f4:	0800b78c 	.word	0x0800b78c
 80093f8:	0800b78c 	.word	0x0800b78c
 80093fc:	0800b790 	.word	0x0800b790

08009400 <__retarget_lock_init_recursive>:
 8009400:	4770      	bx	lr

08009402 <__retarget_lock_acquire_recursive>:
 8009402:	4770      	bx	lr

08009404 <__retarget_lock_release_recursive>:
 8009404:	4770      	bx	lr

08009406 <memcpy>:
 8009406:	440a      	add	r2, r1
 8009408:	4291      	cmp	r1, r2
 800940a:	f100 33ff 	add.w	r3, r0, #4294967295
 800940e:	d100      	bne.n	8009412 <memcpy+0xc>
 8009410:	4770      	bx	lr
 8009412:	b510      	push	{r4, lr}
 8009414:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009418:	f803 4f01 	strb.w	r4, [r3, #1]!
 800941c:	4291      	cmp	r1, r2
 800941e:	d1f9      	bne.n	8009414 <memcpy+0xe>
 8009420:	bd10      	pop	{r4, pc}

08009422 <quorem>:
 8009422:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009426:	6903      	ldr	r3, [r0, #16]
 8009428:	690c      	ldr	r4, [r1, #16]
 800942a:	42a3      	cmp	r3, r4
 800942c:	4607      	mov	r7, r0
 800942e:	db7e      	blt.n	800952e <quorem+0x10c>
 8009430:	3c01      	subs	r4, #1
 8009432:	f101 0814 	add.w	r8, r1, #20
 8009436:	f100 0514 	add.w	r5, r0, #20
 800943a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800943e:	9301      	str	r3, [sp, #4]
 8009440:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009444:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009448:	3301      	adds	r3, #1
 800944a:	429a      	cmp	r2, r3
 800944c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009450:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009454:	fbb2 f6f3 	udiv	r6, r2, r3
 8009458:	d331      	bcc.n	80094be <quorem+0x9c>
 800945a:	f04f 0e00 	mov.w	lr, #0
 800945e:	4640      	mov	r0, r8
 8009460:	46ac      	mov	ip, r5
 8009462:	46f2      	mov	sl, lr
 8009464:	f850 2b04 	ldr.w	r2, [r0], #4
 8009468:	b293      	uxth	r3, r2
 800946a:	fb06 e303 	mla	r3, r6, r3, lr
 800946e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009472:	0c1a      	lsrs	r2, r3, #16
 8009474:	b29b      	uxth	r3, r3
 8009476:	ebaa 0303 	sub.w	r3, sl, r3
 800947a:	f8dc a000 	ldr.w	sl, [ip]
 800947e:	fa13 f38a 	uxtah	r3, r3, sl
 8009482:	fb06 220e 	mla	r2, r6, lr, r2
 8009486:	9300      	str	r3, [sp, #0]
 8009488:	9b00      	ldr	r3, [sp, #0]
 800948a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800948e:	b292      	uxth	r2, r2
 8009490:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009494:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009498:	f8bd 3000 	ldrh.w	r3, [sp]
 800949c:	4581      	cmp	r9, r0
 800949e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094a2:	f84c 3b04 	str.w	r3, [ip], #4
 80094a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80094aa:	d2db      	bcs.n	8009464 <quorem+0x42>
 80094ac:	f855 300b 	ldr.w	r3, [r5, fp]
 80094b0:	b92b      	cbnz	r3, 80094be <quorem+0x9c>
 80094b2:	9b01      	ldr	r3, [sp, #4]
 80094b4:	3b04      	subs	r3, #4
 80094b6:	429d      	cmp	r5, r3
 80094b8:	461a      	mov	r2, r3
 80094ba:	d32c      	bcc.n	8009516 <quorem+0xf4>
 80094bc:	613c      	str	r4, [r7, #16]
 80094be:	4638      	mov	r0, r7
 80094c0:	f001 f8f4 	bl	800a6ac <__mcmp>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	db22      	blt.n	800950e <quorem+0xec>
 80094c8:	3601      	adds	r6, #1
 80094ca:	4629      	mov	r1, r5
 80094cc:	2000      	movs	r0, #0
 80094ce:	f858 2b04 	ldr.w	r2, [r8], #4
 80094d2:	f8d1 c000 	ldr.w	ip, [r1]
 80094d6:	b293      	uxth	r3, r2
 80094d8:	1ac3      	subs	r3, r0, r3
 80094da:	0c12      	lsrs	r2, r2, #16
 80094dc:	fa13 f38c 	uxtah	r3, r3, ip
 80094e0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80094e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094ee:	45c1      	cmp	r9, r8
 80094f0:	f841 3b04 	str.w	r3, [r1], #4
 80094f4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80094f8:	d2e9      	bcs.n	80094ce <quorem+0xac>
 80094fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009502:	b922      	cbnz	r2, 800950e <quorem+0xec>
 8009504:	3b04      	subs	r3, #4
 8009506:	429d      	cmp	r5, r3
 8009508:	461a      	mov	r2, r3
 800950a:	d30a      	bcc.n	8009522 <quorem+0x100>
 800950c:	613c      	str	r4, [r7, #16]
 800950e:	4630      	mov	r0, r6
 8009510:	b003      	add	sp, #12
 8009512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009516:	6812      	ldr	r2, [r2, #0]
 8009518:	3b04      	subs	r3, #4
 800951a:	2a00      	cmp	r2, #0
 800951c:	d1ce      	bne.n	80094bc <quorem+0x9a>
 800951e:	3c01      	subs	r4, #1
 8009520:	e7c9      	b.n	80094b6 <quorem+0x94>
 8009522:	6812      	ldr	r2, [r2, #0]
 8009524:	3b04      	subs	r3, #4
 8009526:	2a00      	cmp	r2, #0
 8009528:	d1f0      	bne.n	800950c <quorem+0xea>
 800952a:	3c01      	subs	r4, #1
 800952c:	e7eb      	b.n	8009506 <quorem+0xe4>
 800952e:	2000      	movs	r0, #0
 8009530:	e7ee      	b.n	8009510 <quorem+0xee>
 8009532:	0000      	movs	r0, r0
 8009534:	0000      	movs	r0, r0
	...

08009538 <_dtoa_r>:
 8009538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800953c:	ed2d 8b04 	vpush	{d8-d9}
 8009540:	69c5      	ldr	r5, [r0, #28]
 8009542:	b093      	sub	sp, #76	; 0x4c
 8009544:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009548:	ec57 6b10 	vmov	r6, r7, d0
 800954c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009550:	9107      	str	r1, [sp, #28]
 8009552:	4604      	mov	r4, r0
 8009554:	920a      	str	r2, [sp, #40]	; 0x28
 8009556:	930d      	str	r3, [sp, #52]	; 0x34
 8009558:	b975      	cbnz	r5, 8009578 <_dtoa_r+0x40>
 800955a:	2010      	movs	r0, #16
 800955c:	f7ff f86e 	bl	800863c <malloc>
 8009560:	4602      	mov	r2, r0
 8009562:	61e0      	str	r0, [r4, #28]
 8009564:	b920      	cbnz	r0, 8009570 <_dtoa_r+0x38>
 8009566:	4bae      	ldr	r3, [pc, #696]	; (8009820 <_dtoa_r+0x2e8>)
 8009568:	21ef      	movs	r1, #239	; 0xef
 800956a:	48ae      	ldr	r0, [pc, #696]	; (8009824 <_dtoa_r+0x2ec>)
 800956c:	f001 fbbe 	bl	800acec <__assert_func>
 8009570:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009574:	6005      	str	r5, [r0, #0]
 8009576:	60c5      	str	r5, [r0, #12]
 8009578:	69e3      	ldr	r3, [r4, #28]
 800957a:	6819      	ldr	r1, [r3, #0]
 800957c:	b151      	cbz	r1, 8009594 <_dtoa_r+0x5c>
 800957e:	685a      	ldr	r2, [r3, #4]
 8009580:	604a      	str	r2, [r1, #4]
 8009582:	2301      	movs	r3, #1
 8009584:	4093      	lsls	r3, r2
 8009586:	608b      	str	r3, [r1, #8]
 8009588:	4620      	mov	r0, r4
 800958a:	f000 fe53 	bl	800a234 <_Bfree>
 800958e:	69e3      	ldr	r3, [r4, #28]
 8009590:	2200      	movs	r2, #0
 8009592:	601a      	str	r2, [r3, #0]
 8009594:	1e3b      	subs	r3, r7, #0
 8009596:	bfbb      	ittet	lt
 8009598:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800959c:	9303      	strlt	r3, [sp, #12]
 800959e:	2300      	movge	r3, #0
 80095a0:	2201      	movlt	r2, #1
 80095a2:	bfac      	ite	ge
 80095a4:	f8c8 3000 	strge.w	r3, [r8]
 80095a8:	f8c8 2000 	strlt.w	r2, [r8]
 80095ac:	4b9e      	ldr	r3, [pc, #632]	; (8009828 <_dtoa_r+0x2f0>)
 80095ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80095b2:	ea33 0308 	bics.w	r3, r3, r8
 80095b6:	d11b      	bne.n	80095f0 <_dtoa_r+0xb8>
 80095b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80095ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80095be:	6013      	str	r3, [r2, #0]
 80095c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80095c4:	4333      	orrs	r3, r6
 80095c6:	f000 8593 	beq.w	800a0f0 <_dtoa_r+0xbb8>
 80095ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095cc:	b963      	cbnz	r3, 80095e8 <_dtoa_r+0xb0>
 80095ce:	4b97      	ldr	r3, [pc, #604]	; (800982c <_dtoa_r+0x2f4>)
 80095d0:	e027      	b.n	8009622 <_dtoa_r+0xea>
 80095d2:	4b97      	ldr	r3, [pc, #604]	; (8009830 <_dtoa_r+0x2f8>)
 80095d4:	9300      	str	r3, [sp, #0]
 80095d6:	3308      	adds	r3, #8
 80095d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80095da:	6013      	str	r3, [r2, #0]
 80095dc:	9800      	ldr	r0, [sp, #0]
 80095de:	b013      	add	sp, #76	; 0x4c
 80095e0:	ecbd 8b04 	vpop	{d8-d9}
 80095e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095e8:	4b90      	ldr	r3, [pc, #576]	; (800982c <_dtoa_r+0x2f4>)
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	3303      	adds	r3, #3
 80095ee:	e7f3      	b.n	80095d8 <_dtoa_r+0xa0>
 80095f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80095f4:	2200      	movs	r2, #0
 80095f6:	ec51 0b17 	vmov	r0, r1, d7
 80095fa:	eeb0 8a47 	vmov.f32	s16, s14
 80095fe:	eef0 8a67 	vmov.f32	s17, s15
 8009602:	2300      	movs	r3, #0
 8009604:	f7f7 fa68 	bl	8000ad8 <__aeabi_dcmpeq>
 8009608:	4681      	mov	r9, r0
 800960a:	b160      	cbz	r0, 8009626 <_dtoa_r+0xee>
 800960c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800960e:	2301      	movs	r3, #1
 8009610:	6013      	str	r3, [r2, #0]
 8009612:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009614:	2b00      	cmp	r3, #0
 8009616:	f000 8568 	beq.w	800a0ea <_dtoa_r+0xbb2>
 800961a:	4b86      	ldr	r3, [pc, #536]	; (8009834 <_dtoa_r+0x2fc>)
 800961c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800961e:	6013      	str	r3, [r2, #0]
 8009620:	3b01      	subs	r3, #1
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	e7da      	b.n	80095dc <_dtoa_r+0xa4>
 8009626:	aa10      	add	r2, sp, #64	; 0x40
 8009628:	a911      	add	r1, sp, #68	; 0x44
 800962a:	4620      	mov	r0, r4
 800962c:	eeb0 0a48 	vmov.f32	s0, s16
 8009630:	eef0 0a68 	vmov.f32	s1, s17
 8009634:	f001 f8e0 	bl	800a7f8 <__d2b>
 8009638:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800963c:	4682      	mov	sl, r0
 800963e:	2d00      	cmp	r5, #0
 8009640:	d07f      	beq.n	8009742 <_dtoa_r+0x20a>
 8009642:	ee18 3a90 	vmov	r3, s17
 8009646:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800964a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800964e:	ec51 0b18 	vmov	r0, r1, d8
 8009652:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009656:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800965a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800965e:	4619      	mov	r1, r3
 8009660:	2200      	movs	r2, #0
 8009662:	4b75      	ldr	r3, [pc, #468]	; (8009838 <_dtoa_r+0x300>)
 8009664:	f7f6 fe18 	bl	8000298 <__aeabi_dsub>
 8009668:	a367      	add	r3, pc, #412	; (adr r3, 8009808 <_dtoa_r+0x2d0>)
 800966a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800966e:	f7f6 ffcb 	bl	8000608 <__aeabi_dmul>
 8009672:	a367      	add	r3, pc, #412	; (adr r3, 8009810 <_dtoa_r+0x2d8>)
 8009674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009678:	f7f6 fe10 	bl	800029c <__adddf3>
 800967c:	4606      	mov	r6, r0
 800967e:	4628      	mov	r0, r5
 8009680:	460f      	mov	r7, r1
 8009682:	f7f6 ff57 	bl	8000534 <__aeabi_i2d>
 8009686:	a364      	add	r3, pc, #400	; (adr r3, 8009818 <_dtoa_r+0x2e0>)
 8009688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968c:	f7f6 ffbc 	bl	8000608 <__aeabi_dmul>
 8009690:	4602      	mov	r2, r0
 8009692:	460b      	mov	r3, r1
 8009694:	4630      	mov	r0, r6
 8009696:	4639      	mov	r1, r7
 8009698:	f7f6 fe00 	bl	800029c <__adddf3>
 800969c:	4606      	mov	r6, r0
 800969e:	460f      	mov	r7, r1
 80096a0:	f7f7 fa62 	bl	8000b68 <__aeabi_d2iz>
 80096a4:	2200      	movs	r2, #0
 80096a6:	4683      	mov	fp, r0
 80096a8:	2300      	movs	r3, #0
 80096aa:	4630      	mov	r0, r6
 80096ac:	4639      	mov	r1, r7
 80096ae:	f7f7 fa1d 	bl	8000aec <__aeabi_dcmplt>
 80096b2:	b148      	cbz	r0, 80096c8 <_dtoa_r+0x190>
 80096b4:	4658      	mov	r0, fp
 80096b6:	f7f6 ff3d 	bl	8000534 <__aeabi_i2d>
 80096ba:	4632      	mov	r2, r6
 80096bc:	463b      	mov	r3, r7
 80096be:	f7f7 fa0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80096c2:	b908      	cbnz	r0, 80096c8 <_dtoa_r+0x190>
 80096c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80096c8:	f1bb 0f16 	cmp.w	fp, #22
 80096cc:	d857      	bhi.n	800977e <_dtoa_r+0x246>
 80096ce:	4b5b      	ldr	r3, [pc, #364]	; (800983c <_dtoa_r+0x304>)
 80096d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	ec51 0b18 	vmov	r0, r1, d8
 80096dc:	f7f7 fa06 	bl	8000aec <__aeabi_dcmplt>
 80096e0:	2800      	cmp	r0, #0
 80096e2:	d04e      	beq.n	8009782 <_dtoa_r+0x24a>
 80096e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80096e8:	2300      	movs	r3, #0
 80096ea:	930c      	str	r3, [sp, #48]	; 0x30
 80096ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096ee:	1b5b      	subs	r3, r3, r5
 80096f0:	1e5a      	subs	r2, r3, #1
 80096f2:	bf45      	ittet	mi
 80096f4:	f1c3 0301 	rsbmi	r3, r3, #1
 80096f8:	9305      	strmi	r3, [sp, #20]
 80096fa:	2300      	movpl	r3, #0
 80096fc:	2300      	movmi	r3, #0
 80096fe:	9206      	str	r2, [sp, #24]
 8009700:	bf54      	ite	pl
 8009702:	9305      	strpl	r3, [sp, #20]
 8009704:	9306      	strmi	r3, [sp, #24]
 8009706:	f1bb 0f00 	cmp.w	fp, #0
 800970a:	db3c      	blt.n	8009786 <_dtoa_r+0x24e>
 800970c:	9b06      	ldr	r3, [sp, #24]
 800970e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009712:	445b      	add	r3, fp
 8009714:	9306      	str	r3, [sp, #24]
 8009716:	2300      	movs	r3, #0
 8009718:	9308      	str	r3, [sp, #32]
 800971a:	9b07      	ldr	r3, [sp, #28]
 800971c:	2b09      	cmp	r3, #9
 800971e:	d868      	bhi.n	80097f2 <_dtoa_r+0x2ba>
 8009720:	2b05      	cmp	r3, #5
 8009722:	bfc4      	itt	gt
 8009724:	3b04      	subgt	r3, #4
 8009726:	9307      	strgt	r3, [sp, #28]
 8009728:	9b07      	ldr	r3, [sp, #28]
 800972a:	f1a3 0302 	sub.w	r3, r3, #2
 800972e:	bfcc      	ite	gt
 8009730:	2500      	movgt	r5, #0
 8009732:	2501      	movle	r5, #1
 8009734:	2b03      	cmp	r3, #3
 8009736:	f200 8085 	bhi.w	8009844 <_dtoa_r+0x30c>
 800973a:	e8df f003 	tbb	[pc, r3]
 800973e:	3b2e      	.short	0x3b2e
 8009740:	5839      	.short	0x5839
 8009742:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009746:	441d      	add	r5, r3
 8009748:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800974c:	2b20      	cmp	r3, #32
 800974e:	bfc1      	itttt	gt
 8009750:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009754:	fa08 f803 	lslgt.w	r8, r8, r3
 8009758:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800975c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009760:	bfd6      	itet	le
 8009762:	f1c3 0320 	rsble	r3, r3, #32
 8009766:	ea48 0003 	orrgt.w	r0, r8, r3
 800976a:	fa06 f003 	lslle.w	r0, r6, r3
 800976e:	f7f6 fed1 	bl	8000514 <__aeabi_ui2d>
 8009772:	2201      	movs	r2, #1
 8009774:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009778:	3d01      	subs	r5, #1
 800977a:	920e      	str	r2, [sp, #56]	; 0x38
 800977c:	e76f      	b.n	800965e <_dtoa_r+0x126>
 800977e:	2301      	movs	r3, #1
 8009780:	e7b3      	b.n	80096ea <_dtoa_r+0x1b2>
 8009782:	900c      	str	r0, [sp, #48]	; 0x30
 8009784:	e7b2      	b.n	80096ec <_dtoa_r+0x1b4>
 8009786:	9b05      	ldr	r3, [sp, #20]
 8009788:	eba3 030b 	sub.w	r3, r3, fp
 800978c:	9305      	str	r3, [sp, #20]
 800978e:	f1cb 0300 	rsb	r3, fp, #0
 8009792:	9308      	str	r3, [sp, #32]
 8009794:	2300      	movs	r3, #0
 8009796:	930b      	str	r3, [sp, #44]	; 0x2c
 8009798:	e7bf      	b.n	800971a <_dtoa_r+0x1e2>
 800979a:	2300      	movs	r3, #0
 800979c:	9309      	str	r3, [sp, #36]	; 0x24
 800979e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	dc52      	bgt.n	800984a <_dtoa_r+0x312>
 80097a4:	2301      	movs	r3, #1
 80097a6:	9301      	str	r3, [sp, #4]
 80097a8:	9304      	str	r3, [sp, #16]
 80097aa:	461a      	mov	r2, r3
 80097ac:	920a      	str	r2, [sp, #40]	; 0x28
 80097ae:	e00b      	b.n	80097c8 <_dtoa_r+0x290>
 80097b0:	2301      	movs	r3, #1
 80097b2:	e7f3      	b.n	800979c <_dtoa_r+0x264>
 80097b4:	2300      	movs	r3, #0
 80097b6:	9309      	str	r3, [sp, #36]	; 0x24
 80097b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097ba:	445b      	add	r3, fp
 80097bc:	9301      	str	r3, [sp, #4]
 80097be:	3301      	adds	r3, #1
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	9304      	str	r3, [sp, #16]
 80097c4:	bfb8      	it	lt
 80097c6:	2301      	movlt	r3, #1
 80097c8:	69e0      	ldr	r0, [r4, #28]
 80097ca:	2100      	movs	r1, #0
 80097cc:	2204      	movs	r2, #4
 80097ce:	f102 0614 	add.w	r6, r2, #20
 80097d2:	429e      	cmp	r6, r3
 80097d4:	d93d      	bls.n	8009852 <_dtoa_r+0x31a>
 80097d6:	6041      	str	r1, [r0, #4]
 80097d8:	4620      	mov	r0, r4
 80097da:	f000 fceb 	bl	800a1b4 <_Balloc>
 80097de:	9000      	str	r0, [sp, #0]
 80097e0:	2800      	cmp	r0, #0
 80097e2:	d139      	bne.n	8009858 <_dtoa_r+0x320>
 80097e4:	4b16      	ldr	r3, [pc, #88]	; (8009840 <_dtoa_r+0x308>)
 80097e6:	4602      	mov	r2, r0
 80097e8:	f240 11af 	movw	r1, #431	; 0x1af
 80097ec:	e6bd      	b.n	800956a <_dtoa_r+0x32>
 80097ee:	2301      	movs	r3, #1
 80097f0:	e7e1      	b.n	80097b6 <_dtoa_r+0x27e>
 80097f2:	2501      	movs	r5, #1
 80097f4:	2300      	movs	r3, #0
 80097f6:	9307      	str	r3, [sp, #28]
 80097f8:	9509      	str	r5, [sp, #36]	; 0x24
 80097fa:	f04f 33ff 	mov.w	r3, #4294967295
 80097fe:	9301      	str	r3, [sp, #4]
 8009800:	9304      	str	r3, [sp, #16]
 8009802:	2200      	movs	r2, #0
 8009804:	2312      	movs	r3, #18
 8009806:	e7d1      	b.n	80097ac <_dtoa_r+0x274>
 8009808:	636f4361 	.word	0x636f4361
 800980c:	3fd287a7 	.word	0x3fd287a7
 8009810:	8b60c8b3 	.word	0x8b60c8b3
 8009814:	3fc68a28 	.word	0x3fc68a28
 8009818:	509f79fb 	.word	0x509f79fb
 800981c:	3fd34413 	.word	0x3fd34413
 8009820:	0800b451 	.word	0x0800b451
 8009824:	0800b468 	.word	0x0800b468
 8009828:	7ff00000 	.word	0x7ff00000
 800982c:	0800b44d 	.word	0x0800b44d
 8009830:	0800b444 	.word	0x0800b444
 8009834:	0800b421 	.word	0x0800b421
 8009838:	3ff80000 	.word	0x3ff80000
 800983c:	0800b558 	.word	0x0800b558
 8009840:	0800b4c0 	.word	0x0800b4c0
 8009844:	2301      	movs	r3, #1
 8009846:	9309      	str	r3, [sp, #36]	; 0x24
 8009848:	e7d7      	b.n	80097fa <_dtoa_r+0x2c2>
 800984a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800984c:	9301      	str	r3, [sp, #4]
 800984e:	9304      	str	r3, [sp, #16]
 8009850:	e7ba      	b.n	80097c8 <_dtoa_r+0x290>
 8009852:	3101      	adds	r1, #1
 8009854:	0052      	lsls	r2, r2, #1
 8009856:	e7ba      	b.n	80097ce <_dtoa_r+0x296>
 8009858:	69e3      	ldr	r3, [r4, #28]
 800985a:	9a00      	ldr	r2, [sp, #0]
 800985c:	601a      	str	r2, [r3, #0]
 800985e:	9b04      	ldr	r3, [sp, #16]
 8009860:	2b0e      	cmp	r3, #14
 8009862:	f200 80a8 	bhi.w	80099b6 <_dtoa_r+0x47e>
 8009866:	2d00      	cmp	r5, #0
 8009868:	f000 80a5 	beq.w	80099b6 <_dtoa_r+0x47e>
 800986c:	f1bb 0f00 	cmp.w	fp, #0
 8009870:	dd38      	ble.n	80098e4 <_dtoa_r+0x3ac>
 8009872:	4bc0      	ldr	r3, [pc, #768]	; (8009b74 <_dtoa_r+0x63c>)
 8009874:	f00b 020f 	and.w	r2, fp, #15
 8009878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800987c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009880:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009884:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009888:	d019      	beq.n	80098be <_dtoa_r+0x386>
 800988a:	4bbb      	ldr	r3, [pc, #748]	; (8009b78 <_dtoa_r+0x640>)
 800988c:	ec51 0b18 	vmov	r0, r1, d8
 8009890:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009894:	f7f6 ffe2 	bl	800085c <__aeabi_ddiv>
 8009898:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800989c:	f008 080f 	and.w	r8, r8, #15
 80098a0:	2503      	movs	r5, #3
 80098a2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009b78 <_dtoa_r+0x640>
 80098a6:	f1b8 0f00 	cmp.w	r8, #0
 80098aa:	d10a      	bne.n	80098c2 <_dtoa_r+0x38a>
 80098ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80098b0:	4632      	mov	r2, r6
 80098b2:	463b      	mov	r3, r7
 80098b4:	f7f6 ffd2 	bl	800085c <__aeabi_ddiv>
 80098b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098bc:	e02b      	b.n	8009916 <_dtoa_r+0x3de>
 80098be:	2502      	movs	r5, #2
 80098c0:	e7ef      	b.n	80098a2 <_dtoa_r+0x36a>
 80098c2:	f018 0f01 	tst.w	r8, #1
 80098c6:	d008      	beq.n	80098da <_dtoa_r+0x3a2>
 80098c8:	4630      	mov	r0, r6
 80098ca:	4639      	mov	r1, r7
 80098cc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80098d0:	f7f6 fe9a 	bl	8000608 <__aeabi_dmul>
 80098d4:	3501      	adds	r5, #1
 80098d6:	4606      	mov	r6, r0
 80098d8:	460f      	mov	r7, r1
 80098da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80098de:	f109 0908 	add.w	r9, r9, #8
 80098e2:	e7e0      	b.n	80098a6 <_dtoa_r+0x36e>
 80098e4:	f000 809f 	beq.w	8009a26 <_dtoa_r+0x4ee>
 80098e8:	f1cb 0600 	rsb	r6, fp, #0
 80098ec:	4ba1      	ldr	r3, [pc, #644]	; (8009b74 <_dtoa_r+0x63c>)
 80098ee:	4fa2      	ldr	r7, [pc, #648]	; (8009b78 <_dtoa_r+0x640>)
 80098f0:	f006 020f 	and.w	r2, r6, #15
 80098f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098fc:	ec51 0b18 	vmov	r0, r1, d8
 8009900:	f7f6 fe82 	bl	8000608 <__aeabi_dmul>
 8009904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009908:	1136      	asrs	r6, r6, #4
 800990a:	2300      	movs	r3, #0
 800990c:	2502      	movs	r5, #2
 800990e:	2e00      	cmp	r6, #0
 8009910:	d17e      	bne.n	8009a10 <_dtoa_r+0x4d8>
 8009912:	2b00      	cmp	r3, #0
 8009914:	d1d0      	bne.n	80098b8 <_dtoa_r+0x380>
 8009916:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009918:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800991c:	2b00      	cmp	r3, #0
 800991e:	f000 8084 	beq.w	8009a2a <_dtoa_r+0x4f2>
 8009922:	4b96      	ldr	r3, [pc, #600]	; (8009b7c <_dtoa_r+0x644>)
 8009924:	2200      	movs	r2, #0
 8009926:	4640      	mov	r0, r8
 8009928:	4649      	mov	r1, r9
 800992a:	f7f7 f8df 	bl	8000aec <__aeabi_dcmplt>
 800992e:	2800      	cmp	r0, #0
 8009930:	d07b      	beq.n	8009a2a <_dtoa_r+0x4f2>
 8009932:	9b04      	ldr	r3, [sp, #16]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d078      	beq.n	8009a2a <_dtoa_r+0x4f2>
 8009938:	9b01      	ldr	r3, [sp, #4]
 800993a:	2b00      	cmp	r3, #0
 800993c:	dd39      	ble.n	80099b2 <_dtoa_r+0x47a>
 800993e:	4b90      	ldr	r3, [pc, #576]	; (8009b80 <_dtoa_r+0x648>)
 8009940:	2200      	movs	r2, #0
 8009942:	4640      	mov	r0, r8
 8009944:	4649      	mov	r1, r9
 8009946:	f7f6 fe5f 	bl	8000608 <__aeabi_dmul>
 800994a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800994e:	9e01      	ldr	r6, [sp, #4]
 8009950:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009954:	3501      	adds	r5, #1
 8009956:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800995a:	4628      	mov	r0, r5
 800995c:	f7f6 fdea 	bl	8000534 <__aeabi_i2d>
 8009960:	4642      	mov	r2, r8
 8009962:	464b      	mov	r3, r9
 8009964:	f7f6 fe50 	bl	8000608 <__aeabi_dmul>
 8009968:	4b86      	ldr	r3, [pc, #536]	; (8009b84 <_dtoa_r+0x64c>)
 800996a:	2200      	movs	r2, #0
 800996c:	f7f6 fc96 	bl	800029c <__adddf3>
 8009970:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009974:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009978:	9303      	str	r3, [sp, #12]
 800997a:	2e00      	cmp	r6, #0
 800997c:	d158      	bne.n	8009a30 <_dtoa_r+0x4f8>
 800997e:	4b82      	ldr	r3, [pc, #520]	; (8009b88 <_dtoa_r+0x650>)
 8009980:	2200      	movs	r2, #0
 8009982:	4640      	mov	r0, r8
 8009984:	4649      	mov	r1, r9
 8009986:	f7f6 fc87 	bl	8000298 <__aeabi_dsub>
 800998a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800998e:	4680      	mov	r8, r0
 8009990:	4689      	mov	r9, r1
 8009992:	f7f7 f8c9 	bl	8000b28 <__aeabi_dcmpgt>
 8009996:	2800      	cmp	r0, #0
 8009998:	f040 8296 	bne.w	8009ec8 <_dtoa_r+0x990>
 800999c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80099a0:	4640      	mov	r0, r8
 80099a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099a6:	4649      	mov	r1, r9
 80099a8:	f7f7 f8a0 	bl	8000aec <__aeabi_dcmplt>
 80099ac:	2800      	cmp	r0, #0
 80099ae:	f040 8289 	bne.w	8009ec4 <_dtoa_r+0x98c>
 80099b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80099b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	f2c0 814e 	blt.w	8009c5a <_dtoa_r+0x722>
 80099be:	f1bb 0f0e 	cmp.w	fp, #14
 80099c2:	f300 814a 	bgt.w	8009c5a <_dtoa_r+0x722>
 80099c6:	4b6b      	ldr	r3, [pc, #428]	; (8009b74 <_dtoa_r+0x63c>)
 80099c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80099cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	f280 80dc 	bge.w	8009b90 <_dtoa_r+0x658>
 80099d8:	9b04      	ldr	r3, [sp, #16]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	f300 80d8 	bgt.w	8009b90 <_dtoa_r+0x658>
 80099e0:	f040 826f 	bne.w	8009ec2 <_dtoa_r+0x98a>
 80099e4:	4b68      	ldr	r3, [pc, #416]	; (8009b88 <_dtoa_r+0x650>)
 80099e6:	2200      	movs	r2, #0
 80099e8:	4640      	mov	r0, r8
 80099ea:	4649      	mov	r1, r9
 80099ec:	f7f6 fe0c 	bl	8000608 <__aeabi_dmul>
 80099f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099f4:	f7f7 f88e 	bl	8000b14 <__aeabi_dcmpge>
 80099f8:	9e04      	ldr	r6, [sp, #16]
 80099fa:	4637      	mov	r7, r6
 80099fc:	2800      	cmp	r0, #0
 80099fe:	f040 8245 	bne.w	8009e8c <_dtoa_r+0x954>
 8009a02:	9d00      	ldr	r5, [sp, #0]
 8009a04:	2331      	movs	r3, #49	; 0x31
 8009a06:	f805 3b01 	strb.w	r3, [r5], #1
 8009a0a:	f10b 0b01 	add.w	fp, fp, #1
 8009a0e:	e241      	b.n	8009e94 <_dtoa_r+0x95c>
 8009a10:	07f2      	lsls	r2, r6, #31
 8009a12:	d505      	bpl.n	8009a20 <_dtoa_r+0x4e8>
 8009a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a18:	f7f6 fdf6 	bl	8000608 <__aeabi_dmul>
 8009a1c:	3501      	adds	r5, #1
 8009a1e:	2301      	movs	r3, #1
 8009a20:	1076      	asrs	r6, r6, #1
 8009a22:	3708      	adds	r7, #8
 8009a24:	e773      	b.n	800990e <_dtoa_r+0x3d6>
 8009a26:	2502      	movs	r5, #2
 8009a28:	e775      	b.n	8009916 <_dtoa_r+0x3de>
 8009a2a:	9e04      	ldr	r6, [sp, #16]
 8009a2c:	465f      	mov	r7, fp
 8009a2e:	e792      	b.n	8009956 <_dtoa_r+0x41e>
 8009a30:	9900      	ldr	r1, [sp, #0]
 8009a32:	4b50      	ldr	r3, [pc, #320]	; (8009b74 <_dtoa_r+0x63c>)
 8009a34:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a38:	4431      	add	r1, r6
 8009a3a:	9102      	str	r1, [sp, #8]
 8009a3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a3e:	eeb0 9a47 	vmov.f32	s18, s14
 8009a42:	eef0 9a67 	vmov.f32	s19, s15
 8009a46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009a4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a4e:	2900      	cmp	r1, #0
 8009a50:	d044      	beq.n	8009adc <_dtoa_r+0x5a4>
 8009a52:	494e      	ldr	r1, [pc, #312]	; (8009b8c <_dtoa_r+0x654>)
 8009a54:	2000      	movs	r0, #0
 8009a56:	f7f6 ff01 	bl	800085c <__aeabi_ddiv>
 8009a5a:	ec53 2b19 	vmov	r2, r3, d9
 8009a5e:	f7f6 fc1b 	bl	8000298 <__aeabi_dsub>
 8009a62:	9d00      	ldr	r5, [sp, #0]
 8009a64:	ec41 0b19 	vmov	d9, r0, r1
 8009a68:	4649      	mov	r1, r9
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	f7f7 f87c 	bl	8000b68 <__aeabi_d2iz>
 8009a70:	4606      	mov	r6, r0
 8009a72:	f7f6 fd5f 	bl	8000534 <__aeabi_i2d>
 8009a76:	4602      	mov	r2, r0
 8009a78:	460b      	mov	r3, r1
 8009a7a:	4640      	mov	r0, r8
 8009a7c:	4649      	mov	r1, r9
 8009a7e:	f7f6 fc0b 	bl	8000298 <__aeabi_dsub>
 8009a82:	3630      	adds	r6, #48	; 0x30
 8009a84:	f805 6b01 	strb.w	r6, [r5], #1
 8009a88:	ec53 2b19 	vmov	r2, r3, d9
 8009a8c:	4680      	mov	r8, r0
 8009a8e:	4689      	mov	r9, r1
 8009a90:	f7f7 f82c 	bl	8000aec <__aeabi_dcmplt>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d164      	bne.n	8009b62 <_dtoa_r+0x62a>
 8009a98:	4642      	mov	r2, r8
 8009a9a:	464b      	mov	r3, r9
 8009a9c:	4937      	ldr	r1, [pc, #220]	; (8009b7c <_dtoa_r+0x644>)
 8009a9e:	2000      	movs	r0, #0
 8009aa0:	f7f6 fbfa 	bl	8000298 <__aeabi_dsub>
 8009aa4:	ec53 2b19 	vmov	r2, r3, d9
 8009aa8:	f7f7 f820 	bl	8000aec <__aeabi_dcmplt>
 8009aac:	2800      	cmp	r0, #0
 8009aae:	f040 80b6 	bne.w	8009c1e <_dtoa_r+0x6e6>
 8009ab2:	9b02      	ldr	r3, [sp, #8]
 8009ab4:	429d      	cmp	r5, r3
 8009ab6:	f43f af7c 	beq.w	80099b2 <_dtoa_r+0x47a>
 8009aba:	4b31      	ldr	r3, [pc, #196]	; (8009b80 <_dtoa_r+0x648>)
 8009abc:	ec51 0b19 	vmov	r0, r1, d9
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	f7f6 fda1 	bl	8000608 <__aeabi_dmul>
 8009ac6:	4b2e      	ldr	r3, [pc, #184]	; (8009b80 <_dtoa_r+0x648>)
 8009ac8:	ec41 0b19 	vmov	d9, r0, r1
 8009acc:	2200      	movs	r2, #0
 8009ace:	4640      	mov	r0, r8
 8009ad0:	4649      	mov	r1, r9
 8009ad2:	f7f6 fd99 	bl	8000608 <__aeabi_dmul>
 8009ad6:	4680      	mov	r8, r0
 8009ad8:	4689      	mov	r9, r1
 8009ada:	e7c5      	b.n	8009a68 <_dtoa_r+0x530>
 8009adc:	ec51 0b17 	vmov	r0, r1, d7
 8009ae0:	f7f6 fd92 	bl	8000608 <__aeabi_dmul>
 8009ae4:	9b02      	ldr	r3, [sp, #8]
 8009ae6:	9d00      	ldr	r5, [sp, #0]
 8009ae8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009aea:	ec41 0b19 	vmov	d9, r0, r1
 8009aee:	4649      	mov	r1, r9
 8009af0:	4640      	mov	r0, r8
 8009af2:	f7f7 f839 	bl	8000b68 <__aeabi_d2iz>
 8009af6:	4606      	mov	r6, r0
 8009af8:	f7f6 fd1c 	bl	8000534 <__aeabi_i2d>
 8009afc:	3630      	adds	r6, #48	; 0x30
 8009afe:	4602      	mov	r2, r0
 8009b00:	460b      	mov	r3, r1
 8009b02:	4640      	mov	r0, r8
 8009b04:	4649      	mov	r1, r9
 8009b06:	f7f6 fbc7 	bl	8000298 <__aeabi_dsub>
 8009b0a:	f805 6b01 	strb.w	r6, [r5], #1
 8009b0e:	9b02      	ldr	r3, [sp, #8]
 8009b10:	429d      	cmp	r5, r3
 8009b12:	4680      	mov	r8, r0
 8009b14:	4689      	mov	r9, r1
 8009b16:	f04f 0200 	mov.w	r2, #0
 8009b1a:	d124      	bne.n	8009b66 <_dtoa_r+0x62e>
 8009b1c:	4b1b      	ldr	r3, [pc, #108]	; (8009b8c <_dtoa_r+0x654>)
 8009b1e:	ec51 0b19 	vmov	r0, r1, d9
 8009b22:	f7f6 fbbb 	bl	800029c <__adddf3>
 8009b26:	4602      	mov	r2, r0
 8009b28:	460b      	mov	r3, r1
 8009b2a:	4640      	mov	r0, r8
 8009b2c:	4649      	mov	r1, r9
 8009b2e:	f7f6 fffb 	bl	8000b28 <__aeabi_dcmpgt>
 8009b32:	2800      	cmp	r0, #0
 8009b34:	d173      	bne.n	8009c1e <_dtoa_r+0x6e6>
 8009b36:	ec53 2b19 	vmov	r2, r3, d9
 8009b3a:	4914      	ldr	r1, [pc, #80]	; (8009b8c <_dtoa_r+0x654>)
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	f7f6 fbab 	bl	8000298 <__aeabi_dsub>
 8009b42:	4602      	mov	r2, r0
 8009b44:	460b      	mov	r3, r1
 8009b46:	4640      	mov	r0, r8
 8009b48:	4649      	mov	r1, r9
 8009b4a:	f7f6 ffcf 	bl	8000aec <__aeabi_dcmplt>
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	f43f af2f 	beq.w	80099b2 <_dtoa_r+0x47a>
 8009b54:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009b56:	1e6b      	subs	r3, r5, #1
 8009b58:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b5e:	2b30      	cmp	r3, #48	; 0x30
 8009b60:	d0f8      	beq.n	8009b54 <_dtoa_r+0x61c>
 8009b62:	46bb      	mov	fp, r7
 8009b64:	e04a      	b.n	8009bfc <_dtoa_r+0x6c4>
 8009b66:	4b06      	ldr	r3, [pc, #24]	; (8009b80 <_dtoa_r+0x648>)
 8009b68:	f7f6 fd4e 	bl	8000608 <__aeabi_dmul>
 8009b6c:	4680      	mov	r8, r0
 8009b6e:	4689      	mov	r9, r1
 8009b70:	e7bd      	b.n	8009aee <_dtoa_r+0x5b6>
 8009b72:	bf00      	nop
 8009b74:	0800b558 	.word	0x0800b558
 8009b78:	0800b530 	.word	0x0800b530
 8009b7c:	3ff00000 	.word	0x3ff00000
 8009b80:	40240000 	.word	0x40240000
 8009b84:	401c0000 	.word	0x401c0000
 8009b88:	40140000 	.word	0x40140000
 8009b8c:	3fe00000 	.word	0x3fe00000
 8009b90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009b94:	9d00      	ldr	r5, [sp, #0]
 8009b96:	4642      	mov	r2, r8
 8009b98:	464b      	mov	r3, r9
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	f7f6 fe5d 	bl	800085c <__aeabi_ddiv>
 8009ba2:	f7f6 ffe1 	bl	8000b68 <__aeabi_d2iz>
 8009ba6:	9001      	str	r0, [sp, #4]
 8009ba8:	f7f6 fcc4 	bl	8000534 <__aeabi_i2d>
 8009bac:	4642      	mov	r2, r8
 8009bae:	464b      	mov	r3, r9
 8009bb0:	f7f6 fd2a 	bl	8000608 <__aeabi_dmul>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	4630      	mov	r0, r6
 8009bba:	4639      	mov	r1, r7
 8009bbc:	f7f6 fb6c 	bl	8000298 <__aeabi_dsub>
 8009bc0:	9e01      	ldr	r6, [sp, #4]
 8009bc2:	9f04      	ldr	r7, [sp, #16]
 8009bc4:	3630      	adds	r6, #48	; 0x30
 8009bc6:	f805 6b01 	strb.w	r6, [r5], #1
 8009bca:	9e00      	ldr	r6, [sp, #0]
 8009bcc:	1bae      	subs	r6, r5, r6
 8009bce:	42b7      	cmp	r7, r6
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	460b      	mov	r3, r1
 8009bd4:	d134      	bne.n	8009c40 <_dtoa_r+0x708>
 8009bd6:	f7f6 fb61 	bl	800029c <__adddf3>
 8009bda:	4642      	mov	r2, r8
 8009bdc:	464b      	mov	r3, r9
 8009bde:	4606      	mov	r6, r0
 8009be0:	460f      	mov	r7, r1
 8009be2:	f7f6 ffa1 	bl	8000b28 <__aeabi_dcmpgt>
 8009be6:	b9c8      	cbnz	r0, 8009c1c <_dtoa_r+0x6e4>
 8009be8:	4642      	mov	r2, r8
 8009bea:	464b      	mov	r3, r9
 8009bec:	4630      	mov	r0, r6
 8009bee:	4639      	mov	r1, r7
 8009bf0:	f7f6 ff72 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bf4:	b110      	cbz	r0, 8009bfc <_dtoa_r+0x6c4>
 8009bf6:	9b01      	ldr	r3, [sp, #4]
 8009bf8:	07db      	lsls	r3, r3, #31
 8009bfa:	d40f      	bmi.n	8009c1c <_dtoa_r+0x6e4>
 8009bfc:	4651      	mov	r1, sl
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f000 fb18 	bl	800a234 <_Bfree>
 8009c04:	2300      	movs	r3, #0
 8009c06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c08:	702b      	strb	r3, [r5, #0]
 8009c0a:	f10b 0301 	add.w	r3, fp, #1
 8009c0e:	6013      	str	r3, [r2, #0]
 8009c10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	f43f ace2 	beq.w	80095dc <_dtoa_r+0xa4>
 8009c18:	601d      	str	r5, [r3, #0]
 8009c1a:	e4df      	b.n	80095dc <_dtoa_r+0xa4>
 8009c1c:	465f      	mov	r7, fp
 8009c1e:	462b      	mov	r3, r5
 8009c20:	461d      	mov	r5, r3
 8009c22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c26:	2a39      	cmp	r2, #57	; 0x39
 8009c28:	d106      	bne.n	8009c38 <_dtoa_r+0x700>
 8009c2a:	9a00      	ldr	r2, [sp, #0]
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d1f7      	bne.n	8009c20 <_dtoa_r+0x6e8>
 8009c30:	9900      	ldr	r1, [sp, #0]
 8009c32:	2230      	movs	r2, #48	; 0x30
 8009c34:	3701      	adds	r7, #1
 8009c36:	700a      	strb	r2, [r1, #0]
 8009c38:	781a      	ldrb	r2, [r3, #0]
 8009c3a:	3201      	adds	r2, #1
 8009c3c:	701a      	strb	r2, [r3, #0]
 8009c3e:	e790      	b.n	8009b62 <_dtoa_r+0x62a>
 8009c40:	4ba3      	ldr	r3, [pc, #652]	; (8009ed0 <_dtoa_r+0x998>)
 8009c42:	2200      	movs	r2, #0
 8009c44:	f7f6 fce0 	bl	8000608 <__aeabi_dmul>
 8009c48:	2200      	movs	r2, #0
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	4606      	mov	r6, r0
 8009c4e:	460f      	mov	r7, r1
 8009c50:	f7f6 ff42 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d09e      	beq.n	8009b96 <_dtoa_r+0x65e>
 8009c58:	e7d0      	b.n	8009bfc <_dtoa_r+0x6c4>
 8009c5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c5c:	2a00      	cmp	r2, #0
 8009c5e:	f000 80ca 	beq.w	8009df6 <_dtoa_r+0x8be>
 8009c62:	9a07      	ldr	r2, [sp, #28]
 8009c64:	2a01      	cmp	r2, #1
 8009c66:	f300 80ad 	bgt.w	8009dc4 <_dtoa_r+0x88c>
 8009c6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c6c:	2a00      	cmp	r2, #0
 8009c6e:	f000 80a5 	beq.w	8009dbc <_dtoa_r+0x884>
 8009c72:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c76:	9e08      	ldr	r6, [sp, #32]
 8009c78:	9d05      	ldr	r5, [sp, #20]
 8009c7a:	9a05      	ldr	r2, [sp, #20]
 8009c7c:	441a      	add	r2, r3
 8009c7e:	9205      	str	r2, [sp, #20]
 8009c80:	9a06      	ldr	r2, [sp, #24]
 8009c82:	2101      	movs	r1, #1
 8009c84:	441a      	add	r2, r3
 8009c86:	4620      	mov	r0, r4
 8009c88:	9206      	str	r2, [sp, #24]
 8009c8a:	f000 fb89 	bl	800a3a0 <__i2b>
 8009c8e:	4607      	mov	r7, r0
 8009c90:	b165      	cbz	r5, 8009cac <_dtoa_r+0x774>
 8009c92:	9b06      	ldr	r3, [sp, #24]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	dd09      	ble.n	8009cac <_dtoa_r+0x774>
 8009c98:	42ab      	cmp	r3, r5
 8009c9a:	9a05      	ldr	r2, [sp, #20]
 8009c9c:	bfa8      	it	ge
 8009c9e:	462b      	movge	r3, r5
 8009ca0:	1ad2      	subs	r2, r2, r3
 8009ca2:	9205      	str	r2, [sp, #20]
 8009ca4:	9a06      	ldr	r2, [sp, #24]
 8009ca6:	1aed      	subs	r5, r5, r3
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	9306      	str	r3, [sp, #24]
 8009cac:	9b08      	ldr	r3, [sp, #32]
 8009cae:	b1f3      	cbz	r3, 8009cee <_dtoa_r+0x7b6>
 8009cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	f000 80a3 	beq.w	8009dfe <_dtoa_r+0x8c6>
 8009cb8:	2e00      	cmp	r6, #0
 8009cba:	dd10      	ble.n	8009cde <_dtoa_r+0x7a6>
 8009cbc:	4639      	mov	r1, r7
 8009cbe:	4632      	mov	r2, r6
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	f000 fc2d 	bl	800a520 <__pow5mult>
 8009cc6:	4652      	mov	r2, sl
 8009cc8:	4601      	mov	r1, r0
 8009cca:	4607      	mov	r7, r0
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f000 fb7d 	bl	800a3cc <__multiply>
 8009cd2:	4651      	mov	r1, sl
 8009cd4:	4680      	mov	r8, r0
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f000 faac 	bl	800a234 <_Bfree>
 8009cdc:	46c2      	mov	sl, r8
 8009cde:	9b08      	ldr	r3, [sp, #32]
 8009ce0:	1b9a      	subs	r2, r3, r6
 8009ce2:	d004      	beq.n	8009cee <_dtoa_r+0x7b6>
 8009ce4:	4651      	mov	r1, sl
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f000 fc1a 	bl	800a520 <__pow5mult>
 8009cec:	4682      	mov	sl, r0
 8009cee:	2101      	movs	r1, #1
 8009cf0:	4620      	mov	r0, r4
 8009cf2:	f000 fb55 	bl	800a3a0 <__i2b>
 8009cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	f340 8081 	ble.w	8009e02 <_dtoa_r+0x8ca>
 8009d00:	461a      	mov	r2, r3
 8009d02:	4601      	mov	r1, r0
 8009d04:	4620      	mov	r0, r4
 8009d06:	f000 fc0b 	bl	800a520 <__pow5mult>
 8009d0a:	9b07      	ldr	r3, [sp, #28]
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	4606      	mov	r6, r0
 8009d10:	dd7a      	ble.n	8009e08 <_dtoa_r+0x8d0>
 8009d12:	f04f 0800 	mov.w	r8, #0
 8009d16:	6933      	ldr	r3, [r6, #16]
 8009d18:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009d1c:	6918      	ldr	r0, [r3, #16]
 8009d1e:	f000 faf1 	bl	800a304 <__hi0bits>
 8009d22:	f1c0 0020 	rsb	r0, r0, #32
 8009d26:	9b06      	ldr	r3, [sp, #24]
 8009d28:	4418      	add	r0, r3
 8009d2a:	f010 001f 	ands.w	r0, r0, #31
 8009d2e:	f000 8094 	beq.w	8009e5a <_dtoa_r+0x922>
 8009d32:	f1c0 0320 	rsb	r3, r0, #32
 8009d36:	2b04      	cmp	r3, #4
 8009d38:	f340 8085 	ble.w	8009e46 <_dtoa_r+0x90e>
 8009d3c:	9b05      	ldr	r3, [sp, #20]
 8009d3e:	f1c0 001c 	rsb	r0, r0, #28
 8009d42:	4403      	add	r3, r0
 8009d44:	9305      	str	r3, [sp, #20]
 8009d46:	9b06      	ldr	r3, [sp, #24]
 8009d48:	4403      	add	r3, r0
 8009d4a:	4405      	add	r5, r0
 8009d4c:	9306      	str	r3, [sp, #24]
 8009d4e:	9b05      	ldr	r3, [sp, #20]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	dd05      	ble.n	8009d60 <_dtoa_r+0x828>
 8009d54:	4651      	mov	r1, sl
 8009d56:	461a      	mov	r2, r3
 8009d58:	4620      	mov	r0, r4
 8009d5a:	f000 fc3b 	bl	800a5d4 <__lshift>
 8009d5e:	4682      	mov	sl, r0
 8009d60:	9b06      	ldr	r3, [sp, #24]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	dd05      	ble.n	8009d72 <_dtoa_r+0x83a>
 8009d66:	4631      	mov	r1, r6
 8009d68:	461a      	mov	r2, r3
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	f000 fc32 	bl	800a5d4 <__lshift>
 8009d70:	4606      	mov	r6, r0
 8009d72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d072      	beq.n	8009e5e <_dtoa_r+0x926>
 8009d78:	4631      	mov	r1, r6
 8009d7a:	4650      	mov	r0, sl
 8009d7c:	f000 fc96 	bl	800a6ac <__mcmp>
 8009d80:	2800      	cmp	r0, #0
 8009d82:	da6c      	bge.n	8009e5e <_dtoa_r+0x926>
 8009d84:	2300      	movs	r3, #0
 8009d86:	4651      	mov	r1, sl
 8009d88:	220a      	movs	r2, #10
 8009d8a:	4620      	mov	r0, r4
 8009d8c:	f000 fa74 	bl	800a278 <__multadd>
 8009d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d92:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009d96:	4682      	mov	sl, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f000 81b0 	beq.w	800a0fe <_dtoa_r+0xbc6>
 8009d9e:	2300      	movs	r3, #0
 8009da0:	4639      	mov	r1, r7
 8009da2:	220a      	movs	r2, #10
 8009da4:	4620      	mov	r0, r4
 8009da6:	f000 fa67 	bl	800a278 <__multadd>
 8009daa:	9b01      	ldr	r3, [sp, #4]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	4607      	mov	r7, r0
 8009db0:	f300 8096 	bgt.w	8009ee0 <_dtoa_r+0x9a8>
 8009db4:	9b07      	ldr	r3, [sp, #28]
 8009db6:	2b02      	cmp	r3, #2
 8009db8:	dc59      	bgt.n	8009e6e <_dtoa_r+0x936>
 8009dba:	e091      	b.n	8009ee0 <_dtoa_r+0x9a8>
 8009dbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009dbe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009dc2:	e758      	b.n	8009c76 <_dtoa_r+0x73e>
 8009dc4:	9b04      	ldr	r3, [sp, #16]
 8009dc6:	1e5e      	subs	r6, r3, #1
 8009dc8:	9b08      	ldr	r3, [sp, #32]
 8009dca:	42b3      	cmp	r3, r6
 8009dcc:	bfbf      	itttt	lt
 8009dce:	9b08      	ldrlt	r3, [sp, #32]
 8009dd0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009dd2:	9608      	strlt	r6, [sp, #32]
 8009dd4:	1af3      	sublt	r3, r6, r3
 8009dd6:	bfb4      	ite	lt
 8009dd8:	18d2      	addlt	r2, r2, r3
 8009dda:	1b9e      	subge	r6, r3, r6
 8009ddc:	9b04      	ldr	r3, [sp, #16]
 8009dde:	bfbc      	itt	lt
 8009de0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009de2:	2600      	movlt	r6, #0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	bfb7      	itett	lt
 8009de8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009dec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009df0:	1a9d      	sublt	r5, r3, r2
 8009df2:	2300      	movlt	r3, #0
 8009df4:	e741      	b.n	8009c7a <_dtoa_r+0x742>
 8009df6:	9e08      	ldr	r6, [sp, #32]
 8009df8:	9d05      	ldr	r5, [sp, #20]
 8009dfa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009dfc:	e748      	b.n	8009c90 <_dtoa_r+0x758>
 8009dfe:	9a08      	ldr	r2, [sp, #32]
 8009e00:	e770      	b.n	8009ce4 <_dtoa_r+0x7ac>
 8009e02:	9b07      	ldr	r3, [sp, #28]
 8009e04:	2b01      	cmp	r3, #1
 8009e06:	dc19      	bgt.n	8009e3c <_dtoa_r+0x904>
 8009e08:	9b02      	ldr	r3, [sp, #8]
 8009e0a:	b9bb      	cbnz	r3, 8009e3c <_dtoa_r+0x904>
 8009e0c:	9b03      	ldr	r3, [sp, #12]
 8009e0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e12:	b99b      	cbnz	r3, 8009e3c <_dtoa_r+0x904>
 8009e14:	9b03      	ldr	r3, [sp, #12]
 8009e16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e1a:	0d1b      	lsrs	r3, r3, #20
 8009e1c:	051b      	lsls	r3, r3, #20
 8009e1e:	b183      	cbz	r3, 8009e42 <_dtoa_r+0x90a>
 8009e20:	9b05      	ldr	r3, [sp, #20]
 8009e22:	3301      	adds	r3, #1
 8009e24:	9305      	str	r3, [sp, #20]
 8009e26:	9b06      	ldr	r3, [sp, #24]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	9306      	str	r3, [sp, #24]
 8009e2c:	f04f 0801 	mov.w	r8, #1
 8009e30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	f47f af6f 	bne.w	8009d16 <_dtoa_r+0x7de>
 8009e38:	2001      	movs	r0, #1
 8009e3a:	e774      	b.n	8009d26 <_dtoa_r+0x7ee>
 8009e3c:	f04f 0800 	mov.w	r8, #0
 8009e40:	e7f6      	b.n	8009e30 <_dtoa_r+0x8f8>
 8009e42:	4698      	mov	r8, r3
 8009e44:	e7f4      	b.n	8009e30 <_dtoa_r+0x8f8>
 8009e46:	d082      	beq.n	8009d4e <_dtoa_r+0x816>
 8009e48:	9a05      	ldr	r2, [sp, #20]
 8009e4a:	331c      	adds	r3, #28
 8009e4c:	441a      	add	r2, r3
 8009e4e:	9205      	str	r2, [sp, #20]
 8009e50:	9a06      	ldr	r2, [sp, #24]
 8009e52:	441a      	add	r2, r3
 8009e54:	441d      	add	r5, r3
 8009e56:	9206      	str	r2, [sp, #24]
 8009e58:	e779      	b.n	8009d4e <_dtoa_r+0x816>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	e7f4      	b.n	8009e48 <_dtoa_r+0x910>
 8009e5e:	9b04      	ldr	r3, [sp, #16]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	dc37      	bgt.n	8009ed4 <_dtoa_r+0x99c>
 8009e64:	9b07      	ldr	r3, [sp, #28]
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	dd34      	ble.n	8009ed4 <_dtoa_r+0x99c>
 8009e6a:	9b04      	ldr	r3, [sp, #16]
 8009e6c:	9301      	str	r3, [sp, #4]
 8009e6e:	9b01      	ldr	r3, [sp, #4]
 8009e70:	b963      	cbnz	r3, 8009e8c <_dtoa_r+0x954>
 8009e72:	4631      	mov	r1, r6
 8009e74:	2205      	movs	r2, #5
 8009e76:	4620      	mov	r0, r4
 8009e78:	f000 f9fe 	bl	800a278 <__multadd>
 8009e7c:	4601      	mov	r1, r0
 8009e7e:	4606      	mov	r6, r0
 8009e80:	4650      	mov	r0, sl
 8009e82:	f000 fc13 	bl	800a6ac <__mcmp>
 8009e86:	2800      	cmp	r0, #0
 8009e88:	f73f adbb 	bgt.w	8009a02 <_dtoa_r+0x4ca>
 8009e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e8e:	9d00      	ldr	r5, [sp, #0]
 8009e90:	ea6f 0b03 	mvn.w	fp, r3
 8009e94:	f04f 0800 	mov.w	r8, #0
 8009e98:	4631      	mov	r1, r6
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	f000 f9ca 	bl	800a234 <_Bfree>
 8009ea0:	2f00      	cmp	r7, #0
 8009ea2:	f43f aeab 	beq.w	8009bfc <_dtoa_r+0x6c4>
 8009ea6:	f1b8 0f00 	cmp.w	r8, #0
 8009eaa:	d005      	beq.n	8009eb8 <_dtoa_r+0x980>
 8009eac:	45b8      	cmp	r8, r7
 8009eae:	d003      	beq.n	8009eb8 <_dtoa_r+0x980>
 8009eb0:	4641      	mov	r1, r8
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	f000 f9be 	bl	800a234 <_Bfree>
 8009eb8:	4639      	mov	r1, r7
 8009eba:	4620      	mov	r0, r4
 8009ebc:	f000 f9ba 	bl	800a234 <_Bfree>
 8009ec0:	e69c      	b.n	8009bfc <_dtoa_r+0x6c4>
 8009ec2:	2600      	movs	r6, #0
 8009ec4:	4637      	mov	r7, r6
 8009ec6:	e7e1      	b.n	8009e8c <_dtoa_r+0x954>
 8009ec8:	46bb      	mov	fp, r7
 8009eca:	4637      	mov	r7, r6
 8009ecc:	e599      	b.n	8009a02 <_dtoa_r+0x4ca>
 8009ece:	bf00      	nop
 8009ed0:	40240000 	.word	0x40240000
 8009ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	f000 80c8 	beq.w	800a06c <_dtoa_r+0xb34>
 8009edc:	9b04      	ldr	r3, [sp, #16]
 8009ede:	9301      	str	r3, [sp, #4]
 8009ee0:	2d00      	cmp	r5, #0
 8009ee2:	dd05      	ble.n	8009ef0 <_dtoa_r+0x9b8>
 8009ee4:	4639      	mov	r1, r7
 8009ee6:	462a      	mov	r2, r5
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f000 fb73 	bl	800a5d4 <__lshift>
 8009eee:	4607      	mov	r7, r0
 8009ef0:	f1b8 0f00 	cmp.w	r8, #0
 8009ef4:	d05b      	beq.n	8009fae <_dtoa_r+0xa76>
 8009ef6:	6879      	ldr	r1, [r7, #4]
 8009ef8:	4620      	mov	r0, r4
 8009efa:	f000 f95b 	bl	800a1b4 <_Balloc>
 8009efe:	4605      	mov	r5, r0
 8009f00:	b928      	cbnz	r0, 8009f0e <_dtoa_r+0x9d6>
 8009f02:	4b83      	ldr	r3, [pc, #524]	; (800a110 <_dtoa_r+0xbd8>)
 8009f04:	4602      	mov	r2, r0
 8009f06:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009f0a:	f7ff bb2e 	b.w	800956a <_dtoa_r+0x32>
 8009f0e:	693a      	ldr	r2, [r7, #16]
 8009f10:	3202      	adds	r2, #2
 8009f12:	0092      	lsls	r2, r2, #2
 8009f14:	f107 010c 	add.w	r1, r7, #12
 8009f18:	300c      	adds	r0, #12
 8009f1a:	f7ff fa74 	bl	8009406 <memcpy>
 8009f1e:	2201      	movs	r2, #1
 8009f20:	4629      	mov	r1, r5
 8009f22:	4620      	mov	r0, r4
 8009f24:	f000 fb56 	bl	800a5d4 <__lshift>
 8009f28:	9b00      	ldr	r3, [sp, #0]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	9304      	str	r3, [sp, #16]
 8009f2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f32:	4413      	add	r3, r2
 8009f34:	9308      	str	r3, [sp, #32]
 8009f36:	9b02      	ldr	r3, [sp, #8]
 8009f38:	f003 0301 	and.w	r3, r3, #1
 8009f3c:	46b8      	mov	r8, r7
 8009f3e:	9306      	str	r3, [sp, #24]
 8009f40:	4607      	mov	r7, r0
 8009f42:	9b04      	ldr	r3, [sp, #16]
 8009f44:	4631      	mov	r1, r6
 8009f46:	3b01      	subs	r3, #1
 8009f48:	4650      	mov	r0, sl
 8009f4a:	9301      	str	r3, [sp, #4]
 8009f4c:	f7ff fa69 	bl	8009422 <quorem>
 8009f50:	4641      	mov	r1, r8
 8009f52:	9002      	str	r0, [sp, #8]
 8009f54:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009f58:	4650      	mov	r0, sl
 8009f5a:	f000 fba7 	bl	800a6ac <__mcmp>
 8009f5e:	463a      	mov	r2, r7
 8009f60:	9005      	str	r0, [sp, #20]
 8009f62:	4631      	mov	r1, r6
 8009f64:	4620      	mov	r0, r4
 8009f66:	f000 fbbd 	bl	800a6e4 <__mdiff>
 8009f6a:	68c2      	ldr	r2, [r0, #12]
 8009f6c:	4605      	mov	r5, r0
 8009f6e:	bb02      	cbnz	r2, 8009fb2 <_dtoa_r+0xa7a>
 8009f70:	4601      	mov	r1, r0
 8009f72:	4650      	mov	r0, sl
 8009f74:	f000 fb9a 	bl	800a6ac <__mcmp>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	4629      	mov	r1, r5
 8009f7c:	4620      	mov	r0, r4
 8009f7e:	9209      	str	r2, [sp, #36]	; 0x24
 8009f80:	f000 f958 	bl	800a234 <_Bfree>
 8009f84:	9b07      	ldr	r3, [sp, #28]
 8009f86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f88:	9d04      	ldr	r5, [sp, #16]
 8009f8a:	ea43 0102 	orr.w	r1, r3, r2
 8009f8e:	9b06      	ldr	r3, [sp, #24]
 8009f90:	4319      	orrs	r1, r3
 8009f92:	d110      	bne.n	8009fb6 <_dtoa_r+0xa7e>
 8009f94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009f98:	d029      	beq.n	8009fee <_dtoa_r+0xab6>
 8009f9a:	9b05      	ldr	r3, [sp, #20]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	dd02      	ble.n	8009fa6 <_dtoa_r+0xa6e>
 8009fa0:	9b02      	ldr	r3, [sp, #8]
 8009fa2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009fa6:	9b01      	ldr	r3, [sp, #4]
 8009fa8:	f883 9000 	strb.w	r9, [r3]
 8009fac:	e774      	b.n	8009e98 <_dtoa_r+0x960>
 8009fae:	4638      	mov	r0, r7
 8009fb0:	e7ba      	b.n	8009f28 <_dtoa_r+0x9f0>
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	e7e1      	b.n	8009f7a <_dtoa_r+0xa42>
 8009fb6:	9b05      	ldr	r3, [sp, #20]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	db04      	blt.n	8009fc6 <_dtoa_r+0xa8e>
 8009fbc:	9907      	ldr	r1, [sp, #28]
 8009fbe:	430b      	orrs	r3, r1
 8009fc0:	9906      	ldr	r1, [sp, #24]
 8009fc2:	430b      	orrs	r3, r1
 8009fc4:	d120      	bne.n	800a008 <_dtoa_r+0xad0>
 8009fc6:	2a00      	cmp	r2, #0
 8009fc8:	dded      	ble.n	8009fa6 <_dtoa_r+0xa6e>
 8009fca:	4651      	mov	r1, sl
 8009fcc:	2201      	movs	r2, #1
 8009fce:	4620      	mov	r0, r4
 8009fd0:	f000 fb00 	bl	800a5d4 <__lshift>
 8009fd4:	4631      	mov	r1, r6
 8009fd6:	4682      	mov	sl, r0
 8009fd8:	f000 fb68 	bl	800a6ac <__mcmp>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	dc03      	bgt.n	8009fe8 <_dtoa_r+0xab0>
 8009fe0:	d1e1      	bne.n	8009fa6 <_dtoa_r+0xa6e>
 8009fe2:	f019 0f01 	tst.w	r9, #1
 8009fe6:	d0de      	beq.n	8009fa6 <_dtoa_r+0xa6e>
 8009fe8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009fec:	d1d8      	bne.n	8009fa0 <_dtoa_r+0xa68>
 8009fee:	9a01      	ldr	r2, [sp, #4]
 8009ff0:	2339      	movs	r3, #57	; 0x39
 8009ff2:	7013      	strb	r3, [r2, #0]
 8009ff4:	462b      	mov	r3, r5
 8009ff6:	461d      	mov	r5, r3
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009ffe:	2a39      	cmp	r2, #57	; 0x39
 800a000:	d06c      	beq.n	800a0dc <_dtoa_r+0xba4>
 800a002:	3201      	adds	r2, #1
 800a004:	701a      	strb	r2, [r3, #0]
 800a006:	e747      	b.n	8009e98 <_dtoa_r+0x960>
 800a008:	2a00      	cmp	r2, #0
 800a00a:	dd07      	ble.n	800a01c <_dtoa_r+0xae4>
 800a00c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a010:	d0ed      	beq.n	8009fee <_dtoa_r+0xab6>
 800a012:	9a01      	ldr	r2, [sp, #4]
 800a014:	f109 0301 	add.w	r3, r9, #1
 800a018:	7013      	strb	r3, [r2, #0]
 800a01a:	e73d      	b.n	8009e98 <_dtoa_r+0x960>
 800a01c:	9b04      	ldr	r3, [sp, #16]
 800a01e:	9a08      	ldr	r2, [sp, #32]
 800a020:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a024:	4293      	cmp	r3, r2
 800a026:	d043      	beq.n	800a0b0 <_dtoa_r+0xb78>
 800a028:	4651      	mov	r1, sl
 800a02a:	2300      	movs	r3, #0
 800a02c:	220a      	movs	r2, #10
 800a02e:	4620      	mov	r0, r4
 800a030:	f000 f922 	bl	800a278 <__multadd>
 800a034:	45b8      	cmp	r8, r7
 800a036:	4682      	mov	sl, r0
 800a038:	f04f 0300 	mov.w	r3, #0
 800a03c:	f04f 020a 	mov.w	r2, #10
 800a040:	4641      	mov	r1, r8
 800a042:	4620      	mov	r0, r4
 800a044:	d107      	bne.n	800a056 <_dtoa_r+0xb1e>
 800a046:	f000 f917 	bl	800a278 <__multadd>
 800a04a:	4680      	mov	r8, r0
 800a04c:	4607      	mov	r7, r0
 800a04e:	9b04      	ldr	r3, [sp, #16]
 800a050:	3301      	adds	r3, #1
 800a052:	9304      	str	r3, [sp, #16]
 800a054:	e775      	b.n	8009f42 <_dtoa_r+0xa0a>
 800a056:	f000 f90f 	bl	800a278 <__multadd>
 800a05a:	4639      	mov	r1, r7
 800a05c:	4680      	mov	r8, r0
 800a05e:	2300      	movs	r3, #0
 800a060:	220a      	movs	r2, #10
 800a062:	4620      	mov	r0, r4
 800a064:	f000 f908 	bl	800a278 <__multadd>
 800a068:	4607      	mov	r7, r0
 800a06a:	e7f0      	b.n	800a04e <_dtoa_r+0xb16>
 800a06c:	9b04      	ldr	r3, [sp, #16]
 800a06e:	9301      	str	r3, [sp, #4]
 800a070:	9d00      	ldr	r5, [sp, #0]
 800a072:	4631      	mov	r1, r6
 800a074:	4650      	mov	r0, sl
 800a076:	f7ff f9d4 	bl	8009422 <quorem>
 800a07a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a07e:	9b00      	ldr	r3, [sp, #0]
 800a080:	f805 9b01 	strb.w	r9, [r5], #1
 800a084:	1aea      	subs	r2, r5, r3
 800a086:	9b01      	ldr	r3, [sp, #4]
 800a088:	4293      	cmp	r3, r2
 800a08a:	dd07      	ble.n	800a09c <_dtoa_r+0xb64>
 800a08c:	4651      	mov	r1, sl
 800a08e:	2300      	movs	r3, #0
 800a090:	220a      	movs	r2, #10
 800a092:	4620      	mov	r0, r4
 800a094:	f000 f8f0 	bl	800a278 <__multadd>
 800a098:	4682      	mov	sl, r0
 800a09a:	e7ea      	b.n	800a072 <_dtoa_r+0xb3a>
 800a09c:	9b01      	ldr	r3, [sp, #4]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	bfc8      	it	gt
 800a0a2:	461d      	movgt	r5, r3
 800a0a4:	9b00      	ldr	r3, [sp, #0]
 800a0a6:	bfd8      	it	le
 800a0a8:	2501      	movle	r5, #1
 800a0aa:	441d      	add	r5, r3
 800a0ac:	f04f 0800 	mov.w	r8, #0
 800a0b0:	4651      	mov	r1, sl
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	4620      	mov	r0, r4
 800a0b6:	f000 fa8d 	bl	800a5d4 <__lshift>
 800a0ba:	4631      	mov	r1, r6
 800a0bc:	4682      	mov	sl, r0
 800a0be:	f000 faf5 	bl	800a6ac <__mcmp>
 800a0c2:	2800      	cmp	r0, #0
 800a0c4:	dc96      	bgt.n	8009ff4 <_dtoa_r+0xabc>
 800a0c6:	d102      	bne.n	800a0ce <_dtoa_r+0xb96>
 800a0c8:	f019 0f01 	tst.w	r9, #1
 800a0cc:	d192      	bne.n	8009ff4 <_dtoa_r+0xabc>
 800a0ce:	462b      	mov	r3, r5
 800a0d0:	461d      	mov	r5, r3
 800a0d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0d6:	2a30      	cmp	r2, #48	; 0x30
 800a0d8:	d0fa      	beq.n	800a0d0 <_dtoa_r+0xb98>
 800a0da:	e6dd      	b.n	8009e98 <_dtoa_r+0x960>
 800a0dc:	9a00      	ldr	r2, [sp, #0]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d189      	bne.n	8009ff6 <_dtoa_r+0xabe>
 800a0e2:	f10b 0b01 	add.w	fp, fp, #1
 800a0e6:	2331      	movs	r3, #49	; 0x31
 800a0e8:	e796      	b.n	800a018 <_dtoa_r+0xae0>
 800a0ea:	4b0a      	ldr	r3, [pc, #40]	; (800a114 <_dtoa_r+0xbdc>)
 800a0ec:	f7ff ba99 	b.w	8009622 <_dtoa_r+0xea>
 800a0f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	f47f aa6d 	bne.w	80095d2 <_dtoa_r+0x9a>
 800a0f8:	4b07      	ldr	r3, [pc, #28]	; (800a118 <_dtoa_r+0xbe0>)
 800a0fa:	f7ff ba92 	b.w	8009622 <_dtoa_r+0xea>
 800a0fe:	9b01      	ldr	r3, [sp, #4]
 800a100:	2b00      	cmp	r3, #0
 800a102:	dcb5      	bgt.n	800a070 <_dtoa_r+0xb38>
 800a104:	9b07      	ldr	r3, [sp, #28]
 800a106:	2b02      	cmp	r3, #2
 800a108:	f73f aeb1 	bgt.w	8009e6e <_dtoa_r+0x936>
 800a10c:	e7b0      	b.n	800a070 <_dtoa_r+0xb38>
 800a10e:	bf00      	nop
 800a110:	0800b4c0 	.word	0x0800b4c0
 800a114:	0800b420 	.word	0x0800b420
 800a118:	0800b444 	.word	0x0800b444

0800a11c <_free_r>:
 800a11c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a11e:	2900      	cmp	r1, #0
 800a120:	d044      	beq.n	800a1ac <_free_r+0x90>
 800a122:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a126:	9001      	str	r0, [sp, #4]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	f1a1 0404 	sub.w	r4, r1, #4
 800a12e:	bfb8      	it	lt
 800a130:	18e4      	addlt	r4, r4, r3
 800a132:	f7fe fb33 	bl	800879c <__malloc_lock>
 800a136:	4a1e      	ldr	r2, [pc, #120]	; (800a1b0 <_free_r+0x94>)
 800a138:	9801      	ldr	r0, [sp, #4]
 800a13a:	6813      	ldr	r3, [r2, #0]
 800a13c:	b933      	cbnz	r3, 800a14c <_free_r+0x30>
 800a13e:	6063      	str	r3, [r4, #4]
 800a140:	6014      	str	r4, [r2, #0]
 800a142:	b003      	add	sp, #12
 800a144:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a148:	f7fe bb2e 	b.w	80087a8 <__malloc_unlock>
 800a14c:	42a3      	cmp	r3, r4
 800a14e:	d908      	bls.n	800a162 <_free_r+0x46>
 800a150:	6825      	ldr	r5, [r4, #0]
 800a152:	1961      	adds	r1, r4, r5
 800a154:	428b      	cmp	r3, r1
 800a156:	bf01      	itttt	eq
 800a158:	6819      	ldreq	r1, [r3, #0]
 800a15a:	685b      	ldreq	r3, [r3, #4]
 800a15c:	1949      	addeq	r1, r1, r5
 800a15e:	6021      	streq	r1, [r4, #0]
 800a160:	e7ed      	b.n	800a13e <_free_r+0x22>
 800a162:	461a      	mov	r2, r3
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	b10b      	cbz	r3, 800a16c <_free_r+0x50>
 800a168:	42a3      	cmp	r3, r4
 800a16a:	d9fa      	bls.n	800a162 <_free_r+0x46>
 800a16c:	6811      	ldr	r1, [r2, #0]
 800a16e:	1855      	adds	r5, r2, r1
 800a170:	42a5      	cmp	r5, r4
 800a172:	d10b      	bne.n	800a18c <_free_r+0x70>
 800a174:	6824      	ldr	r4, [r4, #0]
 800a176:	4421      	add	r1, r4
 800a178:	1854      	adds	r4, r2, r1
 800a17a:	42a3      	cmp	r3, r4
 800a17c:	6011      	str	r1, [r2, #0]
 800a17e:	d1e0      	bne.n	800a142 <_free_r+0x26>
 800a180:	681c      	ldr	r4, [r3, #0]
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	6053      	str	r3, [r2, #4]
 800a186:	440c      	add	r4, r1
 800a188:	6014      	str	r4, [r2, #0]
 800a18a:	e7da      	b.n	800a142 <_free_r+0x26>
 800a18c:	d902      	bls.n	800a194 <_free_r+0x78>
 800a18e:	230c      	movs	r3, #12
 800a190:	6003      	str	r3, [r0, #0]
 800a192:	e7d6      	b.n	800a142 <_free_r+0x26>
 800a194:	6825      	ldr	r5, [r4, #0]
 800a196:	1961      	adds	r1, r4, r5
 800a198:	428b      	cmp	r3, r1
 800a19a:	bf04      	itt	eq
 800a19c:	6819      	ldreq	r1, [r3, #0]
 800a19e:	685b      	ldreq	r3, [r3, #4]
 800a1a0:	6063      	str	r3, [r4, #4]
 800a1a2:	bf04      	itt	eq
 800a1a4:	1949      	addeq	r1, r1, r5
 800a1a6:	6021      	streq	r1, [r4, #0]
 800a1a8:	6054      	str	r4, [r2, #4]
 800a1aa:	e7ca      	b.n	800a142 <_free_r+0x26>
 800a1ac:	b003      	add	sp, #12
 800a1ae:	bd30      	pop	{r4, r5, pc}
 800a1b0:	200003b0 	.word	0x200003b0

0800a1b4 <_Balloc>:
 800a1b4:	b570      	push	{r4, r5, r6, lr}
 800a1b6:	69c6      	ldr	r6, [r0, #28]
 800a1b8:	4604      	mov	r4, r0
 800a1ba:	460d      	mov	r5, r1
 800a1bc:	b976      	cbnz	r6, 800a1dc <_Balloc+0x28>
 800a1be:	2010      	movs	r0, #16
 800a1c0:	f7fe fa3c 	bl	800863c <malloc>
 800a1c4:	4602      	mov	r2, r0
 800a1c6:	61e0      	str	r0, [r4, #28]
 800a1c8:	b920      	cbnz	r0, 800a1d4 <_Balloc+0x20>
 800a1ca:	4b18      	ldr	r3, [pc, #96]	; (800a22c <_Balloc+0x78>)
 800a1cc:	4818      	ldr	r0, [pc, #96]	; (800a230 <_Balloc+0x7c>)
 800a1ce:	216b      	movs	r1, #107	; 0x6b
 800a1d0:	f000 fd8c 	bl	800acec <__assert_func>
 800a1d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1d8:	6006      	str	r6, [r0, #0]
 800a1da:	60c6      	str	r6, [r0, #12]
 800a1dc:	69e6      	ldr	r6, [r4, #28]
 800a1de:	68f3      	ldr	r3, [r6, #12]
 800a1e0:	b183      	cbz	r3, 800a204 <_Balloc+0x50>
 800a1e2:	69e3      	ldr	r3, [r4, #28]
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a1ea:	b9b8      	cbnz	r0, 800a21c <_Balloc+0x68>
 800a1ec:	2101      	movs	r1, #1
 800a1ee:	fa01 f605 	lsl.w	r6, r1, r5
 800a1f2:	1d72      	adds	r2, r6, #5
 800a1f4:	0092      	lsls	r2, r2, #2
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f000 fd96 	bl	800ad28 <_calloc_r>
 800a1fc:	b160      	cbz	r0, 800a218 <_Balloc+0x64>
 800a1fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a202:	e00e      	b.n	800a222 <_Balloc+0x6e>
 800a204:	2221      	movs	r2, #33	; 0x21
 800a206:	2104      	movs	r1, #4
 800a208:	4620      	mov	r0, r4
 800a20a:	f000 fd8d 	bl	800ad28 <_calloc_r>
 800a20e:	69e3      	ldr	r3, [r4, #28]
 800a210:	60f0      	str	r0, [r6, #12]
 800a212:	68db      	ldr	r3, [r3, #12]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d1e4      	bne.n	800a1e2 <_Balloc+0x2e>
 800a218:	2000      	movs	r0, #0
 800a21a:	bd70      	pop	{r4, r5, r6, pc}
 800a21c:	6802      	ldr	r2, [r0, #0]
 800a21e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a222:	2300      	movs	r3, #0
 800a224:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a228:	e7f7      	b.n	800a21a <_Balloc+0x66>
 800a22a:	bf00      	nop
 800a22c:	0800b451 	.word	0x0800b451
 800a230:	0800b4d1 	.word	0x0800b4d1

0800a234 <_Bfree>:
 800a234:	b570      	push	{r4, r5, r6, lr}
 800a236:	69c6      	ldr	r6, [r0, #28]
 800a238:	4605      	mov	r5, r0
 800a23a:	460c      	mov	r4, r1
 800a23c:	b976      	cbnz	r6, 800a25c <_Bfree+0x28>
 800a23e:	2010      	movs	r0, #16
 800a240:	f7fe f9fc 	bl	800863c <malloc>
 800a244:	4602      	mov	r2, r0
 800a246:	61e8      	str	r0, [r5, #28]
 800a248:	b920      	cbnz	r0, 800a254 <_Bfree+0x20>
 800a24a:	4b09      	ldr	r3, [pc, #36]	; (800a270 <_Bfree+0x3c>)
 800a24c:	4809      	ldr	r0, [pc, #36]	; (800a274 <_Bfree+0x40>)
 800a24e:	218f      	movs	r1, #143	; 0x8f
 800a250:	f000 fd4c 	bl	800acec <__assert_func>
 800a254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a258:	6006      	str	r6, [r0, #0]
 800a25a:	60c6      	str	r6, [r0, #12]
 800a25c:	b13c      	cbz	r4, 800a26e <_Bfree+0x3a>
 800a25e:	69eb      	ldr	r3, [r5, #28]
 800a260:	6862      	ldr	r2, [r4, #4]
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a268:	6021      	str	r1, [r4, #0]
 800a26a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a26e:	bd70      	pop	{r4, r5, r6, pc}
 800a270:	0800b451 	.word	0x0800b451
 800a274:	0800b4d1 	.word	0x0800b4d1

0800a278 <__multadd>:
 800a278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a27c:	690d      	ldr	r5, [r1, #16]
 800a27e:	4607      	mov	r7, r0
 800a280:	460c      	mov	r4, r1
 800a282:	461e      	mov	r6, r3
 800a284:	f101 0c14 	add.w	ip, r1, #20
 800a288:	2000      	movs	r0, #0
 800a28a:	f8dc 3000 	ldr.w	r3, [ip]
 800a28e:	b299      	uxth	r1, r3
 800a290:	fb02 6101 	mla	r1, r2, r1, r6
 800a294:	0c1e      	lsrs	r6, r3, #16
 800a296:	0c0b      	lsrs	r3, r1, #16
 800a298:	fb02 3306 	mla	r3, r2, r6, r3
 800a29c:	b289      	uxth	r1, r1
 800a29e:	3001      	adds	r0, #1
 800a2a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a2a4:	4285      	cmp	r5, r0
 800a2a6:	f84c 1b04 	str.w	r1, [ip], #4
 800a2aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a2ae:	dcec      	bgt.n	800a28a <__multadd+0x12>
 800a2b0:	b30e      	cbz	r6, 800a2f6 <__multadd+0x7e>
 800a2b2:	68a3      	ldr	r3, [r4, #8]
 800a2b4:	42ab      	cmp	r3, r5
 800a2b6:	dc19      	bgt.n	800a2ec <__multadd+0x74>
 800a2b8:	6861      	ldr	r1, [r4, #4]
 800a2ba:	4638      	mov	r0, r7
 800a2bc:	3101      	adds	r1, #1
 800a2be:	f7ff ff79 	bl	800a1b4 <_Balloc>
 800a2c2:	4680      	mov	r8, r0
 800a2c4:	b928      	cbnz	r0, 800a2d2 <__multadd+0x5a>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	4b0c      	ldr	r3, [pc, #48]	; (800a2fc <__multadd+0x84>)
 800a2ca:	480d      	ldr	r0, [pc, #52]	; (800a300 <__multadd+0x88>)
 800a2cc:	21ba      	movs	r1, #186	; 0xba
 800a2ce:	f000 fd0d 	bl	800acec <__assert_func>
 800a2d2:	6922      	ldr	r2, [r4, #16]
 800a2d4:	3202      	adds	r2, #2
 800a2d6:	f104 010c 	add.w	r1, r4, #12
 800a2da:	0092      	lsls	r2, r2, #2
 800a2dc:	300c      	adds	r0, #12
 800a2de:	f7ff f892 	bl	8009406 <memcpy>
 800a2e2:	4621      	mov	r1, r4
 800a2e4:	4638      	mov	r0, r7
 800a2e6:	f7ff ffa5 	bl	800a234 <_Bfree>
 800a2ea:	4644      	mov	r4, r8
 800a2ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a2f0:	3501      	adds	r5, #1
 800a2f2:	615e      	str	r6, [r3, #20]
 800a2f4:	6125      	str	r5, [r4, #16]
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2fc:	0800b4c0 	.word	0x0800b4c0
 800a300:	0800b4d1 	.word	0x0800b4d1

0800a304 <__hi0bits>:
 800a304:	0c03      	lsrs	r3, r0, #16
 800a306:	041b      	lsls	r3, r3, #16
 800a308:	b9d3      	cbnz	r3, 800a340 <__hi0bits+0x3c>
 800a30a:	0400      	lsls	r0, r0, #16
 800a30c:	2310      	movs	r3, #16
 800a30e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a312:	bf04      	itt	eq
 800a314:	0200      	lsleq	r0, r0, #8
 800a316:	3308      	addeq	r3, #8
 800a318:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a31c:	bf04      	itt	eq
 800a31e:	0100      	lsleq	r0, r0, #4
 800a320:	3304      	addeq	r3, #4
 800a322:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a326:	bf04      	itt	eq
 800a328:	0080      	lsleq	r0, r0, #2
 800a32a:	3302      	addeq	r3, #2
 800a32c:	2800      	cmp	r0, #0
 800a32e:	db05      	blt.n	800a33c <__hi0bits+0x38>
 800a330:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a334:	f103 0301 	add.w	r3, r3, #1
 800a338:	bf08      	it	eq
 800a33a:	2320      	moveq	r3, #32
 800a33c:	4618      	mov	r0, r3
 800a33e:	4770      	bx	lr
 800a340:	2300      	movs	r3, #0
 800a342:	e7e4      	b.n	800a30e <__hi0bits+0xa>

0800a344 <__lo0bits>:
 800a344:	6803      	ldr	r3, [r0, #0]
 800a346:	f013 0207 	ands.w	r2, r3, #7
 800a34a:	d00c      	beq.n	800a366 <__lo0bits+0x22>
 800a34c:	07d9      	lsls	r1, r3, #31
 800a34e:	d422      	bmi.n	800a396 <__lo0bits+0x52>
 800a350:	079a      	lsls	r2, r3, #30
 800a352:	bf49      	itett	mi
 800a354:	085b      	lsrmi	r3, r3, #1
 800a356:	089b      	lsrpl	r3, r3, #2
 800a358:	6003      	strmi	r3, [r0, #0]
 800a35a:	2201      	movmi	r2, #1
 800a35c:	bf5c      	itt	pl
 800a35e:	6003      	strpl	r3, [r0, #0]
 800a360:	2202      	movpl	r2, #2
 800a362:	4610      	mov	r0, r2
 800a364:	4770      	bx	lr
 800a366:	b299      	uxth	r1, r3
 800a368:	b909      	cbnz	r1, 800a36e <__lo0bits+0x2a>
 800a36a:	0c1b      	lsrs	r3, r3, #16
 800a36c:	2210      	movs	r2, #16
 800a36e:	b2d9      	uxtb	r1, r3
 800a370:	b909      	cbnz	r1, 800a376 <__lo0bits+0x32>
 800a372:	3208      	adds	r2, #8
 800a374:	0a1b      	lsrs	r3, r3, #8
 800a376:	0719      	lsls	r1, r3, #28
 800a378:	bf04      	itt	eq
 800a37a:	091b      	lsreq	r3, r3, #4
 800a37c:	3204      	addeq	r2, #4
 800a37e:	0799      	lsls	r1, r3, #30
 800a380:	bf04      	itt	eq
 800a382:	089b      	lsreq	r3, r3, #2
 800a384:	3202      	addeq	r2, #2
 800a386:	07d9      	lsls	r1, r3, #31
 800a388:	d403      	bmi.n	800a392 <__lo0bits+0x4e>
 800a38a:	085b      	lsrs	r3, r3, #1
 800a38c:	f102 0201 	add.w	r2, r2, #1
 800a390:	d003      	beq.n	800a39a <__lo0bits+0x56>
 800a392:	6003      	str	r3, [r0, #0]
 800a394:	e7e5      	b.n	800a362 <__lo0bits+0x1e>
 800a396:	2200      	movs	r2, #0
 800a398:	e7e3      	b.n	800a362 <__lo0bits+0x1e>
 800a39a:	2220      	movs	r2, #32
 800a39c:	e7e1      	b.n	800a362 <__lo0bits+0x1e>
	...

0800a3a0 <__i2b>:
 800a3a0:	b510      	push	{r4, lr}
 800a3a2:	460c      	mov	r4, r1
 800a3a4:	2101      	movs	r1, #1
 800a3a6:	f7ff ff05 	bl	800a1b4 <_Balloc>
 800a3aa:	4602      	mov	r2, r0
 800a3ac:	b928      	cbnz	r0, 800a3ba <__i2b+0x1a>
 800a3ae:	4b05      	ldr	r3, [pc, #20]	; (800a3c4 <__i2b+0x24>)
 800a3b0:	4805      	ldr	r0, [pc, #20]	; (800a3c8 <__i2b+0x28>)
 800a3b2:	f240 1145 	movw	r1, #325	; 0x145
 800a3b6:	f000 fc99 	bl	800acec <__assert_func>
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	6144      	str	r4, [r0, #20]
 800a3be:	6103      	str	r3, [r0, #16]
 800a3c0:	bd10      	pop	{r4, pc}
 800a3c2:	bf00      	nop
 800a3c4:	0800b4c0 	.word	0x0800b4c0
 800a3c8:	0800b4d1 	.word	0x0800b4d1

0800a3cc <__multiply>:
 800a3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d0:	4691      	mov	r9, r2
 800a3d2:	690a      	ldr	r2, [r1, #16]
 800a3d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	bfb8      	it	lt
 800a3dc:	460b      	movlt	r3, r1
 800a3de:	460c      	mov	r4, r1
 800a3e0:	bfbc      	itt	lt
 800a3e2:	464c      	movlt	r4, r9
 800a3e4:	4699      	movlt	r9, r3
 800a3e6:	6927      	ldr	r7, [r4, #16]
 800a3e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a3ec:	68a3      	ldr	r3, [r4, #8]
 800a3ee:	6861      	ldr	r1, [r4, #4]
 800a3f0:	eb07 060a 	add.w	r6, r7, sl
 800a3f4:	42b3      	cmp	r3, r6
 800a3f6:	b085      	sub	sp, #20
 800a3f8:	bfb8      	it	lt
 800a3fa:	3101      	addlt	r1, #1
 800a3fc:	f7ff feda 	bl	800a1b4 <_Balloc>
 800a400:	b930      	cbnz	r0, 800a410 <__multiply+0x44>
 800a402:	4602      	mov	r2, r0
 800a404:	4b44      	ldr	r3, [pc, #272]	; (800a518 <__multiply+0x14c>)
 800a406:	4845      	ldr	r0, [pc, #276]	; (800a51c <__multiply+0x150>)
 800a408:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a40c:	f000 fc6e 	bl	800acec <__assert_func>
 800a410:	f100 0514 	add.w	r5, r0, #20
 800a414:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a418:	462b      	mov	r3, r5
 800a41a:	2200      	movs	r2, #0
 800a41c:	4543      	cmp	r3, r8
 800a41e:	d321      	bcc.n	800a464 <__multiply+0x98>
 800a420:	f104 0314 	add.w	r3, r4, #20
 800a424:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a428:	f109 0314 	add.w	r3, r9, #20
 800a42c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a430:	9202      	str	r2, [sp, #8]
 800a432:	1b3a      	subs	r2, r7, r4
 800a434:	3a15      	subs	r2, #21
 800a436:	f022 0203 	bic.w	r2, r2, #3
 800a43a:	3204      	adds	r2, #4
 800a43c:	f104 0115 	add.w	r1, r4, #21
 800a440:	428f      	cmp	r7, r1
 800a442:	bf38      	it	cc
 800a444:	2204      	movcc	r2, #4
 800a446:	9201      	str	r2, [sp, #4]
 800a448:	9a02      	ldr	r2, [sp, #8]
 800a44a:	9303      	str	r3, [sp, #12]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d80c      	bhi.n	800a46a <__multiply+0x9e>
 800a450:	2e00      	cmp	r6, #0
 800a452:	dd03      	ble.n	800a45c <__multiply+0x90>
 800a454:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d05b      	beq.n	800a514 <__multiply+0x148>
 800a45c:	6106      	str	r6, [r0, #16]
 800a45e:	b005      	add	sp, #20
 800a460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a464:	f843 2b04 	str.w	r2, [r3], #4
 800a468:	e7d8      	b.n	800a41c <__multiply+0x50>
 800a46a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a46e:	f1ba 0f00 	cmp.w	sl, #0
 800a472:	d024      	beq.n	800a4be <__multiply+0xf2>
 800a474:	f104 0e14 	add.w	lr, r4, #20
 800a478:	46a9      	mov	r9, r5
 800a47a:	f04f 0c00 	mov.w	ip, #0
 800a47e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a482:	f8d9 1000 	ldr.w	r1, [r9]
 800a486:	fa1f fb82 	uxth.w	fp, r2
 800a48a:	b289      	uxth	r1, r1
 800a48c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a490:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a494:	f8d9 2000 	ldr.w	r2, [r9]
 800a498:	4461      	add	r1, ip
 800a49a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a49e:	fb0a c20b 	mla	r2, sl, fp, ip
 800a4a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a4a6:	b289      	uxth	r1, r1
 800a4a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a4ac:	4577      	cmp	r7, lr
 800a4ae:	f849 1b04 	str.w	r1, [r9], #4
 800a4b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a4b6:	d8e2      	bhi.n	800a47e <__multiply+0xb2>
 800a4b8:	9a01      	ldr	r2, [sp, #4]
 800a4ba:	f845 c002 	str.w	ip, [r5, r2]
 800a4be:	9a03      	ldr	r2, [sp, #12]
 800a4c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a4c4:	3304      	adds	r3, #4
 800a4c6:	f1b9 0f00 	cmp.w	r9, #0
 800a4ca:	d021      	beq.n	800a510 <__multiply+0x144>
 800a4cc:	6829      	ldr	r1, [r5, #0]
 800a4ce:	f104 0c14 	add.w	ip, r4, #20
 800a4d2:	46ae      	mov	lr, r5
 800a4d4:	f04f 0a00 	mov.w	sl, #0
 800a4d8:	f8bc b000 	ldrh.w	fp, [ip]
 800a4dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a4e0:	fb09 220b 	mla	r2, r9, fp, r2
 800a4e4:	4452      	add	r2, sl
 800a4e6:	b289      	uxth	r1, r1
 800a4e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a4ec:	f84e 1b04 	str.w	r1, [lr], #4
 800a4f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a4f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4f8:	f8be 1000 	ldrh.w	r1, [lr]
 800a4fc:	fb09 110a 	mla	r1, r9, sl, r1
 800a500:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a504:	4567      	cmp	r7, ip
 800a506:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a50a:	d8e5      	bhi.n	800a4d8 <__multiply+0x10c>
 800a50c:	9a01      	ldr	r2, [sp, #4]
 800a50e:	50a9      	str	r1, [r5, r2]
 800a510:	3504      	adds	r5, #4
 800a512:	e799      	b.n	800a448 <__multiply+0x7c>
 800a514:	3e01      	subs	r6, #1
 800a516:	e79b      	b.n	800a450 <__multiply+0x84>
 800a518:	0800b4c0 	.word	0x0800b4c0
 800a51c:	0800b4d1 	.word	0x0800b4d1

0800a520 <__pow5mult>:
 800a520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a524:	4615      	mov	r5, r2
 800a526:	f012 0203 	ands.w	r2, r2, #3
 800a52a:	4606      	mov	r6, r0
 800a52c:	460f      	mov	r7, r1
 800a52e:	d007      	beq.n	800a540 <__pow5mult+0x20>
 800a530:	4c25      	ldr	r4, [pc, #148]	; (800a5c8 <__pow5mult+0xa8>)
 800a532:	3a01      	subs	r2, #1
 800a534:	2300      	movs	r3, #0
 800a536:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a53a:	f7ff fe9d 	bl	800a278 <__multadd>
 800a53e:	4607      	mov	r7, r0
 800a540:	10ad      	asrs	r5, r5, #2
 800a542:	d03d      	beq.n	800a5c0 <__pow5mult+0xa0>
 800a544:	69f4      	ldr	r4, [r6, #28]
 800a546:	b97c      	cbnz	r4, 800a568 <__pow5mult+0x48>
 800a548:	2010      	movs	r0, #16
 800a54a:	f7fe f877 	bl	800863c <malloc>
 800a54e:	4602      	mov	r2, r0
 800a550:	61f0      	str	r0, [r6, #28]
 800a552:	b928      	cbnz	r0, 800a560 <__pow5mult+0x40>
 800a554:	4b1d      	ldr	r3, [pc, #116]	; (800a5cc <__pow5mult+0xac>)
 800a556:	481e      	ldr	r0, [pc, #120]	; (800a5d0 <__pow5mult+0xb0>)
 800a558:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a55c:	f000 fbc6 	bl	800acec <__assert_func>
 800a560:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a564:	6004      	str	r4, [r0, #0]
 800a566:	60c4      	str	r4, [r0, #12]
 800a568:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a56c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a570:	b94c      	cbnz	r4, 800a586 <__pow5mult+0x66>
 800a572:	f240 2171 	movw	r1, #625	; 0x271
 800a576:	4630      	mov	r0, r6
 800a578:	f7ff ff12 	bl	800a3a0 <__i2b>
 800a57c:	2300      	movs	r3, #0
 800a57e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a582:	4604      	mov	r4, r0
 800a584:	6003      	str	r3, [r0, #0]
 800a586:	f04f 0900 	mov.w	r9, #0
 800a58a:	07eb      	lsls	r3, r5, #31
 800a58c:	d50a      	bpl.n	800a5a4 <__pow5mult+0x84>
 800a58e:	4639      	mov	r1, r7
 800a590:	4622      	mov	r2, r4
 800a592:	4630      	mov	r0, r6
 800a594:	f7ff ff1a 	bl	800a3cc <__multiply>
 800a598:	4639      	mov	r1, r7
 800a59a:	4680      	mov	r8, r0
 800a59c:	4630      	mov	r0, r6
 800a59e:	f7ff fe49 	bl	800a234 <_Bfree>
 800a5a2:	4647      	mov	r7, r8
 800a5a4:	106d      	asrs	r5, r5, #1
 800a5a6:	d00b      	beq.n	800a5c0 <__pow5mult+0xa0>
 800a5a8:	6820      	ldr	r0, [r4, #0]
 800a5aa:	b938      	cbnz	r0, 800a5bc <__pow5mult+0x9c>
 800a5ac:	4622      	mov	r2, r4
 800a5ae:	4621      	mov	r1, r4
 800a5b0:	4630      	mov	r0, r6
 800a5b2:	f7ff ff0b 	bl	800a3cc <__multiply>
 800a5b6:	6020      	str	r0, [r4, #0]
 800a5b8:	f8c0 9000 	str.w	r9, [r0]
 800a5bc:	4604      	mov	r4, r0
 800a5be:	e7e4      	b.n	800a58a <__pow5mult+0x6a>
 800a5c0:	4638      	mov	r0, r7
 800a5c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5c6:	bf00      	nop
 800a5c8:	0800b620 	.word	0x0800b620
 800a5cc:	0800b451 	.word	0x0800b451
 800a5d0:	0800b4d1 	.word	0x0800b4d1

0800a5d4 <__lshift>:
 800a5d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d8:	460c      	mov	r4, r1
 800a5da:	6849      	ldr	r1, [r1, #4]
 800a5dc:	6923      	ldr	r3, [r4, #16]
 800a5de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a5e2:	68a3      	ldr	r3, [r4, #8]
 800a5e4:	4607      	mov	r7, r0
 800a5e6:	4691      	mov	r9, r2
 800a5e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5ec:	f108 0601 	add.w	r6, r8, #1
 800a5f0:	42b3      	cmp	r3, r6
 800a5f2:	db0b      	blt.n	800a60c <__lshift+0x38>
 800a5f4:	4638      	mov	r0, r7
 800a5f6:	f7ff fddd 	bl	800a1b4 <_Balloc>
 800a5fa:	4605      	mov	r5, r0
 800a5fc:	b948      	cbnz	r0, 800a612 <__lshift+0x3e>
 800a5fe:	4602      	mov	r2, r0
 800a600:	4b28      	ldr	r3, [pc, #160]	; (800a6a4 <__lshift+0xd0>)
 800a602:	4829      	ldr	r0, [pc, #164]	; (800a6a8 <__lshift+0xd4>)
 800a604:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a608:	f000 fb70 	bl	800acec <__assert_func>
 800a60c:	3101      	adds	r1, #1
 800a60e:	005b      	lsls	r3, r3, #1
 800a610:	e7ee      	b.n	800a5f0 <__lshift+0x1c>
 800a612:	2300      	movs	r3, #0
 800a614:	f100 0114 	add.w	r1, r0, #20
 800a618:	f100 0210 	add.w	r2, r0, #16
 800a61c:	4618      	mov	r0, r3
 800a61e:	4553      	cmp	r3, sl
 800a620:	db33      	blt.n	800a68a <__lshift+0xb6>
 800a622:	6920      	ldr	r0, [r4, #16]
 800a624:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a628:	f104 0314 	add.w	r3, r4, #20
 800a62c:	f019 091f 	ands.w	r9, r9, #31
 800a630:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a634:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a638:	d02b      	beq.n	800a692 <__lshift+0xbe>
 800a63a:	f1c9 0e20 	rsb	lr, r9, #32
 800a63e:	468a      	mov	sl, r1
 800a640:	2200      	movs	r2, #0
 800a642:	6818      	ldr	r0, [r3, #0]
 800a644:	fa00 f009 	lsl.w	r0, r0, r9
 800a648:	4310      	orrs	r0, r2
 800a64a:	f84a 0b04 	str.w	r0, [sl], #4
 800a64e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a652:	459c      	cmp	ip, r3
 800a654:	fa22 f20e 	lsr.w	r2, r2, lr
 800a658:	d8f3      	bhi.n	800a642 <__lshift+0x6e>
 800a65a:	ebac 0304 	sub.w	r3, ip, r4
 800a65e:	3b15      	subs	r3, #21
 800a660:	f023 0303 	bic.w	r3, r3, #3
 800a664:	3304      	adds	r3, #4
 800a666:	f104 0015 	add.w	r0, r4, #21
 800a66a:	4584      	cmp	ip, r0
 800a66c:	bf38      	it	cc
 800a66e:	2304      	movcc	r3, #4
 800a670:	50ca      	str	r2, [r1, r3]
 800a672:	b10a      	cbz	r2, 800a678 <__lshift+0xa4>
 800a674:	f108 0602 	add.w	r6, r8, #2
 800a678:	3e01      	subs	r6, #1
 800a67a:	4638      	mov	r0, r7
 800a67c:	612e      	str	r6, [r5, #16]
 800a67e:	4621      	mov	r1, r4
 800a680:	f7ff fdd8 	bl	800a234 <_Bfree>
 800a684:	4628      	mov	r0, r5
 800a686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a68a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a68e:	3301      	adds	r3, #1
 800a690:	e7c5      	b.n	800a61e <__lshift+0x4a>
 800a692:	3904      	subs	r1, #4
 800a694:	f853 2b04 	ldr.w	r2, [r3], #4
 800a698:	f841 2f04 	str.w	r2, [r1, #4]!
 800a69c:	459c      	cmp	ip, r3
 800a69e:	d8f9      	bhi.n	800a694 <__lshift+0xc0>
 800a6a0:	e7ea      	b.n	800a678 <__lshift+0xa4>
 800a6a2:	bf00      	nop
 800a6a4:	0800b4c0 	.word	0x0800b4c0
 800a6a8:	0800b4d1 	.word	0x0800b4d1

0800a6ac <__mcmp>:
 800a6ac:	b530      	push	{r4, r5, lr}
 800a6ae:	6902      	ldr	r2, [r0, #16]
 800a6b0:	690c      	ldr	r4, [r1, #16]
 800a6b2:	1b12      	subs	r2, r2, r4
 800a6b4:	d10e      	bne.n	800a6d4 <__mcmp+0x28>
 800a6b6:	f100 0314 	add.w	r3, r0, #20
 800a6ba:	3114      	adds	r1, #20
 800a6bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a6c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a6c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a6c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a6cc:	42a5      	cmp	r5, r4
 800a6ce:	d003      	beq.n	800a6d8 <__mcmp+0x2c>
 800a6d0:	d305      	bcc.n	800a6de <__mcmp+0x32>
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	4610      	mov	r0, r2
 800a6d6:	bd30      	pop	{r4, r5, pc}
 800a6d8:	4283      	cmp	r3, r0
 800a6da:	d3f3      	bcc.n	800a6c4 <__mcmp+0x18>
 800a6dc:	e7fa      	b.n	800a6d4 <__mcmp+0x28>
 800a6de:	f04f 32ff 	mov.w	r2, #4294967295
 800a6e2:	e7f7      	b.n	800a6d4 <__mcmp+0x28>

0800a6e4 <__mdiff>:
 800a6e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e8:	460c      	mov	r4, r1
 800a6ea:	4606      	mov	r6, r0
 800a6ec:	4611      	mov	r1, r2
 800a6ee:	4620      	mov	r0, r4
 800a6f0:	4690      	mov	r8, r2
 800a6f2:	f7ff ffdb 	bl	800a6ac <__mcmp>
 800a6f6:	1e05      	subs	r5, r0, #0
 800a6f8:	d110      	bne.n	800a71c <__mdiff+0x38>
 800a6fa:	4629      	mov	r1, r5
 800a6fc:	4630      	mov	r0, r6
 800a6fe:	f7ff fd59 	bl	800a1b4 <_Balloc>
 800a702:	b930      	cbnz	r0, 800a712 <__mdiff+0x2e>
 800a704:	4b3a      	ldr	r3, [pc, #232]	; (800a7f0 <__mdiff+0x10c>)
 800a706:	4602      	mov	r2, r0
 800a708:	f240 2137 	movw	r1, #567	; 0x237
 800a70c:	4839      	ldr	r0, [pc, #228]	; (800a7f4 <__mdiff+0x110>)
 800a70e:	f000 faed 	bl	800acec <__assert_func>
 800a712:	2301      	movs	r3, #1
 800a714:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a718:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a71c:	bfa4      	itt	ge
 800a71e:	4643      	movge	r3, r8
 800a720:	46a0      	movge	r8, r4
 800a722:	4630      	mov	r0, r6
 800a724:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a728:	bfa6      	itte	ge
 800a72a:	461c      	movge	r4, r3
 800a72c:	2500      	movge	r5, #0
 800a72e:	2501      	movlt	r5, #1
 800a730:	f7ff fd40 	bl	800a1b4 <_Balloc>
 800a734:	b920      	cbnz	r0, 800a740 <__mdiff+0x5c>
 800a736:	4b2e      	ldr	r3, [pc, #184]	; (800a7f0 <__mdiff+0x10c>)
 800a738:	4602      	mov	r2, r0
 800a73a:	f240 2145 	movw	r1, #581	; 0x245
 800a73e:	e7e5      	b.n	800a70c <__mdiff+0x28>
 800a740:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a744:	6926      	ldr	r6, [r4, #16]
 800a746:	60c5      	str	r5, [r0, #12]
 800a748:	f104 0914 	add.w	r9, r4, #20
 800a74c:	f108 0514 	add.w	r5, r8, #20
 800a750:	f100 0e14 	add.w	lr, r0, #20
 800a754:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a758:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a75c:	f108 0210 	add.w	r2, r8, #16
 800a760:	46f2      	mov	sl, lr
 800a762:	2100      	movs	r1, #0
 800a764:	f859 3b04 	ldr.w	r3, [r9], #4
 800a768:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a76c:	fa11 f88b 	uxtah	r8, r1, fp
 800a770:	b299      	uxth	r1, r3
 800a772:	0c1b      	lsrs	r3, r3, #16
 800a774:	eba8 0801 	sub.w	r8, r8, r1
 800a778:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a77c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a780:	fa1f f888 	uxth.w	r8, r8
 800a784:	1419      	asrs	r1, r3, #16
 800a786:	454e      	cmp	r6, r9
 800a788:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a78c:	f84a 3b04 	str.w	r3, [sl], #4
 800a790:	d8e8      	bhi.n	800a764 <__mdiff+0x80>
 800a792:	1b33      	subs	r3, r6, r4
 800a794:	3b15      	subs	r3, #21
 800a796:	f023 0303 	bic.w	r3, r3, #3
 800a79a:	3304      	adds	r3, #4
 800a79c:	3415      	adds	r4, #21
 800a79e:	42a6      	cmp	r6, r4
 800a7a0:	bf38      	it	cc
 800a7a2:	2304      	movcc	r3, #4
 800a7a4:	441d      	add	r5, r3
 800a7a6:	4473      	add	r3, lr
 800a7a8:	469e      	mov	lr, r3
 800a7aa:	462e      	mov	r6, r5
 800a7ac:	4566      	cmp	r6, ip
 800a7ae:	d30e      	bcc.n	800a7ce <__mdiff+0xea>
 800a7b0:	f10c 0203 	add.w	r2, ip, #3
 800a7b4:	1b52      	subs	r2, r2, r5
 800a7b6:	f022 0203 	bic.w	r2, r2, #3
 800a7ba:	3d03      	subs	r5, #3
 800a7bc:	45ac      	cmp	ip, r5
 800a7be:	bf38      	it	cc
 800a7c0:	2200      	movcc	r2, #0
 800a7c2:	4413      	add	r3, r2
 800a7c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a7c8:	b17a      	cbz	r2, 800a7ea <__mdiff+0x106>
 800a7ca:	6107      	str	r7, [r0, #16]
 800a7cc:	e7a4      	b.n	800a718 <__mdiff+0x34>
 800a7ce:	f856 8b04 	ldr.w	r8, [r6], #4
 800a7d2:	fa11 f288 	uxtah	r2, r1, r8
 800a7d6:	1414      	asrs	r4, r2, #16
 800a7d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a7dc:	b292      	uxth	r2, r2
 800a7de:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a7e2:	f84e 2b04 	str.w	r2, [lr], #4
 800a7e6:	1421      	asrs	r1, r4, #16
 800a7e8:	e7e0      	b.n	800a7ac <__mdiff+0xc8>
 800a7ea:	3f01      	subs	r7, #1
 800a7ec:	e7ea      	b.n	800a7c4 <__mdiff+0xe0>
 800a7ee:	bf00      	nop
 800a7f0:	0800b4c0 	.word	0x0800b4c0
 800a7f4:	0800b4d1 	.word	0x0800b4d1

0800a7f8 <__d2b>:
 800a7f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a7fc:	460f      	mov	r7, r1
 800a7fe:	2101      	movs	r1, #1
 800a800:	ec59 8b10 	vmov	r8, r9, d0
 800a804:	4616      	mov	r6, r2
 800a806:	f7ff fcd5 	bl	800a1b4 <_Balloc>
 800a80a:	4604      	mov	r4, r0
 800a80c:	b930      	cbnz	r0, 800a81c <__d2b+0x24>
 800a80e:	4602      	mov	r2, r0
 800a810:	4b24      	ldr	r3, [pc, #144]	; (800a8a4 <__d2b+0xac>)
 800a812:	4825      	ldr	r0, [pc, #148]	; (800a8a8 <__d2b+0xb0>)
 800a814:	f240 310f 	movw	r1, #783	; 0x30f
 800a818:	f000 fa68 	bl	800acec <__assert_func>
 800a81c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a820:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a824:	bb2d      	cbnz	r5, 800a872 <__d2b+0x7a>
 800a826:	9301      	str	r3, [sp, #4]
 800a828:	f1b8 0300 	subs.w	r3, r8, #0
 800a82c:	d026      	beq.n	800a87c <__d2b+0x84>
 800a82e:	4668      	mov	r0, sp
 800a830:	9300      	str	r3, [sp, #0]
 800a832:	f7ff fd87 	bl	800a344 <__lo0bits>
 800a836:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a83a:	b1e8      	cbz	r0, 800a878 <__d2b+0x80>
 800a83c:	f1c0 0320 	rsb	r3, r0, #32
 800a840:	fa02 f303 	lsl.w	r3, r2, r3
 800a844:	430b      	orrs	r3, r1
 800a846:	40c2      	lsrs	r2, r0
 800a848:	6163      	str	r3, [r4, #20]
 800a84a:	9201      	str	r2, [sp, #4]
 800a84c:	9b01      	ldr	r3, [sp, #4]
 800a84e:	61a3      	str	r3, [r4, #24]
 800a850:	2b00      	cmp	r3, #0
 800a852:	bf14      	ite	ne
 800a854:	2202      	movne	r2, #2
 800a856:	2201      	moveq	r2, #1
 800a858:	6122      	str	r2, [r4, #16]
 800a85a:	b1bd      	cbz	r5, 800a88c <__d2b+0x94>
 800a85c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a860:	4405      	add	r5, r0
 800a862:	603d      	str	r5, [r7, #0]
 800a864:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a868:	6030      	str	r0, [r6, #0]
 800a86a:	4620      	mov	r0, r4
 800a86c:	b003      	add	sp, #12
 800a86e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a872:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a876:	e7d6      	b.n	800a826 <__d2b+0x2e>
 800a878:	6161      	str	r1, [r4, #20]
 800a87a:	e7e7      	b.n	800a84c <__d2b+0x54>
 800a87c:	a801      	add	r0, sp, #4
 800a87e:	f7ff fd61 	bl	800a344 <__lo0bits>
 800a882:	9b01      	ldr	r3, [sp, #4]
 800a884:	6163      	str	r3, [r4, #20]
 800a886:	3020      	adds	r0, #32
 800a888:	2201      	movs	r2, #1
 800a88a:	e7e5      	b.n	800a858 <__d2b+0x60>
 800a88c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a890:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a894:	6038      	str	r0, [r7, #0]
 800a896:	6918      	ldr	r0, [r3, #16]
 800a898:	f7ff fd34 	bl	800a304 <__hi0bits>
 800a89c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a8a0:	e7e2      	b.n	800a868 <__d2b+0x70>
 800a8a2:	bf00      	nop
 800a8a4:	0800b4c0 	.word	0x0800b4c0
 800a8a8:	0800b4d1 	.word	0x0800b4d1

0800a8ac <__ssputs_r>:
 800a8ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8b0:	688e      	ldr	r6, [r1, #8]
 800a8b2:	461f      	mov	r7, r3
 800a8b4:	42be      	cmp	r6, r7
 800a8b6:	680b      	ldr	r3, [r1, #0]
 800a8b8:	4682      	mov	sl, r0
 800a8ba:	460c      	mov	r4, r1
 800a8bc:	4690      	mov	r8, r2
 800a8be:	d82c      	bhi.n	800a91a <__ssputs_r+0x6e>
 800a8c0:	898a      	ldrh	r2, [r1, #12]
 800a8c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a8c6:	d026      	beq.n	800a916 <__ssputs_r+0x6a>
 800a8c8:	6965      	ldr	r5, [r4, #20]
 800a8ca:	6909      	ldr	r1, [r1, #16]
 800a8cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a8d0:	eba3 0901 	sub.w	r9, r3, r1
 800a8d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a8d8:	1c7b      	adds	r3, r7, #1
 800a8da:	444b      	add	r3, r9
 800a8dc:	106d      	asrs	r5, r5, #1
 800a8de:	429d      	cmp	r5, r3
 800a8e0:	bf38      	it	cc
 800a8e2:	461d      	movcc	r5, r3
 800a8e4:	0553      	lsls	r3, r2, #21
 800a8e6:	d527      	bpl.n	800a938 <__ssputs_r+0x8c>
 800a8e8:	4629      	mov	r1, r5
 800a8ea:	f7fd fed7 	bl	800869c <_malloc_r>
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	b360      	cbz	r0, 800a94c <__ssputs_r+0xa0>
 800a8f2:	6921      	ldr	r1, [r4, #16]
 800a8f4:	464a      	mov	r2, r9
 800a8f6:	f7fe fd86 	bl	8009406 <memcpy>
 800a8fa:	89a3      	ldrh	r3, [r4, #12]
 800a8fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a904:	81a3      	strh	r3, [r4, #12]
 800a906:	6126      	str	r6, [r4, #16]
 800a908:	6165      	str	r5, [r4, #20]
 800a90a:	444e      	add	r6, r9
 800a90c:	eba5 0509 	sub.w	r5, r5, r9
 800a910:	6026      	str	r6, [r4, #0]
 800a912:	60a5      	str	r5, [r4, #8]
 800a914:	463e      	mov	r6, r7
 800a916:	42be      	cmp	r6, r7
 800a918:	d900      	bls.n	800a91c <__ssputs_r+0x70>
 800a91a:	463e      	mov	r6, r7
 800a91c:	6820      	ldr	r0, [r4, #0]
 800a91e:	4632      	mov	r2, r6
 800a920:	4641      	mov	r1, r8
 800a922:	f000 f9c9 	bl	800acb8 <memmove>
 800a926:	68a3      	ldr	r3, [r4, #8]
 800a928:	1b9b      	subs	r3, r3, r6
 800a92a:	60a3      	str	r3, [r4, #8]
 800a92c:	6823      	ldr	r3, [r4, #0]
 800a92e:	4433      	add	r3, r6
 800a930:	6023      	str	r3, [r4, #0]
 800a932:	2000      	movs	r0, #0
 800a934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a938:	462a      	mov	r2, r5
 800a93a:	f000 fa1d 	bl	800ad78 <_realloc_r>
 800a93e:	4606      	mov	r6, r0
 800a940:	2800      	cmp	r0, #0
 800a942:	d1e0      	bne.n	800a906 <__ssputs_r+0x5a>
 800a944:	6921      	ldr	r1, [r4, #16]
 800a946:	4650      	mov	r0, sl
 800a948:	f7ff fbe8 	bl	800a11c <_free_r>
 800a94c:	230c      	movs	r3, #12
 800a94e:	f8ca 3000 	str.w	r3, [sl]
 800a952:	89a3      	ldrh	r3, [r4, #12]
 800a954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a958:	81a3      	strh	r3, [r4, #12]
 800a95a:	f04f 30ff 	mov.w	r0, #4294967295
 800a95e:	e7e9      	b.n	800a934 <__ssputs_r+0x88>

0800a960 <_svfiprintf_r>:
 800a960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a964:	4698      	mov	r8, r3
 800a966:	898b      	ldrh	r3, [r1, #12]
 800a968:	061b      	lsls	r3, r3, #24
 800a96a:	b09d      	sub	sp, #116	; 0x74
 800a96c:	4607      	mov	r7, r0
 800a96e:	460d      	mov	r5, r1
 800a970:	4614      	mov	r4, r2
 800a972:	d50e      	bpl.n	800a992 <_svfiprintf_r+0x32>
 800a974:	690b      	ldr	r3, [r1, #16]
 800a976:	b963      	cbnz	r3, 800a992 <_svfiprintf_r+0x32>
 800a978:	2140      	movs	r1, #64	; 0x40
 800a97a:	f7fd fe8f 	bl	800869c <_malloc_r>
 800a97e:	6028      	str	r0, [r5, #0]
 800a980:	6128      	str	r0, [r5, #16]
 800a982:	b920      	cbnz	r0, 800a98e <_svfiprintf_r+0x2e>
 800a984:	230c      	movs	r3, #12
 800a986:	603b      	str	r3, [r7, #0]
 800a988:	f04f 30ff 	mov.w	r0, #4294967295
 800a98c:	e0d0      	b.n	800ab30 <_svfiprintf_r+0x1d0>
 800a98e:	2340      	movs	r3, #64	; 0x40
 800a990:	616b      	str	r3, [r5, #20]
 800a992:	2300      	movs	r3, #0
 800a994:	9309      	str	r3, [sp, #36]	; 0x24
 800a996:	2320      	movs	r3, #32
 800a998:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a99c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9a0:	2330      	movs	r3, #48	; 0x30
 800a9a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ab48 <_svfiprintf_r+0x1e8>
 800a9a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9aa:	f04f 0901 	mov.w	r9, #1
 800a9ae:	4623      	mov	r3, r4
 800a9b0:	469a      	mov	sl, r3
 800a9b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9b6:	b10a      	cbz	r2, 800a9bc <_svfiprintf_r+0x5c>
 800a9b8:	2a25      	cmp	r2, #37	; 0x25
 800a9ba:	d1f9      	bne.n	800a9b0 <_svfiprintf_r+0x50>
 800a9bc:	ebba 0b04 	subs.w	fp, sl, r4
 800a9c0:	d00b      	beq.n	800a9da <_svfiprintf_r+0x7a>
 800a9c2:	465b      	mov	r3, fp
 800a9c4:	4622      	mov	r2, r4
 800a9c6:	4629      	mov	r1, r5
 800a9c8:	4638      	mov	r0, r7
 800a9ca:	f7ff ff6f 	bl	800a8ac <__ssputs_r>
 800a9ce:	3001      	adds	r0, #1
 800a9d0:	f000 80a9 	beq.w	800ab26 <_svfiprintf_r+0x1c6>
 800a9d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9d6:	445a      	add	r2, fp
 800a9d8:	9209      	str	r2, [sp, #36]	; 0x24
 800a9da:	f89a 3000 	ldrb.w	r3, [sl]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	f000 80a1 	beq.w	800ab26 <_svfiprintf_r+0x1c6>
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9ee:	f10a 0a01 	add.w	sl, sl, #1
 800a9f2:	9304      	str	r3, [sp, #16]
 800a9f4:	9307      	str	r3, [sp, #28]
 800a9f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9fa:	931a      	str	r3, [sp, #104]	; 0x68
 800a9fc:	4654      	mov	r4, sl
 800a9fe:	2205      	movs	r2, #5
 800aa00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa04:	4850      	ldr	r0, [pc, #320]	; (800ab48 <_svfiprintf_r+0x1e8>)
 800aa06:	f7f5 fbeb 	bl	80001e0 <memchr>
 800aa0a:	9a04      	ldr	r2, [sp, #16]
 800aa0c:	b9d8      	cbnz	r0, 800aa46 <_svfiprintf_r+0xe6>
 800aa0e:	06d0      	lsls	r0, r2, #27
 800aa10:	bf44      	itt	mi
 800aa12:	2320      	movmi	r3, #32
 800aa14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa18:	0711      	lsls	r1, r2, #28
 800aa1a:	bf44      	itt	mi
 800aa1c:	232b      	movmi	r3, #43	; 0x2b
 800aa1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa22:	f89a 3000 	ldrb.w	r3, [sl]
 800aa26:	2b2a      	cmp	r3, #42	; 0x2a
 800aa28:	d015      	beq.n	800aa56 <_svfiprintf_r+0xf6>
 800aa2a:	9a07      	ldr	r2, [sp, #28]
 800aa2c:	4654      	mov	r4, sl
 800aa2e:	2000      	movs	r0, #0
 800aa30:	f04f 0c0a 	mov.w	ip, #10
 800aa34:	4621      	mov	r1, r4
 800aa36:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa3a:	3b30      	subs	r3, #48	; 0x30
 800aa3c:	2b09      	cmp	r3, #9
 800aa3e:	d94d      	bls.n	800aadc <_svfiprintf_r+0x17c>
 800aa40:	b1b0      	cbz	r0, 800aa70 <_svfiprintf_r+0x110>
 800aa42:	9207      	str	r2, [sp, #28]
 800aa44:	e014      	b.n	800aa70 <_svfiprintf_r+0x110>
 800aa46:	eba0 0308 	sub.w	r3, r0, r8
 800aa4a:	fa09 f303 	lsl.w	r3, r9, r3
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	9304      	str	r3, [sp, #16]
 800aa52:	46a2      	mov	sl, r4
 800aa54:	e7d2      	b.n	800a9fc <_svfiprintf_r+0x9c>
 800aa56:	9b03      	ldr	r3, [sp, #12]
 800aa58:	1d19      	adds	r1, r3, #4
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	9103      	str	r1, [sp, #12]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	bfbb      	ittet	lt
 800aa62:	425b      	neglt	r3, r3
 800aa64:	f042 0202 	orrlt.w	r2, r2, #2
 800aa68:	9307      	strge	r3, [sp, #28]
 800aa6a:	9307      	strlt	r3, [sp, #28]
 800aa6c:	bfb8      	it	lt
 800aa6e:	9204      	strlt	r2, [sp, #16]
 800aa70:	7823      	ldrb	r3, [r4, #0]
 800aa72:	2b2e      	cmp	r3, #46	; 0x2e
 800aa74:	d10c      	bne.n	800aa90 <_svfiprintf_r+0x130>
 800aa76:	7863      	ldrb	r3, [r4, #1]
 800aa78:	2b2a      	cmp	r3, #42	; 0x2a
 800aa7a:	d134      	bne.n	800aae6 <_svfiprintf_r+0x186>
 800aa7c:	9b03      	ldr	r3, [sp, #12]
 800aa7e:	1d1a      	adds	r2, r3, #4
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	9203      	str	r2, [sp, #12]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	bfb8      	it	lt
 800aa88:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa8c:	3402      	adds	r4, #2
 800aa8e:	9305      	str	r3, [sp, #20]
 800aa90:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800ab58 <_svfiprintf_r+0x1f8>
 800aa94:	7821      	ldrb	r1, [r4, #0]
 800aa96:	2203      	movs	r2, #3
 800aa98:	4650      	mov	r0, sl
 800aa9a:	f7f5 fba1 	bl	80001e0 <memchr>
 800aa9e:	b138      	cbz	r0, 800aab0 <_svfiprintf_r+0x150>
 800aaa0:	9b04      	ldr	r3, [sp, #16]
 800aaa2:	eba0 000a 	sub.w	r0, r0, sl
 800aaa6:	2240      	movs	r2, #64	; 0x40
 800aaa8:	4082      	lsls	r2, r0
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	3401      	adds	r4, #1
 800aaae:	9304      	str	r3, [sp, #16]
 800aab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aab4:	4825      	ldr	r0, [pc, #148]	; (800ab4c <_svfiprintf_r+0x1ec>)
 800aab6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aaba:	2206      	movs	r2, #6
 800aabc:	f7f5 fb90 	bl	80001e0 <memchr>
 800aac0:	2800      	cmp	r0, #0
 800aac2:	d038      	beq.n	800ab36 <_svfiprintf_r+0x1d6>
 800aac4:	4b22      	ldr	r3, [pc, #136]	; (800ab50 <_svfiprintf_r+0x1f0>)
 800aac6:	bb1b      	cbnz	r3, 800ab10 <_svfiprintf_r+0x1b0>
 800aac8:	9b03      	ldr	r3, [sp, #12]
 800aaca:	3307      	adds	r3, #7
 800aacc:	f023 0307 	bic.w	r3, r3, #7
 800aad0:	3308      	adds	r3, #8
 800aad2:	9303      	str	r3, [sp, #12]
 800aad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aad6:	4433      	add	r3, r6
 800aad8:	9309      	str	r3, [sp, #36]	; 0x24
 800aada:	e768      	b.n	800a9ae <_svfiprintf_r+0x4e>
 800aadc:	fb0c 3202 	mla	r2, ip, r2, r3
 800aae0:	460c      	mov	r4, r1
 800aae2:	2001      	movs	r0, #1
 800aae4:	e7a6      	b.n	800aa34 <_svfiprintf_r+0xd4>
 800aae6:	2300      	movs	r3, #0
 800aae8:	3401      	adds	r4, #1
 800aaea:	9305      	str	r3, [sp, #20]
 800aaec:	4619      	mov	r1, r3
 800aaee:	f04f 0c0a 	mov.w	ip, #10
 800aaf2:	4620      	mov	r0, r4
 800aaf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaf8:	3a30      	subs	r2, #48	; 0x30
 800aafa:	2a09      	cmp	r2, #9
 800aafc:	d903      	bls.n	800ab06 <_svfiprintf_r+0x1a6>
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d0c6      	beq.n	800aa90 <_svfiprintf_r+0x130>
 800ab02:	9105      	str	r1, [sp, #20]
 800ab04:	e7c4      	b.n	800aa90 <_svfiprintf_r+0x130>
 800ab06:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	e7f0      	b.n	800aaf2 <_svfiprintf_r+0x192>
 800ab10:	ab03      	add	r3, sp, #12
 800ab12:	9300      	str	r3, [sp, #0]
 800ab14:	462a      	mov	r2, r5
 800ab16:	4b0f      	ldr	r3, [pc, #60]	; (800ab54 <_svfiprintf_r+0x1f4>)
 800ab18:	a904      	add	r1, sp, #16
 800ab1a:	4638      	mov	r0, r7
 800ab1c:	f7fd feea 	bl	80088f4 <_printf_float>
 800ab20:	1c42      	adds	r2, r0, #1
 800ab22:	4606      	mov	r6, r0
 800ab24:	d1d6      	bne.n	800aad4 <_svfiprintf_r+0x174>
 800ab26:	89ab      	ldrh	r3, [r5, #12]
 800ab28:	065b      	lsls	r3, r3, #25
 800ab2a:	f53f af2d 	bmi.w	800a988 <_svfiprintf_r+0x28>
 800ab2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab30:	b01d      	add	sp, #116	; 0x74
 800ab32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab36:	ab03      	add	r3, sp, #12
 800ab38:	9300      	str	r3, [sp, #0]
 800ab3a:	462a      	mov	r2, r5
 800ab3c:	4b05      	ldr	r3, [pc, #20]	; (800ab54 <_svfiprintf_r+0x1f4>)
 800ab3e:	a904      	add	r1, sp, #16
 800ab40:	4638      	mov	r0, r7
 800ab42:	f7fe f97b 	bl	8008e3c <_printf_i>
 800ab46:	e7eb      	b.n	800ab20 <_svfiprintf_r+0x1c0>
 800ab48:	0800b62c 	.word	0x0800b62c
 800ab4c:	0800b636 	.word	0x0800b636
 800ab50:	080088f5 	.word	0x080088f5
 800ab54:	0800a8ad 	.word	0x0800a8ad
 800ab58:	0800b632 	.word	0x0800b632

0800ab5c <__sflush_r>:
 800ab5c:	898a      	ldrh	r2, [r1, #12]
 800ab5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab62:	4605      	mov	r5, r0
 800ab64:	0710      	lsls	r0, r2, #28
 800ab66:	460c      	mov	r4, r1
 800ab68:	d458      	bmi.n	800ac1c <__sflush_r+0xc0>
 800ab6a:	684b      	ldr	r3, [r1, #4]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	dc05      	bgt.n	800ab7c <__sflush_r+0x20>
 800ab70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	dc02      	bgt.n	800ab7c <__sflush_r+0x20>
 800ab76:	2000      	movs	r0, #0
 800ab78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab7e:	2e00      	cmp	r6, #0
 800ab80:	d0f9      	beq.n	800ab76 <__sflush_r+0x1a>
 800ab82:	2300      	movs	r3, #0
 800ab84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ab88:	682f      	ldr	r7, [r5, #0]
 800ab8a:	6a21      	ldr	r1, [r4, #32]
 800ab8c:	602b      	str	r3, [r5, #0]
 800ab8e:	d032      	beq.n	800abf6 <__sflush_r+0x9a>
 800ab90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ab92:	89a3      	ldrh	r3, [r4, #12]
 800ab94:	075a      	lsls	r2, r3, #29
 800ab96:	d505      	bpl.n	800aba4 <__sflush_r+0x48>
 800ab98:	6863      	ldr	r3, [r4, #4]
 800ab9a:	1ac0      	subs	r0, r0, r3
 800ab9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ab9e:	b10b      	cbz	r3, 800aba4 <__sflush_r+0x48>
 800aba0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aba2:	1ac0      	subs	r0, r0, r3
 800aba4:	2300      	movs	r3, #0
 800aba6:	4602      	mov	r2, r0
 800aba8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800abaa:	6a21      	ldr	r1, [r4, #32]
 800abac:	4628      	mov	r0, r5
 800abae:	47b0      	blx	r6
 800abb0:	1c43      	adds	r3, r0, #1
 800abb2:	89a3      	ldrh	r3, [r4, #12]
 800abb4:	d106      	bne.n	800abc4 <__sflush_r+0x68>
 800abb6:	6829      	ldr	r1, [r5, #0]
 800abb8:	291d      	cmp	r1, #29
 800abba:	d82b      	bhi.n	800ac14 <__sflush_r+0xb8>
 800abbc:	4a29      	ldr	r2, [pc, #164]	; (800ac64 <__sflush_r+0x108>)
 800abbe:	410a      	asrs	r2, r1
 800abc0:	07d6      	lsls	r6, r2, #31
 800abc2:	d427      	bmi.n	800ac14 <__sflush_r+0xb8>
 800abc4:	2200      	movs	r2, #0
 800abc6:	6062      	str	r2, [r4, #4]
 800abc8:	04d9      	lsls	r1, r3, #19
 800abca:	6922      	ldr	r2, [r4, #16]
 800abcc:	6022      	str	r2, [r4, #0]
 800abce:	d504      	bpl.n	800abda <__sflush_r+0x7e>
 800abd0:	1c42      	adds	r2, r0, #1
 800abd2:	d101      	bne.n	800abd8 <__sflush_r+0x7c>
 800abd4:	682b      	ldr	r3, [r5, #0]
 800abd6:	b903      	cbnz	r3, 800abda <__sflush_r+0x7e>
 800abd8:	6560      	str	r0, [r4, #84]	; 0x54
 800abda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800abdc:	602f      	str	r7, [r5, #0]
 800abde:	2900      	cmp	r1, #0
 800abe0:	d0c9      	beq.n	800ab76 <__sflush_r+0x1a>
 800abe2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800abe6:	4299      	cmp	r1, r3
 800abe8:	d002      	beq.n	800abf0 <__sflush_r+0x94>
 800abea:	4628      	mov	r0, r5
 800abec:	f7ff fa96 	bl	800a11c <_free_r>
 800abf0:	2000      	movs	r0, #0
 800abf2:	6360      	str	r0, [r4, #52]	; 0x34
 800abf4:	e7c0      	b.n	800ab78 <__sflush_r+0x1c>
 800abf6:	2301      	movs	r3, #1
 800abf8:	4628      	mov	r0, r5
 800abfa:	47b0      	blx	r6
 800abfc:	1c41      	adds	r1, r0, #1
 800abfe:	d1c8      	bne.n	800ab92 <__sflush_r+0x36>
 800ac00:	682b      	ldr	r3, [r5, #0]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d0c5      	beq.n	800ab92 <__sflush_r+0x36>
 800ac06:	2b1d      	cmp	r3, #29
 800ac08:	d001      	beq.n	800ac0e <__sflush_r+0xb2>
 800ac0a:	2b16      	cmp	r3, #22
 800ac0c:	d101      	bne.n	800ac12 <__sflush_r+0xb6>
 800ac0e:	602f      	str	r7, [r5, #0]
 800ac10:	e7b1      	b.n	800ab76 <__sflush_r+0x1a>
 800ac12:	89a3      	ldrh	r3, [r4, #12]
 800ac14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac18:	81a3      	strh	r3, [r4, #12]
 800ac1a:	e7ad      	b.n	800ab78 <__sflush_r+0x1c>
 800ac1c:	690f      	ldr	r7, [r1, #16]
 800ac1e:	2f00      	cmp	r7, #0
 800ac20:	d0a9      	beq.n	800ab76 <__sflush_r+0x1a>
 800ac22:	0793      	lsls	r3, r2, #30
 800ac24:	680e      	ldr	r6, [r1, #0]
 800ac26:	bf08      	it	eq
 800ac28:	694b      	ldreq	r3, [r1, #20]
 800ac2a:	600f      	str	r7, [r1, #0]
 800ac2c:	bf18      	it	ne
 800ac2e:	2300      	movne	r3, #0
 800ac30:	eba6 0807 	sub.w	r8, r6, r7
 800ac34:	608b      	str	r3, [r1, #8]
 800ac36:	f1b8 0f00 	cmp.w	r8, #0
 800ac3a:	dd9c      	ble.n	800ab76 <__sflush_r+0x1a>
 800ac3c:	6a21      	ldr	r1, [r4, #32]
 800ac3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ac40:	4643      	mov	r3, r8
 800ac42:	463a      	mov	r2, r7
 800ac44:	4628      	mov	r0, r5
 800ac46:	47b0      	blx	r6
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	dc06      	bgt.n	800ac5a <__sflush_r+0xfe>
 800ac4c:	89a3      	ldrh	r3, [r4, #12]
 800ac4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac52:	81a3      	strh	r3, [r4, #12]
 800ac54:	f04f 30ff 	mov.w	r0, #4294967295
 800ac58:	e78e      	b.n	800ab78 <__sflush_r+0x1c>
 800ac5a:	4407      	add	r7, r0
 800ac5c:	eba8 0800 	sub.w	r8, r8, r0
 800ac60:	e7e9      	b.n	800ac36 <__sflush_r+0xda>
 800ac62:	bf00      	nop
 800ac64:	dfbffffe 	.word	0xdfbffffe

0800ac68 <_fflush_r>:
 800ac68:	b538      	push	{r3, r4, r5, lr}
 800ac6a:	690b      	ldr	r3, [r1, #16]
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	460c      	mov	r4, r1
 800ac70:	b913      	cbnz	r3, 800ac78 <_fflush_r+0x10>
 800ac72:	2500      	movs	r5, #0
 800ac74:	4628      	mov	r0, r5
 800ac76:	bd38      	pop	{r3, r4, r5, pc}
 800ac78:	b118      	cbz	r0, 800ac82 <_fflush_r+0x1a>
 800ac7a:	6a03      	ldr	r3, [r0, #32]
 800ac7c:	b90b      	cbnz	r3, 800ac82 <_fflush_r+0x1a>
 800ac7e:	f7fe fa8b 	bl	8009198 <__sinit>
 800ac82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d0f3      	beq.n	800ac72 <_fflush_r+0xa>
 800ac8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ac8c:	07d0      	lsls	r0, r2, #31
 800ac8e:	d404      	bmi.n	800ac9a <_fflush_r+0x32>
 800ac90:	0599      	lsls	r1, r3, #22
 800ac92:	d402      	bmi.n	800ac9a <_fflush_r+0x32>
 800ac94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac96:	f7fe fbb4 	bl	8009402 <__retarget_lock_acquire_recursive>
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	4621      	mov	r1, r4
 800ac9e:	f7ff ff5d 	bl	800ab5c <__sflush_r>
 800aca2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aca4:	07da      	lsls	r2, r3, #31
 800aca6:	4605      	mov	r5, r0
 800aca8:	d4e4      	bmi.n	800ac74 <_fflush_r+0xc>
 800acaa:	89a3      	ldrh	r3, [r4, #12]
 800acac:	059b      	lsls	r3, r3, #22
 800acae:	d4e1      	bmi.n	800ac74 <_fflush_r+0xc>
 800acb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800acb2:	f7fe fba7 	bl	8009404 <__retarget_lock_release_recursive>
 800acb6:	e7dd      	b.n	800ac74 <_fflush_r+0xc>

0800acb8 <memmove>:
 800acb8:	4288      	cmp	r0, r1
 800acba:	b510      	push	{r4, lr}
 800acbc:	eb01 0402 	add.w	r4, r1, r2
 800acc0:	d902      	bls.n	800acc8 <memmove+0x10>
 800acc2:	4284      	cmp	r4, r0
 800acc4:	4623      	mov	r3, r4
 800acc6:	d807      	bhi.n	800acd8 <memmove+0x20>
 800acc8:	1e43      	subs	r3, r0, #1
 800acca:	42a1      	cmp	r1, r4
 800accc:	d008      	beq.n	800ace0 <memmove+0x28>
 800acce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800acd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800acd6:	e7f8      	b.n	800acca <memmove+0x12>
 800acd8:	4402      	add	r2, r0
 800acda:	4601      	mov	r1, r0
 800acdc:	428a      	cmp	r2, r1
 800acde:	d100      	bne.n	800ace2 <memmove+0x2a>
 800ace0:	bd10      	pop	{r4, pc}
 800ace2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ace6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acea:	e7f7      	b.n	800acdc <memmove+0x24>

0800acec <__assert_func>:
 800acec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800acee:	4614      	mov	r4, r2
 800acf0:	461a      	mov	r2, r3
 800acf2:	4b09      	ldr	r3, [pc, #36]	; (800ad18 <__assert_func+0x2c>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4605      	mov	r5, r0
 800acf8:	68d8      	ldr	r0, [r3, #12]
 800acfa:	b14c      	cbz	r4, 800ad10 <__assert_func+0x24>
 800acfc:	4b07      	ldr	r3, [pc, #28]	; (800ad1c <__assert_func+0x30>)
 800acfe:	9100      	str	r1, [sp, #0]
 800ad00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad04:	4906      	ldr	r1, [pc, #24]	; (800ad20 <__assert_func+0x34>)
 800ad06:	462b      	mov	r3, r5
 800ad08:	f000 f872 	bl	800adf0 <fiprintf>
 800ad0c:	f000 f882 	bl	800ae14 <abort>
 800ad10:	4b04      	ldr	r3, [pc, #16]	; (800ad24 <__assert_func+0x38>)
 800ad12:	461c      	mov	r4, r3
 800ad14:	e7f3      	b.n	800acfe <__assert_func+0x12>
 800ad16:	bf00      	nop
 800ad18:	20000068 	.word	0x20000068
 800ad1c:	0800b647 	.word	0x0800b647
 800ad20:	0800b654 	.word	0x0800b654
 800ad24:	0800b682 	.word	0x0800b682

0800ad28 <_calloc_r>:
 800ad28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad2a:	fba1 2402 	umull	r2, r4, r1, r2
 800ad2e:	b94c      	cbnz	r4, 800ad44 <_calloc_r+0x1c>
 800ad30:	4611      	mov	r1, r2
 800ad32:	9201      	str	r2, [sp, #4]
 800ad34:	f7fd fcb2 	bl	800869c <_malloc_r>
 800ad38:	9a01      	ldr	r2, [sp, #4]
 800ad3a:	4605      	mov	r5, r0
 800ad3c:	b930      	cbnz	r0, 800ad4c <_calloc_r+0x24>
 800ad3e:	4628      	mov	r0, r5
 800ad40:	b003      	add	sp, #12
 800ad42:	bd30      	pop	{r4, r5, pc}
 800ad44:	220c      	movs	r2, #12
 800ad46:	6002      	str	r2, [r0, #0]
 800ad48:	2500      	movs	r5, #0
 800ad4a:	e7f8      	b.n	800ad3e <_calloc_r+0x16>
 800ad4c:	4621      	mov	r1, r4
 800ad4e:	f7fe fabc 	bl	80092ca <memset>
 800ad52:	e7f4      	b.n	800ad3e <_calloc_r+0x16>

0800ad54 <__ascii_mbtowc>:
 800ad54:	b082      	sub	sp, #8
 800ad56:	b901      	cbnz	r1, 800ad5a <__ascii_mbtowc+0x6>
 800ad58:	a901      	add	r1, sp, #4
 800ad5a:	b142      	cbz	r2, 800ad6e <__ascii_mbtowc+0x1a>
 800ad5c:	b14b      	cbz	r3, 800ad72 <__ascii_mbtowc+0x1e>
 800ad5e:	7813      	ldrb	r3, [r2, #0]
 800ad60:	600b      	str	r3, [r1, #0]
 800ad62:	7812      	ldrb	r2, [r2, #0]
 800ad64:	1e10      	subs	r0, r2, #0
 800ad66:	bf18      	it	ne
 800ad68:	2001      	movne	r0, #1
 800ad6a:	b002      	add	sp, #8
 800ad6c:	4770      	bx	lr
 800ad6e:	4610      	mov	r0, r2
 800ad70:	e7fb      	b.n	800ad6a <__ascii_mbtowc+0x16>
 800ad72:	f06f 0001 	mvn.w	r0, #1
 800ad76:	e7f8      	b.n	800ad6a <__ascii_mbtowc+0x16>

0800ad78 <_realloc_r>:
 800ad78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad7c:	4680      	mov	r8, r0
 800ad7e:	4614      	mov	r4, r2
 800ad80:	460e      	mov	r6, r1
 800ad82:	b921      	cbnz	r1, 800ad8e <_realloc_r+0x16>
 800ad84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad88:	4611      	mov	r1, r2
 800ad8a:	f7fd bc87 	b.w	800869c <_malloc_r>
 800ad8e:	b92a      	cbnz	r2, 800ad9c <_realloc_r+0x24>
 800ad90:	f7ff f9c4 	bl	800a11c <_free_r>
 800ad94:	4625      	mov	r5, r4
 800ad96:	4628      	mov	r0, r5
 800ad98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad9c:	f000 f841 	bl	800ae22 <_malloc_usable_size_r>
 800ada0:	4284      	cmp	r4, r0
 800ada2:	4607      	mov	r7, r0
 800ada4:	d802      	bhi.n	800adac <_realloc_r+0x34>
 800ada6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adaa:	d812      	bhi.n	800add2 <_realloc_r+0x5a>
 800adac:	4621      	mov	r1, r4
 800adae:	4640      	mov	r0, r8
 800adb0:	f7fd fc74 	bl	800869c <_malloc_r>
 800adb4:	4605      	mov	r5, r0
 800adb6:	2800      	cmp	r0, #0
 800adb8:	d0ed      	beq.n	800ad96 <_realloc_r+0x1e>
 800adba:	42bc      	cmp	r4, r7
 800adbc:	4622      	mov	r2, r4
 800adbe:	4631      	mov	r1, r6
 800adc0:	bf28      	it	cs
 800adc2:	463a      	movcs	r2, r7
 800adc4:	f7fe fb1f 	bl	8009406 <memcpy>
 800adc8:	4631      	mov	r1, r6
 800adca:	4640      	mov	r0, r8
 800adcc:	f7ff f9a6 	bl	800a11c <_free_r>
 800add0:	e7e1      	b.n	800ad96 <_realloc_r+0x1e>
 800add2:	4635      	mov	r5, r6
 800add4:	e7df      	b.n	800ad96 <_realloc_r+0x1e>

0800add6 <__ascii_wctomb>:
 800add6:	b149      	cbz	r1, 800adec <__ascii_wctomb+0x16>
 800add8:	2aff      	cmp	r2, #255	; 0xff
 800adda:	bf85      	ittet	hi
 800addc:	238a      	movhi	r3, #138	; 0x8a
 800adde:	6003      	strhi	r3, [r0, #0]
 800ade0:	700a      	strbls	r2, [r1, #0]
 800ade2:	f04f 30ff 	movhi.w	r0, #4294967295
 800ade6:	bf98      	it	ls
 800ade8:	2001      	movls	r0, #1
 800adea:	4770      	bx	lr
 800adec:	4608      	mov	r0, r1
 800adee:	4770      	bx	lr

0800adf0 <fiprintf>:
 800adf0:	b40e      	push	{r1, r2, r3}
 800adf2:	b503      	push	{r0, r1, lr}
 800adf4:	4601      	mov	r1, r0
 800adf6:	ab03      	add	r3, sp, #12
 800adf8:	4805      	ldr	r0, [pc, #20]	; (800ae10 <fiprintf+0x20>)
 800adfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800adfe:	6800      	ldr	r0, [r0, #0]
 800ae00:	9301      	str	r3, [sp, #4]
 800ae02:	f000 f83f 	bl	800ae84 <_vfiprintf_r>
 800ae06:	b002      	add	sp, #8
 800ae08:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae0c:	b003      	add	sp, #12
 800ae0e:	4770      	bx	lr
 800ae10:	20000068 	.word	0x20000068

0800ae14 <abort>:
 800ae14:	b508      	push	{r3, lr}
 800ae16:	2006      	movs	r0, #6
 800ae18:	f000 fa0c 	bl	800b234 <raise>
 800ae1c:	2001      	movs	r0, #1
 800ae1e:	f7f8 fbad 	bl	800357c <_exit>

0800ae22 <_malloc_usable_size_r>:
 800ae22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae26:	1f18      	subs	r0, r3, #4
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	bfbc      	itt	lt
 800ae2c:	580b      	ldrlt	r3, [r1, r0]
 800ae2e:	18c0      	addlt	r0, r0, r3
 800ae30:	4770      	bx	lr

0800ae32 <__sfputc_r>:
 800ae32:	6893      	ldr	r3, [r2, #8]
 800ae34:	3b01      	subs	r3, #1
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	b410      	push	{r4}
 800ae3a:	6093      	str	r3, [r2, #8]
 800ae3c:	da08      	bge.n	800ae50 <__sfputc_r+0x1e>
 800ae3e:	6994      	ldr	r4, [r2, #24]
 800ae40:	42a3      	cmp	r3, r4
 800ae42:	db01      	blt.n	800ae48 <__sfputc_r+0x16>
 800ae44:	290a      	cmp	r1, #10
 800ae46:	d103      	bne.n	800ae50 <__sfputc_r+0x1e>
 800ae48:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae4c:	f000 b934 	b.w	800b0b8 <__swbuf_r>
 800ae50:	6813      	ldr	r3, [r2, #0]
 800ae52:	1c58      	adds	r0, r3, #1
 800ae54:	6010      	str	r0, [r2, #0]
 800ae56:	7019      	strb	r1, [r3, #0]
 800ae58:	4608      	mov	r0, r1
 800ae5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae5e:	4770      	bx	lr

0800ae60 <__sfputs_r>:
 800ae60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae62:	4606      	mov	r6, r0
 800ae64:	460f      	mov	r7, r1
 800ae66:	4614      	mov	r4, r2
 800ae68:	18d5      	adds	r5, r2, r3
 800ae6a:	42ac      	cmp	r4, r5
 800ae6c:	d101      	bne.n	800ae72 <__sfputs_r+0x12>
 800ae6e:	2000      	movs	r0, #0
 800ae70:	e007      	b.n	800ae82 <__sfputs_r+0x22>
 800ae72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae76:	463a      	mov	r2, r7
 800ae78:	4630      	mov	r0, r6
 800ae7a:	f7ff ffda 	bl	800ae32 <__sfputc_r>
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	d1f3      	bne.n	800ae6a <__sfputs_r+0xa>
 800ae82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae84 <_vfiprintf_r>:
 800ae84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae88:	460d      	mov	r5, r1
 800ae8a:	b09d      	sub	sp, #116	; 0x74
 800ae8c:	4614      	mov	r4, r2
 800ae8e:	4698      	mov	r8, r3
 800ae90:	4606      	mov	r6, r0
 800ae92:	b118      	cbz	r0, 800ae9c <_vfiprintf_r+0x18>
 800ae94:	6a03      	ldr	r3, [r0, #32]
 800ae96:	b90b      	cbnz	r3, 800ae9c <_vfiprintf_r+0x18>
 800ae98:	f7fe f97e 	bl	8009198 <__sinit>
 800ae9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae9e:	07d9      	lsls	r1, r3, #31
 800aea0:	d405      	bmi.n	800aeae <_vfiprintf_r+0x2a>
 800aea2:	89ab      	ldrh	r3, [r5, #12]
 800aea4:	059a      	lsls	r2, r3, #22
 800aea6:	d402      	bmi.n	800aeae <_vfiprintf_r+0x2a>
 800aea8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeaa:	f7fe faaa 	bl	8009402 <__retarget_lock_acquire_recursive>
 800aeae:	89ab      	ldrh	r3, [r5, #12]
 800aeb0:	071b      	lsls	r3, r3, #28
 800aeb2:	d501      	bpl.n	800aeb8 <_vfiprintf_r+0x34>
 800aeb4:	692b      	ldr	r3, [r5, #16]
 800aeb6:	b99b      	cbnz	r3, 800aee0 <_vfiprintf_r+0x5c>
 800aeb8:	4629      	mov	r1, r5
 800aeba:	4630      	mov	r0, r6
 800aebc:	f000 f93a 	bl	800b134 <__swsetup_r>
 800aec0:	b170      	cbz	r0, 800aee0 <_vfiprintf_r+0x5c>
 800aec2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aec4:	07dc      	lsls	r4, r3, #31
 800aec6:	d504      	bpl.n	800aed2 <_vfiprintf_r+0x4e>
 800aec8:	f04f 30ff 	mov.w	r0, #4294967295
 800aecc:	b01d      	add	sp, #116	; 0x74
 800aece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aed2:	89ab      	ldrh	r3, [r5, #12]
 800aed4:	0598      	lsls	r0, r3, #22
 800aed6:	d4f7      	bmi.n	800aec8 <_vfiprintf_r+0x44>
 800aed8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeda:	f7fe fa93 	bl	8009404 <__retarget_lock_release_recursive>
 800aede:	e7f3      	b.n	800aec8 <_vfiprintf_r+0x44>
 800aee0:	2300      	movs	r3, #0
 800aee2:	9309      	str	r3, [sp, #36]	; 0x24
 800aee4:	2320      	movs	r3, #32
 800aee6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aeea:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeee:	2330      	movs	r3, #48	; 0x30
 800aef0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b0a4 <_vfiprintf_r+0x220>
 800aef4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aef8:	f04f 0901 	mov.w	r9, #1
 800aefc:	4623      	mov	r3, r4
 800aefe:	469a      	mov	sl, r3
 800af00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af04:	b10a      	cbz	r2, 800af0a <_vfiprintf_r+0x86>
 800af06:	2a25      	cmp	r2, #37	; 0x25
 800af08:	d1f9      	bne.n	800aefe <_vfiprintf_r+0x7a>
 800af0a:	ebba 0b04 	subs.w	fp, sl, r4
 800af0e:	d00b      	beq.n	800af28 <_vfiprintf_r+0xa4>
 800af10:	465b      	mov	r3, fp
 800af12:	4622      	mov	r2, r4
 800af14:	4629      	mov	r1, r5
 800af16:	4630      	mov	r0, r6
 800af18:	f7ff ffa2 	bl	800ae60 <__sfputs_r>
 800af1c:	3001      	adds	r0, #1
 800af1e:	f000 80a9 	beq.w	800b074 <_vfiprintf_r+0x1f0>
 800af22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af24:	445a      	add	r2, fp
 800af26:	9209      	str	r2, [sp, #36]	; 0x24
 800af28:	f89a 3000 	ldrb.w	r3, [sl]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	f000 80a1 	beq.w	800b074 <_vfiprintf_r+0x1f0>
 800af32:	2300      	movs	r3, #0
 800af34:	f04f 32ff 	mov.w	r2, #4294967295
 800af38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af3c:	f10a 0a01 	add.w	sl, sl, #1
 800af40:	9304      	str	r3, [sp, #16]
 800af42:	9307      	str	r3, [sp, #28]
 800af44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af48:	931a      	str	r3, [sp, #104]	; 0x68
 800af4a:	4654      	mov	r4, sl
 800af4c:	2205      	movs	r2, #5
 800af4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af52:	4854      	ldr	r0, [pc, #336]	; (800b0a4 <_vfiprintf_r+0x220>)
 800af54:	f7f5 f944 	bl	80001e0 <memchr>
 800af58:	9a04      	ldr	r2, [sp, #16]
 800af5a:	b9d8      	cbnz	r0, 800af94 <_vfiprintf_r+0x110>
 800af5c:	06d1      	lsls	r1, r2, #27
 800af5e:	bf44      	itt	mi
 800af60:	2320      	movmi	r3, #32
 800af62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af66:	0713      	lsls	r3, r2, #28
 800af68:	bf44      	itt	mi
 800af6a:	232b      	movmi	r3, #43	; 0x2b
 800af6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af70:	f89a 3000 	ldrb.w	r3, [sl]
 800af74:	2b2a      	cmp	r3, #42	; 0x2a
 800af76:	d015      	beq.n	800afa4 <_vfiprintf_r+0x120>
 800af78:	9a07      	ldr	r2, [sp, #28]
 800af7a:	4654      	mov	r4, sl
 800af7c:	2000      	movs	r0, #0
 800af7e:	f04f 0c0a 	mov.w	ip, #10
 800af82:	4621      	mov	r1, r4
 800af84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af88:	3b30      	subs	r3, #48	; 0x30
 800af8a:	2b09      	cmp	r3, #9
 800af8c:	d94d      	bls.n	800b02a <_vfiprintf_r+0x1a6>
 800af8e:	b1b0      	cbz	r0, 800afbe <_vfiprintf_r+0x13a>
 800af90:	9207      	str	r2, [sp, #28]
 800af92:	e014      	b.n	800afbe <_vfiprintf_r+0x13a>
 800af94:	eba0 0308 	sub.w	r3, r0, r8
 800af98:	fa09 f303 	lsl.w	r3, r9, r3
 800af9c:	4313      	orrs	r3, r2
 800af9e:	9304      	str	r3, [sp, #16]
 800afa0:	46a2      	mov	sl, r4
 800afa2:	e7d2      	b.n	800af4a <_vfiprintf_r+0xc6>
 800afa4:	9b03      	ldr	r3, [sp, #12]
 800afa6:	1d19      	adds	r1, r3, #4
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	9103      	str	r1, [sp, #12]
 800afac:	2b00      	cmp	r3, #0
 800afae:	bfbb      	ittet	lt
 800afb0:	425b      	neglt	r3, r3
 800afb2:	f042 0202 	orrlt.w	r2, r2, #2
 800afb6:	9307      	strge	r3, [sp, #28]
 800afb8:	9307      	strlt	r3, [sp, #28]
 800afba:	bfb8      	it	lt
 800afbc:	9204      	strlt	r2, [sp, #16]
 800afbe:	7823      	ldrb	r3, [r4, #0]
 800afc0:	2b2e      	cmp	r3, #46	; 0x2e
 800afc2:	d10c      	bne.n	800afde <_vfiprintf_r+0x15a>
 800afc4:	7863      	ldrb	r3, [r4, #1]
 800afc6:	2b2a      	cmp	r3, #42	; 0x2a
 800afc8:	d134      	bne.n	800b034 <_vfiprintf_r+0x1b0>
 800afca:	9b03      	ldr	r3, [sp, #12]
 800afcc:	1d1a      	adds	r2, r3, #4
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	9203      	str	r2, [sp, #12]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	bfb8      	it	lt
 800afd6:	f04f 33ff 	movlt.w	r3, #4294967295
 800afda:	3402      	adds	r4, #2
 800afdc:	9305      	str	r3, [sp, #20]
 800afde:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b0b4 <_vfiprintf_r+0x230>
 800afe2:	7821      	ldrb	r1, [r4, #0]
 800afe4:	2203      	movs	r2, #3
 800afe6:	4650      	mov	r0, sl
 800afe8:	f7f5 f8fa 	bl	80001e0 <memchr>
 800afec:	b138      	cbz	r0, 800affe <_vfiprintf_r+0x17a>
 800afee:	9b04      	ldr	r3, [sp, #16]
 800aff0:	eba0 000a 	sub.w	r0, r0, sl
 800aff4:	2240      	movs	r2, #64	; 0x40
 800aff6:	4082      	lsls	r2, r0
 800aff8:	4313      	orrs	r3, r2
 800affa:	3401      	adds	r4, #1
 800affc:	9304      	str	r3, [sp, #16]
 800affe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b002:	4829      	ldr	r0, [pc, #164]	; (800b0a8 <_vfiprintf_r+0x224>)
 800b004:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b008:	2206      	movs	r2, #6
 800b00a:	f7f5 f8e9 	bl	80001e0 <memchr>
 800b00e:	2800      	cmp	r0, #0
 800b010:	d03f      	beq.n	800b092 <_vfiprintf_r+0x20e>
 800b012:	4b26      	ldr	r3, [pc, #152]	; (800b0ac <_vfiprintf_r+0x228>)
 800b014:	bb1b      	cbnz	r3, 800b05e <_vfiprintf_r+0x1da>
 800b016:	9b03      	ldr	r3, [sp, #12]
 800b018:	3307      	adds	r3, #7
 800b01a:	f023 0307 	bic.w	r3, r3, #7
 800b01e:	3308      	adds	r3, #8
 800b020:	9303      	str	r3, [sp, #12]
 800b022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b024:	443b      	add	r3, r7
 800b026:	9309      	str	r3, [sp, #36]	; 0x24
 800b028:	e768      	b.n	800aefc <_vfiprintf_r+0x78>
 800b02a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b02e:	460c      	mov	r4, r1
 800b030:	2001      	movs	r0, #1
 800b032:	e7a6      	b.n	800af82 <_vfiprintf_r+0xfe>
 800b034:	2300      	movs	r3, #0
 800b036:	3401      	adds	r4, #1
 800b038:	9305      	str	r3, [sp, #20]
 800b03a:	4619      	mov	r1, r3
 800b03c:	f04f 0c0a 	mov.w	ip, #10
 800b040:	4620      	mov	r0, r4
 800b042:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b046:	3a30      	subs	r2, #48	; 0x30
 800b048:	2a09      	cmp	r2, #9
 800b04a:	d903      	bls.n	800b054 <_vfiprintf_r+0x1d0>
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d0c6      	beq.n	800afde <_vfiprintf_r+0x15a>
 800b050:	9105      	str	r1, [sp, #20]
 800b052:	e7c4      	b.n	800afde <_vfiprintf_r+0x15a>
 800b054:	fb0c 2101 	mla	r1, ip, r1, r2
 800b058:	4604      	mov	r4, r0
 800b05a:	2301      	movs	r3, #1
 800b05c:	e7f0      	b.n	800b040 <_vfiprintf_r+0x1bc>
 800b05e:	ab03      	add	r3, sp, #12
 800b060:	9300      	str	r3, [sp, #0]
 800b062:	462a      	mov	r2, r5
 800b064:	4b12      	ldr	r3, [pc, #72]	; (800b0b0 <_vfiprintf_r+0x22c>)
 800b066:	a904      	add	r1, sp, #16
 800b068:	4630      	mov	r0, r6
 800b06a:	f7fd fc43 	bl	80088f4 <_printf_float>
 800b06e:	4607      	mov	r7, r0
 800b070:	1c78      	adds	r0, r7, #1
 800b072:	d1d6      	bne.n	800b022 <_vfiprintf_r+0x19e>
 800b074:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b076:	07d9      	lsls	r1, r3, #31
 800b078:	d405      	bmi.n	800b086 <_vfiprintf_r+0x202>
 800b07a:	89ab      	ldrh	r3, [r5, #12]
 800b07c:	059a      	lsls	r2, r3, #22
 800b07e:	d402      	bmi.n	800b086 <_vfiprintf_r+0x202>
 800b080:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b082:	f7fe f9bf 	bl	8009404 <__retarget_lock_release_recursive>
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	065b      	lsls	r3, r3, #25
 800b08a:	f53f af1d 	bmi.w	800aec8 <_vfiprintf_r+0x44>
 800b08e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b090:	e71c      	b.n	800aecc <_vfiprintf_r+0x48>
 800b092:	ab03      	add	r3, sp, #12
 800b094:	9300      	str	r3, [sp, #0]
 800b096:	462a      	mov	r2, r5
 800b098:	4b05      	ldr	r3, [pc, #20]	; (800b0b0 <_vfiprintf_r+0x22c>)
 800b09a:	a904      	add	r1, sp, #16
 800b09c:	4630      	mov	r0, r6
 800b09e:	f7fd fecd 	bl	8008e3c <_printf_i>
 800b0a2:	e7e4      	b.n	800b06e <_vfiprintf_r+0x1ea>
 800b0a4:	0800b62c 	.word	0x0800b62c
 800b0a8:	0800b636 	.word	0x0800b636
 800b0ac:	080088f5 	.word	0x080088f5
 800b0b0:	0800ae61 	.word	0x0800ae61
 800b0b4:	0800b632 	.word	0x0800b632

0800b0b8 <__swbuf_r>:
 800b0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ba:	460e      	mov	r6, r1
 800b0bc:	4614      	mov	r4, r2
 800b0be:	4605      	mov	r5, r0
 800b0c0:	b118      	cbz	r0, 800b0ca <__swbuf_r+0x12>
 800b0c2:	6a03      	ldr	r3, [r0, #32]
 800b0c4:	b90b      	cbnz	r3, 800b0ca <__swbuf_r+0x12>
 800b0c6:	f7fe f867 	bl	8009198 <__sinit>
 800b0ca:	69a3      	ldr	r3, [r4, #24]
 800b0cc:	60a3      	str	r3, [r4, #8]
 800b0ce:	89a3      	ldrh	r3, [r4, #12]
 800b0d0:	071a      	lsls	r2, r3, #28
 800b0d2:	d525      	bpl.n	800b120 <__swbuf_r+0x68>
 800b0d4:	6923      	ldr	r3, [r4, #16]
 800b0d6:	b31b      	cbz	r3, 800b120 <__swbuf_r+0x68>
 800b0d8:	6823      	ldr	r3, [r4, #0]
 800b0da:	6922      	ldr	r2, [r4, #16]
 800b0dc:	1a98      	subs	r0, r3, r2
 800b0de:	6963      	ldr	r3, [r4, #20]
 800b0e0:	b2f6      	uxtb	r6, r6
 800b0e2:	4283      	cmp	r3, r0
 800b0e4:	4637      	mov	r7, r6
 800b0e6:	dc04      	bgt.n	800b0f2 <__swbuf_r+0x3a>
 800b0e8:	4621      	mov	r1, r4
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	f7ff fdbc 	bl	800ac68 <_fflush_r>
 800b0f0:	b9e0      	cbnz	r0, 800b12c <__swbuf_r+0x74>
 800b0f2:	68a3      	ldr	r3, [r4, #8]
 800b0f4:	3b01      	subs	r3, #1
 800b0f6:	60a3      	str	r3, [r4, #8]
 800b0f8:	6823      	ldr	r3, [r4, #0]
 800b0fa:	1c5a      	adds	r2, r3, #1
 800b0fc:	6022      	str	r2, [r4, #0]
 800b0fe:	701e      	strb	r6, [r3, #0]
 800b100:	6962      	ldr	r2, [r4, #20]
 800b102:	1c43      	adds	r3, r0, #1
 800b104:	429a      	cmp	r2, r3
 800b106:	d004      	beq.n	800b112 <__swbuf_r+0x5a>
 800b108:	89a3      	ldrh	r3, [r4, #12]
 800b10a:	07db      	lsls	r3, r3, #31
 800b10c:	d506      	bpl.n	800b11c <__swbuf_r+0x64>
 800b10e:	2e0a      	cmp	r6, #10
 800b110:	d104      	bne.n	800b11c <__swbuf_r+0x64>
 800b112:	4621      	mov	r1, r4
 800b114:	4628      	mov	r0, r5
 800b116:	f7ff fda7 	bl	800ac68 <_fflush_r>
 800b11a:	b938      	cbnz	r0, 800b12c <__swbuf_r+0x74>
 800b11c:	4638      	mov	r0, r7
 800b11e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b120:	4621      	mov	r1, r4
 800b122:	4628      	mov	r0, r5
 800b124:	f000 f806 	bl	800b134 <__swsetup_r>
 800b128:	2800      	cmp	r0, #0
 800b12a:	d0d5      	beq.n	800b0d8 <__swbuf_r+0x20>
 800b12c:	f04f 37ff 	mov.w	r7, #4294967295
 800b130:	e7f4      	b.n	800b11c <__swbuf_r+0x64>
	...

0800b134 <__swsetup_r>:
 800b134:	b538      	push	{r3, r4, r5, lr}
 800b136:	4b2a      	ldr	r3, [pc, #168]	; (800b1e0 <__swsetup_r+0xac>)
 800b138:	4605      	mov	r5, r0
 800b13a:	6818      	ldr	r0, [r3, #0]
 800b13c:	460c      	mov	r4, r1
 800b13e:	b118      	cbz	r0, 800b148 <__swsetup_r+0x14>
 800b140:	6a03      	ldr	r3, [r0, #32]
 800b142:	b90b      	cbnz	r3, 800b148 <__swsetup_r+0x14>
 800b144:	f7fe f828 	bl	8009198 <__sinit>
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b14e:	0718      	lsls	r0, r3, #28
 800b150:	d422      	bmi.n	800b198 <__swsetup_r+0x64>
 800b152:	06d9      	lsls	r1, r3, #27
 800b154:	d407      	bmi.n	800b166 <__swsetup_r+0x32>
 800b156:	2309      	movs	r3, #9
 800b158:	602b      	str	r3, [r5, #0]
 800b15a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b15e:	81a3      	strh	r3, [r4, #12]
 800b160:	f04f 30ff 	mov.w	r0, #4294967295
 800b164:	e034      	b.n	800b1d0 <__swsetup_r+0x9c>
 800b166:	0758      	lsls	r0, r3, #29
 800b168:	d512      	bpl.n	800b190 <__swsetup_r+0x5c>
 800b16a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b16c:	b141      	cbz	r1, 800b180 <__swsetup_r+0x4c>
 800b16e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b172:	4299      	cmp	r1, r3
 800b174:	d002      	beq.n	800b17c <__swsetup_r+0x48>
 800b176:	4628      	mov	r0, r5
 800b178:	f7fe ffd0 	bl	800a11c <_free_r>
 800b17c:	2300      	movs	r3, #0
 800b17e:	6363      	str	r3, [r4, #52]	; 0x34
 800b180:	89a3      	ldrh	r3, [r4, #12]
 800b182:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b186:	81a3      	strh	r3, [r4, #12]
 800b188:	2300      	movs	r3, #0
 800b18a:	6063      	str	r3, [r4, #4]
 800b18c:	6923      	ldr	r3, [r4, #16]
 800b18e:	6023      	str	r3, [r4, #0]
 800b190:	89a3      	ldrh	r3, [r4, #12]
 800b192:	f043 0308 	orr.w	r3, r3, #8
 800b196:	81a3      	strh	r3, [r4, #12]
 800b198:	6923      	ldr	r3, [r4, #16]
 800b19a:	b94b      	cbnz	r3, 800b1b0 <__swsetup_r+0x7c>
 800b19c:	89a3      	ldrh	r3, [r4, #12]
 800b19e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b1a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b1a6:	d003      	beq.n	800b1b0 <__swsetup_r+0x7c>
 800b1a8:	4621      	mov	r1, r4
 800b1aa:	4628      	mov	r0, r5
 800b1ac:	f000 f884 	bl	800b2b8 <__smakebuf_r>
 800b1b0:	89a0      	ldrh	r0, [r4, #12]
 800b1b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b1b6:	f010 0301 	ands.w	r3, r0, #1
 800b1ba:	d00a      	beq.n	800b1d2 <__swsetup_r+0x9e>
 800b1bc:	2300      	movs	r3, #0
 800b1be:	60a3      	str	r3, [r4, #8]
 800b1c0:	6963      	ldr	r3, [r4, #20]
 800b1c2:	425b      	negs	r3, r3
 800b1c4:	61a3      	str	r3, [r4, #24]
 800b1c6:	6923      	ldr	r3, [r4, #16]
 800b1c8:	b943      	cbnz	r3, 800b1dc <__swsetup_r+0xa8>
 800b1ca:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b1ce:	d1c4      	bne.n	800b15a <__swsetup_r+0x26>
 800b1d0:	bd38      	pop	{r3, r4, r5, pc}
 800b1d2:	0781      	lsls	r1, r0, #30
 800b1d4:	bf58      	it	pl
 800b1d6:	6963      	ldrpl	r3, [r4, #20]
 800b1d8:	60a3      	str	r3, [r4, #8]
 800b1da:	e7f4      	b.n	800b1c6 <__swsetup_r+0x92>
 800b1dc:	2000      	movs	r0, #0
 800b1de:	e7f7      	b.n	800b1d0 <__swsetup_r+0x9c>
 800b1e0:	20000068 	.word	0x20000068

0800b1e4 <_raise_r>:
 800b1e4:	291f      	cmp	r1, #31
 800b1e6:	b538      	push	{r3, r4, r5, lr}
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	460d      	mov	r5, r1
 800b1ec:	d904      	bls.n	800b1f8 <_raise_r+0x14>
 800b1ee:	2316      	movs	r3, #22
 800b1f0:	6003      	str	r3, [r0, #0]
 800b1f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1f6:	bd38      	pop	{r3, r4, r5, pc}
 800b1f8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b1fa:	b112      	cbz	r2, 800b202 <_raise_r+0x1e>
 800b1fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b200:	b94b      	cbnz	r3, 800b216 <_raise_r+0x32>
 800b202:	4620      	mov	r0, r4
 800b204:	f000 f830 	bl	800b268 <_getpid_r>
 800b208:	462a      	mov	r2, r5
 800b20a:	4601      	mov	r1, r0
 800b20c:	4620      	mov	r0, r4
 800b20e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b212:	f000 b817 	b.w	800b244 <_kill_r>
 800b216:	2b01      	cmp	r3, #1
 800b218:	d00a      	beq.n	800b230 <_raise_r+0x4c>
 800b21a:	1c59      	adds	r1, r3, #1
 800b21c:	d103      	bne.n	800b226 <_raise_r+0x42>
 800b21e:	2316      	movs	r3, #22
 800b220:	6003      	str	r3, [r0, #0]
 800b222:	2001      	movs	r0, #1
 800b224:	e7e7      	b.n	800b1f6 <_raise_r+0x12>
 800b226:	2400      	movs	r4, #0
 800b228:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b22c:	4628      	mov	r0, r5
 800b22e:	4798      	blx	r3
 800b230:	2000      	movs	r0, #0
 800b232:	e7e0      	b.n	800b1f6 <_raise_r+0x12>

0800b234 <raise>:
 800b234:	4b02      	ldr	r3, [pc, #8]	; (800b240 <raise+0xc>)
 800b236:	4601      	mov	r1, r0
 800b238:	6818      	ldr	r0, [r3, #0]
 800b23a:	f7ff bfd3 	b.w	800b1e4 <_raise_r>
 800b23e:	bf00      	nop
 800b240:	20000068 	.word	0x20000068

0800b244 <_kill_r>:
 800b244:	b538      	push	{r3, r4, r5, lr}
 800b246:	4d07      	ldr	r5, [pc, #28]	; (800b264 <_kill_r+0x20>)
 800b248:	2300      	movs	r3, #0
 800b24a:	4604      	mov	r4, r0
 800b24c:	4608      	mov	r0, r1
 800b24e:	4611      	mov	r1, r2
 800b250:	602b      	str	r3, [r5, #0]
 800b252:	f7f8 f983 	bl	800355c <_kill>
 800b256:	1c43      	adds	r3, r0, #1
 800b258:	d102      	bne.n	800b260 <_kill_r+0x1c>
 800b25a:	682b      	ldr	r3, [r5, #0]
 800b25c:	b103      	cbz	r3, 800b260 <_kill_r+0x1c>
 800b25e:	6023      	str	r3, [r4, #0]
 800b260:	bd38      	pop	{r3, r4, r5, pc}
 800b262:	bf00      	nop
 800b264:	200004f4 	.word	0x200004f4

0800b268 <_getpid_r>:
 800b268:	f7f8 b970 	b.w	800354c <_getpid>

0800b26c <__swhatbuf_r>:
 800b26c:	b570      	push	{r4, r5, r6, lr}
 800b26e:	460c      	mov	r4, r1
 800b270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b274:	2900      	cmp	r1, #0
 800b276:	b096      	sub	sp, #88	; 0x58
 800b278:	4615      	mov	r5, r2
 800b27a:	461e      	mov	r6, r3
 800b27c:	da0d      	bge.n	800b29a <__swhatbuf_r+0x2e>
 800b27e:	89a3      	ldrh	r3, [r4, #12]
 800b280:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b284:	f04f 0100 	mov.w	r1, #0
 800b288:	bf0c      	ite	eq
 800b28a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b28e:	2340      	movne	r3, #64	; 0x40
 800b290:	2000      	movs	r0, #0
 800b292:	6031      	str	r1, [r6, #0]
 800b294:	602b      	str	r3, [r5, #0]
 800b296:	b016      	add	sp, #88	; 0x58
 800b298:	bd70      	pop	{r4, r5, r6, pc}
 800b29a:	466a      	mov	r2, sp
 800b29c:	f000 f848 	bl	800b330 <_fstat_r>
 800b2a0:	2800      	cmp	r0, #0
 800b2a2:	dbec      	blt.n	800b27e <__swhatbuf_r+0x12>
 800b2a4:	9901      	ldr	r1, [sp, #4]
 800b2a6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b2aa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b2ae:	4259      	negs	r1, r3
 800b2b0:	4159      	adcs	r1, r3
 800b2b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2b6:	e7eb      	b.n	800b290 <__swhatbuf_r+0x24>

0800b2b8 <__smakebuf_r>:
 800b2b8:	898b      	ldrh	r3, [r1, #12]
 800b2ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b2bc:	079d      	lsls	r5, r3, #30
 800b2be:	4606      	mov	r6, r0
 800b2c0:	460c      	mov	r4, r1
 800b2c2:	d507      	bpl.n	800b2d4 <__smakebuf_r+0x1c>
 800b2c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b2c8:	6023      	str	r3, [r4, #0]
 800b2ca:	6123      	str	r3, [r4, #16]
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	6163      	str	r3, [r4, #20]
 800b2d0:	b002      	add	sp, #8
 800b2d2:	bd70      	pop	{r4, r5, r6, pc}
 800b2d4:	ab01      	add	r3, sp, #4
 800b2d6:	466a      	mov	r2, sp
 800b2d8:	f7ff ffc8 	bl	800b26c <__swhatbuf_r>
 800b2dc:	9900      	ldr	r1, [sp, #0]
 800b2de:	4605      	mov	r5, r0
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	f7fd f9db 	bl	800869c <_malloc_r>
 800b2e6:	b948      	cbnz	r0, 800b2fc <__smakebuf_r+0x44>
 800b2e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2ec:	059a      	lsls	r2, r3, #22
 800b2ee:	d4ef      	bmi.n	800b2d0 <__smakebuf_r+0x18>
 800b2f0:	f023 0303 	bic.w	r3, r3, #3
 800b2f4:	f043 0302 	orr.w	r3, r3, #2
 800b2f8:	81a3      	strh	r3, [r4, #12]
 800b2fa:	e7e3      	b.n	800b2c4 <__smakebuf_r+0xc>
 800b2fc:	89a3      	ldrh	r3, [r4, #12]
 800b2fe:	6020      	str	r0, [r4, #0]
 800b300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b304:	81a3      	strh	r3, [r4, #12]
 800b306:	9b00      	ldr	r3, [sp, #0]
 800b308:	6163      	str	r3, [r4, #20]
 800b30a:	9b01      	ldr	r3, [sp, #4]
 800b30c:	6120      	str	r0, [r4, #16]
 800b30e:	b15b      	cbz	r3, 800b328 <__smakebuf_r+0x70>
 800b310:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b314:	4630      	mov	r0, r6
 800b316:	f000 f81d 	bl	800b354 <_isatty_r>
 800b31a:	b128      	cbz	r0, 800b328 <__smakebuf_r+0x70>
 800b31c:	89a3      	ldrh	r3, [r4, #12]
 800b31e:	f023 0303 	bic.w	r3, r3, #3
 800b322:	f043 0301 	orr.w	r3, r3, #1
 800b326:	81a3      	strh	r3, [r4, #12]
 800b328:	89a3      	ldrh	r3, [r4, #12]
 800b32a:	431d      	orrs	r5, r3
 800b32c:	81a5      	strh	r5, [r4, #12]
 800b32e:	e7cf      	b.n	800b2d0 <__smakebuf_r+0x18>

0800b330 <_fstat_r>:
 800b330:	b538      	push	{r3, r4, r5, lr}
 800b332:	4d07      	ldr	r5, [pc, #28]	; (800b350 <_fstat_r+0x20>)
 800b334:	2300      	movs	r3, #0
 800b336:	4604      	mov	r4, r0
 800b338:	4608      	mov	r0, r1
 800b33a:	4611      	mov	r1, r2
 800b33c:	602b      	str	r3, [r5, #0]
 800b33e:	f7f8 f96c 	bl	800361a <_fstat>
 800b342:	1c43      	adds	r3, r0, #1
 800b344:	d102      	bne.n	800b34c <_fstat_r+0x1c>
 800b346:	682b      	ldr	r3, [r5, #0]
 800b348:	b103      	cbz	r3, 800b34c <_fstat_r+0x1c>
 800b34a:	6023      	str	r3, [r4, #0]
 800b34c:	bd38      	pop	{r3, r4, r5, pc}
 800b34e:	bf00      	nop
 800b350:	200004f4 	.word	0x200004f4

0800b354 <_isatty_r>:
 800b354:	b538      	push	{r3, r4, r5, lr}
 800b356:	4d06      	ldr	r5, [pc, #24]	; (800b370 <_isatty_r+0x1c>)
 800b358:	2300      	movs	r3, #0
 800b35a:	4604      	mov	r4, r0
 800b35c:	4608      	mov	r0, r1
 800b35e:	602b      	str	r3, [r5, #0]
 800b360:	f7f8 f96b 	bl	800363a <_isatty>
 800b364:	1c43      	adds	r3, r0, #1
 800b366:	d102      	bne.n	800b36e <_isatty_r+0x1a>
 800b368:	682b      	ldr	r3, [r5, #0]
 800b36a:	b103      	cbz	r3, 800b36e <_isatty_r+0x1a>
 800b36c:	6023      	str	r3, [r4, #0]
 800b36e:	bd38      	pop	{r3, r4, r5, pc}
 800b370:	200004f4 	.word	0x200004f4

0800b374 <_init>:
 800b374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b376:	bf00      	nop
 800b378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b37a:	bc08      	pop	{r3}
 800b37c:	469e      	mov	lr, r3
 800b37e:	4770      	bx	lr

0800b380 <_fini>:
 800b380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b382:	bf00      	nop
 800b384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b386:	bc08      	pop	{r3}
 800b388:	469e      	mov	lr, r3
 800b38a:	4770      	bx	lr
