Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\CPEN391\l2c-42-sava\Sorting_hardware\sort_hw.qsys --block-symbol-file --output-directory=D:\CPEN391\l2c-42-sava\Sorting_hardware\sort_hw --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Sorting_hardware/sort_hw.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding ram_data [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram_data
Progress: Adding ram_instr [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram_instr
Progress: Adding sort_0 [sort 1.0]
Progress: Parameterizing module sort_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sort_hw.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\CPEN391\l2c-42-sava\Sorting_hardware\sort_hw.qsys --synthesis=VERILOG --output-directory=D:\CPEN391\l2c-42-sava\Sorting_hardware\sort_hw\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Sorting_hardware/sort_hw.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding ram_data [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram_data
Progress: Adding ram_instr [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram_instr
Progress: Adding sort_0 [sort 1.0]
Progress: Parameterizing module sort_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sort_hw.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sort_hw: Generating sort_hw "sort_hw" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'sort_hw_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/intel/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartus/bin64/perl/lib -I D:/intel/quartus/sopc_builder/bin/europa -I D:/intel/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartus/sopc_builder/bin -I D:/intel/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intel/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sort_hw_jtag_uart_0 --dir=C:/Users/SYLVIA~1/AppData/Local/Temp/alt9449_366713530861114160.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/intel/quartus --verilog --config=C:/Users/SYLVIA~1/AppData/Local/Temp/alt9449_366713530861114160.dir/0003_jtag_uart_0_gen//sort_hw_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'sort_hw_jtag_uart_0'
Info: jtag_uart_0: "sort_hw" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "sort_hw" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: ram_data: Starting RTL generation for module 'sort_hw_ram_data'
Info: ram_data:   Generation command is [exec D:/intel/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartus/bin64/perl/lib -I D:/intel/quartus/sopc_builder/bin/europa -I D:/intel/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartus/sopc_builder/bin -I D:/intel/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intel/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sort_hw_ram_data --dir=C:/Users/SYLVIA~1/AppData/Local/Temp/alt9449_366713530861114160.dir/0004_ram_data_gen/ --quartus_dir=D:/intel/quartus --verilog --config=C:/Users/SYLVIA~1/AppData/Local/Temp/alt9449_366713530861114160.dir/0004_ram_data_gen//sort_hw_ram_data_component_configuration.pl  --do_build_sim=0  ]
Info: ram_data: Done RTL generation for module 'sort_hw_ram_data'
Info: ram_data: "sort_hw" instantiated altera_avalon_onchip_memory2 "ram_data"
Info: ram_instr: Starting RTL generation for module 'sort_hw_ram_instr'
Info: ram_instr:   Generation command is [exec D:/intel/quartus/bin64/perl/bin/perl.exe -I D:/intel/quartus/bin64/perl/lib -I D:/intel/quartus/sopc_builder/bin/europa -I D:/intel/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartus/sopc_builder/bin -I D:/intel/quartus/../ip/altera/sopc_builder_ip/common -I D:/intel/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intel/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sort_hw_ram_instr --dir=C:/Users/SYLVIA~1/AppData/Local/Temp/alt9449_366713530861114160.dir/0005_ram_instr_gen/ --quartus_dir=D:/intel/quartus --verilog --config=C:/Users/SYLVIA~1/AppData/Local/Temp/alt9449_366713530861114160.dir/0005_ram_instr_gen//sort_hw_ram_instr_component_configuration.pl  --do_build_sim=0  ]
Info: ram_instr: Done RTL generation for module 'sort_hw_ram_instr'
Info: ram_instr: "sort_hw" instantiated altera_avalon_onchip_memory2 "ram_instr"
Info: sort_0: "sort_hw" instantiated sort "sort_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sort_hw" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sort_hw" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sort_hw" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sort_hw_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/Intel/quartus/bin64//eperlcmd.exe -I D:/Intel/quartus/bin64//perl/lib -I D:/intel/quartus/sopc_builder/bin/europa -I D:/intel/quartus/sopc_builder/bin/perl_lib -I D:/intel/quartus/sopc_builder/bin -I D:/intel/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intel/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intel/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intel/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intel/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sort_hw_nios2_gen2_0_cpu --dir=C:/Users/SYLVIA~1/AppData/Local/Temp/alt9449_366713530861114160.dir/0009_cpu_gen/ --quartus_bindir=D:/Intel/quartus/bin64/ --verilog --config=C:/Users/SYLVIA~1/AppData/Local/Temp/alt9449_366713530861114160.dir/0009_cpu_gen//sort_hw_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.01 23:44:59 (*) Starting Nios II generation
Info: cpu: # 2023.04.01 23:44:59 (*)   Checking for plaintext license.
Info: cpu: # 2023.04.01 23:44:59 (*)   Couldn't query license setup in Quartus directory D:/Intel/quartus/bin64/
Info: cpu: # 2023.04.01 23:44:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.04.01 23:44:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.04.01 23:44:59 (*)   Plaintext license not found.
Info: cpu: # 2023.04.01 23:44:59 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.04.01 23:44:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.01 23:44:59 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.01 23:45:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.01 23:45:00 (*)   Creating plain-text RTL
Info: cpu: # 2023.04.01 23:45:00 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sort_hw_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sort_0_avalon_master_1_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "sort_0_avalon_master_1_translator"
Info: ram_data_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_data_s1_translator"
Info: sort_0_avalon_master_1_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "sort_0_avalon_master_1_agent"
Info: ram_data_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_data_s1_agent"
Info: ram_data_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ram_data_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/CPEN391/l2c-42-sava/Sorting_hardware/sort_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/CPEN391/l2c-42-sava/Sorting_hardware/sort_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/CPEN391/l2c-42-sava/Sorting_hardware/sort_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/CPEN391/l2c-42-sava/Sorting_hardware/sort_hw/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sort_hw: Done "sort_hw" with 31 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
