// Library - 16nm, Cell - 6T_SetRead, View - schematic
// LAST TIME SAVED: May 24 22:54:33 2015
// NETLIST TIME: May 25 20:35:19 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_SetRead  (\~R0 , \~R1 , Go, SM0[0], SM0[1], SM1[0], SM1[1]);

output  \~R0 , \~R1 ;

input  Go;

input [0:1]  SM1;
input [0:1]  SM0;


_ANALOG_BEGIN
M5 (\~R0  SM0[0] net18 cds_globals.\gnd! ) nfet w=40n l=16n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (\~R0  SM0[1] net18 cds_globals.\gnd! ) nfet w=40n l=16n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (net18 Go cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=40n l=16n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1 (\~R1  SM1[1] net18 cds_globals.\gnd! ) nfet w=40n l=16n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (\~R1  SM1[0] net18 cds_globals.\gnd! ) nfet w=40n l=16n nfin=1 nf=1 
    m=1
_ANALOG_END

endmodule
