ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_GPIO_EXTI_Callback
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_GPIO_EXTI_Callback:
  25              	.LVL0:
  26              	.LFB65:
  27              		.file 1 "Core/Src/checkpin.h"
   1:Core/Src/checkpin.h **** #include "tim.h"
   2:Core/Src/checkpin.h **** #include "gpio.h"
   3:Core/Src/checkpin.h **** #include "adc.h"
   4:Core/Src/checkpin.h **** uint16_t ADC_value;
   5:Core/Src/checkpin.h **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
   6:Core/Src/checkpin.h **** {
  28              		.loc 1 6 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 6 1 is_stmt 0 view .LVU1
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40 0002 0446     		mov	r4, r0
   7:Core/Src/checkpin.h ****   if (GPIO_Pin == BUT_ADC_Pin)
  41              		.loc 1 7 3 is_stmt 1 view .LVU2
  42              		.loc 1 7 6 is_stmt 0 view .LVU3
  43 0004 0428     		cmp	r0, #4
  44 0006 05D0     		beq	.L8
  45              	.LVL1:
  46              	.L2:
   8:Core/Src/checkpin.h ****   {
   9:Core/Src/checkpin.h ****     ADC_value = HAL_ADC_GetValue(&hadc1);
  10:Core/Src/checkpin.h ****     //>4.1V
  11:Core/Src/checkpin.h ****     if (ADC_value > 3497) 
  12:Core/Src/checkpin.h ****     {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 2


  13:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
  14:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
  15:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
  16:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  17:Core/Src/checkpin.h ****     }
  18:Core/Src/checkpin.h ****     //3.7-4.1V  
  19:Core/Src/checkpin.h ****     if (ADC_value <= 3497 && ADC_value > 3156)    
  20:Core/Src/checkpin.h ****     {
  21:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
  22:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
  23:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
  24:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  25:Core/Src/checkpin.h ****     }
  26:Core/Src/checkpin.h ****     //3.3->3.7V
  27:Core/Src/checkpin.h ****     if (ADC_value <= 3156 && ADC_value > 2815)
  28:Core/Src/checkpin.h ****     {
  29:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
  30:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
  31:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
  32:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  33:Core/Src/checkpin.h ****     }
  34:Core/Src/checkpin.h ****     //0->3.3V
  35:Core/Src/checkpin.h ****     if (ADC_value <= 2815)
  36:Core/Src/checkpin.h ****     {
  37:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
  38:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
  39:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
  40:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  41:Core/Src/checkpin.h ****     }
  42:Core/Src/checkpin.h ****   }
  43:Core/Src/checkpin.h ****   if (GPIO_Pin == BUT_SOS_Pin)
  47              		.loc 1 43 3 is_stmt 1 view .LVU4
  48              		.loc 1 43 6 is_stmt 0 view .LVU5
  49 0008 022C     		cmp	r4, #2
  50 000a 7AD0     		beq	.L9
  51              	.L6:
  44:Core/Src/checkpin.h ****   {
  45:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
  46:Core/Src/checkpin.h ****     HAL_Delay(1000);
  47:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
  48:Core/Src/checkpin.h ****   }
  49:Core/Src/checkpin.h ****   HAL_TIM_Base_Start_IT(&htim2);
  52              		.loc 1 49 3 is_stmt 1 view .LVU6
  53 000c 4648     		ldr	r0, .L13
  54 000e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
  55              	.LVL2:
  50:Core/Src/checkpin.h **** }
  56              		.loc 1 50 1 is_stmt 0 view .LVU7
  57 0012 38BD     		pop	{r3, r4, r5, pc}
  58              	.LVL3:
  59              	.L8:
   9:Core/Src/checkpin.h ****     //>4.1V
  60              		.loc 1 9 5 is_stmt 1 view .LVU8
   9:Core/Src/checkpin.h ****     //>4.1V
  61              		.loc 1 9 17 is_stmt 0 view .LVU9
  62 0014 4548     		ldr	r0, .L13+4
  63              	.LVL4:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 3


   9:Core/Src/checkpin.h ****     //>4.1V
  64              		.loc 1 9 17 view .LVU10
  65 0016 FFF7FEFF 		bl	HAL_ADC_GetValue
  66              	.LVL5:
   9:Core/Src/checkpin.h ****     //>4.1V
  67              		.loc 1 9 15 view .LVU11
  68 001a 80B2     		uxth	r0, r0
  69 001c 444B     		ldr	r3, .L13+8
  70 001e 1880     		strh	r0, [r3]	@ movhi
  11:Core/Src/checkpin.h ****     {
  71              		.loc 1 11 5 is_stmt 1 view .LVU12
  11:Core/Src/checkpin.h ****     {
  72              		.loc 1 11 8 is_stmt 0 view .LVU13
  73 0020 40F6A953 		movw	r3, #3497
  74 0024 9842     		cmp	r0, r3
  75 0026 2AD8     		bhi	.L10
  76              	.L3:
  19:Core/Src/checkpin.h ****     {
  77              		.loc 1 19 5 is_stmt 1 view .LVU14
  19:Core/Src/checkpin.h ****     {
  78              		.loc 1 19 27 is_stmt 0 view .LVU15
  79 0028 414B     		ldr	r3, .L13+8
  80 002a 1B88     		ldrh	r3, [r3]
  81 002c A3F65543 		subw	r3, r3, #3157
  82 0030 9BB2     		uxth	r3, r3
  19:Core/Src/checkpin.h ****     {
  83              		.loc 1 19 8 view .LVU16
  84 0032 B3F5AA7F 		cmp	r3, #340
  85 0036 38D9     		bls	.L11
  86              	.L4:
  27:Core/Src/checkpin.h ****     {
  87              		.loc 1 27 5 is_stmt 1 view .LVU17
  27:Core/Src/checkpin.h ****     {
  88              		.loc 1 27 27 is_stmt 0 view .LVU18
  89 0038 3D4B     		ldr	r3, .L13+8
  90 003a 1B88     		ldrh	r3, [r3]
  91 003c A3F53063 		sub	r3, r3, #2816
  92 0040 9BB2     		uxth	r3, r3
  27:Core/Src/checkpin.h ****     {
  93              		.loc 1 27 8 view .LVU19
  94 0042 B3F5AA7F 		cmp	r3, #340
  95 0046 46D9     		bls	.L12
  96              	.L5:
  35:Core/Src/checkpin.h ****     {
  97              		.loc 1 35 5 is_stmt 1 view .LVU20
  35:Core/Src/checkpin.h ****     {
  98              		.loc 1 35 19 is_stmt 0 view .LVU21
  99 0048 394B     		ldr	r3, .L13+8
 100 004a 1B88     		ldrh	r3, [r3]
  35:Core/Src/checkpin.h ****     {
 101              		.loc 1 35 8 view .LVU22
 102 004c B3F5306F 		cmp	r3, #2816
 103 0050 DAD2     		bcs	.L2
  37:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 104              		.loc 1 37 7 is_stmt 1 view .LVU23
 105 0052 384D     		ldr	r5, .L13+12
 106 0054 0122     		movs	r2, #1
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 4


 107 0056 1021     		movs	r1, #16
 108 0058 2846     		mov	r0, r5
 109 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL6:
  38:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 111              		.loc 1 38 7 view .LVU24
 112 005e 0122     		movs	r2, #1
 113 0060 2021     		movs	r1, #32
 114 0062 2846     		mov	r0, r5
 115 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL7:
  39:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 117              		.loc 1 39 7 view .LVU25
 118 0068 0122     		movs	r2, #1
 119 006a 4021     		movs	r1, #64
 120 006c 2846     		mov	r0, r5
 121 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 122              	.LVL8:
  40:Core/Src/checkpin.h ****     }
 123              		.loc 1 40 7 view .LVU26
 124 0072 0022     		movs	r2, #0
 125 0074 8021     		movs	r1, #128
 126 0076 2846     		mov	r0, r5
 127 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 128              	.LVL9:
 129 007c C4E7     		b	.L2
 130              	.L10:
  13:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 131              		.loc 1 13 7 view .LVU27
 132 007e 2D4D     		ldr	r5, .L13+12
 133 0080 0022     		movs	r2, #0
 134 0082 1021     		movs	r1, #16
 135 0084 2846     		mov	r0, r5
 136 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 137              	.LVL10:
  14:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 138              		.loc 1 14 7 view .LVU28
 139 008a 0022     		movs	r2, #0
 140 008c 2021     		movs	r1, #32
 141 008e 2846     		mov	r0, r5
 142 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 143              	.LVL11:
  15:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 144              		.loc 1 15 7 view .LVU29
 145 0094 0022     		movs	r2, #0
 146 0096 4021     		movs	r1, #64
 147 0098 2846     		mov	r0, r5
 148 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 149              	.LVL12:
  16:Core/Src/checkpin.h ****     }
 150              		.loc 1 16 7 view .LVU30
 151 009e 0022     		movs	r2, #0
 152 00a0 8021     		movs	r1, #128
 153 00a2 2846     		mov	r0, r5
 154 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL13:
 156 00a8 BEE7     		b	.L3
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 5


 157              	.L11:
  21:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 158              		.loc 1 21 7 view .LVU31
 159 00aa 224D     		ldr	r5, .L13+12
 160 00ac 0122     		movs	r2, #1
 161 00ae 1021     		movs	r1, #16
 162 00b0 2846     		mov	r0, r5
 163 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL14:
  22:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 165              		.loc 1 22 7 view .LVU32
 166 00b6 0022     		movs	r2, #0
 167 00b8 2021     		movs	r1, #32
 168 00ba 2846     		mov	r0, r5
 169 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 170              	.LVL15:
  23:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 171              		.loc 1 23 7 view .LVU33
 172 00c0 0022     		movs	r2, #0
 173 00c2 4021     		movs	r1, #64
 174 00c4 2846     		mov	r0, r5
 175 00c6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 176              	.LVL16:
  24:Core/Src/checkpin.h ****     }
 177              		.loc 1 24 7 view .LVU34
 178 00ca 0022     		movs	r2, #0
 179 00cc 8021     		movs	r1, #128
 180 00ce 2846     		mov	r0, r5
 181 00d0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 182              	.LVL17:
 183 00d4 B0E7     		b	.L4
 184              	.L12:
  29:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 185              		.loc 1 29 7 view .LVU35
 186 00d6 174D     		ldr	r5, .L13+12
 187 00d8 0122     		movs	r2, #1
 188 00da 1021     		movs	r1, #16
 189 00dc 2846     		mov	r0, r5
 190 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 191              	.LVL18:
  30:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 192              		.loc 1 30 7 view .LVU36
 193 00e2 0122     		movs	r2, #1
 194 00e4 2021     		movs	r1, #32
 195 00e6 2846     		mov	r0, r5
 196 00e8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 197              	.LVL19:
  31:Core/Src/checkpin.h ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 198              		.loc 1 31 7 view .LVU37
 199 00ec 0022     		movs	r2, #0
 200 00ee 4021     		movs	r1, #64
 201 00f0 2846     		mov	r0, r5
 202 00f2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 203              	.LVL20:
  32:Core/Src/checkpin.h ****     }
 204              		.loc 1 32 7 view .LVU38
 205 00f6 0022     		movs	r2, #0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 6


 206 00f8 8021     		movs	r1, #128
 207 00fa 2846     		mov	r0, r5
 208 00fc FFF7FEFF 		bl	HAL_GPIO_WritePin
 209              	.LVL21:
 210 0100 A2E7     		b	.L5
 211              	.L9:
  45:Core/Src/checkpin.h ****     HAL_Delay(1000);
 212              		.loc 1 45 5 view .LVU39
 213 0102 0C4C     		ldr	r4, .L13+12
 214 0104 0122     		movs	r2, #1
 215 0106 4FF40041 		mov	r1, #32768
 216 010a 2046     		mov	r0, r4
 217 010c FFF7FEFF 		bl	HAL_GPIO_WritePin
 218              	.LVL22:
  46:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 219              		.loc 1 46 5 view .LVU40
 220 0110 4FF47A70 		mov	r0, #1000
 221 0114 FFF7FEFF 		bl	HAL_Delay
 222              	.LVL23:
  47:Core/Src/checkpin.h ****   }
 223              		.loc 1 47 5 view .LVU41
 224 0118 0022     		movs	r2, #0
 225 011a 4FF40041 		mov	r1, #32768
 226 011e 2046     		mov	r0, r4
 227 0120 FFF7FEFF 		bl	HAL_GPIO_WritePin
 228              	.LVL24:
 229 0124 72E7     		b	.L6
 230              	.L14:
 231 0126 00BF     		.align	2
 232              	.L13:
 233 0128 00000000 		.word	htim2
 234 012c 00000000 		.word	hadc1
 235 0130 00000000 		.word	.LANCHOR0
 236 0134 000C0140 		.word	1073810432
 237              		.cfi_endproc
 238              	.LFE65:
 240              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 241              		.align	1
 242              		.global	HAL_TIM_PeriodElapsedCallback
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	HAL_TIM_PeriodElapsedCallback:
 248              	.LVL25:
 249              	.LFB66:
  51:Core/Src/checkpin.h **** 
  52:Core/Src/checkpin.h **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
  53:Core/Src/checkpin.h **** {
 250              		.loc 1 53 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		.loc 1 53 1 is_stmt 0 view .LVU43
 255 0000 10B5     		push	{r4, lr}
 256              	.LCFI1:
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 4, -8
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 7


 259              		.cfi_offset 14, -4
  54:Core/Src/checkpin.h ****   if(htim->Instance == htim2.Instance)
 260              		.loc 1 54 3 is_stmt 1 view .LVU44
 261              		.loc 1 54 10 is_stmt 0 view .LVU45
 262 0002 0268     		ldr	r2, [r0]
 263              		.loc 1 54 29 view .LVU46
 264 0004 0E4B     		ldr	r3, .L19
 265 0006 1B68     		ldr	r3, [r3]
 266              		.loc 1 54 5 view .LVU47
 267 0008 9A42     		cmp	r2, r3
 268 000a 03D0     		beq	.L18
 269              	.LVL26:
 270              	.L16:
  55:Core/Src/checkpin.h ****   {
  56:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
  57:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
  58:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
  59:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
  60:Core/Src/checkpin.h ****   }
  61:Core/Src/checkpin.h ****   HAL_TIM_Base_Stop_IT(&htim2);
 271              		.loc 1 61 3 is_stmt 1 view .LVU48
 272 000c 0C48     		ldr	r0, .L19
 273 000e FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 274              	.LVL27:
  62:Core/Src/checkpin.h **** }...
 275              		.loc 1 62 1 is_stmt 0 view .LVU49
 276 0012 10BD     		pop	{r4, pc}
 277              	.LVL28:
 278              	.L18:
  56:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 279              		.loc 1 56 5 is_stmt 1 view .LVU50
 280 0014 0B4C     		ldr	r4, .L19+4
 281 0016 0122     		movs	r2, #1
 282 0018 1021     		movs	r1, #16
 283 001a 2046     		mov	r0, r4
 284              	.LVL29:
  56:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 285              		.loc 1 56 5 is_stmt 0 view .LVU51
 286 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 287              	.LVL30:
  57:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 288              		.loc 1 57 5 is_stmt 1 view .LVU52
 289 0020 0122     		movs	r2, #1
 290 0022 2021     		movs	r1, #32
 291 0024 2046     		mov	r0, r4
 292 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 293              	.LVL31:
  58:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 294              		.loc 1 58 5 view .LVU53
 295 002a 0122     		movs	r2, #1
 296 002c 4021     		movs	r1, #64
 297 002e 2046     		mov	r0, r4
 298 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 299              	.LVL32:
  59:Core/Src/checkpin.h ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 300              		.loc 1 59 5 view .LVU54
 301 0034 0122     		movs	r2, #1
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 8


 302 0036 8021     		movs	r1, #128
 303 0038 2046     		mov	r0, r4
 304 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 305              	.LVL33:
 306 003e E5E7     		b	.L16
 307              	.L20:
 308              		.align	2
 309              	.L19:
 310 0040 00000000 		.word	htim2
 311 0044 000C0140 		.word	1073810432
 312              		.cfi_endproc
 313              	.LFE66:
 315              		.section	.text.Error_Handler,"ax",%progbits
 316              		.align	1
 317              		.global	Error_Handler
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 322              	Error_Handler:
 323              	.LFB69:
 324              		.file 2 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include "checkpin.h"
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 9


  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   MX_ADC1_Init();
  90:Core/Src/main.c ****   MX_TIM2_Init();
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c ****   HAL_ADC_Start(&hadc1);
  93:Core/Src/main.c ****   /* USER CODE END 2 */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 10


  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****     /* USER CODE END WHILE */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 102:Core/Src/main.c ****   }
 103:Core/Src/main.c ****   /* USER CODE END 3 */
 104:Core/Src/main.c **** }
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /**
 107:Core/Src/main.c ****   * @brief System Clock Configuration
 108:Core/Src/main.c ****   * @retval None
 109:Core/Src/main.c ****   */
 110:Core/Src/main.c **** void SystemClock_Config(void)
 111:Core/Src/main.c **** {
 112:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 113:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 114:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 117:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     Error_Handler();
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 132:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     Error_Handler();
 140:Core/Src/main.c ****   }
 141:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 142:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 143:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     Error_Handler();
 146:Core/Src/main.c ****   }
 147:Core/Src/main.c **** }
 148:Core/Src/main.c **** 
 149:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 150:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 11


 151:Core/Src/main.c **** /* USER CODE END 4 */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** /**
 154:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 155:Core/Src/main.c ****   * @retval None
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c **** void Error_Handler(void)
 158:Core/Src/main.c **** {
 325              		.loc 2 158 1 view -0
 326              		.cfi_startproc
 327              		@ Volatile: function does not return.
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 159:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 160:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 161:Core/Src/main.c ****   __disable_irq();
 331              		.loc 2 161 3 view .LVU56
 332              	.LBB4:
 333              	.LBI4:
 334              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 12


  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 13


  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 335              		.loc 3 140 27 view .LVU57
 336              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 337              		.loc 3 142 3 view .LVU58
 338              		.syntax unified
 339              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 340 0000 72B6     		cpsid i
 341              	@ 0 "" 2
 342              		.thumb
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 14


 343              		.syntax unified
 344              	.L22:
 345              	.LBE5:
 346              	.LBE4:
 162:Core/Src/main.c ****   while (1)
 347              		.loc 2 162 3 discriminator 1 view .LVU59
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****   }
 348              		.loc 2 164 3 discriminator 1 view .LVU60
 162:Core/Src/main.c ****   while (1)
 349              		.loc 2 162 9 discriminator 1 view .LVU61
 350 0002 FEE7     		b	.L22
 351              		.cfi_endproc
 352              	.LFE69:
 354              		.section	.text.SystemClock_Config,"ax",%progbits
 355              		.align	1
 356              		.global	SystemClock_Config
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	SystemClock_Config:
 362              	.LFB68:
 111:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 363              		.loc 2 111 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 80
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 00B5     		push	{lr}
 368              	.LCFI2:
 369              		.cfi_def_cfa_offset 4
 370              		.cfi_offset 14, -4
 371 0002 95B0     		sub	sp, sp, #84
 372              	.LCFI3:
 373              		.cfi_def_cfa_offset 88
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 374              		.loc 2 112 3 view .LVU63
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 375              		.loc 2 112 22 is_stmt 0 view .LVU64
 376 0004 2822     		movs	r2, #40
 377 0006 0021     		movs	r1, #0
 378 0008 0DEB0200 		add	r0, sp, r2
 379 000c FFF7FEFF 		bl	memset
 380              	.LVL34:
 113:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 381              		.loc 2 113 3 is_stmt 1 view .LVU65
 113:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 382              		.loc 2 113 22 is_stmt 0 view .LVU66
 383 0010 0023     		movs	r3, #0
 384 0012 0593     		str	r3, [sp, #20]
 385 0014 0693     		str	r3, [sp, #24]
 386 0016 0793     		str	r3, [sp, #28]
 387 0018 0893     		str	r3, [sp, #32]
 388 001a 0993     		str	r3, [sp, #36]
 114:Core/Src/main.c **** 
 389              		.loc 2 114 3 is_stmt 1 view .LVU67
 114:Core/Src/main.c **** 
 390              		.loc 2 114 28 is_stmt 0 view .LVU68
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 15


 391 001c 0193     		str	r3, [sp, #4]
 392 001e 0293     		str	r3, [sp, #8]
 393 0020 0393     		str	r3, [sp, #12]
 394 0022 0493     		str	r3, [sp, #16]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 395              		.loc 2 119 3 is_stmt 1 view .LVU69
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 396              		.loc 2 119 36 is_stmt 0 view .LVU70
 397 0024 0223     		movs	r3, #2
 398 0026 0A93     		str	r3, [sp, #40]
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 399              		.loc 2 120 3 is_stmt 1 view .LVU71
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 400              		.loc 2 120 30 is_stmt 0 view .LVU72
 401 0028 0123     		movs	r3, #1
 402 002a 0E93     		str	r3, [sp, #56]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 403              		.loc 2 121 3 is_stmt 1 view .LVU73
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 404              		.loc 2 121 41 is_stmt 0 view .LVU74
 405 002c 1023     		movs	r3, #16
 406 002e 0F93     		str	r3, [sp, #60]
 122:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 407              		.loc 2 122 3 is_stmt 1 view .LVU75
 123:Core/Src/main.c ****   {
 408              		.loc 2 123 3 view .LVU76
 123:Core/Src/main.c ****   {
 409              		.loc 2 123 7 is_stmt 0 view .LVU77
 410 0030 0AA8     		add	r0, sp, #40
 411 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 412              	.LVL35:
 123:Core/Src/main.c ****   {
 413              		.loc 2 123 6 view .LVU78
 414 0036 A8B9     		cbnz	r0, .L28
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 415              		.loc 2 130 3 is_stmt 1 view .LVU79
 130:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 416              		.loc 2 130 31 is_stmt 0 view .LVU80
 417 0038 0F23     		movs	r3, #15
 418 003a 0593     		str	r3, [sp, #20]
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 419              		.loc 2 132 3 is_stmt 1 view .LVU81
 132:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 420              		.loc 2 132 34 is_stmt 0 view .LVU82
 421 003c 0021     		movs	r1, #0
 422 003e 0691     		str	r1, [sp, #24]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 423              		.loc 2 133 3 is_stmt 1 view .LVU83
 133:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 424              		.loc 2 133 35 is_stmt 0 view .LVU84
 425 0040 0791     		str	r1, [sp, #28]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 426              		.loc 2 134 3 is_stmt 1 view .LVU85
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 427              		.loc 2 134 36 is_stmt 0 view .LVU86
 428 0042 0891     		str	r1, [sp, #32]
 135:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 16


 429              		.loc 2 135 3 is_stmt 1 view .LVU87
 135:Core/Src/main.c **** 
 430              		.loc 2 135 36 is_stmt 0 view .LVU88
 431 0044 0991     		str	r1, [sp, #36]
 137:Core/Src/main.c ****   {
 432              		.loc 2 137 3 is_stmt 1 view .LVU89
 137:Core/Src/main.c ****   {
 433              		.loc 2 137 7 is_stmt 0 view .LVU90
 434 0046 05A8     		add	r0, sp, #20
 435 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 436              	.LVL36:
 137:Core/Src/main.c ****   {
 437              		.loc 2 137 6 view .LVU91
 438 004c 60B9     		cbnz	r0, .L29
 141:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 439              		.loc 2 141 3 is_stmt 1 view .LVU92
 141:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 440              		.loc 2 141 38 is_stmt 0 view .LVU93
 441 004e 0223     		movs	r3, #2
 442 0050 0193     		str	r3, [sp, #4]
 142:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 443              		.loc 2 142 3 is_stmt 1 view .LVU94
 142:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 444              		.loc 2 142 35 is_stmt 0 view .LVU95
 445 0052 0023     		movs	r3, #0
 446 0054 0393     		str	r3, [sp, #12]
 143:Core/Src/main.c ****   {
 447              		.loc 2 143 3 is_stmt 1 view .LVU96
 143:Core/Src/main.c ****   {
 448              		.loc 2 143 7 is_stmt 0 view .LVU97
 449 0056 01A8     		add	r0, sp, #4
 450 0058 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 451              	.LVL37:
 143:Core/Src/main.c ****   {
 452              		.loc 2 143 6 view .LVU98
 453 005c 30B9     		cbnz	r0, .L30
 147:Core/Src/main.c **** 
 454              		.loc 2 147 1 view .LVU99
 455 005e 15B0     		add	sp, sp, #84
 456              	.LCFI4:
 457              		.cfi_remember_state
 458              		.cfi_def_cfa_offset 4
 459              		@ sp needed
 460 0060 5DF804FB 		ldr	pc, [sp], #4
 461              	.L28:
 462              	.LCFI5:
 463              		.cfi_restore_state
 125:Core/Src/main.c ****   }
 464              		.loc 2 125 5 is_stmt 1 view .LVU100
 465 0064 FFF7FEFF 		bl	Error_Handler
 466              	.LVL38:
 467              	.L29:
 139:Core/Src/main.c ****   }
 468              		.loc 2 139 5 view .LVU101
 469 0068 FFF7FEFF 		bl	Error_Handler
 470              	.LVL39:
 471              	.L30:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 17


 145:Core/Src/main.c ****   }
 472              		.loc 2 145 5 view .LVU102
 473 006c FFF7FEFF 		bl	Error_Handler
 474              	.LVL40:
 475              		.cfi_endproc
 476              	.LFE68:
 478              		.section	.text.main,"ax",%progbits
 479              		.align	1
 480              		.global	main
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 485              	main:
 486              	.LFB67:
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 487              		.loc 2 66 1 view -0
 488              		.cfi_startproc
 489              		@ Volatile: function does not return.
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492 0000 08B5     		push	{r3, lr}
 493              	.LCFI6:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 3, -8
 496              		.cfi_offset 14, -4
  74:Core/Src/main.c **** 
 497              		.loc 2 74 3 view .LVU104
 498 0002 FFF7FEFF 		bl	HAL_Init
 499              	.LVL41:
  81:Core/Src/main.c **** 
 500              		.loc 2 81 3 view .LVU105
 501 0006 FFF7FEFF 		bl	SystemClock_Config
 502              	.LVL42:
  88:Core/Src/main.c ****   MX_ADC1_Init();
 503              		.loc 2 88 3 view .LVU106
 504 000a FFF7FEFF 		bl	MX_GPIO_Init
 505              	.LVL43:
  89:Core/Src/main.c ****   MX_TIM2_Init();
 506              		.loc 2 89 3 view .LVU107
 507 000e FFF7FEFF 		bl	MX_ADC1_Init
 508              	.LVL44:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 509              		.loc 2 90 3 view .LVU108
 510 0012 FFF7FEFF 		bl	MX_TIM2_Init
 511              	.LVL45:
  92:Core/Src/main.c ****   /* USER CODE END 2 */
 512              		.loc 2 92 3 view .LVU109
 513 0016 0248     		ldr	r0, .L34
 514 0018 FFF7FEFF 		bl	HAL_ADC_Start
 515              	.LVL46:
 516              	.L32:
  97:Core/Src/main.c ****   {
 517              		.loc 2 97 3 discriminator 1 view .LVU110
 102:Core/Src/main.c ****   /* USER CODE END 3 */
 518              		.loc 2 102 3 discriminator 1 view .LVU111
  97:Core/Src/main.c ****   {
 519              		.loc 2 97 9 discriminator 1 view .LVU112
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 18


 520 001c FEE7     		b	.L32
 521              	.L35:
 522 001e 00BF     		.align	2
 523              	.L34:
 524 0020 00000000 		.word	hadc1
 525              		.cfi_endproc
 526              	.LFE67:
 528              		.global	ADC_value
 529              		.section	.bss.ADC_value,"aw",%nobits
 530              		.align	1
 531              		.set	.LANCHOR0,. + 0
 534              	ADC_value:
 535 0000 0000     		.space	2
 536              		.text
 537              	.Letext0:
 538              		.file 4 "d:\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 539              		.file 5 "d:\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 540              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 541              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 542              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 543              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 544              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 545              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 546              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 547              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 548              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 549              		.file 15 "Core/Inc/adc.h"
 550              		.file 16 "Core/Inc/tim.h"
 551              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 552              		.file 18 "Core/Inc/gpio.h"
 553              		.file 19 "<built-in>"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:18     .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:24     .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:233    .text.HAL_GPIO_EXTI_Callback:00000128 $d
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:241    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:247    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:310    .text.HAL_TIM_PeriodElapsedCallback:00000040 $d
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:316    .text.Error_Handler:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:322    .text.Error_Handler:00000000 Error_Handler
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:355    .text.SystemClock_Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:361    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:479    .text.main:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:485    .text.main:00000000 main
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:524    .text.main:00000020 $d
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:534    .bss.ADC_value:00000000 ADC_value
C:\Users\Admin\AppData\Local\Temp\ccDHwddq.s:530    .bss.ADC_value:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Start_IT
HAL_ADC_GetValue
HAL_GPIO_WritePin
HAL_Delay
htim2
hadc1
HAL_TIM_Base_Stop_IT
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_TIM2_Init
HAL_ADC_Start
