// Seed: 2197861125
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output logic [7:0] id_13;
  output wire id_12;
  inout logic [7:0] id_11;
  output wire id_10;
  output wor id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = 1;
  wire id_14;
  wire id_15;
  assign id_11[-1] = 1;
  assign id_13[1]  = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  inout logic [7:0] id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output uwire id_6;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_8,
      id_5,
      id_10,
      id_5,
      id_5,
      id_9,
      id_10,
      id_1,
      id_12,
      id_10,
      id_12
  );
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_12[id_13] = 1;
  logic id_14;
  assign id_6 = 1 && -1;
  wire id_15;
  wire id_16;
endmodule
