// Seed: 3741693423
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output uwire id_3;
  input wire id_2;
  output wire id_1;
  parameter time id_11 = 1;
  parameter id_12 = -1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  tri1 id_8;
  ;
  wire id_9;
  assign id_2 = id_2;
  logic id_10;
  ;
  wire [id_4 : -1] id_11 = id_1[1'h0];
  module_0 modCall_1 (
      id_11,
      id_11,
      id_5,
      id_9,
      id_5,
      id_8,
      id_10,
      id_10,
      id_11,
      id_10
  );
  assign id_8 = {id_1 == id_7, 1};
endmodule
