Model {
  Name			  "vardownsampler"
  Version		  7.3
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.774"
    NumModelReferences	    0
    NumTestPointedSignals   5
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "vardownsampler/FilterSystem/FIRSubsystem/Add"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "adderout"
      FullBlockPath	      "vardownsampler/FilterSystem/FIRSubsystem/BitExtract"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "vardownsampler/FilterSystem/FIRSubsystem/LShift"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "vardownsampler/FilterSystem/FIRSubsystem/LShift1"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "vardownsampler/FilterSystem/FIRSubsystem/SampleDelay"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
  }
  Description		  "This model shows how to use the primitive blocks to build a variable integer rate decimation FIR fil"
  "ter. The model has the following features:\n•Support arbitrary integer decimation rate (including the cases without "
  "rate change), arbitrary number of channels and arbitrary clock rate and input sample rate, as long as the clock rate"
  " is high enough to process all channels in a single data path (i.e. no hardware duplication).\n•Support run time rec"
  "onfiguration of decimation rate.\n•Use of two memory banks for filter coefficients storage instead of pre-storing co"
  "efficients for all rates in memory.  Update one memory bank while the design is reading coefficients from the other "
  "bank.\n•Real time control of scaling in the FIR data path.\n\nThe model will generate RTL that can be used in the th"
  "ird party tools.\n\nThe parameters for the system can be modified in the file setup_vardownsampleri.m which can be a"
  "ccessed from the Edit Params icon.\n\n"
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  PreLoadFcn		  "setup_vardownsampler"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  InitFcn		  "setup_vardownsampler"
  Created		  "Mon Aug 01 06:32:07 2005"
  Creator		  "sichou"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "xdong"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Mar 29 10:05:51 2010"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:774>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "simTime*SampleTime"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SignalSizeVariationType "Allow only fixed size"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "None"
	  LoggingUnavailableSignals "none"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 200, 197, 1080, 827 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      SignalSizeVariationType "Allow only fixed size"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      RandomNumber
      Mean		      "0"
      Variance		      "1"
      Seed		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
  }
  System {
    Name		    "vardownsampler"
    Location		    [6, 86, 1274, 968]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Altera DSP Builder Advanced"
      Ports		      []
      Position		      [50, 15, 329, 174]
      ShowName		      off
      OpenFcn		      "web('http://www.altera.com', '-new');"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "DSP Builder Advanced Blockset Ignored Block"
      MaskDisplay	      "image(imread('alteralogo.tif'));"
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "pixels"
      System {
	Name			"Altera DSP Builder Advanced"
	Location		[400, 362, 1517, 809]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "BusStimulus"
      Ports		      [3, 2]
      Position		      [260, 682, 450, 818]
      SourceBlock	      "DSPBAModelBus/BusStimulus"
      SourceType	      "DSP Builder Advanced Blockset BusStimulus"
      SampleTime	      "-1"
      version		      "20090407"
    }
    Block {
      BlockType		      Reference
      Name		      "Channel Counter"
      Ports		      [0, 1]
      Position		      [320, 425, 350, 455]
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      OutValues		      "[0:ChanCycleCount-1 zeros(1,Period-ChanCycleCount)]"
      tsamp		      "SampleTime"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "uint(8)"
      OutputDataTypeScalingMode	"Specify via dialog"
      OutDataType	      "uint(8)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Const"
      Position		      [30, 444, 80, 476]
      Value		      "ones(1,ChanWireCount)*0.5"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Reference
      Name		      "Control"
      Ports		      []
      Position		      [30, 181, 174, 254]
      SourceBlock	      "DSPBABase/Control"
      SourceType	      "DSP Builder Advanced Blockset Control Block"
      generate		      off
      destination	      "../rtl"
      language		      "VHDL"
      autotestbench	      off
      signaldepth	      "2"
      coveragetestbench	      off
      logs		      off
      spacewidth	      "2"
      spacenum		      "2"
      addrwidth		      "16"
      datawidth		      "32"
      dataendian	      "Big Endian"
      hierarchicalnames	      on
      ramThresholdBits	      "-1"
      distRamThresholdBits    "-1"
      mlabThresholdBits	      "-1"
      hardMultiplierThresholdLuts "-1"
      version		      "20090407"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Convert Input"
      Position		      [300, 490, 370, 510]
      OutDataTypeMode	      "Specify via dialog"
      OutDataType	      "fixdt(1,dataWidth,dataWidth-1)"
      OutDataTypeStr	      "fixdt(1,dataWidth,dataWidth-1)"
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Reference
      Name		      "EditParams"
      Ports		      []
      Position		      [350, 198, 399, 251]
      BackgroundColor	      "[0.925490, 1.000000, 1.000000]"
      ShowName		      off
      SourceBlock	      "DSPBABase/EditParams"
      SourceType	      "DSP Builder Advanced Blockset Ignored Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      version		      "20090407"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Enabled\nSubsystem1"
      Ports		      [1, 0, 1]
      Position		      [860, 279, 960, 321]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Enabled\nSubsystem1"
	Location		[6, 95, 1274, 952]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  Ports			  []
	  Position		  [235, 20, 255, 40]
	}
	Block {
	  BlockType		  ToWorkspace
	  Name			  "To Workspace"
	  Position		  [215, 95, 275, 125]
	  VariableName		  "din"
	  MaxDataPoints		  "inf"
	  SampleTime		  "SampleTime"
	  SaveFormat		  "Array"
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "To Workspace"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Enabled\nSubsystem2"
      Ports		      [1, 0, 1]
      Position		      [925, 619, 1025, 661]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Enabled\nSubsystem2"
	Location		[2, 98, 1270, 963]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dout"
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  Ports			  []
	  Position		  [235, 20, 255, 40]
	}
	Block {
	  BlockType		  ToWorkspace
	  Name			  "To Workspace"
	  Position		  [215, 95, 275, 125]
	  VariableName		  "dout"
	  MaxDataPoints		  "inf"
	  SampleTime		  "SampleTime"
	  SaveFormat		  "Array"
	}
	Line {
	  SrcBlock		  "dout"
	  SrcPort		  1
	  DstBlock		  "To Workspace"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FilterSystem"
      Ports		      [3, 5]
      Position		      [565, 347, 675, 533]
      BackgroundColor	      "[0.960784, 0.894118, 0.972549]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		4
	Name			"Output Sample Rate"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		5
	Name			"Current Coefficient Bank in Use"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"FilterSystem"
	Location		[0, 86, 1280, 998]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "av"
	  Position		  [115, 178, 145, 192]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ac"
	  Position		  [115, 268, 145, 282]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  Position		  [115, 448, 145, 462]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Device"
	  Ports			  []
	  Position		  [25, 12, 105, 98]
	  BackgroundColor	  "[0.843137, 0.839216, 0.666667]"
	  SourceBlock		  "DSPBABase/Device"
	  SourceType		  "DSP Builder Advanced Blockset Device Block"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  family		  "Stratix IV"
	  deviceMember		  "Stratix IV E"
	  stratix4device	  "Stratix IV E"
	  hardcopy4device	  "HardCopy IV E"
	  device		  "AUTO"
	  speed			  "-2"
	  stratixSpeed		  "-5"
	  stratix2Speed		  "-3"
	  stratix3Speed		  "-2"
	  stratix4gxSpeed	  "-2"
	  stratix4gtSpeed	  "-1"
	  cyclone2Speed		  "-6"
	  cyclone3Speed		  "-6"
	  arria2Speed		  "-4"
	  ecp2Speed		  "-7"
	  version		  "20090914"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "FIRSubsystem"
	  Ports			  [8, 6]
	  Position		  [735, 138, 840, 497]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "FIRSubsystem"
	    Location		    [11, 87, 1255, 929]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "dv"
	      Position		      [55, 208, 85, 222]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dc"
	      Position		      [55, 263, 85, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [55, 483, 85, 497]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "mem_addr"
	      Position		      [55, 318, 85, 332]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [55, 373, 85, 387]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rate_in"
	      Position		      [55, 428, 85, 442]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "outvalid_in"
	      Position		      [55, 538, 85, 552]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "bank_in"
	      Position		      [50, 593, 80, 607]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AccumOutScale"
	      Ports		      [0, 1]
	      Position		      [910, 920, 1035, 960]
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "AccumOutScale"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "15"
	      reg_lsb		      "0"
	      reg_type		      "ufix(16)"
	      reg_scale		      "1"
	      reg_init		      "accumOutShift(1)"
	      reg_desc		      "Left shift value forthe final accumulator output"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "3"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Add"
	      Ports		      [10, 1]
	      Position		      [543, 695, 892, 770]
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      SourceBlock	      "DSPBAPrim/Add"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "add"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule with word growth"
	      otype		      "sfix(adderOutWidth)"
	      scale		      "2^-(adderOutWidth-1)"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "L"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('+');"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20090731"
	      Port {
		PortNumber		1
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSLoad"
	      Ports		      [4, 1]
	      Position		      [925, 802, 975, 903]
	      SourceBlock	      "DSPBAPrim/AddSLoad"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "addsload"
	      nInputs		      "4"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(accumOutWidth)"
	      scale		      "2^-(dataWidth-1)"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['+'; '+'; 's'; 'v']"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('+');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AdderOutScale"
	      Ports		      [0, 1]
	      Position		      [575, 830, 700, 870]
	      SourceBlock	      "DSPBAModelBus/RegField"
	      SourceType	      "DSP Builder Advanced Blockset RegField"
	      reg_name		      "AdderOutScale"
	      reg_rwmode	      "Read/Write"
	      reg_msb		      "15"
	      reg_lsb		      "0"
	      reg_type		      "ufix(16)"
	      reg_scale		      "1"
	      reg_init		      "adderOutShift(1)"
	      reg_desc		      "Left shift value forthe final adder output"
	      reg_modal		      off
	      reg_desc0		      "0"
	      reg_desc1		      "0"
	      reg_desc2		      "0"
	      reg_desc3		      "0"
	      reg_desc4		      "0"
	      reg_desc5		      "0"
	      reg_desc6		      "0"
	      reg_desc7		      "0"
	      reg_addr		      "2"
	      SampleTime	      "-1"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BitExtract"
	      Ports		      [1, 1]
	      Position		      [805, 815, 855, 865]
	      SourceBlock	      "DSPBAPrim/BitExtract"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "bitextract"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(dataWidth)"
	      scale		      "2^-(dataWidth-1)"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "adderOutWidth - dataWidth"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('..%d', value);"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	      Port {
		PortNumber		1
		Name			"adderout"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BitExtract1"
	      Ports		      [1, 1]
	      Position		      [1160, 845, 1210, 895]
	      SourceBlock	      "DSPBAPrim/BitExtract"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "bitextract"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(dataWidth)"
	      scale		      "2^-(dataWidth-1)"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "accumOutWidth - dataWidth"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('..%d', value);"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	      Port {
		PortNumber		1
		Name			"accumout"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn"
	      Ports		      [8, 8]
	      Position		      [120, 188, 180, 627]
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "6"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "6"
	      foldingEnabled	      off
	      channels		      "ChanCount"
	      sampleRate	      "SampleRate"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      version		      "20090408"
	      Port {
		PortNumber		6
		Name			"rate"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		7
		Name			"valid"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut"
	      Ports		      [6, 6]
	      Position		      [1360, 183, 1425, 522]
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "4"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "4"
	      foldingEnabled	      off
	      channels		      "ChanCount"
	      sampleRate	      "SampleRate"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "0"
	      version		      "20090408"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CmpNE"
	      Ports		      [2, 1]
	      Position		      [1120, 703, 1170, 752]
	      SourceBlock	      "DSPBAPrim/CmpNE"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "cmpne"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "boolean"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('~=');"
	      style		      "Optimised"
	      visibilities	      "0"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const1"
	      Ports		      [0, 1]
	      Position		      [1040, 729, 1075, 751]
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "ufix(RateWidth)"
	      scale		      "1"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Const7"
	      Ports		      [0, 1]
	      Position		      [870, 879, 905, 901]
	      SourceBlock	      "DSPBAPrim/Const"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "const"
	      nInputs		      "0"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "uint(accumOutWidth)"
	      scale		      "1"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['+'; '+';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('%s', num2str(value));"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      Ports		      [1, 10]
	      Position		      [544, 625, 891, 635]
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Outputs		      "L"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LShift"
	      Ports		      [2, 1]
	      Position		      [735, 814, 785, 861]
	      SourceBlock	      "DSPBAPrim/LShift"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "lshift"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(adderOutWidth)"
	      scale		      "1"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['a'; 'b';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('a << b');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	      Port {
		PortNumber		1
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "LShift1"
	      Ports		      [2, 1]
	      Position		      [1090, 844, 1140, 891]
	      SourceBlock	      "DSPBAPrim/LShift"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "lshift"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(accumOutWidth)"
	      scale		      "1"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "['a'; 'b';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('a << b');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	      Port {
		PortNumber		1
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [10, 1]
	      Position		      [250, 485, 1195, 490]
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Inputs		      "L"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OutMux"
	      Ports		      [3, 1]
	      Position		      [1230, 785, 1280, 885]
	      SourceBlock	      "DSPBAPrim/Mux"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mux"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)+1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('%s', primtype);"
	      style		      "Optimised"
	      visibilities	      "1032"
	      version		      "20090623"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SampleDelay"
	      Ports		      [1, 1]
	      Position		      [995, 830, 1045, 880]
	      SourceBlock	      "DSPBAPrim/SampleDelay"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "sampdelay"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(accumOutWidth)"
	      scale		      "2^-(dataWidth - 1)"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "Period"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "dpoly(1, eye(1,value+1), 'z')"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	      Port {
		PortNumber		1
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLogging		on
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      Ports		      []
	      Position		      [350, 20, 495, 64]
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim_ctrl.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "32768"
	      constraintInUse	      off
	      constraintRelation      ">"
	      constraintLimit	      "2"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap1"
	      Ports		      [3, 1]
	      Position		      [325, 353, 385, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap1"
		Location		[4, 86, 1078, 732]
		Open			on
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [580, 413, 610, 427]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [580, 378, 610, 392]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [50, 303, 80, 317]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [235, 14, 280, 96]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [465, 151, 495, 204]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [380, 138, 430, 187]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [245, 297, 280, 348]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [295, 237, 330, 288]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [680, 434, 715, 476]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [825, 429, 880, 451]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [160, 239, 215, 261]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [235, 204, 290, 226]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [115, 159, 155, 181]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [150, 34, 205, 56]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [180, 74, 215, 96]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [240, 151, 290, 179]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [735, 368, 785, 507]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 147, 215, 178]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [800, 180, 850, 280]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [910, 390, 960, 490]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [715, 240, 765, 290]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [575, 168, 625, 217]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [175, 295, 220, 325]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [635, 205, 685, 255]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [310, 31, 345, 79]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [310, 158, 350, 187]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [825, 395, 845, 415]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [995, 433, 1025, 447]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [729, 174]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [503, 353]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [402, 125]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [87, 86]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [977, 354]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [410, 280]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap2"
	      Ports		      [3, 1]
	      Position		      [415, 353, 475, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap2"
		Location		[6, 86, 1274, 983]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [645, 568, 675, 582]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 533, 675, 547]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [115, 458, 145, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [300, 169, 345, 251]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [530, 306, 560, 359]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [445, 293, 495, 342]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [310, 452, 345, 503]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [360, 392, 395, 443]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [745, 589, 780, 631]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [890, 584, 945, 606]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [225, 394, 280, 416]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [300, 359, 355, 381]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [180, 314, 220, 336]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [215, 189, 270, 211]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [245, 229, 280, 251]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 306, 355, 334]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [800, 523, 850, 662]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [240, 302, 280, 333]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [865, 335, 915, 435]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [975, 545, 1025, 645]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [780, 395, 830, 445]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [640, 323, 690, 372]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [240, 450, 285, 480]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [700, 360, 750, 410]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [375, 186, 410, 234]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [375, 313, 415, 342]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [890, 550, 910, 570]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1060, 588, 1090, 602]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [794, 329]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [568, 508]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [467, 280]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [152, 241]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [1042, 509]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [475, 435]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap3"
	      Ports		      [3, 1]
	      Position		      [515, 353, 575, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap3"
		Location		[6, 86, 1274, 983]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [645, 568, 675, 582]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 533, 675, 547]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [115, 458, 145, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [300, 169, 345, 251]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [530, 306, 560, 359]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [445, 293, 495, 342]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [310, 452, 345, 503]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [360, 392, 395, 443]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [745, 589, 780, 631]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [890, 584, 945, 606]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [225, 394, 280, 416]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [300, 359, 355, 381]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [180, 314, 220, 336]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [215, 189, 270, 211]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [245, 229, 280, 251]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 306, 355, 334]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [800, 523, 850, 662]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [240, 302, 280, 333]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [865, 335, 915, 435]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [975, 545, 1025, 645]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [780, 395, 830, 445]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [640, 323, 690, 372]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [240, 450, 285, 480]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [700, 360, 750, 410]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [375, 186, 410, 234]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [375, 313, 415, 342]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [890, 550, 910, 570]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1060, 588, 1090, 602]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [794, 329]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [568, 508]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [467, 280]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [152, 241]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [1042, 509]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [475, 435]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap4"
	      Ports		      [3, 1]
	      Position		      [605, 353, 665, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap4"
		Location		[6, 86, 1274, 983]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [645, 568, 675, 582]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 533, 675, 547]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [115, 458, 145, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [300, 169, 345, 251]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [530, 306, 560, 359]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [445, 293, 495, 342]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [310, 452, 345, 503]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [360, 392, 395, 443]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [745, 589, 780, 631]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [890, 584, 945, 606]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [225, 394, 280, 416]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [300, 359, 355, 381]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [180, 314, 220, 336]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [215, 189, 270, 211]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [245, 229, 280, 251]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 306, 355, 334]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [800, 523, 850, 662]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [240, 302, 280, 333]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [865, 335, 915, 435]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [975, 545, 1025, 645]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [780, 395, 830, 445]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [640, 323, 690, 372]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [240, 450, 285, 480]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [700, 360, 750, 410]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [375, 186, 410, 234]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [375, 313, 415, 342]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [890, 550, 910, 570]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1060, 588, 1090, 602]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [794, 329]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [568, 508]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [467, 280]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [152, 241]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [1042, 509]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [475, 435]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap5"
	      Ports		      [3, 1]
	      Position		      [700, 353, 760, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap5"
		Location		[6, 86, 1274, 983]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [645, 568, 675, 582]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 533, 675, 547]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [115, 458, 145, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [300, 169, 345, 251]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [530, 306, 560, 359]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [445, 293, 495, 342]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [310, 452, 345, 503]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [360, 392, 395, 443]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [745, 589, 780, 631]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [890, 584, 945, 606]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [225, 394, 280, 416]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [300, 359, 355, 381]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [180, 314, 220, 336]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [215, 189, 270, 211]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [245, 229, 280, 251]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 306, 355, 334]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [800, 523, 850, 662]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [240, 302, 280, 333]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [865, 335, 915, 435]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [975, 545, 1025, 645]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [780, 395, 830, 445]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [640, 323, 690, 372]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [240, 450, 285, 480]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [700, 360, 750, 410]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [375, 186, 410, 234]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [375, 313, 415, 342]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [890, 550, 910, 570]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1060, 588, 1090, 602]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [794, 329]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [568, 508]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [467, 280]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [152, 241]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [1042, 509]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [475, 435]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap6"
	      Ports		      [3, 1]
	      Position		      [800, 353, 860, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap6"
		Location		[6, 86, 1274, 983]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [645, 568, 675, 582]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 533, 675, 547]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [115, 458, 145, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [300, 169, 345, 251]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [530, 306, 560, 359]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [445, 293, 495, 342]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [310, 452, 345, 503]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [360, 392, 395, 443]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [745, 589, 780, 631]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [890, 584, 945, 606]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [225, 394, 280, 416]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [300, 359, 355, 381]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [180, 314, 220, 336]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [215, 189, 270, 211]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [245, 229, 280, 251]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 306, 355, 334]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [800, 523, 850, 662]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [240, 302, 280, 333]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [865, 335, 915, 435]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [975, 545, 1025, 645]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [780, 395, 830, 445]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [640, 323, 690, 372]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [240, 450, 285, 480]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [700, 360, 750, 410]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [375, 186, 410, 234]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [375, 313, 415, 342]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [890, 550, 910, 570]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1060, 588, 1090, 602]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [794, 329]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [568, 508]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [467, 280]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [152, 241]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [1042, 509]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [475, 435]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap7"
	      Ports		      [3, 1]
	      Position		      [895, 353, 955, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap7"
		Location		[6, 86, 1274, 983]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [645, 568, 675, 582]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 533, 675, 547]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [115, 458, 145, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [300, 169, 345, 251]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [530, 306, 560, 359]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [445, 293, 495, 342]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [310, 452, 345, 503]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [360, 392, 395, 443]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [745, 589, 780, 631]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [890, 584, 945, 606]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [225, 394, 280, 416]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [300, 359, 355, 381]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [180, 314, 220, 336]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [215, 189, 270, 211]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [245, 229, 280, 251]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 306, 355, 334]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [800, 523, 850, 662]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [240, 302, 280, 333]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [865, 335, 915, 435]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [975, 545, 1025, 645]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [780, 395, 830, 445]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [640, 323, 690, 372]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [240, 450, 285, 480]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [700, 360, 750, 410]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [375, 186, 410, 234]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [375, 313, 415, 342]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [890, 550, 910, 570]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1060, 588, 1090, 602]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [794, 329]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [568, 508]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [467, 280]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [152, 241]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [1042, 509]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [475, 435]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap8"
	      Ports		      [3, 1]
	      Position		      [985, 353, 1045, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap8"
		Location		[6, 86, 1274, 983]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [645, 568, 675, 582]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 533, 675, 547]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [115, 458, 145, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [300, 169, 345, 251]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [530, 306, 560, 359]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [445, 293, 495, 342]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [310, 452, 345, 503]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [360, 392, 395, 443]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [745, 589, 780, 631]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [890, 584, 945, 606]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [225, 394, 280, 416]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [300, 359, 355, 381]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [180, 314, 220, 336]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [215, 189, 270, 211]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [245, 229, 280, 251]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 306, 355, 334]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [800, 523, 850, 662]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [240, 302, 280, 333]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [865, 335, 915, 435]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [975, 545, 1025, 645]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [780, 395, 830, 445]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [640, 323, 690, 372]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [240, 450, 285, 480]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [700, 360, 750, 410]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [375, 186, 410, 234]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [375, 313, 415, 342]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [890, 550, 910, 570]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1060, 588, 1090, 602]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [794, 329]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [568, 508]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [467, 280]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [152, 241]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [1042, 509]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [475, 435]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delaytap9"
	      Ports		      [3, 1]
	      Position		      [1085, 353, 1145, 407]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"delaytap9"
		Location		[6, 86, 1274, 983]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [645, 568, 675, 582]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [645, 533, 675, 547]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [115, 458, 145, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [300, 169, 345, 251]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  Ports			  [2, 1]
		  Position		  [530, 306, 560, 359]
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [445, 293, 495, 342]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [310, 452, 345, 503]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "transig"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE1"
		  Ports			  [2, 1]
		  Position		  [360, 392, 395, 443]
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [745, 589, 780, 631]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [890, 584, 945, 606]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(dataWidth)"
		  scale			  "2^(-dataWidth+1)"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [225, 394, 280, 416]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(RateWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [300, 359, 355, 381]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [180, 314, 220, 336]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [215, 189, 270, 211]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [245, 229, 280, 251]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [305, 306, 355, 334]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(resetCntWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  Ports			  [4, 2]
		  Position		  [800, 523, 850, 662]
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(Nmax, 1)]"
		  inPortNames		  "['d'; 'a'; 'w'; 'a']"
		  outPortNames		  "['q1'; 'q2']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  UseDontCare		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [240, 302, 280, 333]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [865, 335, 915, 435]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "next_state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [975, 545, 1025, 645]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [780, 395, 830, 445]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [640, 323, 690, 372]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [240, 450, 285, 480]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [700, 360, 750, 410]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "state"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay3"
		  Ports			  [1, 1]
		  Position		  [375, 186, 410, 234]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [375, 313, 415, 342]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "const"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [890, 550, 910, 570]
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1060, 588, 1090, 602]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  Name			  "next_state"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, 80]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [-255, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "CmpNE"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "CmpNE1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  Name			  "transig"
		  Labels		  [0, 0]
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  Points		  [275, 0]
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  Name			  "const"
		  Labels		  [0, 0]
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  DstBlock		  "SampleDelay3"
		  DstPort		  1
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45; -140, 0]
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "state"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -120; -565, 0; 0, -45]
		    DstBlock		    "AddSLoad1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "DualMem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "DualMem"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "CmpNE1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpNE1"
		  SrcPort		  1
		  Points		  [110, 0; 0, -75]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [794, 329]
		}
		Annotation {
		  Name			  "transig asserts for 1 cycle after a rate transition"
		  Position		  [568, 508]
		}
		Annotation {
		  Name			  "cnt = R*Period-1"
		  Position		  [467, 280]
		}
		Annotation {
		  Name			  "when state = '1', start counting;\nso s = not(state)"
		  Position		  [152, 241]
		}
		Annotation {
		  Name			  "state = '0' => reset state"
		  Position		  [1042, 509]
		}
		Annotation {
		  Name			  "R~=1"
		  Position		  [475, 435]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "vectorMult"
	      Ports		      [2, 1]
	      Position		      [704, 540, 731, 580]
	      BlockRotation	      270
	      BlockMirror	      on
	      NamePlacement	      "alternate"
	      SourceBlock	      "DSPBAPrim/Mult"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "mult"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('X');"
	      style		      "Optimised"
	      visibilities	      "8"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "v"
	      Position		      [1450, 208, 1480, 222]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [1450, 263, 1480, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [1450, 373, 1480, 387]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rate_out"
	      Position		      [1450, 318, 1480, 332]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [1450, 428, 1480, 442]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bank_out"
	      Position		      [1450, 483, 1480, 497]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "dv"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dc"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      2
	      DstBlock		      "ChannelOut"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      1
	      DstBlock		      "v"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      2
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LShift"
	      SrcPort		      1
	      DstBlock		      "BitExtract"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "mem_addr"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      3
	      Points		      [125, 0]
	      Branch {
		Points			[90, 0]
		Branch {
		  Points		  [100, 0]
		  Branch {
		    Points		    [85, 0]
		    Branch {
		    Points		    [95, 0]
		    Branch {
		    Points		    [105, 0]
		    Branch {
		    Points		    [95, 0]
		    Branch {
		    Points		    [90, 0]
		    Branch {
		    DstBlock		    "delaytap8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [95, 0; 0, 35]
		    DstBlock		    "delaytap9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "delaytap7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "delaytap6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 35]
		    DstBlock		    "delaytap5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 35]
		    DstBlock		    "delaytap4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "delaytap3"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "delaytap2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"delaytap1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      4
	      Points		      [110, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delaytap1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      DstBlock		      "LShift"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdderOutScale"
	      SrcPort		      1
	      DstBlock		      "LShift"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      1
	    }
	    Line {
	      Name		      "valid"
	      Labels		      [2, 0]
	      SrcBlock		      "ChannelIn"
	      SrcPort		      7
	      Points		      [35, 0; 0, 430; 640, 0]
	      Branch {
		Points			[445, 0; 0, -540]
		DstBlock		"ChannelOut"
		DstPort			5
	      }
	      Branch {
		Points			[0, -110]
		DstBlock		"AddSLoad"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      5
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delaytap1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		DstBlock		"delaytap2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "delaytap2"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"delaytap3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "delaytap3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			4
	      }
	      Branch {
		DstBlock		"delaytap4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "delaytap4"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"delaytap5"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "delaytap5"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"delaytap6"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "delaytap6"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delaytap7"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "delaytap7"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delaytap8"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "delaytap8"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"delaytap9"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			9
	      }
	    }
	    Line {
	      Name		      "adderout"
	      Labels		      [0, 0]
	      SrcBlock		      "BitExtract"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"AddSLoad"
		DstPort			2
	      }
	      Branch {
		Labels			[4, 0]
		Points			[0, -60; 240, 0; 0, 55]
		DstBlock		"OutMux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "AddSLoad"
	      SrcPort		      1
	      DstBlock		      "SampleDelay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SampleDelay"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -65; -155, 0]
		DstBlock		"AddSLoad"
		DstPort			1
	      }
	      Branch {
		DstBlock		"LShift1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Const7"
	      SrcPort		      1
	      DstBlock		      "AddSLoad"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "LShift1"
	      SrcPort		      1
	      DstBlock		      "BitExtract1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AccumOutScale"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "LShift1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "delaytap9"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "vectorMult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "rate_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      5
	      Points		      [125, 0]
	      Branch {
		Points			[90, 0]
		Branch {
		  Points		  [100, 0]
		  Branch {
		    DstBlock		    "delaytap3"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [90, 0]
		    Branch {
		    Points		    [95, 0]
		    Branch {
		    Points		    [100, 0]
		    Branch {
		    Points		    [95, 0]
		    Branch {
		    Points		    [90, 0]
		    Branch {
		    Points		    [100, 0]
		    Branch {
		    Points		    [30, 0]
		    Branch {
		    Points		    [105, 0; 0, -110]
		    DstBlock		    "ChannelOut"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 280]
		    DstBlock		    "CmpNE"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "delaytap9"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "delaytap8"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "delaytap7"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "delaytap6"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "delaytap5"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "delaytap4"
		    DstPort		    3
		    }
		  }
		}
		Branch {
		  DstBlock		  "delaytap2"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"delaytap1"
		DstPort			3
	      }
	    }
	    Line {
	      Name		      "rate"
	      Labels		      [0, 0]
	      SrcBlock		      "ChannelIn"
	      SrcPort		      6
	      Points		      [55, 0; 0, 30; 470, 0]
	      DstBlock		      "vectorMult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "outvalid_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "vectorMult"
	      SrcPort		      1
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      DstBlock		      "Add"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      4
	      DstBlock		      "Add"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      5
	      DstBlock		      "Add"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      6
	      DstBlock		      "Add"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      7
	      DstBlock		      "Add"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      8
	      DstBlock		      "Add"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      9
	      DstBlock		      "Add"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      10
	      DstBlock		      "Add"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      3
	      DstBlock		      "rate_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      4
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      Name		      "accumout"
	      Labels		      [0, 0]
	      SrcBlock		      "BitExtract1"
	      SrcPort		      1
	      DstBlock		      "OutMux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Const1"
	      SrcPort		      1
	      DstBlock		      "CmpNE"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CmpNE"
	      SrcPort		      1
	      Points		      [15, 0; 0, 70]
	      DstBlock		      "OutMux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OutMux"
	      SrcPort		      1
	      Points		      [10, 0; 0, -455]
	      DstBlock		      "ChannelOut"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bank_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      8
	      Points		      [10, 0; 0, 425; 1140, 0; 0, -535]
	      DstBlock		      "ChannelOut"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      6
	      DstBlock		      "bank_out"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "adder output bit width should be identical to adderOutWidth"
	      Position		      [382, 716]
	    }
	    Annotation {
	      Name		      "when folding is enabled, must pass valid signal directly through this subsystem. "
	      Position		      [620, 92]
	    }
	    Annotation {
	      Name		      "The number of multipliers must be L."
	      Position		      [377, 116]
	    }
	    Annotation {
	      Name		      "can i collapose the inputs to the adder to a vector?"
	      Position		      [755, 165]
	    }
	    Annotation {
	      Name		      "We mux the delay taps into a bus,and it is dot mulitplied \nwith coefficient bus.  It makes the de"
	      "sign easier to maintain.  \nThe functionality of the algorithm is not changed at all.\nWe utilize the vector su"
	      "pport in the multiplier, where \neach input is L, corresponding to a length-L engine."
	      Position		      [929, 552]
	    }
	    Annotation {
	      Name		      "If you need to change the engine size L,\nyou need to manually add/remove delay taps\nso that ther"
	      "e are L-1 delay tap blocks.  You should\nupdate your design (Ctrl+D) at least once, and \nwiggle the mux, demux"
	      " adder blocks to connect\n the wires.  The number of ports of mux, demux, adder\nadd vectorMult should automati"
	      "cally reflect the new\nengine size L."
	      Position		      [377, 594]
	    }
	    Annotation {
	      Name		      "OutMux is added to support flat rate R=1.\nIf R=1, by pass the accumulator."
	      Position		      [1221, 930]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate"
	  Ports			  [0, 1]
	  Position		  [40, 345, 165, 385]
	  SourceBlock		  "DSPBAModelBus/RegField"
	  SourceType		  "DSP Builder Advanced Blockset RegField"
	  reg_name		  "RateAddr"
	  reg_rwmode		  "Read/Write"
	  reg_msb		  "RateWidth-1"
	  reg_lsb		  "0"
	  reg_type		  "ufix(RateWidth)"
	  reg_scale		  "1"
	  reg_init		  "R(1)"
	  reg_desc		  "Decimation Rate"
	  reg_modal		  off
	  reg_desc0		  "0"
	  reg_desc1		  "0"
	  reg_desc2		  "0"
	  reg_desc3		  "0"
	  reg_desc4		  "0"
	  reg_desc5		  "0"
	  reg_desc6		  "0"
	  reg_desc7		  "0"
	  reg_addr		  "1"
	  SampleTime		  "SampleTime"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [890, 160, 910, 180]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "coefficients_gen"
	  Ports			  [8, 8]
	  Position		  [460, 138, 590, 497]
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "coefficients_gen"
	    Location		    [2, 86, 1274, 998]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      Position		      [85, 228, 115, 242]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [85, 263, 115, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff_addr"
	      Position		      [85, 298, 115, 312]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coffset"
	      Position		      [85, 333, 115, 347]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "mem_addr"
	      Position		      [85, 368, 115, 382]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [85, 403, 115, 417]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rate_in"
	      Position		      [85, 438, 115, 452]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "outvalid_in"
	      Position		      [85, 473, 115, 487]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn"
	      Ports		      [8, 8]
	      Position		      [165, 213, 215, 502]
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "6"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "6"
	      foldingEnabled	      off
	      channels		      "ChanCount"
	      sampleRate	      "SampleRate"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      version		      "20090408"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut"
	      Ports		      [8, 8]
	      Position		      [990, 211, 1060, 504]
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "6"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "6"
	      foldingEnabled	      off
	      channels		      "ChanCount"
	      sampleRate	      "SampleRate"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "0"
	      version		      "20090408"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [10, 1]
	      Position		      [770, 261, 790, 989]
	      ShowName		      off
	      Inputs		      "L"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      Ports		      []
	      Position		      [405, 65, 550, 109]
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim_ctrl.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "32768"
	      constraintInUse	      off
	      constraintRelation      ">"
	      constraintLimit	      "2"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c0"
	      Ports		      [2, 1]
	      Position		      [500, 280, 540, 340]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c0"
		Location		[4, 86, 1276, 998]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [95, 63, 125, 77]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [325, 28, 355, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [135, 91, 175, 109]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [135, 120, 175, 140]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [135, 206, 175, 224]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [135, 235, 175, 255]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT0"
		  Ports			  [3, 1]
		  Position		  [205, 57, 335, 143]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,1)"
		  mem_init		  on
		  mem_desc		  "hmatrix0 - bank 1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [205, 172, 335, 258]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr + Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,1)"
		  mem_init		  on
		  mem_desc		  "hmatrix0-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [415, 20, 465, 120]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c0"
		  Position		  [500, 63, 530, 77]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "LUT0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT0"
		  SrcPort		  1
		  Points		  [30, 0; 0, -30]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -110]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "c0"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c1"
	      Ports		      [2, 1]
	      Position		      [500, 345, 540, 405]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c1"
		Location		[2, 86, 1270, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [30, 93, 60, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [220, 58, 250, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [75, 121, 115, 139]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [75, 150, 115, 170]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [75, 236, 115, 254]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [75, 265, 115, 285]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT0"
		  Ports			  [3, 1]
		  Position		  [145, 86, 270, 174]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+ 2*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,2)"
		  mem_init		  on
		  mem_desc		  "hmatrix1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [145, 199, 270, 291]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+3*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,2)"
		  mem_init		  on
		  mem_desc		  "hmatrix1-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [320, 80, 370, 180]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c1"
		  Position		  [415, 123, 445, 137]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [65, 0]
		  Branch {
		    DstBlock		    "LUT0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "LUT0"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -80]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  Points		  [25, 0; 0, 30]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "c1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c2"
	      Ports		      [2, 1]
	      Position		      [500, 420, 540, 480]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c2"
		Location		[2, 86, 1270, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [20, 33, 50, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [225, 33, 255, 47]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [20, 61, 60, 79]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [20, 90, 60, 110]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [20, 211, 60, 229]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [20, 240, 60, 260]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT0"
		  Ports			  [3, 1]
		  Position		  [90, 24, 215, 116]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+ 4*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,3)"
		  mem_init		  on
		  mem_desc		  "hmatrix2-bank1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [90, 174, 215, 266]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+ 5*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,3)"
		  mem_init		  on
		  mem_desc		  "hmatrix2-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [280, 25, 330, 125]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [390, 68, 420, 82]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "LUT0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT0"
		  SrcPort		  1
		  Points		  [20, 0; 0, 5]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -110]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c3"
	      Ports		      [2, 1]
	      Position		      [500, 490, 540, 550]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c3"
		Location		[2, 86, 1270, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [360, 23, 390, 37]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [90, 56, 130, 74]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [90, 75, 130, 95]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [90, 186, 130, 204]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [90, 205, 130, 225]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [195, 166, 320, 224]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+ 7*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,4)"
		  mem_init		  on
		  mem_desc		  "hmatrix3-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT3"
		  Ports			  [3, 1]
		  Position		  [195, 36, 320, 94]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+ 6*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,4)"
		  mem_init		  on
		  mem_desc		  "hmatrix3-bank1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [415, 15, 465, 115]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c3"
		  Position		  [600, 78, 630, 92]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [105, 0]
		  Branch {
		    DstBlock		    "LUT3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT3"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [35, 0; 0, -95]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [55, 0; 0, 20]
		  DstBlock		  "c3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c4"
	      Ports		      [2, 1]
	      Position		      [500, 565, 540, 625]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c4"
		Location		[2, 86, 1270, 976]
		Open			on
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [325, 28, 355, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [70, 51, 110, 69]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [70, 70, 110, 90]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [70, 181, 110, 199]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [70, 200, 110, 220]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT0"
		  Ports			  [3, 1]
		  Position		  [170, 29, 295, 91]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+8*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,5)"
		  mem_init		  on
		  mem_desc		  "c4-bank1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [170, 159, 295, 221]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+9*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,5)"
		  mem_init		  on
		  mem_desc		  "c4-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [370, 20, 420, 120]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c4"
		  Position		  [495, 63, 525, 77]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "LUT0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT0"
		  SrcPort		  1
		  Points		  [25, 0; 0, 10]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [25, 0; 0, -85]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "c4"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c5"
	      Ports		      [2, 1]
	      Position		      [500, 640, 540, 700]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c5"
		Location		[2, 86, 1270, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [25, 33, 55, 47]
		  NamePlacement		  "alternate"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [230, 23, 260, 37]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [20, 51, 60, 69]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [20, 70, 60, 90]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [20, 181, 60, 199]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [20, 200, 60, 220]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [90, 159, 215, 221]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+11*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,6)"
		  mem_init		  on
		  mem_desc		  "c5-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT5"
		  Ports			  [3, 1]
		  Position		  [90, 29, 215, 91]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+10*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,6)"
		  mem_init		  on
		  mem_desc		  "c5-bank1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [305, 15, 355, 115]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c3"
		  Position		  [415, 58, 445, 72]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "LUT5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT5"
		  SrcPort		  1
		  Points		  [35, 0; 0, 5]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [35, 0; 0, -90]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "c3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c6"
	      Ports		      [2, 1]
	      Position		      [500, 715, 540, 775]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c6"
		Location		[2, 86, 1270, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [20, 33, 50, 47]
		  NamePlacement		  "alternate"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [245, 23, 275, 37]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [20, 51, 60, 69]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [20, 70, 60, 90]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [20, 181, 60, 199]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [20, 200, 60, 220]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT0"
		  Ports			  [3, 1]
		  Position		  [90, 29, 215, 91]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+12*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,7)"
		  mem_init		  on
		  mem_desc		  "c6-bank1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [90, 159, 215, 221]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+13*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,7)"
		  mem_init		  on
		  mem_desc		  "c6-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [305, 15, 355, 115]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c6"
		  Position		  [425, 58, 455, 72]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "LUT0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT0"
		  SrcPort		  1
		  Points		  [35, 0; 0, 5]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [35, 0; 0, -90]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "c6"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c7"
	      Ports		      [2, 1]
	      Position		      [500, 790, 540, 850]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c7"
		Location		[2, 86, 1270, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [295, 33, 325, 47]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [60, 51, 100, 69]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [60, 70, 100, 90]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [60, 186, 100, 204]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [60, 205, 100, 225]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [135, 164, 260, 226]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+15*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,8)"
		  mem_init		  on
		  mem_desc		  "c7-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT7"
		  Ports			  [3, 1]
		  Position		  [135, 29, 260, 91]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+14*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,8)"
		  mem_init		  on
		  mem_desc		  "c7-bank1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [355, 25, 405, 125]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c7"
		  Position		  [465, 68, 495, 82]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "LUT7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 135]
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT7"
		  SrcPort		  1
		  Points		  [35, 0; 0, 15]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [35, 0; 0, -85]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "c7"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c8"
	      Ports		      [2, 1]
	      Position		      [500, 865, 540, 925]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c8"
		Location		[2, 86, 1270, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [25, 33, 55, 47]
		  NamePlacement		  "alternate"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [250, 23, 280, 37]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [25, 51, 65, 69]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [25, 70, 65, 90]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [25, 181, 65, 199]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [25, 200, 65, 220]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [90, 159, 215, 221]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+17*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,9)"
		  mem_init		  on
		  mem_desc		  "c8-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT8"
		  Ports			  [3, 1]
		  Position		  [90, 29, 215, 91]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+16*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,9)"
		  mem_init		  on
		  mem_desc		  "c8-bank1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [305, 15, 355, 115]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c8"
		  Position		  [410, 58, 440, 72]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "LUT8"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT8"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT8"
		  SrcPort		  1
		  Points		  [35, 0; 0, 5]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [35, 0; 0, -90]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "c8"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c9"
	      Ports		      [2, 1]
	      Position		      [500, 940, 540, 1000]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"c9"
		Location		[6, 86, 1274, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "offset"
		  Position		  [270, 23, 300, 37]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [55, 51, 95, 69]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [55, 70, 95, 90]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [55, 181, 95, 199]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(coeffWidth)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [55, 200, 95, 220]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT1"
		  Ports			  [3, 1]
		  Position		  [120, 159, 245, 221]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+19*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(Rmax+1:2*Rmax,10)"
		  mem_init		  on
		  mem_desc		  "c9-bank2"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LUT9"
		  Ports			  [3, 1]
		  Position		  [120, 29, 245, 91]
		  SourceBlock		  "DSPBAModelBus/SharedMem"
		  SourceType		  "DSP Builder Advanced Blockset SharedMem"
		  mem_addr		  "FirAddr+18*Rmax"
		  mem_rwmode		  "Read/Write"
		  mem_data		  "hmatrix(1:Rmax,10)"
		  mem_init		  on
		  mem_desc		  "c9-bank1"
		  mem_type		  "sfix(coeffWidth)"
		  mem_scale		  "2^-(coeffWidth-1)"
		  SampleTime		  "-1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [325, 15, 375, 115]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c9"
		  Position		  [410, 58, 440, 72]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "LUT9"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "LUT1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LUT9"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LUT9"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LUT1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "offset"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LUT9"
		  SrcPort		  1
		  Points		  [30, 0; 0, 5]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "LUT1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -90]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "c9"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "qv"
	      Position		      [1160, 228, 1190, 242]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "qc"
	      Position		      [1160, 263, 1190, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff"
	      Position		      [1165, 298, 1195, 312]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "mem_addr_out"
	      Position		      [1165, 333, 1195, 347]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [1165, 368, 1195, 382]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rate_out"
	      Position		      [1165, 403, 1195, 417]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "outvalid"
	      Position		      [1165, 438, 1195, 452]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bank"
	      Position		      [1165, 473, 1195, 487]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "v"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      1
	      DstBlock		      "qv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      2
	      DstBlock		      "qc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff_addr"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      2
	      DstBlock		      "ChannelOut"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      3
	      DstBlock		      "coeff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      3
	      Points		      [35, 0; 0, -10; 165, 0]
	      Branch {
		Points			[0, 65]
		Branch {
		  Labels		  [0, 0]
		  DstBlock		  "c1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 70]
		  Branch {
		    Points		    [0, 75]
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    Labels		    [0, 0]
		    DstBlock		    "c8"
		    DstPort		    1
		    }
		    Branch {
		    Labels		    [0, 0]
		    Points		    [0, 75]
		    DstBlock		    "c9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Labels		    [0, 0]
		    DstBlock		    "c7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Labels		    [0, 0]
		    DstBlock		    "c6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Labels		    [0, 0]
		    DstBlock		    "c5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Labels		    [0, 0]
		    DstBlock		    "c4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Labels		    [0, 0]
		    DstBlock		    "c3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 5]
		    DstBlock		    "c2"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		Labels			[0, 0]
		DstBlock		"c0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      4
	      DstBlock		      "mem_addr_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      5
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      6
	      DstBlock		      "rate_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      7
	      DstBlock		      "outvalid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c0"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      Points		      [210, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c4"
	      SrcPort		      1
	      Points		      [215, 0; 0, -5]
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "c5"
	      SrcPort		      1
	      Points		      [215, 0; 0, -10]
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "c6"
	      SrcPort		      1
	      Points		      [185, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "c7"
	      SrcPort		      1
	      Points		      [185, 0; 0, -20]
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "c8"
	      SrcPort		      1
	      Points		      [185, 0; 0, -25]
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "c9"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Mux"
	      DstPort		      10
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [35, 0; 0, -320]
	      DstBlock		      "ChannelOut"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "coffset"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "mem_addr"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "rate_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "outvalid_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      4
	      Points		      [170, 0]
	      Branch {
		Points			[0, -15]
		DstBlock		"c0"
		DstPort			2
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "c1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 75]
		  Branch {
		    DstBlock		    "c2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "c3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "c4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "c5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "c6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "c7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "c8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "c9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 35; 585, 0]
		    DstBlock		    "ChannelOut"
		    DstPort		    8
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      5
	      Points		      [75, 0; 0, 660; 570, 0; 0, -695]
	      DstBlock		      "ChannelOut"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      6
	      Points		      [50, 0; 0, 650; 615, 0; 0, -685]
	      DstBlock		      "ChannelOut"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      7
	      Points		      [30, 0; 0, 640; 650, 0; 0, -675]
	      DstBlock		      "ChannelOut"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      8
	      Points		      [0, 620; 720, 0; 0, -655]
	      DstBlock		      "ChannelOut"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      8
	      DstBlock		      "bank"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "output L coefficients in a parallel bus; should only update outputs once per Period"
	      Position		      [533, 183]
	    }
	    Annotation {
	      Name		      "The constants that add to the adder can also \nbe programmable using regfield"
	      Position		      [127, 653]
	    }
	    Annotation {
	      Name		      "Number of memory blocks = L, kernal filter length;\nEach block is 2*Rmax deep"
	      Position		      [560, 212]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "gen_addr_control"
	  Ports			  [4, 8]
	  Position		  [230, 133, 340, 502]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "gen_addr_control"
	    Location		    [6, 86, 1273, 968]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      Position		      [70, 263, 100, 277]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [70, 338, 100, 352]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rate_in"
	      Position		      [70, 413, 100, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [70, 488, 100, 502]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn"
	      Ports		      [4, 4]
	      Position		      [170, 236, 210, 529]
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "2"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "2"
	      foldingEnabled	      off
	      channels		      "ChanCount"
	      sampleRate	      "SampleRate"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      version		      "20090408"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut"
	      Ports		      [8, 8]
	      Position		      [935, 240, 1010, 825]
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "6"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "6"
	      foldingEnabled	      off
	      channels		      "ChanCount"
	      sampleRate	      "SampleRate"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "0"
	      version		      "20090408"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CmpNE"
	      Ports		      [2, 1]
	      Position		      [330, 407, 365, 458]
	      SourceBlock	      "DSPBAPrim/CmpNE"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "cmpne"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "boolean"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "fprintf('~=');"
	      style		      "Optimised"
	      visibilities	      "0"
	      version		      "20090407"
	      Port {
		PortNumber		1
		Name			"transig"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SampleDelay"
	      Ports		      [1, 1]
	      Position		      [260, 405, 305, 435]
	      NamePlacement	      "alternate"
	      SourceBlock	      "DSPBAPrim/SampleDelay"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "sampdelay"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim.jpg"
	      text		      "dpoly(1, eye(1,value+1), 'z')"
	      style		      "Optimised"
	      visibilities	      "8 + 1024"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      Ports		      []
	      Position		      [165, 55, 310, 99]
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      image		      "dspba_prim_ctrl.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "32768"
	      constraintInUse	      off
	      constraintRelation      ">"
	      constraintLimit	      "2"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "coeff_cnt"
	      Ports		      [2, 1]
	      Position		      [410, 367, 510, 458]
	      NamePlacement	      "alternate"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"ccnt"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"coeff_cnt"
		Location		[2, 86, 1270, 998]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [25, 123, 55, 137]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "transig"
		  Position		  [25, 218, 55, 232]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad"
		  Ports			  [4, 1]
		  Position		  [545, 54, 590, 201]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(addrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ"
		  Ports			  [2, 1]
		  Position		  [170, 108, 210, 157]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [475, 98, 515, 122]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(addrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  Ports			  [0, 1]
		  Position		  [35, 144, 70, 166]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(addrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  Ports			  [0, 1]
		  Position		  [480, 169, 515, 191]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(addrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [320, 260, 370, 360]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "flag_n"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [235, 320, 285, 370]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [420, 127, 460, 158]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay"
		  Ports			  [1, 1]
		  Position		  [625, 109, 660, 151]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(addrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "cnt"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [110, 285, 160, 335]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "flag_n_1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay2"
		  Ports			  [1, 1]
		  Position		  [100, 200, 150, 250]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub"
		  Ports			  [2, 1]
		  Position		  [90, 119, 135, 166]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(addrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Xor"
		  Ports			  [2, 1]
		  Position		  [180, 213, 230, 262]
		  SourceBlock		  "DSPBAPrim/Xor"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "xor"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('^');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_cnt"
		  Position		  [750, 168, 780, 182]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "AddSLoad"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "SampleDelay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "coeff_cnt"
		    DstPort		    1
		  }
		}
		Line {
		  Name			  "cnt"
		  Labels		  [0, 0]
		  SrcBlock		  "SampleDelay"
		  SrcPort		  1
		  Points		  [10, 0; 0, -85; -145, 0]
		  Branch {
		    DstBlock		    "AddSLoad"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-375, 0]
		    DstBlock		    "CmpEQ"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "Sub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sub"
		  SrcPort		  1
		  DstBlock		  "CmpEQ"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "AddSLoad"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  DstBlock		  "Sub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CmpEQ"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "transig"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "SampleDelay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Xor"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "AddSLoad"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  Name			  "flag_n_1"
		  Labels		  [0, 1]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "flag_n"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Labels		    [2, 0]
		    Points		    [0, 80; -310, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Or"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "SampleDelay2"
		  SrcPort		  1
		  DstBlock		  "Xor"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Xor"
		  SrcPort		  1
		  Points		  [25, 0; 0, 35]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [364, 244]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "gen_coeff_offset"
	      Ports		      [1, 1]
	      Position		      [410, 465, 510, 525]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"coffset"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"gen_coeff_offset"
		Location		[4, 86, 1272, 998]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "transig"
		  Position		  [220, 93, 250, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  Ports			  [0, 1]
		  Position		  [430, 155, 480, 185]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "ufix(1)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  Ports			  [0, 1]
		  Position		  [430, 190, 480, 220]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "ufix(1)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 85, 335, 185]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		  Port {
		    PortNumber		    1
		    Name		    "flag_n"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [510, 120, 560, 220]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Not"
		  Ports			  [1, 1]
		  Position		  [200, 145, 250, 195]
		  SourceBlock		  "DSPBAPrim/Not"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "not"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [75, 110, 125, 160]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		  Port {
		    PortNumber		    1
		    Name		    "flag_n_1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "coffset"
		  Position		  [610, 163, 640, 177]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Not"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  Name			  "flag_n_1"
		  Labels		  [0, 1]
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Not"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "transig"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  Name			  "flag_n"
		  Labels		  [0, 0]
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Labels		    [2, 0]
		    Points		    [0, 80; -280, 0]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "coffset"
		  DstPort		  1
		}
		Annotation {
		  Name			  "s=0, no rate transition"
		  Position		  [349, 69]
		}
		Annotation {
		  Name			  "Two memory banks are used to store memory coefficients.  Each bank has depth Rmax.  So the offset is 0 o"
		  "r Rmax."
		  Position		  [437, 295]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "gen_outvalid"
	      Ports		      [2, 1]
	      Position		      [735, 538, 800, 602]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"gen_outvalid"
		Location		[2, 86, 1278, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in_valid"
		  Position		  [125, 83, 155, 97]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff_cnt"
		  Position		  [40, 53, 70, 67]
		  NamePlacement		  "alternate"
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpNE"
		  Ports			  [2, 1]
		  Position		  [95, 49, 125, 91]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/CmpNE"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpne"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('~=');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const8"
		  Ports			  [0, 1]
		  Position		  [25, 69, 60, 91]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(addrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const9"
		  Ports			  [0, 1]
		  Position		  [95, 124, 130, 146]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "uint(addrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [190, 62, 250, 118]
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20090623"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out_valid"
		  Position		  [275, 83, 305, 97]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Const8"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "CmpNE"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Const9"
		  SrcPort		  1
		  Points		  [0, -25]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "in_valid"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "out_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff_cnt"
		  SrcPort		  1
		  DstBlock		  "CmpNE"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mem_cnt"
	      Ports		      [2, 1]
	      Position		      [415, 617, 510, 673]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"mcnt"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"mem_cnt"
		Location		[6, 86, 1274, 976]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "transig"
		  Position		  [360, 238, 390, 252]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  Position		  [50, 278, 80, 292]
		  NamePlacement		  "alternate"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSLoad1"
		  Ports			  [4, 1]
		  Position		  [540, 234, 585, 316]
		  SourceBlock		  "DSPBAPrim/AddSLoad"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "addsload"
		  nInputs		  "4"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+'; 's'; 'v']"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  Ports			  [2, 1]
		  Position		  [325, 268, 375, 317]
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  Ports			  [0, 1]
		  Position		  [185, 334, 240, 356]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  Ports			  [0, 1]
		  Position		  [65, 289, 105, 311]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "Period"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const6"
		  Ports			  [0, 1]
		  Position		  [455, 254, 510, 276]
		  NamePlacement		  "alternate"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const7"
		  Ports			  [0, 1]
		  Position		  [485, 294, 520, 316]
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [190, 281, 240, 309]
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256"
		  clipdetect		  off
		  version		  "20090611"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [125, 277, 165, 308]
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Or"
		  Ports			  [2, 1]
		  Position		  [410, 266, 445, 304]
		  SourceBlock		  "DSPBAPrim/Or"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "or"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('|');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  Ports			  [1, 1]
		  Position		  [625, 251, 660, 299]
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  Ports			  [2, 1]
		  Position		  [260, 288, 300, 317]
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(memAddrWidth)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  image			  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Outport
		  Name			  "mem_cnt"
		  Position		  [710, 318, 740, 332]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Const6"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSLoad1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "mem_cnt"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Const7"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "rate"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "transig"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Or"
		  SrcPort		  1
		  DstBlock		  "AddSLoad1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  DstBlock		  "Or"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [0, -60; -140, 0]
		  Branch {
		    DstBlock		    "AddSLoad1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-215, 0]
		    DstBlock		    "CmpEQ1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "qv"
	      Position		      [1040, 263, 1070, 277]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "qc"
	      Position		      [1040, 338, 1070, 352]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_addr"
	      Position		      [1040, 413, 1070, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coffset"
	      Position		      [1040, 488, 1070, 502]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "mem_addr"
	      Position		      [1040, 638, 1070, 652]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [1040, 788, 1070, 802]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rate_out"
	      Position		      [1040, 713, 1070, 727]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "outvalid"
	      Position		      [1040, 563, 1070, 577]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "v"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      1
	      DstBlock		      "qv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      2
	      DstBlock		      "qc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      3
	      DstBlock		      "coeff_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      1
	      Points		      [460, 0]
	      Branch {
		DstBlock		"ChannelOut"
		DstPort			1
	      }
	      Branch {
		Labels			[0, 0]
		Points			[0, 285]
		DstBlock		"gen_outvalid"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "rate_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      2
	      DstBlock		      "ChannelOut"
	      DstPort		      2
	    }
	    Line {
	      Name		      "ccnt"
	      Labels		      [2, 0]
	      SrcBlock		      "coeff_cnt"
	      SrcPort		      1
	      Points		      [0, 5; 85, 0]
	      Branch {
		Points			[0, 165]
		DstBlock		"gen_outvalid"
		DstPort			2
	      }
	      Branch {
		DstBlock		"ChannelOut"
		DstPort			3
	      }
	    }
	    Line {
	      Name		      "coffset"
	      Labels		      [0, 0]
	      SrcBlock		      "gen_coeff_offset"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "SampleDelay"
	      SrcPort		      1
	      DstBlock		      "CmpNE"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      3
	      Points		      [15, 0]
	      Branch {
		DstBlock		"SampleDelay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"coeff_cnt"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25; 65, 0]
		Branch {
		  DstBlock		  "CmpNE"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 215]
		  Branch {
		    DstBlock		    "mem_cnt"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "ChannelOut"
		    DstPort		    7
		  }
		}
	      }
	    }
	    Line {
	      Name		      "transig"
	      Labels		      [0, 0]
	      SrcBlock		      "CmpNE"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"coeff_cnt"
		DstPort			2
	      }
	      Branch {
		Points			[0, 60]
		Branch {
		  DstBlock		  "gen_coeff_offset"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 135]
		  DstBlock		  "mem_cnt"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      4
	      DstBlock		      "coffset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelIn"
	      SrcPort		      4
	      Points		      [45, 0; 0, 300]
	      DstBlock		      "ChannelOut"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      8
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      7
	      DstBlock		      "rate_out"
	      DstPort		      1
	    }
	    Line {
	      Name		      "mcnt"
	      Labels		      [0, 0]
	      SrcBlock		      "mem_cnt"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      6
	      DstBlock		      "mem_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "gen_outvalid"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "ChannelOut"
	      SrcPort		      5
	      DstBlock		      "outvalid"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "the coefficients address counter should only update contents once per period; it is in the range o"
	      "f [0,R-1]"
	      Position		      [628, 98]
	    }
	    Annotation {
	      Name		      "the memory address counter is updated every cycle; it is in the range of [0, R*Period-1]"
	      Position		      [593, 58]
	    }
	    Annotation {
	      Name		      "When the rate changes, we use a flag signal transig to signal the transition.  transig in turn con"
	      "trols the coefficients address offset.  \nWe also force the coefficients counter to reset to zero when the rate"
	      " changes, so that we start reading coefficients from \nthe start of the other memory bank."
	      Position		      [648, 146]
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [885, 283, 915, 297]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v"
	  Position		  [885, 403, 915, 417]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "c"
	  Position		  [885, 223, 915, 237]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rate_out"
	  Position		  [885, 343, 915, 357]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "bank_out"
	  Position		  [885, 463, 915, 477]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Rate"
	  SrcPort		  1
	  DstBlock		  "gen_addr_control"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "av"
	  SrcPort		  1
	  DstBlock		  "gen_addr_control"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ac"
	  SrcPort		  1
	  DstBlock		  "gen_addr_control"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  DstBlock		  "gen_addr_control"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "gen_addr_control"
	  SrcPort		  1
	  DstBlock		  "coefficients_gen"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gen_addr_control"
	  SrcPort		  2
	  DstBlock		  "coefficients_gen"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gen_addr_control"
	  SrcPort		  3
	  DstBlock		  "coefficients_gen"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "coefficients_gen"
	  SrcPort		  3
	  DstBlock		  "FIRSubsystem"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "coefficients_gen"
	  SrcPort		  1
	  DstBlock		  "FIRSubsystem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "coefficients_gen"
	  SrcPort		  2
	  DstBlock		  "FIRSubsystem"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gen_addr_control"
	  SrcPort		  5
	  DstBlock		  "coefficients_gen"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "gen_addr_control"
	  SrcPort		  6
	  DstBlock		  "coefficients_gen"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "gen_addr_control"
	  SrcPort		  7
	  DstBlock		  "coefficients_gen"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "gen_addr_control"
	  SrcPort		  8
	  DstBlock		  "coefficients_gen"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "coefficients_gen"
	  SrcPort		  4
	  DstBlock		  "FIRSubsystem"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "coefficients_gen"
	  SrcPort		  5
	  DstBlock		  "FIRSubsystem"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "coefficients_gen"
	  SrcPort		  6
	  DstBlock		  "FIRSubsystem"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "coefficients_gen"
	  SrcPort		  7
	  DstBlock		  "FIRSubsystem"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "FIRSubsystem"
	  SrcPort		  4
	  DstBlock		  "rate_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIRSubsystem"
	  SrcPort		  3
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIRSubsystem"
	  SrcPort		  2
	  DstBlock		  "c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIRSubsystem"
	  SrcPort		  5
	  DstBlock		  "v"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIRSubsystem"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gen_addr_control"
	  SrcPort		  4
	  DstBlock		  "coefficients_gen"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "coefficients_gen"
	  SrcPort		  8
	  DstBlock		  "FIRSubsystem"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "FIRSubsystem"
	  SrcPort		  6
	  DstBlock		  "bank_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Step
      Name		      "Impulse"
      Position		      [35, 500, 65, 530]
      Time		      "ones(1, ChanWireCount)"
      Before		      "1"
      After		      "0"
      SampleTime	      "SampleTime"
    }
    Block {
      BlockType		      Reference
      Name		      "InChanView"
      Ports		      [3, 1]
      Position		      [525, 96, 600, 214]
      SourceBlock	      "DSPBABase/ChanView"
      SourceType	      "DSP Builder Advanced Blockset Channel Viewer"
      nchans		      "ChanCount"
      chan_vector	      "0"
      latency		      "0"
      version		      "20090407"
      Port {
	PortNumber		1
	Name			"Input data at 16MHz"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "InChanView1"
      Ports		      [3, 16]
      Position		      [765, 351, 845, 464]
      SourceBlock	      "DSPBABase/ChanView"
      SourceType	      "DSP Builder Advanced Blockset Channel Viewer"
      nchans		      "ChanCount"
      chan_vector	      "0:ChanCount-1"
      latency		      "0"
      version		      "20090407"
      Port {
	PortNumber		1
	Name			"First Channel Output data"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch"
      Ports		      [2, 1]
      Position		      [215, 482, 245, 518]
      ShowName		      off
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch1"
      Ports		      [2, 1]
      Position		      [145, 432, 175, 468]
      ShowName		      off
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "1"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch2"
      Ports		      [2, 1]
      Position		      [145, 507, 175, 543]
      ShowName		      off
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      sw		      "0"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Scope
      Name		      "OutScope"
      Ports		      [4]
      Position		      [1025, 342, 1070, 493]
      Floating		      off
      Location		      [5, 60, 1277, 989]
      Open		      on
      NumInputPorts	      "4"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
      }
      TimeRange		      "20000"
      YMin		      "-1~-0.5~-5~-5"
      YMax		      "1~0.5~5~5"
      SaveToWorkspace	      on
      SaveName		      "iout"
      DataFormat	      "Structure"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "OutScope1"
      Ports		      [5]
      Position		      [510, 607, 555, 803]
      Floating		      off
      Location		      [5, 60, 1275, 989]
      Open		      on
      NumInputPorts	      "5"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
      }
      TimeRange		      "20000"
      YMin		      "-1~-0.5~-5~-5~-5"
      YMax		      "1~0.5~5~5~5"
      SaveToWorkspace	      on
      SaveName		      "iout1"
      DataFormat	      "Structure"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      RandomNumber
      Name		      "Random"
      Position		      [35, 560, 65, 590]
      Seed		      "1:ChanWireCount"
      SampleTime	      "SampleTime"
    }
    Block {
      BlockType		      Reference
      Name		      "Signals"
      Ports		      []
      Position		      [195, 186, 334, 255]
      SourceBlock	      "DSPBABase/Signals"
      SourceType	      "DSP Builder Advanced Blockset Signals Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      clk		      "clk"
      freq		      "ClockRate"
      margin		      "ClockMargin"
      rst		      "areset"
      rstactive		      "High"
      bus		      "bus"
      enbusclock	      on
      busfreq		      "BusClockRate"
      bussync		      on
      version		      "20090407"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      Ports		      [0, 1]
      Position		      [40, 395, 70, 425]
      SineType		      "Sample based"
      Amplitude		      "ones(1,ChanWireCount)*(2^17-2)/(2^17)"
      Bias		      "0"
      Frequency		      "(2 * pi) / ( 4 * 2^24 / floor(2^24 * 0.051))"
      Phase		      "0"
      Samples		      "Rmax*50"
      Offset		      "0"
      SampleTime	      "SampleTime"
    }
    Block {
      BlockType		      Reference
      Name		      "Valid Sequence"
      Ports		      [0, 1]
      Position		      [325, 365, 355, 395]
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      OutValues		      "v_in"
      tsamp		      "SampleTime"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      OutputDataTypeScalingMode	"Inherit via back propagation"
      OutDataType	      "float('double')"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
    }
    Block {
      BlockType		      Reference
      Name		      "busAddr"
      Ports		      [0, 1]
      Position		      [140, 690, 170, 720]
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      OutValues		      "busAddr"
      tsamp		      "SampleTime"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "uint16"
      OutputDataTypeScalingMode	"uint16"
      OutDataType	      "float('double')"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
    }
    Block {
      BlockType		      Reference
      Name		      "busWrite"
      Ports		      [0, 1]
      Position		      [140, 780, 170, 810]
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      OutValues		      "busWrite"
      tsamp		      "SampleTime"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      OutputDataTypeScalingMode	"Inherit via back propagation"
      OutDataType	      "ufix(1)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "[]"
      LockScale		      off
    }
    Block {
      BlockType		      Reference
      Name		      "busWriteData"
      Ports		      [0, 1]
      Position		      [140, 735, 170, 765]
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      OutValues		      "busWriteData"
      tsamp		      "SampleTime"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "uint32"
      OutputDataTypeScalingMode	"uint32"
      OutDataType	      "fixdt(1,32,2^0,0)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "[]"
      LockScale		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "gen_invalid0"
      Ports		      [2, 1]
      Position		      [695, 230, 795, 285]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"gen_invalid0"
	Location		[2, 95, 1270, 960]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_valid"
	  Position		  [130, 38, 160, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in_chan"
	  Position		  [130, 108, 160, 122]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator"
	  Ports			  [2, 1]
	  Position		  [275, 36, 315, 74]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  logicop		  "AND"
	  UseBitMask		  off
	  NumInputPorts		  "2"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  Ports			  [1, 1]
	  Position		  [195, 100, 225, 130]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_valid"
	  Position		  [355, 48, 385, 62]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Bitwise\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in_valid"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in_chan"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Constant"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bitwise\nOperator"
	  SrcPort		  1
	  DstBlock		  "out_valid"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Generate valid signal for the 1st channel"
	  Position		  [192, 242]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "gen_invalid1"
      Ports		      [2, 1]
      Position		      [760, 560, 860, 615]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"gen_invalid1"
	Location		[2, 95, 1270, 960]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in_valid"
	  Position		  [130, 38, 160, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in_chan"
	  Position		  [130, 108, 160, 122]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator"
	  Ports			  [2, 1]
	  Position		  [275, 36, 315, 74]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  logicop		  "AND"
	  UseBitMask		  off
	  NumInputPorts		  "2"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  Ports			  [1, 1]
	  Position		  [195, 100, 225, 130]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out_valid"
	  Position		  [370, 48, 400, 62]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "in_chan"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Constant"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Bitwise\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in_valid"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bitwise\nOperator"
	  SrcPort		  1
	  DstBlock		  "out_valid"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Generate valid signal for the 1st channel"
	  Position		  [192, 242]
	}
      }
    }
    Line {
      SrcBlock		      "Manual Switch2"
      SrcPort		      1
      Points		      [15, 0; 0, -15]
      DstBlock		      "Manual Switch"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Impulse"
      SrcPort		      1
      DstBlock		      "Manual Switch2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Random"
      SrcPort		      1
      Points		      [60, 0]
      DstBlock		      "Manual Switch2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Manual Switch"
      SrcPort		      1
      DstBlock		      "Convert Input"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Manual Switch1"
      SrcPort		      1
      Points		      [15, 0; 0, 40]
      DstBlock		      "Manual Switch"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      Points		      [30, 0; 0, 30]
      DstBlock		      "Manual Switch1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Const"
      SrcPort		      1
      DstBlock		      "Manual Switch1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Convert Input"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	Points			[0, -385]
	DstBlock		"InChanView"
	DstPort			1
      }
      Branch {
	Points			[95, 0]
	Branch {
	  Points		  [0, -200]
	  DstBlock		  "Enabled\nSubsystem1"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "FilterSystem"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "Channel Counter"
      SrcPort		      1
      Points		      [135, 0]
      Branch {
	Points			[0, -245]
	DstBlock		"InChanView"
	DstPort			3
      }
      Branch {
	Points			[45, 0]
	Branch {
	  DstBlock		  "FilterSystem"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, -170]
	  DstBlock		  "gen_invalid0"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "Valid Sequence"
      SrcPort		      1
      Points		      [115, 0]
      Branch {
	Points			[0, -225]
	DstBlock		"InChanView"
	DstPort			2
      }
      Branch {
	Points			[30, 0]
	Branch {
	  DstBlock		  "FilterSystem"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -135]
	  DstBlock		  "gen_invalid0"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "gen_invalid1"
      SrcPort		      1
      Points		      [110, 0]
      DstBlock		      "Enabled\nSubsystem2"
      DstPort		      enable
    }
    Line {
      SrcBlock		      "gen_invalid0"
      SrcPort		      1
      Points		      [110, 0]
      DstBlock		      "Enabled\nSubsystem1"
      DstPort		      enable
    }
    Line {
      SrcBlock		      "busAddr"
      SrcPort		      1
      Points		      [60, 0]
      Branch {
	DstBlock		"BusStimulus"
	DstPort			1
      }
      Branch {
	Points			[0, -80]
	DstBlock		"OutScope1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "busWriteData"
      SrcPort		      1
      Points		      [65, 0]
      Branch {
	DstBlock		"BusStimulus"
	DstPort			2
      }
      Branch {
	Points			[0, -85]
	DstBlock		"OutScope1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "busWrite"
      SrcPort		      1
      Points		      [70, 0]
      Branch {
	DstBlock		"BusStimulus"
	DstPort			3
      }
      Branch {
	Points			[0, -90]
	DstBlock		"OutScope1"
	DstPort			3
      }
    }
    Line {
      Name		      "Input data at 16MHz"
      Labels		      [3, 0]
      SrcBlock		      "InChanView"
      SrcPort		      1
      Points		      [390, 0; 0, 210]
      DstBlock		      "OutScope"
      DstPort		      1
    }
    Line {
      Name		      "First Channel Output data"
      Labels		      [2, 0]
      SrcBlock		      "InChanView1"
      SrcPort		      1
      Points		      [0, 30]
      DstBlock		      "OutScope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "BusStimulus"
      SrcPort		      1
      Points		      [0, 30]
      DstBlock		      "OutScope1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "BusStimulus"
      SrcPort		      2
      DstBlock		      "OutScope1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "FilterSystem"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	DstBlock		"InChanView1"
	DstPort			1
      }
      Branch {
	Points			[0, 270]
	DstBlock		"Enabled\nSubsystem2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "FilterSystem"
      SrcPort		      2
      Points		      [60, 0]
      Branch {
	DstBlock		"InChanView1"
	DstPort			2
      }
      Branch {
	Points			[0, 170]
	DstBlock		"gen_invalid1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "FilterSystem"
      SrcPort		      3
      Points		      [50, 0]
      Branch {
	DstBlock		"InChanView1"
	DstPort			3
      }
      Branch {
	Points			[0, 160]
	DstBlock		"gen_invalid1"
	DstPort			2
      }
    }
    Line {
      Name		      "Output Sample Rate"
      Labels		      [0, 0]
      SrcBlock		      "FilterSystem"
      SrcPort		      4
      Points		      [275, 0; 0, -40]
      DstBlock		      "OutScope"
      DstPort		      3
    }
    Line {
      Name		      "Current Coefficient Bank in Use"
      Labels		      [0, 0]
      SrcBlock		      "FilterSystem"
      SrcPort		      5
      Points		      [330, 0]
      DstBlock		      "OutScope"
      DstPort		      4
    }
    Annotation {
      Name		      "Variable Integer Rate Decimation Filter Demonstration"
      Position		      [654, 37]
      DropShadow	      on
      FontName		      "Arial"
      FontSize		      18
      FontWeight	      "bold"
    }
  }
}
