Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 27 12:32:58 2021
| Host         : LAPTOP-0FSA8U4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[32]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[33]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[34]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[35]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[36]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[47]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[48]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[49]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[50]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[51]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[52]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[53]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[54]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[55]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[56]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[57]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[58]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[59]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[60]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[61]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[62]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[63]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.624        0.000                      0                10724        0.037        0.000                      0                10708        7.000        0.000                       0                  6213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}     90.422          11.059          
clk_25/inst/clk_in1                                                                         {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
clk_50M                                                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25/inst/clk_in1                                                                                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             25.676        0.000                      0                 9445        0.073        0.000                      0                 9445       18.870        0.000                       0                  5635  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.408        0.000                       0                     3  
clk_50M                                                                                          13.183        0.000                      0                  124        0.182        0.000                      0                  124        9.500        0.000                       0                    91  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.135        0.000                      0                  928        0.090        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50M                                                                                     clk_out1_clk_wiz_0                                                                                5.624        0.000                      0                 1333        1.491        0.000                      0                 1333  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.984        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_50M                                                                                          12.907        0.000                      0                  141        0.037        0.000                      0                  141  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.950        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               37.773        0.000                      0                   91        0.331        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.798        0.000                      0                  100        0.337        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25/inst/clk_in1
  To Clock:  clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.676ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.299ns  (logic 3.703ns (25.898%)  route 10.596ns (74.102%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 41.596 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.760    14.045    cpu/DataRoad/pc/branch
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.105    14.150 r  cpu/DataRoad/pc/physical_pc[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.692    14.842    cpu/DataRoad/pc/new_pc_branch[17]
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.127    14.969 r  cpu/DataRoad/pc/physical_pc[15]_INST_0/O
                         net (fo=1, routed)           0.688    15.657    cpu/DataRoad/EX_MEM/physical_pc[15]
    SLICE_X6Y62          LUT4 (Prop_lut4_I3_O)        0.286    15.943 r  cpu/DataRoad/EX_MEM/base_addr[15]_i_1/O
                         net (fo=1, routed)           0.000    15.943    cpu/DataRoad/base_control/D[15]
    SLICE_X6Y62          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.594    41.596    cpu/DataRoad/base_control/clk_out1
    SLICE_X6Y62          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/C
                         clock pessimism              0.074    41.670    
                         clock uncertainty           -0.127    41.543    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.076    41.619    cpu/DataRoad/base_control/base_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         41.619    
                         arrival time                         -15.943    
  -------------------------------------------------------------------
                         slack                                 25.676    

Slack (MET) :             25.686ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.097ns  (logic 3.398ns (24.105%)  route 10.699ns (75.895%))
  Logic Levels:           19  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 41.749 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 f  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.630    13.915    cpu/DataRoad/EX_MEM/branch
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.105    14.020 f  cpu/DataRoad/EX_MEM/IF_ID_i_1/O
                         net (fo=65, routed)          1.125    15.145    cpu/DataRoad/IF_ID/clear
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.108    15.253 r  cpu/DataRoad/IF_ID/q[50]_i_1/O
                         net (fo=1, routed)           0.488    15.741    cpu/DataRoad/IF_ID/p_1_in[50]
    SLICE_X3Y46          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.747    41.749    cpu/DataRoad/IF_ID/clk
    SLICE_X3Y46          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[50]/C
                         clock pessimism              0.014    41.763    
                         clock uncertainty           -0.127    41.636    
    SLICE_X3Y46          FDCE (Setup_fdce_C_D)       -0.209    41.427    cpu/DataRoad/IF_ID/q_reg[50]
  -------------------------------------------------------------------
                         required time                         41.427    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 25.686    

Slack (MET) :             25.702ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 3.685ns (25.816%)  route 10.589ns (74.184%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.807    14.091    cpu/DataRoad/pc/branch
    SLICE_X9Y51          LUT5 (Prop_lut5_I1_O)        0.105    14.196 r  cpu/DataRoad/pc/physical_pc[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.677    14.873    cpu/DataRoad/pc/new_pc_branch[11]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.127    15.000 r  cpu/DataRoad/pc/physical_pc[9]_INST_0/O
                         net (fo=1, routed)           0.650    15.650    cpu/DataRoad/EX_MEM/physical_pc[9]
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.268    15.918 r  cpu/DataRoad/EX_MEM/base_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    15.918    cpu/DataRoad/base_control/D[9]
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[9]/C
                         clock pessimism              0.074    41.673    
                         clock uncertainty           -0.127    41.546    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.074    41.620    cpu/DataRoad/base_control/base_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -15.918    
  -------------------------------------------------------------------
                         slack                                 25.702    

Slack (MET) :             25.719ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.259ns  (logic 3.688ns (25.865%)  route 10.571ns (74.135%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.848    14.132    cpu/DataRoad/pc/branch
    SLICE_X9Y52          LUT5 (Prop_lut5_I1_O)        0.105    14.237 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.666    14.903    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.124    15.027 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.601    15.629    cpu/DataRoad/EX_MEM/physical_pc[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.274    15.903 r  cpu/DataRoad/EX_MEM/base_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    15.903    cpu/DataRoad/base_control/D[11]
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/C
                         clock pessimism              0.074    41.673    
                         clock uncertainty           -0.127    41.546    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.076    41.622    cpu/DataRoad/base_control/base_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         41.622    
                         arrival time                         -15.903    
  -------------------------------------------------------------------
                         slack                                 25.719    

Slack (MET) :             25.751ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.037ns  (logic 3.398ns (24.208%)  route 10.639ns (75.792%))
  Logic Levels:           19  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 41.749 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 f  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.630    13.915    cpu/DataRoad/EX_MEM/branch
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.105    14.020 f  cpu/DataRoad/EX_MEM/IF_ID_i_1/O
                         net (fo=65, routed)          1.121    15.141    cpu/DataRoad/IF_ID/clear
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.108    15.249 r  cpu/DataRoad/IF_ID/q[49]_i_1/O
                         net (fo=1, routed)           0.432    15.681    cpu/DataRoad/IF_ID/p_1_in[49]
    SLICE_X3Y46          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.747    41.749    cpu/DataRoad/IF_ID/clk
    SLICE_X3Y46          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[49]/C
                         clock pessimism              0.014    41.763    
                         clock uncertainty           -0.127    41.636    
    SLICE_X3Y46          FDCE (Setup_fdce_C_D)       -0.204    41.432    cpu/DataRoad/IF_ID/q_reg[49]
  -------------------------------------------------------------------
                         required time                         41.432    
                         arrival time                         -15.681    
  -------------------------------------------------------------------
                         slack                                 25.751    

Slack (MET) :             25.758ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 3.500ns (24.690%)  route 10.676ns (75.310%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.889    14.174    cpu/DataRoad/pc/branch
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.105    14.279 r  cpu/DataRoad/pc/physical_pc[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.808    15.087    cpu/DataRoad/pc/new_pc_branch[4]
    SLICE_X4Y51          LUT3 (Prop_lut3_I2_O)        0.105    15.192 r  cpu/DataRoad/pc/physical_pc[2]_INST_0/O
                         net (fo=1, routed)           0.523    15.715    cpu/DataRoad/EX_MEM/physical_pc[2]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.105    15.820 r  cpu/DataRoad/EX_MEM/base_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    15.820    cpu/DataRoad/base_control/D[2]
    SLICE_X4Y55          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X4Y55          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[2]/C
                         clock pessimism              0.074    41.673    
                         clock uncertainty           -0.127    41.546    
    SLICE_X4Y55          FDCE (Setup_fdce_C_D)        0.032    41.578    cpu/DataRoad/base_control/base_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.578    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 25.758    

Slack (MET) :             25.760ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.008ns  (logic 3.398ns (24.257%)  route 10.610ns (75.743%))
  Logic Levels:           19  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 41.746 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 f  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.630    13.915    cpu/DataRoad/EX_MEM/branch
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.105    14.020 f  cpu/DataRoad/EX_MEM/IF_ID_i_1/O
                         net (fo=65, routed)          1.093    15.113    cpu/DataRoad/IF_ID/clear
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.108    15.221 r  cpu/DataRoad/IF_ID/q[53]_i_1/O
                         net (fo=1, routed)           0.432    15.652    cpu/DataRoad/IF_ID/p_1_in[53]
    SLICE_X4Y47          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.744    41.746    cpu/DataRoad/IF_ID/clk
    SLICE_X4Y47          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[53]/C
                         clock pessimism              0.014    41.760    
                         clock uncertainty           -0.127    41.633    
    SLICE_X4Y47          FDCE (Setup_fdce_C_D)       -0.221    41.412    cpu/DataRoad/IF_ID/q_reg[53]
  -------------------------------------------------------------------
                         required time                         41.412    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 25.760    

Slack (MET) :             25.791ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.139ns  (logic 3.500ns (24.755%)  route 10.639ns (75.245%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 41.597 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.938    14.222    cpu/DataRoad/pc/branch
    SLICE_X8Y49          LUT5 (Prop_lut5_I1_O)        0.105    14.327 r  cpu/DataRoad/pc/physical_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.768    15.095    cpu/DataRoad/pc/new_pc_branch[2]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.105    15.200 r  cpu/DataRoad/pc/physical_pc[0]_INST_0/O
                         net (fo=1, routed)           0.477    15.678    cpu/DataRoad/EX_MEM/physical_pc[0]
    SLICE_X5Y60          LUT4 (Prop_lut4_I3_O)        0.105    15.783 r  cpu/DataRoad/EX_MEM/base_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    15.783    cpu/DataRoad/base_control/D[0]
    SLICE_X5Y60          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.595    41.597    cpu/DataRoad/base_control/clk_out1
    SLICE_X5Y60          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[0]/C
                         clock pessimism              0.074    41.671    
                         clock uncertainty           -0.127    41.544    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.030    41.574    cpu/DataRoad/base_control/base_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.574    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 25.791    

Slack (MET) :             25.799ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.133ns  (logic 3.665ns (25.933%)  route 10.468ns (74.067%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.885    14.170    cpu/DataRoad/pc/branch
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.105    14.275 r  cpu/DataRoad/pc/physical_pc[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.720    14.995    cpu/DataRoad/pc/new_pc_branch[3]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.108    15.103 r  cpu/DataRoad/pc/physical_pc[1]_INST_0/O
                         net (fo=1, routed)           0.406    15.510    cpu/DataRoad/EX_MEM/physical_pc[1]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.267    15.777 r  cpu/DataRoad/EX_MEM/base_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    15.777    cpu/DataRoad/base_control/D[1]
    SLICE_X4Y55          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X4Y55          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/C
                         clock pessimism              0.074    41.673    
                         clock uncertainty           -0.127    41.546    
    SLICE_X4Y55          FDCE (Setup_fdce_C_D)        0.030    41.576    cpu/DataRoad/base_control/base_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.576    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 25.799    

Slack (MET) :             25.803ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.173ns  (logic 3.686ns (26.008%)  route 10.487ns (73.992%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.633     9.259    cpu/DataRoad/ID_EX/last_before_last_alu_result[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.267     9.526 r  cpu/DataRoad/ID_EX/pc_i_20/O
                         net (fo=3, routed)           0.641    10.168    cpu/DataRoad/alu/add/pc_i_8_1[0]
    SLICE_X20Y58         LUT3 (Prop_lut3_I0_O)        0.105    10.273 r  cpu/DataRoad/alu/add/pc_i_24/O
                         net (fo=1, routed)           0.000    10.273    cpu/DataRoad/ID_EX/pc_i_3[1]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.717 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.717    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.817 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.817    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.917 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.917    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.017 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.017    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.117 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.117    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.217 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.217    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.479 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    11.959    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    12.209 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    12.521    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    12.626 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    13.180    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    13.285 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.785    14.069    cpu/DataRoad/pc/branch
    SLICE_X8Y52          LUT5 (Prop_lut5_I1_O)        0.105    14.174 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.747    14.921    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.128    15.049 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.500    15.549    cpu/DataRoad/EX_MEM/physical_pc[13]
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.268    15.817 r  cpu/DataRoad/EX_MEM/base_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    15.817    cpu/DataRoad/base_control/D[13]
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/C
                         clock pessimism              0.074    41.673    
                         clock uncertainty           -0.127    41.546    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.074    41.620    cpu/DataRoad/base_control/base_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -15.817    
  -------------------------------------------------------------------
                         slack                                 25.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.062%)  route 0.165ns (53.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.753     0.755    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X23Y22         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     0.896 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=8, routed)           0.165     1.061    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2[1]
    RAMB18_X1Y8          RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.066     1.068    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X1Y8          RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.804    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.987    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.544%)  route 0.176ns (55.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.753     0.755    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X23Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.141     0.896 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/Q
                         net (fo=12, routed)          0.176     1.071    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X1Y8          RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.069     1.071    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB18_X1Y8          RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.807    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.990    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.092%)  route 0.194ns (57.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.766ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.764     0.766    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X23Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.907 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/Q
                         net (fo=5, routed)           0.194     1.101    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[48]
    SLICE_X22Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.967     0.969    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X22Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]/C
                         clock pessimism             -0.008     0.960    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.059     1.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.682     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.110     0.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X36Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.957     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X36Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.259     0.699    
    SLICE_X36Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.098%)  route 0.134ns (44.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.753     0.755    u_ila_0/inst/ila_core_inst/out
    SLICE_X22Y22         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.164     0.919 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][8]/Q
                         net (fo=1, routed)           0.134     1.052    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIPADIP[0]
    RAMB18_X1Y8          RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.066     1.068    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X1Y8          RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.804    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     0.959    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.226%)  route 0.106ns (41.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.755     0.757    u_ila_0/inst/ila_core_inst/out
    SLICE_X22Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.148     0.905 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][20]/Q
                         net (fo=1, routed)           0.106     1.011    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X1Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.074     1.076    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X1Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.812    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.102     0.914    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][129]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.895%)  route 0.165ns (50.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.761     0.763    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     0.927 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][129]/Q
                         net (fo=1, routed)           0.165     1.091    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[3]
    RAMB36_X0Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.076     1.078    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X0Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     0.837    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.992    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.046%)  route 0.164ns (49.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.762     0.764    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     0.928 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/Q
                         net (fo=1, routed)           0.164     1.091    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X0Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.076     1.078    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X0Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     0.837    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     0.992    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.155%)  route 0.163ns (49.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.758     0.760    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     0.924 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.163     1.087    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[21]
    RAMB36_X0Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.071     1.073    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X0Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     0.832    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     0.987    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][169]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.797%)  route 0.165ns (50.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.756ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.754     0.756    u_ila_0/inst/ila_core_inst/out
    SLICE_X20Y29         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.164     0.920 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][169]/Q
                         net (fo=1, routed)           0.165     1.085    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X1Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.069     1.071    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X1Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     0.830    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.985    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X1Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X1Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X1Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X1Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X0Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       13.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 1.123ns (17.376%)  route 5.340ns (82.624%))
  Logic Levels:           5  (LUT3=3 LUT5=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.558     6.165    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.105     6.270 r  cpu/DataRoad/mem/ext_control/regs_i_33/O
                         net (fo=3, routed)           0.830     7.100    cpu/DataRoad/EX_MEM/regs_i_58
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.105     7.205 f  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=36, routed)          0.648     7.853    cpu/DataRoad/MEM_WR/Registers_reg[0][29]_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.105     7.958 f  cpu/DataRoad/MEM_WR/regs_i_58/O
                         net (fo=2, routed)           0.556     8.514    cpu/DataRoad/MEM_WR/regs_i_58_n_0
    SLICE_X4Y57          LUT3 (Prop_lut3_I2_O)        0.108     8.622 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=39, routed)          0.989     9.611    cpu/DataRoad/EX_MEM/last_before_last_alu_result[6]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.267     9.878 r  cpu/DataRoad/EX_MEM/ext_datain[7]_i_1/O
                         net (fo=2, routed)           1.759    11.637    cpu/DataRoad/mem/ext_control/D[7]
    SLICE_X5Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/C
                         clock pessimism              0.176    24.915    
                         clock uncertainty           -0.035    24.879    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)       -0.059    24.820    cpu/DataRoad/mem/ext_control/ext_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                 13.183    

Slack (MET) :             13.606ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.123ns (18.403%)  route 4.979ns (81.597%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 24.669 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.558     6.165    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.105     6.270 r  cpu/DataRoad/mem/ext_control/regs_i_33/O
                         net (fo=3, routed)           0.830     7.100    cpu/DataRoad/EX_MEM/regs_i_58
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.105     7.205 f  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=36, routed)          0.847     8.052    cpu/DataRoad/MEM_WR/Registers_reg[0][29]_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I2_O)        0.105     8.157 f  cpu/DataRoad/MEM_WR/regs_i_44/O
                         net (fo=2, routed)           0.624     8.781    cpu/DataRoad/MEM_WR/regs_i_44_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I2_O)        0.108     8.889 r  cpu/DataRoad/MEM_WR/regs_i_11/O
                         net (fo=37, routed)          2.120    11.009    cpu/DataRoad/EX_MEM/last_before_last_alu_result[20]
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.267    11.276 r  cpu/DataRoad/EX_MEM/ext_datain[21]_i_1/O
                         net (fo=1, routed)           0.000    11.276    cpu/DataRoad/mem/ext_control/D[21]
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.530    24.669    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/C
                         clock pessimism              0.176    24.846    
                         clock uncertainty           -0.035    24.810    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)        0.072    24.882    cpu/DataRoad/mem/ext_control/ext_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         24.882    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                 13.606    

Slack (MET) :             13.634ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.853ns (14.186%)  route 5.160ns (85.814%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y46          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[27]/Q
                         net (fo=1, routed)           0.620     6.227    cpu/DataRoad/mem/ext_control/dataout[27]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.105     6.332 r  cpu/DataRoad/mem/ext_control/regs_i_72/O
                         net (fo=3, routed)           1.082     7.414    cpu/DataRoad/EX_MEM/Registers_reg[0][3]_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.105     7.519 r  cpu/DataRoad/EX_MEM/regs_i_62/O
                         net (fo=1, routed)           0.454     7.973    cpu/DataRoad/MEM_WR/Registers_reg[0][3]
    SLICE_X3Y62          LUT5 (Prop_lut5_I2_O)        0.105     8.078 r  cpu/DataRoad/MEM_WR/regs_i_29/O
                         net (fo=42, routed)          1.047     9.126    cpu/DataRoad/EX_MEM/last_before_last_alu_result[2]
    SLICE_X6Y59          LUT3 (Prop_lut3_I0_O)        0.105     9.231 r  cpu/DataRoad/EX_MEM/ext_datain[3]_i_1/O
                         net (fo=2, routed)           1.956    11.187    cpu/DataRoad/mem/ext_control/D[3]
    SLICE_X1Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[3]/C
                         clock pessimism              0.176    24.915    
                         clock uncertainty           -0.035    24.879    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.059    24.820    cpu/DataRoad/mem/ext_control/ext_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 13.634    

Slack (MET) :             13.732ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.137ns (18.801%)  route 4.910ns (81.199%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.558     6.165    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.105     6.270 r  cpu/DataRoad/mem/ext_control/regs_i_33/O
                         net (fo=3, routed)           0.830     7.100    cpu/DataRoad/EX_MEM/regs_i_58
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.105     7.205 f  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=36, routed)          0.969     8.174    cpu/DataRoad/MEM_WR/Registers_reg[0][29]_0
    SLICE_X6Y63          LUT5 (Prop_lut5_I2_O)        0.105     8.279 f  cpu/DataRoad/MEM_WR/regs_i_39/O
                         net (fo=2, routed)           0.534     8.813    cpu/DataRoad/MEM_WR/regs_i_39_n_0
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.106     8.919 r  cpu/DataRoad/MEM_WR/regs_i_6/O
                         net (fo=37, routed)          2.020    10.938    cpu/DataRoad/EX_MEM/last_before_last_alu_result[25]
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.283    11.221 r  cpu/DataRoad/EX_MEM/ext_datain[26]_i_1/O
                         net (fo=1, routed)           0.000    11.221    cpu/DataRoad/mem/ext_control/D[26]
    SLICE_X6Y55          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X6Y55          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/C
                         clock pessimism              0.176    24.915    
                         clock uncertainty           -0.035    24.879    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.074    24.953    cpu/DataRoad/mem/ext_control/ext_datain_reg[26]
  -------------------------------------------------------------------
                         required time                         24.953    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 13.732    

Slack (MET) :             13.766ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.130ns (19.001%)  route 4.817ns (80.999%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 24.669 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.558     6.165    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.105     6.270 r  cpu/DataRoad/mem/ext_control/regs_i_33/O
                         net (fo=3, routed)           0.830     7.100    cpu/DataRoad/EX_MEM/regs_i_58
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.105     7.205 f  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=36, routed)          0.936     8.141    cpu/DataRoad/MEM_WR/Registers_reg[0][29]_0
    SLICE_X10Y60         LUT5 (Prop_lut5_I2_O)        0.105     8.246 f  cpu/DataRoad/MEM_WR/regs_i_36/O
                         net (fo=2, routed)           0.560     8.806    cpu/DataRoad/MEM_WR/regs_i_36_n_0
    SLICE_X10Y60         LUT3 (Prop_lut3_I2_O)        0.118     8.924 r  cpu/DataRoad/MEM_WR/regs_i_3/O
                         net (fo=37, routed)          1.933    10.857    cpu/DataRoad/EX_MEM/last_before_last_alu_result[28]
    SLICE_X8Y56          LUT6 (Prop_lut6_I4_O)        0.264    11.121 r  cpu/DataRoad/EX_MEM/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    11.121    cpu/DataRoad/mem/ext_control/D[29]
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.530    24.669    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.176    24.846    
                         clock uncertainty           -0.035    24.810    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)        0.076    24.886    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.886    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                 13.766    

Slack (MET) :             13.788ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.292ns (22.004%)  route 4.580ns (77.996%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 24.739 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y46          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.398     5.572 r  cpu/DataRoad/mem/ext_control/dataout_reg[5]/Q
                         net (fo=1, routed)           0.530     6.102    cpu/DataRoad/mem/ext_control/dataout[5]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.255     6.357 r  cpu/DataRoad/mem/ext_control/regs_i_95/O
                         net (fo=2, routed)           1.039     7.396    cpu/DataRoad/MEM_WR/Registers_reg[0][5]
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.264     7.660 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.214    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.322 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.800     9.122    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I0_O)        0.267     9.389 r  cpu/DataRoad/EX_MEM/ext_datain[5]_i_1/O
                         net (fo=2, routed)           1.657    11.045    cpu/DataRoad/mem/ext_control/D[5]
    SLICE_X1Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.600    24.739    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[5]/C
                         clock pessimism              0.176    24.916    
                         clock uncertainty           -0.035    24.880    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.047    24.833    cpu/DataRoad/mem/ext_control/ext_datain_reg[5]
  -------------------------------------------------------------------
                         required time                         24.833    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 13.788    

Slack (MET) :             13.840ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 1.137ns (19.150%)  route 4.800ns (80.850%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.558     6.165    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.105     6.270 r  cpu/DataRoad/mem/ext_control/regs_i_33/O
                         net (fo=3, routed)           0.830     7.100    cpu/DataRoad/EX_MEM/regs_i_58
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.105     7.205 f  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=36, routed)          0.646     7.852    cpu/DataRoad/MEM_WR/Registers_reg[0][29]_0
    SLICE_X6Y58          LUT5 (Prop_lut5_I2_O)        0.105     7.957 f  cpu/DataRoad/MEM_WR/regs_i_54/O
                         net (fo=2, routed)           0.682     8.638    cpu/DataRoad/MEM_WR/regs_i_54_n_0
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.106     8.744 r  cpu/DataRoad/MEM_WR/regs_i_21/O
                         net (fo=37, routed)          2.084    10.828    cpu/DataRoad/EX_MEM/last_before_last_alu_result[10]
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.283    11.111 r  cpu/DataRoad/EX_MEM/ext_datain[11]_i_1/O
                         net (fo=1, routed)           0.000    11.111    cpu/DataRoad/mem/ext_control/D[11]
    SLICE_X6Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X6Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/C
                         clock pessimism              0.176    24.915    
                         clock uncertainty           -0.035    24.879    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)        0.072    24.951    cpu/DataRoad/mem/ext_control/ext_datain_reg[11]
  -------------------------------------------------------------------
                         required time                         24.951    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                 13.840    

Slack (MET) :             13.840ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 1.123ns (19.134%)  route 4.746ns (80.866%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.558     6.165    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.105     6.270 r  cpu/DataRoad/mem/ext_control/regs_i_33/O
                         net (fo=3, routed)           0.830     7.100    cpu/DataRoad/EX_MEM/regs_i_58
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.105     7.205 f  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=36, routed)          0.772     7.977    cpu/DataRoad/MEM_WR/Registers_reg[0][29]_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I2_O)        0.105     8.082 f  cpu/DataRoad/MEM_WR/regs_i_37/O
                         net (fo=2, routed)           0.710     8.792    cpu/DataRoad/MEM_WR/regs_i_37_n_0
    SLICE_X9Y61          LUT3 (Prop_lut3_I2_O)        0.108     8.900 r  cpu/DataRoad/MEM_WR/regs_i_4/O
                         net (fo=37, routed)          1.876    10.776    cpu/DataRoad/EX_MEM/last_before_last_alu_result[27]
    SLICE_X8Y58          LUT6 (Prop_lut6_I4_O)        0.267    11.043 r  cpu/DataRoad/EX_MEM/ext_datain[28]_i_1/O
                         net (fo=1, routed)           0.000    11.043    cpu/DataRoad/mem/ext_control/D[28]
    SLICE_X8Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.529    24.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X8Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/C
                         clock pessimism              0.176    24.845    
                         clock uncertainty           -0.035    24.809    
    SLICE_X8Y58          FDRE (Setup_fdre_C_D)        0.074    24.883    cpu/DataRoad/mem/ext_control/ext_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         24.883    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                 13.840    

Slack (MET) :             13.843ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.123ns (19.057%)  route 4.770ns (80.943%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.558     6.165    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.105     6.270 r  cpu/DataRoad/mem/ext_control/regs_i_33/O
                         net (fo=3, routed)           0.830     7.100    cpu/DataRoad/EX_MEM/regs_i_58
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.105     7.205 f  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=36, routed)          0.585     7.790    cpu/DataRoad/MEM_WR/Registers_reg[0][29]_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.105     7.895 f  cpu/DataRoad/MEM_WR/regs_i_52/O
                         net (fo=2, routed)           0.757     8.652    cpu/DataRoad/MEM_WR/regs_i_52_n_0
    SLICE_X11Y58         LUT3 (Prop_lut3_I2_O)        0.108     8.760 r  cpu/DataRoad/MEM_WR/regs_i_19/O
                         net (fo=37, routed)          2.039    10.800    cpu/DataRoad/EX_MEM/last_before_last_alu_result[12]
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.267    11.067 r  cpu/DataRoad/EX_MEM/ext_datain[13]_i_1/O
                         net (fo=1, routed)           0.000    11.067    cpu/DataRoad/mem/ext_control/D[13]
    SLICE_X7Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X7Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/C
                         clock pessimism              0.176    24.915    
                         clock uncertainty           -0.035    24.879    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.030    24.909    cpu/DataRoad/mem/ext_control/ext_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 13.843    

Slack (MET) :             13.848ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.032ns (17.719%)  route 4.792ns (82.281%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 24.737 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872     5.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y46          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.433     5.607 r  cpu/DataRoad/mem/ext_control/dataout_reg[26]/Q
                         net (fo=1, routed)           0.474     6.080    cpu/DataRoad/mem/ext_control/dataout[26]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.125     6.205 r  cpu/DataRoad/mem/ext_control/regs_i_73/O
                         net (fo=3, routed)           1.357     7.562    cpu/DataRoad/EX_MEM/Registers_reg[0][2]_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I2_O)        0.264     7.826 r  cpu/DataRoad/EX_MEM/regs_i_63/O
                         net (fo=1, routed)           0.433     8.259    cpu/DataRoad/MEM_WR/Registers_reg[0][2]
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.105     8.364 r  cpu/DataRoad/MEM_WR/regs_i_30/O
                         net (fo=42, routed)          0.726     9.091    cpu/DataRoad/EX_MEM/last_before_last_alu_result[1]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.105     9.196 r  cpu/DataRoad/EX_MEM/ext_datain[2]_i_1/O
                         net (fo=2, routed)           1.803    10.998    cpu/DataRoad/mem/ext_control/D[2]
    SLICE_X4Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.598    24.737    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X4Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[2]/C
                         clock pessimism              0.176    24.914    
                         clock uncertainty           -0.035    24.878    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)       -0.032    24.846    cpu/DataRoad/mem/ext_control/ext_datain_reg[2]
  -------------------------------------------------------------------
                         required time                         24.846    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 13.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.753%)  route 0.131ns (41.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.809 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.131     1.940    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  cpu/DataRoad/mem/ext_control/ext_oe_i_2/O
                         net (fo=1, routed)           0.000     1.985    cpu/DataRoad/mem/ext_control/ext_oe_i_2_n_0
    SLICE_X2Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.997     2.194    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/C
                         clock pessimism             -0.511     1.683    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.120     1.803    cpu/DataRoad/mem/ext_control/ext_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.607%)  route 0.179ns (49.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.179     1.988    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X1Y64          LUT4 (Prop_lut4_I2_O)        0.042     2.030 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.030    cpu/DataRoad/mem/ext_control/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.997     2.194    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.526     1.668    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.107     1.775    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.013%)  route 0.179ns (48.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.179     1.988    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X1Y64          LUT3 (Prop_lut3_I1_O)        0.045     2.033 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.033    cpu/DataRoad/mem/ext_control/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.997     2.194    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.526     1.668    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.091     1.759    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/data_z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/data_z_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.123%)  route 0.173ns (42.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.128     1.796 r  cpu/DataRoad/mem/ext_control/data_z_reg/Q
                         net (fo=33, routed)          0.173     1.969    cpu/DataRoad/mem/ext_control/ext_ram_data_TRI[0]
    SLICE_X1Y64          LUT5 (Prop_lut5_I4_O)        0.102     2.071 r  cpu/DataRoad/mem/ext_control/data_z_i_1/O
                         net (fo=1, routed)           0.000     2.071    cpu/DataRoad/mem/ext_control/data_z_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.997     2.194    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/C
                         clock pessimism             -0.526     1.668    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.107     1.775    cpu/DataRoad/mem/ext_control/data_z_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.733%)  route 0.230ns (64.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.128     1.796 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.230     2.026    cpu/DataRoad/mem/ext_control/state[1]
    SLICE_X0Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.997     2.194    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/C
                         clock pessimism             -0.513     1.681    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.016     1.697    cpu/DataRoad/mem/ext_control/ext_we_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.487%)  route 0.262ns (58.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.262     2.072    cpu/DataRoad/mem/ext_control/state[2]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.045     2.117 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.117    cpu/DataRoad/mem/ext_control/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.997     2.194    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.526     1.668    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.092     1.760    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_we_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.348%)  route 0.287ns (60.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.173     1.983    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X1Y64          LUT3 (Prop_lut3_I1_O)        0.045     2.028 r  cpu/DataRoad/mem/ext_control/ext_we_i_1/O
                         net (fo=1, routed)           0.113     2.141    cpu/DataRoad/mem/ext_control/ext_we_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.997     2.194    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/C
                         clock pessimism             -0.513     1.681    
    SLICE_X0Y64          FDRE (Hold_fdre_C_CE)       -0.039     1.642    cpu/DataRoad/mem/ext_control/ext_we_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/dataout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.186ns (11.338%)  route 1.455ns (88.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.185     1.995    cpu/DataRoad/mem/ext_control/state[2]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.045     2.040 r  cpu/DataRoad/mem/ext_control/dataout[31]_i_1/O
                         net (fo=32, routed)          1.269     3.309    cpu/DataRoad/mem/ext_control/dataout[31]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.079     2.276    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
                         clock pessimism             -0.259     2.017    
    SLICE_X2Y48          FDRE (Hold_fdre_C_CE)       -0.016     2.001    cpu/DataRoad/mem/ext_control/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/dataout_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.186ns (11.338%)  route 1.455ns (88.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.185     1.995    cpu/DataRoad/mem/ext_control/state[2]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.045     2.040 r  cpu/DataRoad/mem/ext_control/dataout[31]_i_1/O
                         net (fo=32, routed)          1.269     3.309    cpu/DataRoad/mem/ext_control/dataout[31]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.079     2.276    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[30]/C
                         clock pessimism             -0.259     2.017    
    SLICE_X2Y48          FDRE (Hold_fdre_C_CE)       -0.016     2.001    cpu/DataRoad/mem/ext_control/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/dataout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.186ns (11.338%)  route 1.455ns (88.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.721     1.668    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y64          FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.809 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.185     1.995    cpu/DataRoad/mem/ext_control/state[2]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.045     2.040 r  cpu/DataRoad/mem/ext_control/dataout[31]_i_1/O
                         net (fo=32, routed)          1.269     3.309    cpu/DataRoad/mem/ext_control/dataout[31]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.079     2.276    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                         clock pessimism             -0.259     2.017    
    SLICE_X2Y48          FDRE (Hold_fdre_C_CE)       -0.016     2.001    cpu/DataRoad/mem/ext_control/dataout_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  1.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y64     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y64     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y64     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y64     cpu/DataRoad/mem/ext_control/data_z_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y44     cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y47     cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y60     cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y54     cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y54     cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y60     cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y60     cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y63     cpu/DataRoad/mem/ext_control/ext_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y63     cpu/DataRoad/mem/ext_control/ext_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y63     cpu/DataRoad/mem/ext_control/ext_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y63     cpu/DataRoad/mem/ext_control/ext_addr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44     cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y47     cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y54     cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y54     cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y64     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y64     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y64     cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y64     cpu/DataRoad/mem/ext_control/data_z_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44     cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y54     cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y54     cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y54     cpu/DataRoad/mem/ext_control/dataout_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44     cpu/DataRoad/mem/ext_control/dataout_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y44     cpu/DataRoad/mem/ext_control/dataout_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 1.676ns (28.729%)  route 4.158ns (71.271%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.426     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.255     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.918     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.268     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.089     9.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.121     9.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.725     9.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.268    10.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.030    37.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                 27.135    

Slack (MET) :             27.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.676ns (28.767%)  route 4.150ns (71.233%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.426     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.255     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.918     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.268     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.089     9.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.121     9.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.717     9.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.268    10.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.032    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 27.145    

Slack (MET) :             27.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.676ns (28.919%)  route 4.119ns (71.081%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 36.842 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.426     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.255     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.918     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.268     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.089     9.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.121     9.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.687     9.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.268    10.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.434    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.032    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 27.176    

Slack (MET) :             27.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.676ns (30.268%)  route 3.861ns (69.732%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 36.842 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.426     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.255     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.918     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.268     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.089     9.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.121     9.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.428     9.570    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I2_O)        0.268     9.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.459    37.301    
                         clock uncertainty           -0.035    37.266    
    SLICE_X35Y82         FDRE (Setup_fdre_C_D)        0.032    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.298    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 27.459    

Slack (MET) :             27.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 1.676ns (30.484%)  route 3.822ns (69.516%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.426     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.255     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.918     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.268     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.089     9.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.121     9.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.389     9.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.268     9.799 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.032    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                 27.473    

Slack (MET) :             27.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 1.676ns (30.517%)  route 3.816ns (69.483%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 36.842 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.426     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.255     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.918     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.268     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.089     9.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.121     9.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.383     9.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.268     9.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.434    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.030    37.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                 27.478    

Slack (MET) :             27.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.676ns (30.510%)  route 3.817ns (69.490%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.426     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.255     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.918     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.268     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.089     9.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.121     9.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.385     9.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.268     9.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.510    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.434    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.033    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 27.478    

Slack (MET) :             27.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.497ns (27.303%)  route 3.986ns (72.697%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 36.842 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.426     6.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X38Y80         LUT4 (Prop_lut4_I2_O)        0.255     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.918     7.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.268     7.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.088     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.554     9.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X34Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.511    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.435    37.277    
                         clock uncertainty           -0.035    37.242    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.030    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 27.488    

Slack (MET) :             27.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.799ns (17.431%)  route 3.785ns (82.569%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.599     6.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I3_O)        0.105     6.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.045     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.105     7.330 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.778     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.498    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.418    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.352    36.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 27.975    

Slack (MET) :             27.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.799ns (17.431%)  route 3.785ns (82.569%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 36.829 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.599     6.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I3_O)        0.105     6.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.045     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X34Y73         LUT4 (Prop_lut4_I1_O)        0.105     7.330 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.778     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I4_O)        0.105     8.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.672     8.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.498    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.418    37.247    
                         clock uncertainty           -0.035    37.212    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.352    36.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 27.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.884%)  route 0.131ns (48.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.684     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.131     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X36Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.423     2.147    
    SLICE_X36Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.684     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.133     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X36Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.423     2.147    
    SLICE_X36Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.679     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.055     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.953     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.459     2.106    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.075     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDPE (Prop_fdpe_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X33Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.460     2.108    
    SLICE_X33Y63         FDPE (Hold_fdpe_C_D)         0.075     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.679     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X39Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.954     2.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X39Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.460     2.106    
    SLICE_X39Y62         FDCE (Hold_fdce_C_D)         0.075     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDPE (Prop_fdpe_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X35Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.460     2.108    
    SLICE_X35Y63         FDPE (Hold_fdpe_C_D)         0.075     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.685     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_fdce_C_Q)         0.141     2.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.460     2.112    
    SLICE_X27Y62         FDCE (Hold_fdce_C_D)         0.075     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.141     2.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.460     2.110    
    SLICE_X28Y62         FDCE (Hold_fdce_C_D)         0.076     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X35Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.460     2.108    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.071     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.141     2.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.057     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.460     2.110    
    SLICE_X28Y62         FDCE (Hold_fdce_C_D)         0.071     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y71   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X31Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.587ns  (logic 3.499ns (33.049%)  route 7.088ns (66.951%))
  Logic Levels:           18  (CARRY4=7 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 41.596 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.760    33.863    cpu/DataRoad/pc/branch
    SLICE_X9Y53          LUT5 (Prop_lut5_I1_O)        0.105    33.968 r  cpu/DataRoad/pc/physical_pc[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.692    34.660    cpu/DataRoad/pc/new_pc_branch[17]
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.127    34.787 r  cpu/DataRoad/pc/physical_pc[15]_INST_0/O
                         net (fo=1, routed)           0.688    35.475    cpu/DataRoad/EX_MEM/physical_pc[15]
    SLICE_X6Y62          LUT4 (Prop_lut4_I3_O)        0.286    35.761 r  cpu/DataRoad/EX_MEM/base_addr[15]_i_1/O
                         net (fo=1, routed)           0.000    35.761    cpu/DataRoad/base_control/D[15]
    SLICE_X6Y62          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.594    41.596    cpu/DataRoad/base_control/clk_out1
    SLICE_X6Y62          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/C
                         clock pessimism              0.000    41.596    
                         clock uncertainty           -0.287    41.309    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.076    41.385    cpu/DataRoad/base_control/base_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         41.385    
                         arrival time                         -35.761    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.563ns  (logic 3.481ns (32.956%)  route 7.082ns (67.044%))
  Logic Levels:           18  (CARRY4=7 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.807    33.910    cpu/DataRoad/pc/branch
    SLICE_X9Y51          LUT5 (Prop_lut5_I1_O)        0.105    34.015 r  cpu/DataRoad/pc/physical_pc[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.677    34.692    cpu/DataRoad/pc/new_pc_branch[11]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.127    34.819 r  cpu/DataRoad/pc/physical_pc[9]_INST_0/O
                         net (fo=1, routed)           0.650    35.469    cpu/DataRoad/EX_MEM/physical_pc[9]
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.268    35.737 r  cpu/DataRoad/EX_MEM/base_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    35.737    cpu/DataRoad/base_control/D[9]
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[9]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.074    41.386    cpu/DataRoad/base_control/base_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         41.386    
                         arrival time                         -35.737    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.547ns  (logic 3.484ns (33.032%)  route 7.063ns (66.968%))
  Logic Levels:           18  (CARRY4=7 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.848    33.951    cpu/DataRoad/pc/branch
    SLICE_X9Y52          LUT5 (Prop_lut5_I1_O)        0.105    34.056 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.666    34.722    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.124    34.846 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.601    35.447    cpu/DataRoad/EX_MEM/physical_pc[11]
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.274    35.721 r  cpu/DataRoad/EX_MEM/base_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    35.721    cpu/DataRoad/base_control/D[11]
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.076    41.388    cpu/DataRoad/base_control/base_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                         -35.721    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.386ns  (logic 3.194ns (30.754%)  route 7.192ns (69.246%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 41.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 f  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.630    33.733    cpu/DataRoad/EX_MEM/branch
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.105    33.838 f  cpu/DataRoad/EX_MEM/IF_ID_i_1/O
                         net (fo=65, routed)          1.125    34.964    cpu/DataRoad/IF_ID/clear
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.108    35.072 r  cpu/DataRoad/IF_ID/q[50]_i_1/O
                         net (fo=1, routed)           0.488    35.559    cpu/DataRoad/IF_ID/p_1_in[50]
    SLICE_X3Y46          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.747    41.749    cpu/DataRoad/IF_ID/clk
    SLICE_X3Y46          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[50]/C
                         clock pessimism              0.000    41.749    
                         clock uncertainty           -0.287    41.462    
    SLICE_X3Y46          FDCE (Setup_fdce_C_D)       -0.209    41.253    cpu/DataRoad/IF_ID/q_reg[50]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                         -35.559    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.464ns  (logic 3.296ns (31.497%)  route 7.168ns (68.503%))
  Logic Levels:           18  (CARRY4=7 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.889    33.992    cpu/DataRoad/pc/branch
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.105    34.097 r  cpu/DataRoad/pc/physical_pc[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.808    34.905    cpu/DataRoad/pc/new_pc_branch[4]
    SLICE_X4Y51          LUT3 (Prop_lut3_I2_O)        0.105    35.010 r  cpu/DataRoad/pc/physical_pc[2]_INST_0/O
                         net (fo=1, routed)           0.523    35.533    cpu/DataRoad/EX_MEM/physical_pc[2]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.105    35.638 r  cpu/DataRoad/EX_MEM/base_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    35.638    cpu/DataRoad/base_control/D[2]
    SLICE_X4Y55          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X4Y55          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[2]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X4Y55          FDCE (Setup_fdce_C_D)        0.032    41.344    cpu/DataRoad/base_control/base_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.344    
                         arrival time                         -35.638    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.427ns  (logic 3.296ns (31.609%)  route 7.131ns (68.391%))
  Logic Levels:           18  (CARRY4=7 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 41.597 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.938    34.041    cpu/DataRoad/pc/branch
    SLICE_X8Y49          LUT5 (Prop_lut5_I1_O)        0.105    34.146 r  cpu/DataRoad/pc/physical_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.768    34.914    cpu/DataRoad/pc/new_pc_branch[2]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.105    35.019 r  cpu/DataRoad/pc/physical_pc[0]_INST_0/O
                         net (fo=1, routed)           0.477    35.496    cpu/DataRoad/EX_MEM/physical_pc[0]
    SLICE_X5Y60          LUT4 (Prop_lut4_I3_O)        0.105    35.601 r  cpu/DataRoad/EX_MEM/base_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    35.601    cpu/DataRoad/base_control/D[0]
    SLICE_X5Y60          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.595    41.597    cpu/DataRoad/base_control/clk_out1
    SLICE_X5Y60          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[0]/C
                         clock pessimism              0.000    41.597    
                         clock uncertainty           -0.287    41.310    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.030    41.340    cpu/DataRoad/base_control/base_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.340    
                         arrival time                         -35.601    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.421ns  (logic 3.461ns (33.211%)  route 6.960ns (66.789%))
  Logic Levels:           18  (CARRY4=7 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.885    33.988    cpu/DataRoad/pc/branch
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.105    34.093 r  cpu/DataRoad/pc/physical_pc[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.720    34.814    cpu/DataRoad/pc/new_pc_branch[3]
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.108    34.922 r  cpu/DataRoad/pc/physical_pc[1]_INST_0/O
                         net (fo=1, routed)           0.406    35.328    cpu/DataRoad/EX_MEM/physical_pc[1]
    SLICE_X4Y55          LUT4 (Prop_lut4_I3_O)        0.267    35.595 r  cpu/DataRoad/EX_MEM/base_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    35.595    cpu/DataRoad/base_control/D[1]
    SLICE_X4Y55          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X4Y55          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X4Y55          FDCE (Setup_fdce_C_D)        0.030    41.342    cpu/DataRoad/base_control/base_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.342    
                         arrival time                         -35.595    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.461ns  (logic 3.482ns (33.284%)  route 6.979ns (66.716%))
  Logic Levels:           18  (CARRY4=7 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.785    33.888    cpu/DataRoad/pc/branch
    SLICE_X8Y52          LUT5 (Prop_lut5_I1_O)        0.105    33.993 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.747    34.740    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X6Y53          LUT3 (Prop_lut3_I2_O)        0.128    34.868 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.500    35.367    cpu/DataRoad/EX_MEM/physical_pc[13]
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.268    35.635 r  cpu/DataRoad/EX_MEM/base_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    35.635    cpu/DataRoad/base_control/D[13]
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597    41.599    cpu/DataRoad/base_control/clk_out1
    SLICE_X2Y58          FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/C
                         clock pessimism              0.000    41.599    
                         clock uncertainty           -0.287    41.312    
    SLICE_X2Y58          FDCE (Setup_fdce_C_D)        0.074    41.386    cpu/DataRoad/base_control/base_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         41.386    
                         arrival time                         -35.635    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.325ns  (logic 3.194ns (30.934%)  route 7.131ns (69.066%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 41.749 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 f  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.630    33.733    cpu/DataRoad/EX_MEM/branch
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.105    33.838 f  cpu/DataRoad/EX_MEM/IF_ID_i_1/O
                         net (fo=65, routed)          1.121    34.960    cpu/DataRoad/IF_ID/clear
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.108    35.068 r  cpu/DataRoad/IF_ID/q[49]_i_1/O
                         net (fo=1, routed)           0.432    35.499    cpu/DataRoad/IF_ID/p_1_in[49]
    SLICE_X3Y46          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.747    41.749    cpu/DataRoad/IF_ID/clk
    SLICE_X3Y46          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[49]/C
                         clock pessimism              0.000    41.749    
                         clock uncertainty           -0.287    41.462    
    SLICE_X3Y46          FDCE (Setup_fdce_C_D)       -0.204    41.258    cpu/DataRoad/IF_ID/q_reg[49]
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -35.499    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/IF_ID/q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        10.297ns  (logic 3.194ns (31.019%)  route 7.103ns (68.981%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 41.746 - 40.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 25.174 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.872    25.174    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y48          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433    25.607 f  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.559    26.166    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.126    26.292 f  cpu/DataRoad/mem/ext_control/regs_i_96/O
                         net (fo=1, routed)           0.932    27.224    cpu/DataRoad/EX_MEM/Registers_reg[0][4]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.283    27.507 f  cpu/DataRoad/EX_MEM/regs_i_61/O
                         net (fo=1, routed)           0.510    28.017    cpu/DataRoad/MEM_WR/Registers_reg[0][4]
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.105    28.122 f  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=43, routed)          0.997    29.118    cpu/DataRoad/ID_EX/last_before_last_alu_result[2]
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.125    29.243 r  cpu/DataRoad/ID_EX/q[57]_i_8/O
                         net (fo=7, routed)           0.605    29.849    cpu/DataRoad/alu/add/pc_i_8_0
    SLICE_X20Y58         LUT3 (Prop_lut3_I1_O)        0.264    30.113 r  cpu/DataRoad/alu/add/pc_i_25/O
                         net (fo=1, routed)           0.000    30.113    cpu/DataRoad/ID_EX/pc_i_3[0]
    SLICE_X20Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    30.536 r  cpu/DataRoad/ID_EX/pc_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.536    cpu/DataRoad/ID_EX/pc_i_8_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.636 r  cpu/DataRoad/ID_EX/pc_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.636    cpu/DataRoad/ID_EX/pc_i_10_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.736 r  cpu/DataRoad/ID_EX/q_reg[52]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.736    cpu/DataRoad/ID_EX/q_reg[52]_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.836 r  cpu/DataRoad/ID_EX/q_reg[54]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.836    cpu/DataRoad/ID_EX/q_reg[54]_i_3_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.936 r  cpu/DataRoad/ID_EX/pc_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.936    cpu/DataRoad/ID_EX/pc_i_14_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.036 r  cpu/DataRoad/ID_EX/pc_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.036    cpu/DataRoad/ID_EX/pc_i_12_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    31.298 r  cpu/DataRoad/ID_EX/pc_i_42/O[3]
                         net (fo=3, routed)           0.480    31.777    cpu/DataRoad/Add_Result[31]
    SLICE_X21Y64         LUT4 (Prop_lut4_I3_O)        0.250    32.027 r  cpu/DataRoad/pc_i_13/O
                         net (fo=1, routed)           0.312    32.340    cpu/DataRoad/pc_i_13_n_0
    SLICE_X21Y63         LUT5 (Prop_lut5_I4_O)        0.105    32.445 r  cpu/DataRoad/pc_i_5/O
                         net (fo=1, routed)           0.554    32.998    cpu/DataRoad/ID_EX/pc_reg[0]_1
    SLICE_X21Y59         LUT6 (Prop_lut6_I3_O)        0.105    33.103 f  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=33, routed)          0.630    33.733    cpu/DataRoad/EX_MEM/branch
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.105    33.838 f  cpu/DataRoad/EX_MEM/IF_ID_i_1/O
                         net (fo=65, routed)          1.093    34.931    cpu/DataRoad/IF_ID/clear
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.108    35.039 r  cpu/DataRoad/IF_ID/q[53]_i_1/O
                         net (fo=1, routed)           0.432    35.471    cpu/DataRoad/IF_ID/p_1_in[53]
    SLICE_X4Y47          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.744    41.746    cpu/DataRoad/IF_ID/clk
    SLICE_X4Y47          FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[53]/C
                         clock pessimism              0.000    41.746    
                         clock uncertainty           -0.287    41.459    
    SLICE_X4Y47          FDCE (Setup_fdce_C_D)       -0.221    41.238    cpu/DataRoad/IF_ID/q_reg[53]
  -------------------------------------------------------------------
                         required time                         41.238    
                         arrival time                         -35.471    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.299ns (26.622%)  route 0.824ns (73.378%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.798     1.745    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.909 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.221     2.130    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.045     2.175 r  cpu/DataRoad/mem/ext_control/regs_i_33/O
                         net (fo=3, routed)           0.382     2.557    cpu/DataRoad/MEM_WR/Registers_reg[0][31]
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.045     2.602 r  cpu/DataRoad/MEM_WR/regs_i_1/O
                         net (fo=37, routed)          0.221     2.823    cpu/DataRoad/EX_MEM/last_before_last_alu_result[29]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.045     2.868 r  cpu/DataRoad/EX_MEM/q[102]_i_1__0/O
                         net (fo=1, routed)           0.000     2.868    cpu/DataRoad/MEM_WR/real_DataIn_2[31]
    SLICE_X4Y59          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.997     0.999    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X4Y59          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[102]/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.287     1.285    
    SLICE_X4Y59          FDCE (Hold_fdce_C_D)         0.092     1.377    cpu/DataRoad/MEM_WR/q_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[30][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.300ns (23.812%)  route 0.960ns (76.188%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.798     1.745    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.909 r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/Q
                         net (fo=1, routed)           0.081     1.990    cpu/DataRoad/mem/ext_control/dataout[10]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.045     2.035 r  cpu/DataRoad/mem/ext_control/regs_i_89/O
                         net (fo=1, routed)           0.337     2.373    cpu/DataRoad/MEM_WR/Registers_reg[0][10]
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.045     2.418 f  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.188     2.606    cpu/DataRoad/MEM_WR/regs_i_55_n_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.046     2.652 r  cpu/DataRoad/MEM_WR/regs_i_22/O
                         net (fo=37, routed)          0.353     3.005    cpu/DataRoad/regs/busW[10]
    SLICE_X7Y47          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[30][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.075     1.077    cpu/DataRoad/regs/clk
    SLICE_X7Y47          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[30][10]/C
                         clock pessimism              0.000     1.077    
                         clock uncertainty            0.287     1.363    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.010     1.373    cpu/DataRoad/regs/Registers_reg[30][10]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[19][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.300ns (23.812%)  route 0.960ns (76.188%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.798     1.745    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.909 r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/Q
                         net (fo=1, routed)           0.081     1.990    cpu/DataRoad/mem/ext_control/dataout[10]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.045     2.035 r  cpu/DataRoad/mem/ext_control/regs_i_89/O
                         net (fo=1, routed)           0.337     2.373    cpu/DataRoad/MEM_WR/Registers_reg[0][10]
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.045     2.418 f  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.188     2.606    cpu/DataRoad/MEM_WR/regs_i_55_n_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.046     2.652 r  cpu/DataRoad/MEM_WR/regs_i_22/O
                         net (fo=37, routed)          0.353     3.005    cpu/DataRoad/regs/busW[10]
    SLICE_X6Y47          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.075     1.077    cpu/DataRoad/regs/clk
    SLICE_X6Y47          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[19][10]/C
                         clock pessimism              0.000     1.077    
                         clock uncertainty            0.287     1.363    
    SLICE_X6Y47          FDCE (Hold_fdce_C_D)         0.001     1.364    cpu/DataRoad/regs/Registers_reg[19][10]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.410ns (31.734%)  route 0.882ns (68.266%))
  Logic Levels:           4  (LUT3=3 LUT5=1)
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.798     1.745    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.909 r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/Q
                         net (fo=1, routed)           0.081     1.990    cpu/DataRoad/mem/ext_control/dataout[10]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.045     2.035 r  cpu/DataRoad/mem/ext_control/regs_i_89/O
                         net (fo=1, routed)           0.337     2.373    cpu/DataRoad/MEM_WR/Registers_reg[0][10]
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.045     2.418 f  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.188     2.606    cpu/DataRoad/MEM_WR/regs_i_55_n_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.046     2.652 r  cpu/DataRoad/MEM_WR/regs_i_22/O
                         net (fo=37, routed)          0.275     2.927    cpu/DataRoad/EX_MEM/last_before_last_alu_result[9]
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.110     3.037 r  cpu/DataRoad/EX_MEM/q[81]_i_1__0/O
                         net (fo=1, routed)           0.000     3.037    cpu/DataRoad/MEM_WR/real_DataIn_2[10]
    SLICE_X7Y55          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.998     1.000    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X7Y55          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[81]/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.287     1.286    
    SLICE_X7Y55          FDCE (Hold_fdce_C_D)         0.107     1.393    cpu/DataRoad/MEM_WR/q_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[21][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.300ns (22.636%)  route 1.025ns (77.364%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.798     1.745    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.909 r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/Q
                         net (fo=1, routed)           0.081     1.990    cpu/DataRoad/mem/ext_control/dataout[10]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.045     2.035 r  cpu/DataRoad/mem/ext_control/regs_i_89/O
                         net (fo=1, routed)           0.337     2.373    cpu/DataRoad/MEM_WR/Registers_reg[0][10]
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.045     2.418 f  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.188     2.606    cpu/DataRoad/MEM_WR/regs_i_55_n_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.046     2.652 r  cpu/DataRoad/MEM_WR/regs_i_22/O
                         net (fo=37, routed)          0.418     3.070    cpu/DataRoad/regs/busW[10]
    SLICE_X5Y47          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[21][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.075     1.077    cpu/DataRoad/regs/clk
    SLICE_X5Y47          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[21][10]/C
                         clock pessimism              0.000     1.077    
                         clock uncertainty            0.287     1.363    
    SLICE_X5Y47          FDCE (Hold_fdce_C_D)         0.008     1.371    cpu/DataRoad/regs/Registers_reg[21][10]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.384ns (26.764%)  route 1.051ns (73.236%))
  Logic Levels:           4  (LUT3=3 LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.724     1.671    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X0Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  cpu/DataRoad/mem/ext_control/dataout_reg[9]/Q
                         net (fo=1, routed)           0.136     1.948    cpu/DataRoad/mem/ext_control/dataout[9]
    SLICE_X1Y58          LUT3 (Prop_lut3_I0_O)        0.045     1.993 r  cpu/DataRoad/mem/ext_control/regs_i_90/O
                         net (fo=2, routed)           0.366     2.359    cpu/DataRoad/MEM_WR/Registers_reg[0][9]
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.045     2.404 f  cpu/DataRoad/MEM_WR/regs_i_56/O
                         net (fo=2, routed)           0.211     2.615    cpu/DataRoad/MEM_WR/regs_i_56_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.046     2.661 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=37, routed)          0.338     2.999    cpu/DataRoad/EX_MEM/last_before_last_alu_result[8]
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.107     3.106 r  cpu/DataRoad/EX_MEM/q[80]_i_1__0/O
                         net (fo=1, routed)           0.000     3.106    cpu/DataRoad/MEM_WR/real_DataIn_2[9]
    SLICE_X7Y55          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.998     1.000    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X7Y55          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[80]/C
                         clock pessimism              0.000     1.000    
                         clock uncertainty            0.287     1.286    
    SLICE_X7Y55          FDCE (Hold_fdce_C_D)         0.091     1.377    cpu/DataRoad/MEM_WR/q_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.761ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[29][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.300ns (21.644%)  route 1.086ns (78.356%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.798     1.745    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y47          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.909 r  cpu/DataRoad/mem/ext_control/dataout_reg[10]/Q
                         net (fo=1, routed)           0.081     1.990    cpu/DataRoad/mem/ext_control/dataout[10]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.045     2.035 r  cpu/DataRoad/mem/ext_control/regs_i_89/O
                         net (fo=1, routed)           0.337     2.373    cpu/DataRoad/MEM_WR/Registers_reg[0][10]
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.045     2.418 f  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.188     2.606    cpu/DataRoad/MEM_WR/regs_i_55_n_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.046     2.652 r  cpu/DataRoad/MEM_WR/regs_i_22/O
                         net (fo=37, routed)          0.479     3.131    cpu/DataRoad/regs/busW[10]
    SLICE_X5Y46          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[29][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.074     1.076    cpu/DataRoad/regs/clk
    SLICE_X5Y46          FDCE                                         r  cpu/DataRoad/regs/Registers_reg[29][10]/C
                         clock pessimism              0.000     1.076    
                         clock uncertainty            0.287     1.362    
    SLICE_X5Y46          FDCE (Hold_fdce_C_D)         0.008     1.370    cpu/DataRoad/regs/Registers_reg[29][10]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.451ns (29.483%)  route 1.079ns (70.517%))
  Logic Levels:           4  (LUT3=3 LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.725     1.672    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  cpu/DataRoad/mem/ext_control/dataout_reg[12]/Q
                         net (fo=1, routed)           0.155     1.969    cpu/DataRoad/mem/ext_control/dataout[12]
    SLICE_X1Y54          LUT3 (Prop_lut3_I0_O)        0.042     2.011 r  cpu/DataRoad/mem/ext_control/regs_i_87/O
                         net (fo=1, routed)           0.277     2.288    cpu/DataRoad/MEM_WR/Registers_reg[0][12]
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.107     2.395 f  cpu/DataRoad/MEM_WR/regs_i_53/O
                         net (fo=2, routed)           0.316     2.711    cpu/DataRoad/MEM_WR/regs_i_53_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I2_O)        0.051     2.762 r  cpu/DataRoad/MEM_WR/regs_i_20/O
                         net (fo=37, routed)          0.330     3.092    cpu/DataRoad/EX_MEM/last_before_last_alu_result[11]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.110     3.202 r  cpu/DataRoad/EX_MEM/q[83]_i_1__0/O
                         net (fo=1, routed)           0.000     3.202    cpu/DataRoad/MEM_WR/real_DataIn_2[12]
    SLICE_X6Y58          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.997     0.999    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X6Y58          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[83]/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.287     1.285    
    SLICE_X6Y58          FDCE (Hold_fdce_C_D)         0.121     1.406    cpu/DataRoad/MEM_WR/q_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.845ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.316ns (20.667%)  route 1.213ns (79.333%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.725     1.672    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.128     1.800 r  cpu/DataRoad/mem/ext_control/dataout_reg[25]/Q
                         net (fo=3, routed)           0.322     2.122    cpu/DataRoad/EX_MEM/dataout_0[1]
    SLICE_X3Y57          LUT5 (Prop_lut5_I1_O)        0.098     2.220 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=1, routed)           0.191     2.411    cpu/DataRoad/MEM_WR/Registers_reg[0][1]_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.045     2.456 r  cpu/DataRoad/MEM_WR/regs_i_31/O
                         net (fo=38, routed)          0.531     2.987    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.045     3.032 r  cpu/DataRoad/EX_MEM/ext_datain[1]_i_1/O
                         net (fo=2, routed)           0.170     3.201    cpu/DataRoad/MEM_WR/real_DataIn_2[1]
    SLICE_X4Y57          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.997     0.999    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X4Y57          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[72]/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.287     1.285    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.071     1.356    cpu/DataRoad/MEM_WR/q_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.425ns (26.578%)  route 1.174ns (73.422%))
  Logic Levels:           4  (LUT3=3 LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.723     1.670    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X2Y60          FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.834 r  cpu/DataRoad/mem/ext_control/dataout_reg[15]/Q
                         net (fo=1, routed)           0.222     2.057    cpu/DataRoad/mem/ext_control/dataout[15]
    SLICE_X2Y60          LUT3 (Prop_lut3_I0_O)        0.045     2.102 r  cpu/DataRoad/mem/ext_control/regs_i_84/O
                         net (fo=2, routed)           0.369     2.470    cpu/DataRoad/MEM_WR/Registers_reg[0][15]
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.045     2.515 f  cpu/DataRoad/MEM_WR/regs_i_50/O
                         net (fo=2, routed)           0.347     2.863    cpu/DataRoad/MEM_WR/regs_i_50_n_0
    SLICE_X6Y59          LUT3 (Prop_lut3_I2_O)        0.049     2.912 r  cpu/DataRoad/MEM_WR/regs_i_17/O
                         net (fo=37, routed)          0.236     3.147    cpu/DataRoad/EX_MEM/last_before_last_alu_result[14]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.122     3.269 r  cpu/DataRoad/EX_MEM/q[86]_i_1__0/O
                         net (fo=1, routed)           0.000     3.269    cpu/DataRoad/MEM_WR/real_DataIn_2[15]
    SLICE_X6Y58          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.997     0.999    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X6Y58          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[86]/C
                         clock pessimism              0.000     0.999    
                         clock uncertainty            0.287     1.285    
    SLICE_X6Y58          FDCE (Hold_fdce_C_D)         0.131     1.416    cpu/DataRoad/MEM_WR/q_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  1.853    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.984ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.194%)  route 0.458ns (56.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.458     0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X38Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.263%)  route 0.358ns (50.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X27Y62         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.358     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X28Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y63         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.835ns  (logic 0.379ns (45.403%)  route 0.456ns (54.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X28Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y63         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.831ns  (logic 0.379ns (45.604%)  route 0.452ns (54.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.452     0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X38Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                 32.094    

Slack (MET) :             32.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.686ns  (logic 0.348ns (50.758%)  route 0.338ns (49.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.338     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X29Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y63         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 32.102    

Slack (MET) :             32.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.822ns  (logic 0.379ns (46.105%)  route 0.443ns (53.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.443     0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y63         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 32.105    

Slack (MET) :             32.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.751ns  (logic 0.379ns (50.482%)  route 0.372ns (49.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.372     0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X39Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X39Y63         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                 32.174    

Slack (MET) :             32.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.283%)  route 0.346ns (47.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.346     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X38Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 32.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       12.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.869ns  (logic 1.249ns (12.656%)  route 8.620ns (87.344%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.299     7.889    cpu/DataRoad/EX_MEM/q_reg[47]_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.268     8.157 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=1, routed)           0.447     8.604    cpu/DataRoad/MEM_WR/Registers_reg[0][1]_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.105     8.709 r  cpu/DataRoad/MEM_WR/regs_i_31/O
                         net (fo=38, routed)          1.023     9.732    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.105     9.837 r  cpu/DataRoad/EX_MEM/ext_datain[1]_i_1/O
                         net (fo=2, routed)           1.676    11.513    cpu/DataRoad/mem/ext_control/D[1]
    SLICE_X5Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[1]/C
                         clock pessimism              0.000    24.738    
                         clock uncertainty           -0.287    24.452    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)       -0.032    24.420    cpu/DataRoad/mem/ext_control/ext_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         24.420    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             13.038ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 1.413ns (14.550%)  route 8.298ns (85.450%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 24.739 - 20.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           0.981     7.572    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.268     7.840 f  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=2, routed)           0.651     8.491    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.106     8.597 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=39, routed)          0.920     9.516    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.268     9.784 r  cpu/DataRoad/EX_MEM/ext_datain[6]_i_1/O
                         net (fo=2, routed)           1.571    11.355    cpu/DataRoad/mem/ext_control/D[6]
    SLICE_X1Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.600    24.739    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[6]/C
                         clock pessimism              0.000    24.739    
                         clock uncertainty           -0.287    24.453    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.059    24.394    cpu/DataRoad/mem/ext_control/ext_datain_reg[6]
  -------------------------------------------------------------------
                         required time                         24.394    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                 13.038    

Slack (MET) :             13.056ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 1.414ns (14.569%)  route 8.291ns (85.431%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 24.739 - 20.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          0.800     9.426    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X7Y58          LUT3 (Prop_lut3_I0_O)        0.267     9.693 r  cpu/DataRoad/EX_MEM/ext_datain[5]_i_1/O
                         net (fo=2, routed)           1.657    11.349    cpu/DataRoad/mem/ext_control/D[5]
    SLICE_X1Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.600    24.739    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[5]/C
                         clock pessimism              0.000    24.739    
                         clock uncertainty           -0.287    24.453    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.047    24.406    cpu/DataRoad/mem/ext_control/ext_datain_reg[5]
  -------------------------------------------------------------------
                         required time                         24.406    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                 13.056    

Slack (MET) :             13.498ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 1.523ns (16.464%)  route 7.727ns (83.536%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X13Y62         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.379     2.023 f  cpu/DataRoad/EX_MEM/q_reg[68]/Q
                         net (fo=9, routed)           1.278     3.301    cpu/DataRoad/EX_MEM/q_reg[72]_0[36]
    SLICE_X12Y62         LUT2 (Prop_lut2_I1_O)        0.118     3.419 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.049     4.468    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_4_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I4_O)        0.264     4.732 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_2/O
                         net (fo=21, routed)          1.101     5.833    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_2_n_0
    SLICE_X6Y60          LUT4 (Prop_lut4_I1_O)        0.119     5.952 f  cpu/DataRoad/EX_MEM/regs_i_69/O
                         net (fo=24, routed)          0.995     6.947    cpu/DataRoad/MEM_WR/Registers_reg[0][29]
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.268     7.215 f  cpu/DataRoad/MEM_WR/regs_i_58/O
                         net (fo=2, routed)           0.556     7.771    cpu/DataRoad/MEM_WR/regs_i_58_n_0
    SLICE_X4Y57          LUT3 (Prop_lut3_I2_O)        0.108     7.879 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=39, routed)          0.989     8.868    cpu/DataRoad/EX_MEM/last_before_last_alu_result[6]
    SLICE_X6Y58          LUT3 (Prop_lut3_I0_O)        0.267     9.135 r  cpu/DataRoad/EX_MEM/ext_datain[7]_i_1/O
                         net (fo=2, routed)           1.759    10.894    cpu/DataRoad/mem/ext_control/D[7]
    SLICE_X5Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/C
                         clock pessimism              0.000    24.738    
                         clock uncertainty           -0.287    24.452    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)       -0.059    24.393    cpu/DataRoad/mem/ext_control/ext_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         24.393    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                 13.498    

Slack (MET) :             13.512ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 1.414ns (15.200%)  route 7.889ns (84.800%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 24.669 - 20.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          2.054    10.680    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.267    10.947 r  cpu/DataRoad/EX_MEM/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    10.947    cpu/DataRoad/mem/ext_control/D[29]
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.530    24.669    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.000    24.669    
                         clock uncertainty           -0.287    24.383    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)        0.076    24.459    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.459    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                 13.512    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 1.414ns (15.611%)  route 7.644ns (84.389%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 24.669 - 20.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.106     7.696    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.268     7.964 f  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=2, routed)           0.554     8.518    cpu/DataRoad/MEM_WR/regs_i_60_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.108     8.626 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=39, routed)          1.809    10.435    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.267    10.702 r  cpu/DataRoad/EX_MEM/ext_datain[21]_i_1/O
                         net (fo=1, routed)           0.000    10.702    cpu/DataRoad/mem/ext_control/D[21]
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.530    24.669    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/C
                         clock pessimism              0.000    24.669    
                         clock uncertainty           -0.287    24.383    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)        0.072    24.455    cpu/DataRoad/mem/ext_control/ext_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         24.455    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 13.753    

Slack (MET) :             13.779ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 1.249ns (13.722%)  route 7.853ns (86.278%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           1.299     7.889    cpu/DataRoad/EX_MEM/q_reg[47]_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.268     8.157 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=1, routed)           0.447     8.604    cpu/DataRoad/MEM_WR/Registers_reg[0][1]_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.105     8.709 r  cpu/DataRoad/MEM_WR/regs_i_31/O
                         net (fo=38, routed)          1.932    10.641    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.105    10.746 r  cpu/DataRoad/EX_MEM/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    10.746    cpu/DataRoad/mem/ext_control/D[25]
    SLICE_X6Y55          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X6Y55          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.000    24.738    
                         clock uncertainty           -0.287    24.452    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.074    24.526    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.526    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                 13.779    

Slack (MET) :             13.801ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 0.967ns (11.002%)  route 7.822ns (88.998%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.642     1.645    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X14Y60         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.433     2.078 r  cpu/DataRoad/EX_MEM/q_reg[41]/Q
                         net (fo=8, routed)           1.914     3.992    cpu/DataRoad/EX_MEM/q_reg[72]_0[9]
    SLICE_X4Y60          LUT4 (Prop_lut4_I1_O)        0.105     4.097 f  cpu/DataRoad/EX_MEM/regs_i_119/O
                         net (fo=2, routed)           0.874     4.970    cpu/DataRoad/EX_MEM/regs_i_119_n_0
    SLICE_X4Y60          LUT4 (Prop_lut4_I0_O)        0.105     5.075 f  cpu/DataRoad/EX_MEM/regs_i_113/O
                         net (fo=1, routed)           0.772     5.848    cpu/DataRoad/EX_MEM/regs_i_113_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I5_O)        0.105     5.953 r  cpu/DataRoad/EX_MEM/regs_i_102/O
                         net (fo=2, routed)           1.048     7.001    cpu/DataRoad/EX_MEM/regs_i_102_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.105     7.106 r  cpu/DataRoad/EX_MEM/regs_i_66/O
                         net (fo=42, routed)          1.466     8.572    cpu/DataRoad/EX_MEM/busW[0]
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.114     8.686 r  cpu/DataRoad/EX_MEM/ext_datain[0]_i_1/O
                         net (fo=2, routed)           1.748    10.434    cpu/DataRoad/mem/ext_control/D[0]
    SLICE_X1Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X1Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[0]/C
                         clock pessimism              0.000    24.738    
                         clock uncertainty           -0.287    24.452    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.216    24.236    cpu/DataRoad/mem/ext_control/ext_datain_reg[0]
  -------------------------------------------------------------------
                         required time                         24.236    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 13.801    

Slack (MET) :             13.850ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 0.484ns (5.386%)  route 8.503ns (94.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 24.737 - 20.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.643     1.646    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X9Y59          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.379     2.025 r  cpu/DataRoad/EX_MEM/q_reg[13]/Q
                         net (fo=2, routed)           8.503    10.528    cpu/DataRoad/EX_MEM/MEM_Out[13]
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.105    10.633 r  cpu/DataRoad/EX_MEM/ext_datain[8]_i_1/O
                         net (fo=1, routed)           0.000    10.633    cpu/DataRoad/mem/ext_control/D[8]
    SLICE_X4Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.598    24.737    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X4Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/C
                         clock pessimism              0.000    24.737    
                         clock uncertainty           -0.287    24.451    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.032    24.483    cpu/DataRoad/mem/ext_control/ext_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         24.483    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 13.850    

Slack (MET) :             13.989ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 1.413ns (15.887%)  route 7.481ns (84.113%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.641     1.644    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X16Y61         FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDCE (Prop_fdce_C_Q)         0.433     2.077 f  cpu/DataRoad/EX_MEM/q_reg[46]/Q
                         net (fo=9, routed)           1.645     3.722    cpu/DataRoad/EX_MEM/q_reg[72]_0[14]
    SLICE_X8Y61          LUT4 (Prop_lut4_I0_O)        0.105     3.827 f  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.755     4.582    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_10_n_0
    SLICE_X8Y60          LUT5 (Prop_lut5_I4_O)        0.105     4.687 r  cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3/O
                         net (fo=25, routed)          1.776     6.463    cpu/DataRoad/EX_MEM/ext_ram_ce_n_OBUF_inst_i_3_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.128     6.591 r  cpu/DataRoad/EX_MEM/regs_i_34/O
                         net (fo=5, routed)           0.981     7.572    cpu/DataRoad/MEM_WR/Registers_reg[0][31]_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.268     7.840 f  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=2, routed)           0.651     8.491    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.106     8.597 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=39, routed)          1.674    10.270    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.268    10.538 r  cpu/DataRoad/EX_MEM/ext_datain[14]_i_1/O
                         net (fo=1, routed)           0.000    10.538    cpu/DataRoad/mem/ext_control/D[14]
    SLICE_X6Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.599    24.738    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X6Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/C
                         clock pessimism              0.000    24.738    
                         clock uncertainty           -0.287    24.452    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)        0.076    24.528    cpu/DataRoad/mem/ext_control/ext_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         24.528    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 13.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.692ns (17.475%)  route 3.268ns (82.525%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597     1.599    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X4Y57          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.304     1.903 r  cpu/DataRoad/MEM_WR/q_reg[115]/Q
                         net (fo=1, routed)           1.251     3.154    cpu/DataRoad/MEM_WR/WR_Out[115]
    SLICE_X4Y57          LUT5 (Prop_lut5_I0_O)        0.084     3.238 f  cpu/DataRoad/MEM_WR/regs_i_53/O
                         net (fo=2, routed)           0.527     3.765    cpu/DataRoad/MEM_WR/regs_i_53_n_0
    SLICE_X9Y58          LUT3 (Prop_lut3_I2_O)        0.089     3.854 r  cpu/DataRoad/MEM_WR/regs_i_20/O
                         net (fo=37, routed)          1.490     5.344    cpu/DataRoad/EX_MEM/last_before_last_alu_result[11]
    SLICE_X5Y58          LUT6 (Prop_lut6_I3_O)        0.215     5.559 r  cpu/DataRoad/EX_MEM/ext_datain[12]_i_1/O
                         net (fo=1, routed)           0.000     5.559    cpu/DataRoad/mem/ext_control/D[12]
    SLICE_X5Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.713     5.015    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/C
                         clock pessimism              0.000     5.015    
                         clock uncertainty            0.287     5.301    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.220     5.521    cpu/DataRoad/mem/ext_control/ext_datain_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.559    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.431ns (10.655%)  route 3.614ns (89.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.528     1.530    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X8Y57          FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDCE (Prop_fdce_C_Q)         0.347     1.877 r  cpu/DataRoad/EX_MEM/q_reg[18]/Q
                         net (fo=2, routed)           3.614     5.491    cpu/DataRoad/EX_MEM/MEM_Out[18]
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.084     5.575 r  cpu/DataRoad/EX_MEM/ext_datain[13]_i_1/O
                         net (fo=1, routed)           0.000     5.575    cpu/DataRoad/mem/ext_control/D[13]
    SLICE_X7Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.714     5.016    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X7Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/C
                         clock pessimism              0.000     5.016    
                         clock uncertainty            0.287     5.302    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.220     5.522    cpu/DataRoad/mem/ext_control/ext_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.522    
                         arrival time                           5.575    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.612ns (15.174%)  route 3.421ns (84.826%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.525     1.527    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X15Y61         FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.304     1.831 r  cpu/DataRoad/MEM_WR/q_reg[58]/Q
                         net (fo=2, routed)           1.608     3.439    cpu/DataRoad/MEM_WR/WR_Out[58]
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.093     3.532 r  cpu/DataRoad/MEM_WR/regs_i_11/O
                         net (fo=37, routed)          1.813     5.345    cpu/DataRoad/EX_MEM/last_before_last_alu_result[20]
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.215     5.560 r  cpu/DataRoad/EX_MEM/ext_datain[21]_i_1/O
                         net (fo=1, routed)           0.000     5.560    cpu/DataRoad/mem/ext_control/D[21]
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.647     4.949    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/C
                         clock pessimism              0.000     4.949    
                         clock uncertainty            0.287     5.235    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.271     5.506    cpu/DataRoad/mem/ext_control/ext_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                           5.560    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[133]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.700ns (17.259%)  route 3.356ns (82.741%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.527     1.529    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X9Y58          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.304     1.833 r  cpu/DataRoad/MEM_WR/q_reg[133]/Q
                         net (fo=1, routed)           1.152     2.985    cpu/DataRoad/MEM_WR/WR_Out[133]
    SLICE_X9Y58          LUT5 (Prop_lut5_I0_O)        0.084     3.069 f  cpu/DataRoad/MEM_WR/regs_i_67/O
                         net (fo=2, routed)           0.544     3.614    cpu/DataRoad/MEM_WR/regs_i_67_n_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I0_O)        0.085     3.699 r  cpu/DataRoad/MEM_WR/regs_i_35/O
                         net (fo=37, routed)          1.659     5.358    cpu/DataRoad/EX_MEM/q_reg[101]
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.227     5.585 r  cpu/DataRoad/EX_MEM/ext_datain[30]_i_1/O
                         net (fo=1, routed)           0.000     5.585    cpu/DataRoad/mem/ext_control/D[30]
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.647     4.949    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X8Y56          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/C
                         clock pessimism              0.000     4.949    
                         clock uncertainty            0.287     5.235    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.273     5.508    cpu/DataRoad/mem/ext_control/ext_datain_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[120]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.690ns (16.888%)  route 3.396ns (83.112%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.526     1.528    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X9Y60          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.304     1.832 r  cpu/DataRoad/MEM_WR/q_reg[120]/Q
                         net (fo=2, routed)           1.368     3.200    cpu/DataRoad/MEM_WR/WR_Out[120]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.084     3.284 f  cpu/DataRoad/MEM_WR/regs_i_48/O
                         net (fo=2, routed)           0.451     3.734    cpu/DataRoad/MEM_WR/regs_i_48_n_0
    SLICE_X9Y60          LUT3 (Prop_lut3_I2_O)        0.087     3.821 r  cpu/DataRoad/MEM_WR/regs_i_15/O
                         net (fo=37, routed)          1.577     5.399    cpu/DataRoad/EX_MEM/last_before_last_alu_result[16]
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.215     5.614 r  cpu/DataRoad/EX_MEM/ext_datain[17]_i_1/O
                         net (fo=1, routed)           0.000     5.614    cpu/DataRoad/mem/ext_control/D[17]
    SLICE_X7Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.715     5.017    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X7Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty            0.287     5.303    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.220     5.523    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.523    
                         arrival time                           5.614    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.515ns (12.749%)  route 3.525ns (87.251%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.594     1.596    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X6Y61          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.347     1.943 r  cpu/DataRoad/MEM_WR/q_reg[69]/Q
                         net (fo=75, routed)          2.151     4.094    cpu/DataRoad/MEM_WR/WR_Out[69]
    SLICE_X3Y57          LUT6 (Prop_lut6_I4_O)        0.084     4.178 r  cpu/DataRoad/MEM_WR/regs_i_31/O
                         net (fo=38, routed)          1.373     5.552    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X7Y54          LUT6 (Prop_lut6_I3_O)        0.084     5.636 r  cpu/DataRoad/EX_MEM/ext_datain[9]_i_1/O
                         net (fo=1, routed)           0.000     5.636    cpu/DataRoad/mem/ext_control/D[9]
    SLICE_X7Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.715     5.017    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X7Y54          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty            0.287     5.303    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.222     5.525    cpu/DataRoad/mem/ext_control/ext_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.525    
                         arrival time                           5.636    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.732ns (17.912%)  route 3.355ns (82.088%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.598     1.600    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X2Y57          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.347     1.947 r  cpu/DataRoad/MEM_WR/q_reg[109]/Q
                         net (fo=1, routed)           1.353     3.300    cpu/DataRoad/MEM_WR/WR_Out[109]
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.084     3.384 f  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=2, routed)           0.557     3.941    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.085     4.026 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=39, routed)          1.445     5.471    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.216     5.687 r  cpu/DataRoad/EX_MEM/ext_datain[22]_i_1/O
                         net (fo=1, routed)           0.000     5.687    cpu/DataRoad/mem/ext_control/D[22]
    SLICE_X6Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.714     5.016    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X6Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.000     5.016    
                         clock uncertainty            0.287     5.302    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.273     5.575    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.575    
                         arrival time                           5.687    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.732ns (17.877%)  route 3.363ns (82.123%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.598     1.600    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X2Y57          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.347     1.947 r  cpu/DataRoad/MEM_WR/q_reg[109]/Q
                         net (fo=1, routed)           1.353     3.300    cpu/DataRoad/MEM_WR/WR_Out[109]
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.084     3.384 f  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=2, routed)           0.557     3.941    cpu/DataRoad/MEM_WR/regs_i_59_n_0
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.085     4.026 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=39, routed)          1.453     5.479    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.216     5.695 r  cpu/DataRoad/EX_MEM/ext_datain[14]_i_1/O
                         net (fo=1, routed)           0.000     5.695    cpu/DataRoad/mem/ext_control/D[14]
    SLICE_X6Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.714     5.016    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X6Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/C
                         clock pessimism              0.000     5.016    
                         clock uncertainty            0.287     5.302    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.275     5.577    cpu/DataRoad/mem/ext_control/ext_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.577    
                         arrival time                           5.695    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.472ns (11.633%)  route 3.586ns (88.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.597     1.599    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X3Y59          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.304     1.903 r  cpu/DataRoad/MEM_WR/q_reg[68]/Q
                         net (fo=2, routed)           2.216     4.119    cpu/DataRoad/MEM_WR/WR_Out[68]
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.084     4.203 r  cpu/DataRoad/MEM_WR/regs_i_1/O
                         net (fo=37, routed)          1.370     5.573    cpu/DataRoad/EX_MEM/last_before_last_alu_result[29]
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.084     5.657 r  cpu/DataRoad/EX_MEM/ext_datain[31]_i_2/O
                         net (fo=1, routed)           0.000     5.657    cpu/DataRoad/mem/ext_control/D[31]
    SLICE_X4Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.713     5.015    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X4Y58          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[31]/C
                         clock pessimism              0.000     5.015    
                         clock uncertainty            0.287     5.301    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.222     5.523    cpu/DataRoad/mem/ext_control/ext_datain_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.523    
                         arrival time                           5.657    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.661ns (16.255%)  route 3.405ns (83.745%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.594     1.596    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X6Y61          FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.347     1.943 r  cpu/DataRoad/MEM_WR/q_reg[69]/Q
                         net (fo=75, routed)          2.106     4.049    cpu/DataRoad/MEM_WR/WR_Out[69]
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.099     4.148 r  cpu/DataRoad/MEM_WR/regs_i_22/O
                         net (fo=37, routed)          1.300     5.447    cpu/DataRoad/EX_MEM/last_before_last_alu_result[9]
    SLICE_X5Y57          LUT6 (Prop_lut6_I3_O)        0.215     5.662 r  cpu/DataRoad/EX_MEM/ext_datain[10]_i_1/O
                         net (fo=1, routed)           0.000     5.662    cpu/DataRoad/mem/ext_control/D[10]
    SLICE_X5Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.714     5.016    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X5Y57          FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/C
                         clock pessimism              0.000     5.016    
                         clock uncertainty            0.287     5.302    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.222     5.524    cpu/DataRoad/mem/ext_control/ext_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.524    
                         arrival time                           5.662    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.950ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.887ns  (logic 0.348ns (39.239%)  route 0.539ns (60.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.539     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X42Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X42Y63         FDCE (Setup_fdce_C_D)       -0.163    39.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.837    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                 38.950    

Slack (MET) :             39.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.736ns  (logic 0.348ns (47.278%)  route 0.388ns (52.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.388     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y62         FDCE (Setup_fdce_C_D)       -0.210    39.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 39.054    

Slack (MET) :             39.055ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.737ns  (logic 0.348ns (47.220%)  route 0.389ns (52.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.389     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y62         FDCE (Setup_fdce_C_D)       -0.208    39.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.792    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 39.055    

Slack (MET) :             39.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.774ns  (logic 0.348ns (44.956%)  route 0.426ns (55.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.426     0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X42Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X42Y63         FDCE (Setup_fdce_C_D)       -0.165    39.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.835    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 39.061    

Slack (MET) :             39.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.809ns  (logic 0.379ns (46.828%)  route 0.430ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.430     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X42Y63         FDCE (Setup_fdce_C_D)       -0.033    39.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 39.158    

Slack (MET) :             39.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.775%)  route 0.382ns (50.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.382     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X39Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 39.164    

Slack (MET) :             39.192ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.733ns  (logic 0.379ns (51.721%)  route 0.354ns (48.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.354     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y62         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 39.192    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.733ns  (logic 0.379ns (51.726%)  route 0.354ns (48.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.354     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y62         FDCE (Setup_fdce_C_D)       -0.073    39.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 39.194    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.587ns (33.133%)  route 1.185ns (66.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X38Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.348     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.561     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X38Y68         LUT2 (Prop_lut2_I1_O)        0.239     2.770 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.623     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X37Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.510    41.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.074    41.586    
                         clock uncertainty           -0.127    41.459    
    SLICE_X37Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    41.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.167    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 37.773    

Slack (MET) :             37.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.587ns (33.133%)  route 1.185ns (66.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X38Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.348     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.561     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X38Y68         LUT2 (Prop_lut2_I1_O)        0.239     2.770 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.623     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X37Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.510    41.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.074    41.586    
                         clock uncertainty           -0.127    41.459    
    SLICE_X37Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    41.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.167    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 37.773    

Slack (MET) :             37.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.587ns (33.133%)  route 1.185ns (66.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X38Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.348     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.561     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X38Y68         LUT2 (Prop_lut2_I1_O)        0.239     2.770 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.623     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X37Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.510    41.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.074    41.586    
                         clock uncertainty           -0.127    41.459    
    SLICE_X37Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    41.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.167    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 37.773    

Slack (MET) :             38.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.484ns (33.429%)  route 0.964ns (66.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.629     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.379     2.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.575     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.105     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.388     3.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X29Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.515    41.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.089    41.606    
                         clock uncertainty           -0.127    41.479    
    SLICE_X29Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    41.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.187    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 38.107    

Slack (MET) :             38.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.484ns (33.429%)  route 0.964ns (66.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.629     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.379     2.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.575     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.105     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.388     3.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X29Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.515    41.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.089    41.606    
                         clock uncertainty           -0.127    41.479    
    SLICE_X29Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    41.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.187    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 38.107    

Slack (MET) :             38.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.484ns (33.429%)  route 0.964ns (66.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.629     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.379     2.011 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.575     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.105     2.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.388     3.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X29Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.515    41.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.089    41.606    
                         clock uncertainty           -0.127    41.479    
    SLICE_X29Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    41.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.187    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                 38.107    

Slack (MET) :             38.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.379ns (27.837%)  route 0.983ns (72.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.623     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.379     2.005 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.983     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.512    41.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.074    41.588    
                         clock uncertainty           -0.127    41.461    
    SLICE_X33Y65         FDCE (Recov_fdce_C_CLR)     -0.331    41.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                 38.142    

Slack (MET) :             38.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.379ns (27.837%)  route 0.983ns (72.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.623     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.379     2.005 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.983     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.512    41.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.074    41.588    
                         clock uncertainty           -0.127    41.461    
    SLICE_X33Y65         FDCE (Recov_fdce_C_CLR)     -0.331    41.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                 38.142    

Slack (MET) :             38.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.379ns (27.837%)  route 0.983ns (72.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.623     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.379     2.005 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.983     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.512    41.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.074    41.588    
                         clock uncertainty           -0.127    41.461    
    SLICE_X33Y65         FDCE (Recov_fdce_C_CLR)     -0.331    41.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                 38.142    

Slack (MET) :             38.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.379ns (27.837%)  route 0.983ns (72.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.623     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.379     2.005 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.983     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        1.512    41.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.074    41.588    
                         clock uncertainty           -0.127    41.461    
    SLICE_X33Y65         FDCE (Recov_fdce_C_CLR)     -0.331    41.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                 38.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.742%)  route 0.137ns (49.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.682     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X27Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.959     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.237     0.723    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.742%)  route 0.137ns (49.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.682     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X27Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.959     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.237     0.723    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.742%)  route 0.137ns (49.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.682     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X27Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.959     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.237     0.723    
    SLICE_X27Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.679     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X38Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.953     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.237     0.717    
    SLICE_X38Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.679     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X38Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.953     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X38Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.237     0.717    
    SLICE_X38Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.679     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.953     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.237     0.717    
    SLICE_X38Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.679     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.953     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.237     0.717    
    SLICE_X38Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.250%)  route 0.134ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.679     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X38Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.953     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X38Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.237     0.717    
    SLICE_X38Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.742%)  route 0.137ns (49.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.682     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.137     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X27Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.959     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.237     0.723    
    SLICE_X27Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.069%)  route 0.141ns (49.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.682     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X26Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5633, routed)        0.959     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.237     0.723    
    SLICE_X26Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.878ns (22.960%)  route 2.946ns (77.040%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.418    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X36Y73         FDCE (Recov_fdce_C_CLR)     -0.292    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 28.798    

Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.878ns (22.960%)  route 2.946ns (77.040%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.418    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X36Y73         FDCE (Recov_fdce_C_CLR)     -0.292    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 28.798    

Slack (MET) :             28.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.878ns (22.960%)  route 2.946ns (77.040%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.418    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X36Y73         FDCE (Recov_fdce_C_CLR)     -0.258    36.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 28.832    

Slack (MET) :             28.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.878ns (22.960%)  route 2.946ns (77.040%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.418    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X36Y73         FDCE (Recov_fdce_C_CLR)     -0.258    36.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 28.832    

Slack (MET) :             28.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.878ns (22.960%)  route 2.946ns (77.040%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.418    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X36Y73         FDCE (Recov_fdce_C_CLR)     -0.258    36.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 28.832    

Slack (MET) :             28.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.878ns (22.960%)  route 2.946ns (77.040%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.418    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X36Y73         FDCE (Recov_fdce_C_CLR)     -0.258    36.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 28.832    

Slack (MET) :             28.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.878ns (24.454%)  route 2.712ns (75.546%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 36.835 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     7.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.418    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X35Y73         FDCE (Recov_fdce_C_CLR)     -0.331    36.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 28.995    

Slack (MET) :             28.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.878ns (24.454%)  route 2.712ns (75.546%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 36.835 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     7.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.418    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X35Y73         FDCE (Recov_fdce_C_CLR)     -0.331    36.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 28.995    

Slack (MET) :             28.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.878ns (24.454%)  route 2.712ns (75.546%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 36.835 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     7.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.418    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X35Y73         FDCE (Recov_fdce_C_CLR)     -0.331    36.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 28.995    

Slack (MET) :             28.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.878ns (24.454%)  route 2.712ns (75.546%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.835ns = ( 36.835 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.680 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.105     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.806     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.119     6.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.275     7.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.388     7.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.418    37.253    
                         clock uncertainty           -0.035    37.218    
    SLICE_X35Y73         FDCE (Recov_fdce_C_CLR)     -0.331    36.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 28.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.147%)  route 0.119ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.445     2.125    
    SLICE_X30Y62         FDCE (Remov_fdce_C_CLR)     -0.092     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.147%)  route 0.119ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.445     2.125    
    SLICE_X30Y62         FDCE (Remov_fdce_C_CLR)     -0.092     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.147%)  route 0.119ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.445     2.125    
    SLICE_X30Y62         FDCE (Remov_fdce_C_CLR)     -0.092     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.147%)  route 0.119ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.445     2.125    
    SLICE_X30Y62         FDCE (Remov_fdce_C_CLR)     -0.092     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.528%)  route 0.183ns (56.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     2.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.183     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.423     2.146    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.528%)  route 0.183ns (56.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     2.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.183     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.423     2.146    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.528%)  route 0.183ns (56.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     2.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.183     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.423     2.146    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.528%)  route 0.183ns (56.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     2.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.183     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X37Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.423     2.146    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.162%)  route 0.186ns (56.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.423     2.149    
    SLICE_X27Y62         FDCE (Remov_fdce_C_CLR)     -0.092     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.162%)  route 0.186ns (56.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDPE (Prop_fdpe_C_Q)         0.141     2.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.423     2.149    
    SLICE_X27Y62         FDCE (Remov_fdce_C_CLR)     -0.092     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.380    





