============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 15:11:52 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6211 instances
RUN-0007 : 2442 luts, 2186 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7357 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4909 nets have 2 pins
RUN-1001 : 1523 nets have [3 - 5] pins
RUN-1001 : 761 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1394     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6209 instances, 2442 luts, 2186 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1801 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29376, tnet num: 7355, tinst num: 6209, tnode num: 36552, tedge num: 48513.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.160440s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (98.3%)

RUN-1004 : used memory is 269 MB, reserved memory is 249 MB, peak memory is 269 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.308026s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (98.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.78372e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6209.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.19694e+06, overlap = 44.75
PHY-3002 : Step(2): len = 1.02764e+06, overlap = 45.625
PHY-3002 : Step(3): len = 596354, overlap = 74.0625
PHY-3002 : Step(4): len = 520250, overlap = 89.4375
PHY-3002 : Step(5): len = 432105, overlap = 105
PHY-3002 : Step(6): len = 384329, overlap = 116.906
PHY-3002 : Step(7): len = 339248, overlap = 129.406
PHY-3002 : Step(8): len = 312598, overlap = 150.812
PHY-3002 : Step(9): len = 278304, overlap = 189.094
PHY-3002 : Step(10): len = 249084, overlap = 244.344
PHY-3002 : Step(11): len = 231873, overlap = 281.688
PHY-3002 : Step(12): len = 217314, overlap = 288.906
PHY-3002 : Step(13): len = 205010, overlap = 308.25
PHY-3002 : Step(14): len = 196394, overlap = 329.625
PHY-3002 : Step(15): len = 180606, overlap = 348.156
PHY-3002 : Step(16): len = 173791, overlap = 354.375
PHY-3002 : Step(17): len = 168945, overlap = 360.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.263e-05
PHY-3002 : Step(18): len = 183087, overlap = 311.188
PHY-3002 : Step(19): len = 194427, overlap = 295.844
PHY-3002 : Step(20): len = 197127, overlap = 200.281
PHY-3002 : Step(21): len = 206879, overlap = 159.188
PHY-3002 : Step(22): len = 213490, overlap = 128.062
PHY-3002 : Step(23): len = 218487, overlap = 89.3438
PHY-3002 : Step(24): len = 216598, overlap = 74.375
PHY-3002 : Step(25): len = 213361, overlap = 81.125
PHY-3002 : Step(26): len = 211651, overlap = 80.125
PHY-3002 : Step(27): len = 205443, overlap = 73.4688
PHY-3002 : Step(28): len = 201559, overlap = 70.9062
PHY-3002 : Step(29): len = 195317, overlap = 64.3125
PHY-3002 : Step(30): len = 191108, overlap = 60.0625
PHY-3002 : Step(31): len = 188287, overlap = 51.375
PHY-3002 : Step(32): len = 185189, overlap = 54.9375
PHY-3002 : Step(33): len = 183419, overlap = 54.125
PHY-3002 : Step(34): len = 178892, overlap = 57.1875
PHY-3002 : Step(35): len = 176598, overlap = 50.7812
PHY-3002 : Step(36): len = 175671, overlap = 53.3438
PHY-3002 : Step(37): len = 172532, overlap = 56.7812
PHY-3002 : Step(38): len = 172553, overlap = 52.5312
PHY-3002 : Step(39): len = 171896, overlap = 53.4688
PHY-3002 : Step(40): len = 170185, overlap = 54.1875
PHY-3002 : Step(41): len = 169468, overlap = 47.1562
PHY-3002 : Step(42): len = 167122, overlap = 49.1562
PHY-3002 : Step(43): len = 166604, overlap = 44.7812
PHY-3002 : Step(44): len = 164900, overlap = 51.1562
PHY-3002 : Step(45): len = 163253, overlap = 48.2812
PHY-3002 : Step(46): len = 162611, overlap = 48.9375
PHY-3002 : Step(47): len = 159954, overlap = 48.9375
PHY-3002 : Step(48): len = 158757, overlap = 53.625
PHY-3002 : Step(49): len = 157437, overlap = 52.3438
PHY-3002 : Step(50): len = 156570, overlap = 50.2812
PHY-3002 : Step(51): len = 156064, overlap = 50.3438
PHY-3002 : Step(52): len = 153712, overlap = 48.6875
PHY-3002 : Step(53): len = 152043, overlap = 45.1562
PHY-3002 : Step(54): len = 152548, overlap = 48.5938
PHY-3002 : Step(55): len = 150853, overlap = 46.4375
PHY-3002 : Step(56): len = 150928, overlap = 46.4375
PHY-3002 : Step(57): len = 150882, overlap = 45.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.52601e-05
PHY-3002 : Step(58): len = 150200, overlap = 45.0938
PHY-3002 : Step(59): len = 150213, overlap = 45.0938
PHY-3002 : Step(60): len = 150394, overlap = 42.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.05202e-05
PHY-3002 : Step(61): len = 151754, overlap = 40.2188
PHY-3002 : Step(62): len = 152500, overlap = 37.9062
PHY-3002 : Step(63): len = 156302, overlap = 39.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018088s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (345.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 200936, over cnt = 784(2%), over = 3541, worst = 34
PHY-1001 : End global iterations;  0.369025s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (156.7%)

PHY-1001 : Congestion index: top1 = 53.66, top5 = 38.83, top10 = 31.11, top15 = 26.52.
PHY-3001 : End congestion estimation;  0.480635s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (146.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.182302s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.11571e-06
PHY-3002 : Step(64): len = 170271, overlap = 59.125
PHY-3002 : Step(65): len = 170542, overlap = 61.5938
PHY-3002 : Step(66): len = 163333, overlap = 78.4375
PHY-3002 : Step(67): len = 163094, overlap = 88.5312
PHY-3002 : Step(68): len = 157093, overlap = 95.7188
PHY-3002 : Step(69): len = 157023, overlap = 95.9062
PHY-3002 : Step(70): len = 154328, overlap = 95.4062
PHY-3002 : Step(71): len = 154328, overlap = 95.4062
PHY-3002 : Step(72): len = 153501, overlap = 94.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.23143e-06
PHY-3002 : Step(73): len = 153528, overlap = 95.9375
PHY-3002 : Step(74): len = 153528, overlap = 95.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.24629e-05
PHY-3002 : Step(75): len = 156823, overlap = 80.7188
PHY-3002 : Step(76): len = 157158, overlap = 77.9062
PHY-3002 : Step(77): len = 164044, overlap = 63.5312
PHY-3002 : Step(78): len = 165874, overlap = 56.1875
PHY-3002 : Step(79): len = 166752, overlap = 56.7812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 767/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 191792, over cnt = 818(2%), over = 3776, worst = 55
PHY-1001 : End global iterations;  0.321982s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (165.0%)

PHY-1001 : Congestion index: top1 = 57.76, top5 = 39.63, top10 = 31.37, top15 = 26.71.
PHY-3001 : End congestion estimation;  0.430507s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (148.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165252s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67388e-05
PHY-3002 : Step(80): len = 165864, overlap = 303.844
PHY-3002 : Step(81): len = 165994, overlap = 305.375
PHY-3002 : Step(82): len = 166436, overlap = 268.312
PHY-3002 : Step(83): len = 166924, overlap = 261.062
PHY-3002 : Step(84): len = 168038, overlap = 240.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.34776e-05
PHY-3002 : Step(85): len = 171375, overlap = 223.594
PHY-3002 : Step(86): len = 171928, overlap = 222.812
PHY-3002 : Step(87): len = 181042, overlap = 174.562
PHY-3002 : Step(88): len = 185713, overlap = 150.438
PHY-3002 : Step(89): len = 187110, overlap = 147.125
PHY-3002 : Step(90): len = 185835, overlap = 124.188
PHY-3002 : Step(91): len = 185832, overlap = 123.281
PHY-3002 : Step(92): len = 183854, overlap = 119.469
PHY-3002 : Step(93): len = 183652, overlap = 120.719
PHY-3002 : Step(94): len = 183540, overlap = 121.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.69552e-05
PHY-3002 : Step(95): len = 188471, overlap = 106.656
PHY-3002 : Step(96): len = 189408, overlap = 106.031
PHY-3002 : Step(97): len = 194110, overlap = 96.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000130028
PHY-3002 : Step(98): len = 198780, overlap = 83.9062
PHY-3002 : Step(99): len = 204004, overlap = 76.2812
PHY-3002 : Step(100): len = 212777, overlap = 59.75
PHY-3002 : Step(101): len = 214300, overlap = 61.0938
PHY-3002 : Step(102): len = 214556, overlap = 54.5938
PHY-3002 : Step(103): len = 214666, overlap = 56.1875
PHY-3002 : Step(104): len = 213918, overlap = 55.5625
PHY-3002 : Step(105): len = 214063, overlap = 55.6562
PHY-3002 : Step(106): len = 214198, overlap = 53.8125
PHY-3002 : Step(107): len = 213239, overlap = 54.8438
PHY-3002 : Step(108): len = 213078, overlap = 51.4062
PHY-3002 : Step(109): len = 212937, overlap = 46.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000260057
PHY-3002 : Step(110): len = 216353, overlap = 43.0625
PHY-3002 : Step(111): len = 221619, overlap = 38.875
PHY-3002 : Step(112): len = 223545, overlap = 36.8438
PHY-3002 : Step(113): len = 226711, overlap = 34.875
PHY-3002 : Step(114): len = 227837, overlap = 34.4375
PHY-3002 : Step(115): len = 228773, overlap = 30.7812
PHY-3002 : Step(116): len = 229512, overlap = 29.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000520113
PHY-3002 : Step(117): len = 231940, overlap = 28.5938
PHY-3002 : Step(118): len = 233521, overlap = 28.5312
PHY-3002 : Step(119): len = 234457, overlap = 25.5312
PHY-3002 : Step(120): len = 235322, overlap = 25.0312
PHY-3002 : Step(121): len = 237824, overlap = 24
PHY-3002 : Step(122): len = 241238, overlap = 22.875
PHY-3002 : Step(123): len = 243582, overlap = 20.5312
PHY-3002 : Step(124): len = 244137, overlap = 20.6562
PHY-3002 : Step(125): len = 244176, overlap = 21.4688
PHY-3002 : Step(126): len = 243833, overlap = 21.5625
PHY-3002 : Step(127): len = 243053, overlap = 19.5312
PHY-3002 : Step(128): len = 242467, overlap = 20.5625
PHY-3002 : Step(129): len = 241940, overlap = 22.2188
PHY-3002 : Step(130): len = 241475, overlap = 21.7812
PHY-3002 : Step(131): len = 241028, overlap = 21.75
PHY-3002 : Step(132): len = 240605, overlap = 20.7812
PHY-3002 : Step(133): len = 240058, overlap = 19.8438
PHY-3002 : Step(134): len = 239597, overlap = 21.3125
PHY-3002 : Step(135): len = 239290, overlap = 20.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00104023
PHY-3002 : Step(136): len = 240786, overlap = 19.8438
PHY-3002 : Step(137): len = 241933, overlap = 20.4688
PHY-3002 : Step(138): len = 242640, overlap = 20.125
PHY-3002 : Step(139): len = 243241, overlap = 20.2188
PHY-3002 : Step(140): len = 244340, overlap = 19.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00174786
PHY-3002 : Step(141): len = 245203, overlap = 19.2188
PHY-3002 : Step(142): len = 246021, overlap = 19.1562
PHY-3002 : Step(143): len = 247454, overlap = 19.1875
PHY-3002 : Step(144): len = 249881, overlap = 19.1875
PHY-3002 : Step(145): len = 251627, overlap = 19
PHY-3002 : Step(146): len = 253372, overlap = 18.9375
PHY-3002 : Step(147): len = 255731, overlap = 17.625
PHY-3002 : Step(148): len = 257312, overlap = 17.1562
PHY-3002 : Step(149): len = 257847, overlap = 16.8438
PHY-3002 : Step(150): len = 258280, overlap = 16.2812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00345322
PHY-3002 : Step(151): len = 258791, overlap = 17
PHY-3002 : Step(152): len = 259335, overlap = 16.5625
PHY-3002 : Step(153): len = 260620, overlap = 16.6875
PHY-3002 : Step(154): len = 262820, overlap = 16.3125
PHY-3002 : Step(155): len = 264593, overlap = 17.1875
PHY-3002 : Step(156): len = 265639, overlap = 17.1562
PHY-3002 : Step(157): len = 266366, overlap = 18.5938
PHY-3002 : Step(158): len = 267303, overlap = 18.875
PHY-3002 : Step(159): len = 268035, overlap = 18.875
PHY-3002 : Step(160): len = 268728, overlap = 18.0625
PHY-3002 : Step(161): len = 269413, overlap = 18.1875
PHY-3002 : Step(162): len = 270213, overlap = 19.3438
PHY-3002 : Step(163): len = 270830, overlap = 19.4688
PHY-3002 : Step(164): len = 271260, overlap = 18.8438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00657737
PHY-3002 : Step(165): len = 271385, overlap = 19.2188
PHY-3002 : Step(166): len = 272004, overlap = 19.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29376, tnet num: 7355, tinst num: 6209, tnode num: 36552, tedge num: 48513.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.220106s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.9%)

RUN-1004 : used memory is 307 MB, reserved memory is 289 MB, peak memory is 321 MB
OPT-1001 : Total overflow 181.34 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 45/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 339184, over cnt = 1061(3%), over = 3062, worst = 17
PHY-1001 : End global iterations;  0.568412s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (162.2%)

PHY-1001 : Congestion index: top1 = 41.27, top5 = 33.48, top10 = 29.26, top15 = 26.64.
PHY-1001 : End incremental global routing;  0.693585s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (150.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.196090s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.014229s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (135.6%)

OPT-1001 : Current memory(MB): used = 316, reserve = 298, peak = 321.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6199/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 339184, over cnt = 1061(3%), over = 3062, worst = 17
PHY-1002 : len = 349760, over cnt = 560(1%), over = 1369, worst = 14
PHY-1002 : len = 356936, over cnt = 194(0%), over = 417, worst = 11
PHY-1002 : len = 359416, over cnt = 30(0%), over = 46, worst = 5
PHY-1002 : len = 359704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.491415s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (152.6%)

PHY-1001 : Congestion index: top1 = 35.45, top5 = 29.72, top10 = 26.49, top15 = 24.59.
OPT-1001 : End congestion update;  0.612025s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (143.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.143626s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.755802s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (134.4%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 321.
OPT-1001 : End physical optimization;  3.050086s wall, 3.687500s user + 0.078125s system = 3.765625s CPU (123.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2442 LUT to BLE ...
SYN-4008 : Packed 2442 LUT and 1133 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 505 SEQ with LUT/SLICE
SYN-4006 : 977 single LUT's are left
SYN-4006 : 548 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2990/5591 primitive instances ...
PHY-3001 : End packing;  0.298759s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3297 instances
RUN-1001 : 1562 mslices, 1563 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6296 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3819 nets have 2 pins
RUN-1001 : 1535 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3295 instances, 3125 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1038 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 270376, Over = 43
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3144/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 347792, over cnt = 339(0%), over = 476, worst = 5
PHY-1002 : len = 348992, over cnt = 201(0%), over = 255, worst = 4
PHY-1002 : len = 350664, over cnt = 58(0%), over = 73, worst = 3
PHY-1002 : len = 351200, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 351320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.636915s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (132.5%)

PHY-1001 : Congestion index: top1 = 35.24, top5 = 29.04, top10 = 25.64, top15 = 23.53.
PHY-3001 : End congestion estimation;  0.792537s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (122.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25640, tnet num: 6294, tinst num: 3295, tnode num: 30886, tedge num: 44169.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.324277s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.3%)

RUN-1004 : used memory is 327 MB, reserved memory is 310 MB, peak memory is 327 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.502097s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.40051e-05
PHY-3002 : Step(167): len = 255022, overlap = 40
PHY-3002 : Step(168): len = 243979, overlap = 40.25
PHY-3002 : Step(169): len = 234043, overlap = 43.25
PHY-3002 : Step(170): len = 228694, overlap = 44.25
PHY-3002 : Step(171): len = 226062, overlap = 44
PHY-3002 : Step(172): len = 223581, overlap = 43.25
PHY-3002 : Step(173): len = 222963, overlap = 45.75
PHY-3002 : Step(174): len = 221485, overlap = 49
PHY-3002 : Step(175): len = 220490, overlap = 47.25
PHY-3002 : Step(176): len = 219475, overlap = 51.25
PHY-3002 : Step(177): len = 218710, overlap = 48.25
PHY-3002 : Step(178): len = 218324, overlap = 50.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00010801
PHY-3002 : Step(179): len = 223101, overlap = 48.75
PHY-3002 : Step(180): len = 225168, overlap = 45.75
PHY-3002 : Step(181): len = 230071, overlap = 38
PHY-3002 : Step(182): len = 231743, overlap = 35
PHY-3002 : Step(183): len = 232849, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00021602
PHY-3002 : Step(184): len = 237633, overlap = 29.75
PHY-3002 : Step(185): len = 239604, overlap = 29.75
PHY-3002 : Step(186): len = 244773, overlap = 27.75
PHY-3002 : Step(187): len = 244652, overlap = 28.75
PHY-3002 : Step(188): len = 244423, overlap = 28.25
PHY-3002 : Step(189): len = 244149, overlap = 25.75
PHY-3002 : Step(190): len = 245071, overlap = 25.25
PHY-3002 : Step(191): len = 245797, overlap = 24
PHY-3002 : Step(192): len = 246104, overlap = 24
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000432041
PHY-3002 : Step(193): len = 250336, overlap = 22.5
PHY-3002 : Step(194): len = 254094, overlap = 18.25
PHY-3002 : Step(195): len = 255870, overlap = 16.75
PHY-3002 : Step(196): len = 256637, overlap = 15.75
PHY-3002 : Step(197): len = 256975, overlap = 16.5
PHY-3002 : Step(198): len = 256921, overlap = 16.25
PHY-3002 : Step(199): len = 256855, overlap = 15
PHY-3002 : Step(200): len = 256770, overlap = 13.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000826663
PHY-3002 : Step(201): len = 260277, overlap = 14.25
PHY-3002 : Step(202): len = 263536, overlap = 14.5
PHY-3002 : Step(203): len = 265345, overlap = 14
PHY-3002 : Step(204): len = 267071, overlap = 13
PHY-3002 : Step(205): len = 268372, overlap = 12
PHY-3002 : Step(206): len = 268649, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.932648s wall, 0.703125s user + 1.828125s system = 2.531250s CPU (271.4%)

PHY-3001 : Trial Legalized: Len = 280699
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 155/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 346800, over cnt = 484(1%), over = 783, worst = 9
PHY-1002 : len = 349544, over cnt = 284(0%), over = 396, worst = 7
PHY-1002 : len = 352552, over cnt = 81(0%), over = 110, worst = 4
PHY-1002 : len = 353056, over cnt = 52(0%), over = 72, worst = 3
PHY-1002 : len = 353664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.925970s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (146.8%)

PHY-1001 : Congestion index: top1 = 33.25, top5 = 28.29, top10 = 25.72, top15 = 24.01.
PHY-3001 : End congestion estimation;  1.087968s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (137.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172877s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111774
PHY-3002 : Step(207): len = 264832, overlap = 2.5
PHY-3002 : Step(208): len = 257698, overlap = 6.5
PHY-3002 : Step(209): len = 255206, overlap = 6.25
PHY-3002 : Step(210): len = 254892, overlap = 7.25
PHY-3002 : Step(211): len = 254131, overlap = 7.25
PHY-3002 : Step(212): len = 253723, overlap = 10
PHY-3002 : Step(213): len = 253449, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008885s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.9%)

PHY-3001 : Legalized: Len = 259335, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025135s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.3%)

PHY-3001 : 25 instances has been re-located, deltaX = 2, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 259831, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25640, tnet num: 6294, tinst num: 3295, tnode num: 30886, tedge num: 44169.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.364704s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.6%)

RUN-1004 : used memory is 328 MB, reserved memory is 313 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1929/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330976, over cnt = 483(1%), over = 711, worst = 7
PHY-1002 : len = 333712, over cnt = 244(0%), over = 301, worst = 4
PHY-1002 : len = 336280, over cnt = 58(0%), over = 70, worst = 3
PHY-1002 : len = 336496, over cnt = 42(0%), over = 48, worst = 2
PHY-1002 : len = 337024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.772781s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (137.5%)

PHY-1001 : Congestion index: top1 = 33.21, top5 = 28.07, top10 = 25.19, top15 = 23.28.
PHY-1001 : End incremental global routing;  0.921865s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (130.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.175711s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.223870s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (122.6%)

OPT-1001 : Current memory(MB): used = 332, reserve = 316, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5359/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044062s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.4%)

PHY-1001 : Congestion index: top1 = 33.21, top5 = 28.07, top10 = 25.19, top15 = 23.28.
OPT-1001 : End congestion update;  0.176773s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.129668s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.4%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.306562s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.9%)

OPT-1001 : Current memory(MB): used = 335, reserve = 318, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.130182s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5359/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044446s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.5%)

PHY-1001 : Congestion index: top1 = 33.21, top5 = 28.07, top10 = 25.19, top15 = 23.28.
PHY-1001 : End incremental global routing;  0.179826s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174674s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5359/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045434s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.2%)

PHY-1001 : Congestion index: top1 = 33.21, top5 = 28.07, top10 = 25.19, top15 = 23.28.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127898s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.743563s wall, 4.000000s user + 0.015625s system = 4.015625s CPU (107.3%)

RUN-1003 : finish command "place" in  23.227467s wall, 40.218750s user + 10.593750s system = 50.812500s CPU (218.8%)

RUN-1004 : used memory is 311 MB, reserved memory is 293 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3297 instances
RUN-1001 : 1562 mslices, 1563 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6296 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3819 nets have 2 pins
RUN-1001 : 1535 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25640, tnet num: 6294, tinst num: 3295, tnode num: 30886, tedge num: 44169.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.316179s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.7%)

RUN-1004 : used memory is 327 MB, reserved memory is 310 MB, peak memory is 363 MB
PHY-1001 : 1562 mslices, 1563 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321992, over cnt = 568(1%), over = 902, worst = 8
PHY-1002 : len = 325504, over cnt = 342(0%), over = 474, worst = 7
PHY-1002 : len = 327824, over cnt = 193(0%), over = 268, worst = 5
PHY-1002 : len = 330688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.843991s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (157.4%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 28.21, top10 = 25.22, top15 = 23.23.
PHY-1001 : End global routing;  0.986339s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (148.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 355, reserve = 338, peak = 363.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 612, reserve = 597, peak = 612.
PHY-1001 : End build detailed router design. 4.000935s wall, 3.953125s user + 0.046875s system = 4.000000s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.829670s wall, 4.812500s user + 0.000000s system = 4.812500s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 645, reserve = 631, peak = 645.
PHY-1001 : End phase 1; 4.835869s wall, 4.812500s user + 0.000000s system = 4.812500s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2444 net; 3.113956s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (100.4%)

PHY-1022 : len = 874296, over cnt = 122(0%), over = 122, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 649, reserve = 635, peak = 649.
PHY-1001 : End initial routed; 10.397313s wall, 21.312500s user + 0.187500s system = 21.500000s CPU (206.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5080(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.658163s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 655, reserve = 642, peak = 655.
PHY-1001 : End phase 2; 12.055545s wall, 22.953125s user + 0.187500s system = 23.140625s CPU (192.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 874296, over cnt = 122(0%), over = 122, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022477s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 873176, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.134987s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (208.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 873256, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.085099s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 873248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.056735s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5080(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.668087s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 21 nets
PHY-1001 : End commit to database; 0.793702s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 690, reserve = 678, peak = 690.
PHY-1001 : End phase 3; 2.933910s wall, 3.046875s user + 0.031250s system = 3.078125s CPU (104.9%)

PHY-1003 : Routed, final wirelength = 873248
PHY-1001 : Current memory(MB): used = 691, reserve = 679, peak = 691.
PHY-1001 : End export database. 0.023815s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.2%)

PHY-1001 : End detail routing;  24.138601s wall, 35.062500s user + 0.281250s system = 35.343750s CPU (146.4%)

RUN-1003 : finish command "route" in  26.706627s wall, 38.078125s user + 0.328125s system = 38.406250s CPU (143.8%)

RUN-1004 : used memory is 657 MB, reserved memory is 645 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5361   out of  19600   27.35%
#reg                     2189   out of  19600   11.17%
#le                      5909
  #lut only              3720   out of   5909   62.95%
  #reg only               548   out of   5909    9.27%
  #lut&reg               1641   out of   5909   27.77%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            991
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         190
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         36
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_53.q0                 21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_50.q0                 17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             vga_vsync_syn_7.f0                           10
#8        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             9
#9        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0    9
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5909   |3950    |1411    |2189    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |773    |516     |161     |387     |2       |0       |
|    command1                          |command                                    |59     |59      |0       |46      |0       |0       |
|    control1                          |control_interface                          |96     |60      |24      |46      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |135    |72      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |135    |72      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |25      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |21      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |119    |74      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |119    |74      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |18      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |28     |23      |0       |28      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |4      |4       |0       |2       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |109    |63      |44      |25      |0       |0       |
|  u_camera_init                       |camera_init                                |549    |540     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |156    |156     |0       |50      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |47      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |4128   |2551    |1170    |1553    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |176    |123     |45      |78      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |116     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |162    |108     |45      |78      |2       |0       |
|      u_three_martix_3                |three_martix                               |155    |102     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |932    |642     |249     |243     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |745    |438     |235     |279     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |501    |303     |190     |137     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |25      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |15      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |244    |135     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |739    |445     |235     |272     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |498    |308     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |17      |0       |0       |
|      u_three_martix                  |three_martix                               |241    |137     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |735    |427     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |85     |55      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |233    |115     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |29      |14      |54      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |358    |210     |92      |149     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |145    |95      |47      |38      |0       |0       |
|      u_three_martix_2                |three_martix                               |213    |115     |45      |111     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |59     |59      |0       |32      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |177    |153     |10      |37      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3738  
    #2          2       662   
    #3          3       550   
    #4          4       275   
    #5        5-10      795   
    #6        11-50     121   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3295
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6296, pip num: 60851
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3114 valid insts, and 185709 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.751783s wall, 71.593750s user + 0.859375s system = 72.453125s CPU (1259.7%)

RUN-1004 : used memory is 656 MB, reserved memory is 653 MB, peak memory is 840 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_151152.log"
