module top_module (
    input clk,    // Clocks are used in sequential circuits
    input d,
    output reg q
);

    // Use a clocked always block
    // Copy d to q at every positive edge of clk using non-blocking assignment
    always @(posedge clk) begin
        q <= d;
    end

endmodule