<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  Qemu riscv emulation - spike machine Â· Techiedeepdive
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="description" content="This is a deepdive into how qemu does riscv spike board emulation . Starting with spike_machine_class_init registers spike_board_init with the machine type.
static void spike_machine_class_init(ObjectClass *oc, void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);

    mc-&gt;desc = &#34;RISC-V Spike board&#34;;
    mc-&gt;init = spike_board_init;
    mc-&gt;max_cpus = SPIKE_CPUS_MAX;
    mc-&gt;is_default = true;
    mc-&gt;default_cpu_type = TYPE_RISCV_CPU_BASE;
    mc-&gt;possible_cpu_arch_ids = riscv_numa_possible_cpu_arch_ids;
    mc-&gt;cpu_index_to_instance_props = riscv_numa_cpu_index_to_props;
    mc-&gt;get_default_cpu_node_id = riscv_numa_get_default_cpu_node_id;
    mc-&gt;numa_mem_supported = true;
    mc-&gt;default_ram_id = &#34;riscv.spike.ram&#34;;
}

static const TypeInfo spike_machine_typeinfo = {
    .name       = MACHINE_TYPE_NAME(&#34;spike&#34;),
    .parent     = TYPE_MACHINE,
    .class_init = spike_machine_class_init,
    .instance_init = spike_machine_instance_init,
    .instance_size = sizeof(SpikeState),
};
In spike_board_init, the board are create">
<meta name="keywords" content="homepage, blog">



  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:image" content="/">
  <meta name="twitter:title" content="Qemu riscv emulation - spike machine">
  <meta name="twitter:description" content="This is a deepdive into how qemu does riscv spike board emulation . Starting with spike_machine_class_init registers spike_board_init with the machine type.
static void spike_machine_class_init(ObjectClass *oc, void *data) { MachineClass *mc = MACHINE_CLASS(oc); mc-&gt;desc = &#34;RISC-V Spike board&#34;; mc-&gt;init = spike_board_init; mc-&gt;max_cpus = SPIKE_CPUS_MAX; mc-&gt;is_default = true; mc-&gt;default_cpu_type = TYPE_RISCV_CPU_BASE; mc-&gt;possible_cpu_arch_ids = riscv_numa_possible_cpu_arch_ids; mc-&gt;cpu_index_to_instance_props = riscv_numa_cpu_index_to_props; mc-&gt;get_default_cpu_node_id = riscv_numa_get_default_cpu_node_id; mc-&gt;numa_mem_supported = true; mc-&gt;default_ram_id = &#34;riscv.spike.ram&#34;; } static const TypeInfo spike_machine_typeinfo = { .name = MACHINE_TYPE_NAME(&#34;spike&#34;), .parent = TYPE_MACHINE, .class_init = spike_machine_class_init, .instance_init = spike_machine_instance_init, .instance_size = sizeof(SpikeState), }; In spike_board_init, the board are create">

<meta property="og:url" content="/posts/2024/05/qemu-riscv-emulation-spike-machine/">
  <meta property="og:site_name" content="Techiedeepdive">
  <meta property="og:title" content="Qemu riscv emulation - spike machine">
  <meta property="og:description" content="This is a deepdive into how qemu does riscv spike board emulation . Starting with spike_machine_class_init registers spike_board_init with the machine type.
static void spike_machine_class_init(ObjectClass *oc, void *data) { MachineClass *mc = MACHINE_CLASS(oc); mc-&gt;desc = &#34;RISC-V Spike board&#34;; mc-&gt;init = spike_board_init; mc-&gt;max_cpus = SPIKE_CPUS_MAX; mc-&gt;is_default = true; mc-&gt;default_cpu_type = TYPE_RISCV_CPU_BASE; mc-&gt;possible_cpu_arch_ids = riscv_numa_possible_cpu_arch_ids; mc-&gt;cpu_index_to_instance_props = riscv_numa_cpu_index_to_props; mc-&gt;get_default_cpu_node_id = riscv_numa_get_default_cpu_node_id; mc-&gt;numa_mem_supported = true; mc-&gt;default_ram_id = &#34;riscv.spike.ram&#34;; } static const TypeInfo spike_machine_typeinfo = { .name = MACHINE_TYPE_NAME(&#34;spike&#34;), .parent = TYPE_MACHINE, .class_init = spike_machine_class_init, .instance_init = spike_machine_instance_init, .instance_size = sizeof(SpikeState), }; In spike_board_init, the board are create">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2024-05-25T00:00:00+00:00">
    <meta property="article:modified_time" content="2024-05-25T00:00:00+00:00">
    <meta property="article:tag" content="Qemu">
    <meta property="og:image" content="/">




<link rel="canonical" href="/posts/2024/05/qemu-riscv-emulation-spike-machine/">


<link rel="preload" href="/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="/css/coder.min.aa5ef26fa979d6793724ae2dbd71efa94fd16cb1c5c7db3b6651f21f9892a5fd.css" integrity="sha256-ql7yb6l51nk3JK4tvXHvqU/RbLHFx9s7ZlHyH5iSpf0=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="/css/coder-dark.min.a00e6364bacbc8266ad1cc81230774a1397198f8cfb7bcba29b7d6fcb54ce57f.css" integrity="sha256-oA5jZLrLyCZq0cyBIwd0oTlxmPjPt7y6KbfW/LVM5X8=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="/images/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="/images/favicon-32x32.png" sizes="32x32">
<link rel="icon" type="image/png" href="/images/favicon-16x16.png" sizes="16x16">

<link rel="apple-touch-icon" href="/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">

<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-auto">
  
<div class="float-container">
    <a id="dark-mode-toggle" class="colorscheme-toggle">
        <i class="fa-solid fa-adjust fa-fw" aria-hidden="true"></i>
    </a>
</div>


  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="/">
      Techiedeepdive
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="/posts">Blog</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/reading-list/">Reading list</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="/tags/">Tags</a>
            </li>
          
        
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="/posts/2024/05/qemu-riscv-emulation-spike-machine/">
              Qemu riscv emulation - spike machine
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2024-05-25T00:00:00Z">
                May 25, 2024
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              3-minute read
            </span>
          </div>
          
          
          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="/tags/qemu/">Qemu</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>This is a deepdive into how qemu does riscv spike board emulation . Starting with <code>spike_machine_class_init</code> registers <code>spike_board_init</code> with the machine type.</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span><span style="color:#ff7b72">static</span> <span style="color:#ff7b72">void</span> <span style="color:#d2a8ff;font-weight:bold">spike_machine_class_init</span>(ObjectClass <span style="color:#ff7b72;font-weight:bold">*</span>oc, <span style="color:#ff7b72">void</span> <span style="color:#ff7b72;font-weight:bold">*</span>data)
</span></span><span style="display:flex;"><span>{
</span></span><span style="display:flex;"><span>    MachineClass <span style="color:#ff7b72;font-weight:bold">*</span>mc <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">MACHINE_CLASS</span>(oc);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>desc <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">&#34;RISC-V Spike board&#34;</span>;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>init <span style="color:#ff7b72;font-weight:bold">=</span> spike_board_init;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>max_cpus <span style="color:#ff7b72;font-weight:bold">=</span> SPIKE_CPUS_MAX;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>is_default <span style="color:#ff7b72;font-weight:bold">=</span> true;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>default_cpu_type <span style="color:#ff7b72;font-weight:bold">=</span> TYPE_RISCV_CPU_BASE;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>possible_cpu_arch_ids <span style="color:#ff7b72;font-weight:bold">=</span> riscv_numa_possible_cpu_arch_ids;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>cpu_index_to_instance_props <span style="color:#ff7b72;font-weight:bold">=</span> riscv_numa_cpu_index_to_props;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>get_default_cpu_node_id <span style="color:#ff7b72;font-weight:bold">=</span> riscv_numa_get_default_cpu_node_id;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>numa_mem_supported <span style="color:#ff7b72;font-weight:bold">=</span> true;
</span></span><span style="display:flex;"><span>    mc<span style="color:#ff7b72;font-weight:bold">-&gt;</span>default_ram_id <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">&#34;riscv.spike.ram&#34;</span>;
</span></span><span style="display:flex;"><span>}
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#ff7b72">static</span> <span style="color:#ff7b72">const</span> TypeInfo spike_machine_typeinfo <span style="color:#ff7b72;font-weight:bold">=</span> {
</span></span><span style="display:flex;"><span>    .name       <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">MACHINE_TYPE_NAME</span>(<span style="color:#a5d6ff">&#34;spike&#34;</span>),
</span></span><span style="display:flex;"><span>    .parent     <span style="color:#ff7b72;font-weight:bold">=</span> TYPE_MACHINE,
</span></span><span style="display:flex;"><span>    .class_init <span style="color:#ff7b72;font-weight:bold">=</span> spike_machine_class_init,
</span></span><span style="display:flex;"><span>    .instance_init <span style="color:#ff7b72;font-weight:bold">=</span> spike_machine_instance_init,
</span></span><span style="display:flex;"><span>    .instance_size <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#ff7b72">sizeof</span>(SpikeState),
</span></span><span style="display:flex;"><span>};
</span></span></code></pre></div><p>In <code>spike_board_init</code>, the board are create</p>
<ul>
<li>memory maps (ram and rom) are created</li>
<li>the bus is created with <code>sysbus_realize</code></li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">/* Initialize sockets */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">for</span> (i <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>; i <span style="color:#ff7b72;font-weight:bold">&lt;</span> <span style="color:#d2a8ff;font-weight:bold">riscv_socket_count</span>(machine); i<span style="color:#ff7b72;font-weight:bold">++</span>) {
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	...
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        base_hartid <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">riscv_socket_first_hartid</span>(machine, i);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>	...
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        hart_count <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">riscv_socket_hart_count</span>(machine, i);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">sysbus_realize</span>(<span style="color:#d2a8ff;font-weight:bold">SYS_BUS_DEVICE</span>(<span style="color:#ff7b72;font-weight:bold">&amp;</span>s<span style="color:#ff7b72;font-weight:bold">-&gt;</span>soc[i]), <span style="color:#ff7b72;font-weight:bold">&amp;</span>error_fatal);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#8b949e;font-style:italic">/* Core Local Interruptor (timer and IPI) for each socket */</span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">riscv_aclint_swi_create</span>(
</span></span><span style="display:flex;"><span>            memmap[SPIKE_CLINT].base <span style="color:#ff7b72;font-weight:bold">+</span> i <span style="color:#ff7b72;font-weight:bold">*</span> memmap[SPIKE_CLINT].size,
</span></span><span style="display:flex;"><span>            base_hartid, hart_count, false);
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">riscv_aclint_mtimer_create</span>(
</span></span><span style="display:flex;"><span>            memmap[SPIKE_CLINT].base <span style="color:#ff7b72;font-weight:bold">+</span> i <span style="color:#ff7b72;font-weight:bold">*</span> memmap[SPIKE_CLINT].size <span style="color:#ff7b72;font-weight:bold">+</span>
</span></span><span style="display:flex;"><span>                RISCV_ACLINT_SWI_SIZE,
</span></span><span style="display:flex;"><span>            RISCV_ACLINT_DEFAULT_MTIMER_SIZE, base_hartid, hart_count,
</span></span><span style="display:flex;"><span>            RISCV_ACLINT_DEFAULT_MTIMECMP, RISCV_ACLINT_DEFAULT_MTIME,
</span></span><span style="display:flex;"><span>            RISCV_ACLINT_DEFAULT_TIMEBASE_FREQ, false);
</span></span><span style="display:flex;"><span>    }
</span></span></code></pre></div><div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span>  <span style="color:#8b949e;font-style:italic">/* register system main memory (actual RAM) */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">memory_region_add_subregion</span>(system_memory, memmap[SPIKE_DRAM].base,
</span></span><span style="display:flex;"><span>        machine<span style="color:#ff7b72;font-weight:bold">-&gt;</span>ram);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">/* boot rom */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">memory_region_init_rom</span>(mask_rom, NULL, <span style="color:#a5d6ff">&#34;riscv.spike.mrom&#34;</span>,
</span></span><span style="display:flex;"><span>                           memmap[SPIKE_MROM].size, <span style="color:#ff7b72;font-weight:bold">&amp;</span>error_fatal);
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">memory_region_add_subregion</span>(system_memory, memmap[SPIKE_MROM].base,
</span></span><span style="display:flex;"><span>                                mask_rom);
</span></span></code></pre></div><p>Then finds the firmware and load it</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">/* Find firmware */</span>
</span></span><span style="display:flex;"><span>    firmware_name <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">riscv_find_firmware</span>(machine<span style="color:#ff7b72;font-weight:bold">-&gt;</span>firmware,
</span></span><span style="display:flex;"><span>                        <span style="color:#d2a8ff;font-weight:bold">riscv_default_firmware_name</span>(<span style="color:#ff7b72;font-weight:bold">&amp;</span>s<span style="color:#ff7b72;font-weight:bold">-&gt;</span>soc[<span style="color:#a5d6ff">0</span>]));
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">/* Load firmware */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (firmware_name) {
</span></span><span style="display:flex;"><span>        firmware_end_addr <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">riscv_load_firmware</span>(firmware_name,
</span></span><span style="display:flex;"><span>                                                memmap[SPIKE_DRAM].base,
</span></span><span style="display:flex;"><span>                                                htif_symbol_callback);
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">g_free</span>(firmware_name);
</span></span><span style="display:flex;"><span>    }
</span></span></code></pre></div><p>Well, it has to happen somewhere. Parsing the device tree and create fdt</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">/* Create device tree */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">create_fdt</span>(s, memmap, <span style="color:#d2a8ff;font-weight:bold">riscv_is_32bit</span>(<span style="color:#ff7b72;font-weight:bold">&amp;</span>s<span style="color:#ff7b72;font-weight:bold">-&gt;</span>soc[<span style="color:#a5d6ff">0</span>]), htif_custom_base);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">/* Load kernel */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">if</span> (machine<span style="color:#ff7b72;font-weight:bold">-&gt;</span>kernel_filename) {
</span></span><span style="display:flex;"><span>        kernel_start_addr <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">riscv_calc_kernel_start_addr</span>(<span style="color:#ff7b72;font-weight:bold">&amp;</span>s<span style="color:#ff7b72;font-weight:bold">-&gt;</span>soc[<span style="color:#a5d6ff">0</span>],
</span></span><span style="display:flex;"><span>                                                         firmware_end_addr);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        kernel_entry <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">riscv_load_kernel</span>(machine, <span style="color:#ff7b72;font-weight:bold">&amp;</span>s<span style="color:#ff7b72;font-weight:bold">-&gt;</span>soc[<span style="color:#a5d6ff">0</span>],
</span></span><span style="display:flex;"><span>                                         kernel_start_addr,
</span></span><span style="display:flex;"><span>                                         true, htif_symbol_callback);
</span></span><span style="display:flex;"><span>    } <span style="color:#ff7b72">else</span> {
</span></span><span style="display:flex;"><span>        kernel_entry <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>;
</span></span><span style="display:flex;"><span>    }
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    fdt_load_addr <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">riscv_compute_fdt_addr</span>(memmap[SPIKE_DRAM].base,
</span></span><span style="display:flex;"><span>                                           memmap[SPIKE_DRAM].size,
</span></span><span style="display:flex;"><span>                                           machine);
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">riscv_load_fdt</span>(fdt_load_addr, machine<span style="color:#ff7b72;font-weight:bold">-&gt;</span>fdt);
</span></span></code></pre></div><p>The reset vector setup</p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">/* load the reset vector */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">riscv_setup_rom_reset_vec</span>(machine, <span style="color:#ff7b72;font-weight:bold">&amp;</span>s<span style="color:#ff7b72;font-weight:bold">-&gt;</span>soc[<span style="color:#a5d6ff">0</span>], memmap[SPIKE_DRAM].base,
</span></span><span style="display:flex;"><span>                              memmap[SPIKE_MROM].base,
</span></span><span style="display:flex;"><span>                              memmap[SPIKE_MROM].size, kernel_entry,
</span></span><span style="display:flex;"><span>                              fdt_load_addr);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#8b949e;font-style:italic">/* initialize HTIF using symbols found in load_kernel */</span>
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">htif_mm_init</span>(system_memory, <span style="color:#d2a8ff;font-weight:bold">serial_hd</span>(<span style="color:#a5d6ff">0</span>), memmap[SPIKE_HTIF].base,
</span></span><span style="display:flex;"><span>                 htif_custom_base);
</span></span></code></pre></div><h1 id="devices">
  Devices
  <a class="heading-link" href="#devices">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>Qemu spike board creates some devices, for example, there is timer, In <code>hw/char/riscv_htif.c</code></p>
<div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">/*
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"> * Create ACLINT [M|S]SWI device.
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"> */</span>
</span></span><span style="display:flex;"><span>DeviceState <span style="color:#ff7b72;font-weight:bold">*</span><span style="color:#d2a8ff;font-weight:bold">riscv_aclint_swi_create</span>(hwaddr addr, <span style="color:#ff7b72">uint32_t</span> hartid_base,
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">uint32_t</span> num_harts, <span style="color:#ff7b72">bool</span> sswi)
</span></span><span style="display:flex;"><span>{
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">int</span> i;
</span></span><span style="display:flex;"><span>    DeviceState <span style="color:#ff7b72;font-weight:bold">*</span>dev <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">qdev_new</span>(TYPE_RISCV_ACLINT_SWI);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">assert</span>(num_harts <span style="color:#ff7b72;font-weight:bold">&lt;=</span> RISCV_ACLINT_MAX_HARTS);
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">assert</span>(<span style="color:#ff7b72;font-weight:bold">!</span>(addr <span style="color:#ff7b72;font-weight:bold">&amp;</span> <span style="color:#a5d6ff">0x3</span>));
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">qdev_prop_set_uint32</span>(dev, <span style="color:#a5d6ff">&#34;hartid-base&#34;</span>, hartid_base);
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">qdev_prop_set_uint32</span>(dev, <span style="color:#a5d6ff">&#34;num-harts&#34;</span>, num_harts);
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">qdev_prop_set_uint32</span>(dev, <span style="color:#a5d6ff">&#34;sswi&#34;</span>, sswi <span style="color:#ff7b72;font-weight:bold">?</span> true <span style="color:#ff7b72;font-weight:bold">:</span> false);
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">sysbus_realize_and_unref</span>(<span style="color:#d2a8ff;font-weight:bold">SYS_BUS_DEVICE</span>(dev), <span style="color:#ff7b72;font-weight:bold">&amp;</span>error_fatal);
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">sysbus_mmio_map</span>(<span style="color:#d2a8ff;font-weight:bold">SYS_BUS_DEVICE</span>(dev), <span style="color:#a5d6ff">0</span>, addr);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">for</span> (i <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>; i <span style="color:#ff7b72;font-weight:bold">&lt;</span> num_harts; i<span style="color:#ff7b72;font-weight:bold">++</span>) {
</span></span><span style="display:flex;"><span>        CPUState <span style="color:#ff7b72;font-weight:bold">*</span>cpu <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">cpu_by_arch_id</span>(hartid_base <span style="color:#ff7b72;font-weight:bold">+</span> i);
</span></span><span style="display:flex;"><span>        RISCVCPU <span style="color:#ff7b72;font-weight:bold">*</span>rvcpu <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">RISCV_CPU</span>(cpu);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">qdev_connect_gpio_out</span>(dev, i,
</span></span><span style="display:flex;"><span>                              <span style="color:#d2a8ff;font-weight:bold">qdev_get_gpio_in</span>(<span style="color:#d2a8ff;font-weight:bold">DEVICE</span>(rvcpu),
</span></span><span style="display:flex;"><span>                                  (sswi) <span style="color:#ff7b72;font-weight:bold">?</span> <span style="color:#79c0ff;font-weight:bold">IRQ_S_SOFT</span> : IRQ_M_SOFT));
</span></span><span style="display:flex;"><span>    }
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">return</span> dev;
</span></span><span style="display:flex;"><span>}
</span></span></code></pre></div><div class="highlight"><pre tabindex="0" style="color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic">/*
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"> * Create ACLINT MTIMER device.
</span></span></span><span style="display:flex;"><span><span style="color:#8b949e;font-style:italic"> */</span>
</span></span><span style="display:flex;"><span>DeviceState <span style="color:#ff7b72;font-weight:bold">*</span><span style="color:#d2a8ff;font-weight:bold">riscv_aclint_mtimer_create</span>(hwaddr addr, hwaddr size,
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">uint32_t</span> hartid_base, <span style="color:#ff7b72">uint32_t</span> num_harts,
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">uint32_t</span> timecmp_base, <span style="color:#ff7b72">uint32_t</span> time_base, <span style="color:#ff7b72">uint32_t</span> timebase_freq,
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">bool</span> provide_rdtime)
</span></span><span style="display:flex;"><span>{
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">int</span> i;
</span></span><span style="display:flex;"><span>    DeviceState <span style="color:#ff7b72;font-weight:bold">*</span>dev <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">qdev_new</span>(TYPE_RISCV_ACLINT_MTIMER);
</span></span><span style="display:flex;"><span>    RISCVAclintMTimerState <span style="color:#ff7b72;font-weight:bold">*</span>s <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">RISCV_ACLINT_MTIMER</span>(dev);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    ...
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">sysbus_realize_and_unref</span>(<span style="color:#d2a8ff;font-weight:bold">SYS_BUS_DEVICE</span>(dev), <span style="color:#ff7b72;font-weight:bold">&amp;</span>error_fatal);
</span></span><span style="display:flex;"><span>    <span style="color:#d2a8ff;font-weight:bold">sysbus_mmio_map</span>(<span style="color:#d2a8ff;font-weight:bold">SYS_BUS_DEVICE</span>(dev), <span style="color:#a5d6ff">0</span>, addr);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">for</span> (i <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>; i <span style="color:#ff7b72;font-weight:bold">&lt;</span> num_harts; i<span style="color:#ff7b72;font-weight:bold">++</span>) {
</span></span><span style="display:flex;"><span>        CPUState <span style="color:#ff7b72;font-weight:bold">*</span>cpu <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">cpu_by_arch_id</span>(hartid_base <span style="color:#ff7b72;font-weight:bold">+</span> i);
</span></span><span style="display:flex;"><span>        RISCVCPU <span style="color:#ff7b72;font-weight:bold">*</span>rvcpu <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">RISCV_CPU</span>(cpu);
</span></span><span style="display:flex;"><span>        CPURISCVState <span style="color:#ff7b72;font-weight:bold">*</span>env <span style="color:#ff7b72;font-weight:bold">=</span> cpu <span style="color:#ff7b72;font-weight:bold">?</span> cpu<span style="color:#ff7b72;font-weight:bold">-&gt;</span><span style="color:#79c0ff;font-weight:bold">env_ptr</span> : NULL;
</span></span><span style="display:flex;"><span>        riscv_aclint_mtimer_callback <span style="color:#ff7b72;font-weight:bold">*</span>cb <span style="color:#ff7b72;font-weight:bold">=</span>
</span></span><span style="display:flex;"><span>            <span style="color:#d2a8ff;font-weight:bold">g_new0</span>(riscv_aclint_mtimer_callback, <span style="color:#a5d6ff">1</span>);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        ...
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        cb<span style="color:#ff7b72;font-weight:bold">-&gt;</span>s <span style="color:#ff7b72;font-weight:bold">=</span> s;
</span></span><span style="display:flex;"><span>        cb<span style="color:#ff7b72;font-weight:bold">-&gt;</span>num <span style="color:#ff7b72;font-weight:bold">=</span> i;
</span></span><span style="display:flex;"><span>        s<span style="color:#ff7b72;font-weight:bold">-&gt;</span>timers[i] <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#d2a8ff;font-weight:bold">timer_new_ns</span>(QEMU_CLOCK_VIRTUAL,
</span></span><span style="display:flex;"><span>                                  <span style="color:#ff7b72;font-weight:bold">&amp;</span>riscv_aclint_mtimer_cb, cb);
</span></span><span style="display:flex;"><span>        s<span style="color:#ff7b72;font-weight:bold">-&gt;</span>timecmp[i] <span style="color:#ff7b72;font-weight:bold">=</span> <span style="color:#a5d6ff">0</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>        <span style="color:#d2a8ff;font-weight:bold">qdev_connect_gpio_out</span>(dev, i,
</span></span><span style="display:flex;"><span>                              <span style="color:#d2a8ff;font-weight:bold">qdev_get_gpio_in</span>(<span style="color:#d2a8ff;font-weight:bold">DEVICE</span>(rvcpu), IRQ_M_TIMER));
</span></span><span style="display:flex;"><span>    }
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#ff7b72">return</span> dev;
</span></span><span style="display:flex;"><span>}
</span></span></code></pre></div>
      </div>


      <footer>
        


        
        
        
        
        
        
        
      </footer>
    </article>

    
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    Â©
    
    2025
    
    Â·
    
      Licensed under <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA-4.0</a>
    Â·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="/js/coder.min.6ae284be93d2d19dad1f02b0039508d9aab3180a12a06dcc71b0b0ef7825a317.js" integrity="sha256-auKEvpPS0Z2tHwKwA5UI2aqzGAoSoG3McbCw73gloxc="></script>
  

  

  


  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>

</html>
