<p align="center">
# ðŸ’»RISC-V REFERENCE SOC TAPOUT PROGRAM
</p>

<p align="center">
From Concept to Silicon: Shape India's Semiconductor Program.
</p>

#### Welcome to my journey from RTL TO GDSII SoC Tapeout Program Provided by VSD.

<p align="center">
>*"In this program, we learn to design a IC from RTL to GDSII using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation's semiconductor ecosystem."*
</p>


### ðŸ“–This repository documents my week-by-week progress with assignments.

<hr style="height:3px; background-color:black; border:none;">
<p align="center">
  
| **Weeks**     | Topics covered                                                              | **Status**| 
|---------------|-----------------------------------------------------------------------------|-----------|
| **Week0**     |            |           |
| **Week1**     |                    |           |
| **Week2**     |                                |           |
| **Week3**     |                         |           |
| **Week4**     |                      |           |
| **Week5**     |                                 |           |
| **Week6**     | |     |    |
| **Week7**     |  |  |  |
| **Week8**     ||||
| **Week9**     | | | |
| **Week10**    |  |  |  |

</p>

<hr style="height:3px; background-color:black; border:none;">

### ðŸ«¡Acknowledgment

<p align="center">
I am thankful to Kunal Ghosh and Team VLSI System Design (VSD) for the opportunity to participate in this ongoing RISC-V SoC Tapeout Program.
</p>
