# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance -DCOCOTB_SIM=1 --top-module axi4_master_rd_hp_mon --vpi --public-flat-rw --prefix Vtop -o axi4_master_rd_hp_mon -LDFLAGS -Wl,-rpath,/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -L/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --trace-fst --trace-structs --trace-depth 99 -Wall -Wno-UNUSED -Wno-DECLFILENAME -Wno-PINMISSING -Wno-UNDRIVEN -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-SELRANGE -Wno-CASEINCOMPLETE -Wno-TIMESCALEMOD --trace-fst --trace-structs -I/mnt/data/github/rtldesignsherpa/rtl/amba/includes -I/mnt/data/github/rtldesignsherpa/rtl/common -I/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance -GAXI_ID_WIDTH=8 -GAXI_ADDR_WIDTH=32 -GAXI_DATA_WIDTH=32 -GAXI_USER_WIDTH=1 -GAXI_WSTRB_WIDTH=4 -GUNIT_ID=1 -GAGENT_ID=15 -GMAX_TRANSACTIONS=16 -GENABLE_FILTERING=1 -GADD_PIPELINE_STAGE=0 -GSKID_DEPTH_AR=8 -GSKID_DEPTH_R=16 -GPREFETCH_DEPTH=4 -GBURST_OPTIMIZE=1 -GPIPELINE_STAGES=3 -GQOS_LEVELS=4 -GENABLE_HISTOGRAMS=1 -GENABLE_QOS_MON=1 -GHISTOGRAM_BINS=16 /mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_pkg.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_bin.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_load_clear.sv /mnt/data/github/rtldesignsherpa/rtl/common/fifo_control.sv /mnt/data/github/rtldesignsherpa/rtl/common/counter_freq_invariant.sv /mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_fifo_sync.sv /mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_skid_buffer.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon_cg.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_trans_mgr.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timer.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timeout.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_reporter.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_base.sv /mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_filtered.sv /mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_hp_mon.sv"
S      6145 217579989  1756600004    78456245  1756600004    78456245 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd.sv"
S     21732 217600104  1759044925   291913437  1759044925   291913437 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_hp_mon.sv"
S     13916 217600097  1759009745   475243423  1759009745   458243252 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon.sv"
S     17852 217598515  1759043189   342583584  1759043189   342583584 "/mnt/data/github/rtldesignsherpa/rtl/amba/axi4/axi4_master_rd_mon_cg.sv"
S      5382 217580840  1754955480   120100518  1754955480   120100518 "/mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_fifo_sync.sv"
S      2835 217580841  1755236001   833058409  1755236001   833058409 "/mnt/data/github/rtldesignsherpa/rtl/amba/gaxi/gaxi_skid_buffer.sv"
S     79787 217614123  1758836750   172144838  1758836750   157144842 "/mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_pkg.sv"
S     11243 217580857  1754955480   120572614  1754955480   120572614 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_base.sv"
S     12816 217600088  1759009734   880136487  1759009734   880136487 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_filtered.sv"
S     23882 217614110  1758836525   920769938  1758836525   899770045 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_reporter.sv"
S      6403 217580858  1758836531   638740750  1758836531   633740775 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timeout.sv"
S      1879 217580860  1754955480   120652944  1754955480   120652944 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_timer.sv"
S     25144 217580861  1758836778   607133026  1758836778   601133029 "/mnt/data/github/rtldesignsherpa/rtl/amba/shared/axi_monitor_trans_mgr.sv"
S      1107 217580891  1754955480   121448794  1754955480   121448794 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_bin.sv"
S     11107 217580893  1754955480   121490286  1754955480   121490286 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_freq_invariant.sv"
S      1356 217580895  1754955480   121535253  1754955480   121535253 "/mnt/data/github/rtldesignsherpa/rtl/common/counter_load_clear.sv"
S      4977 217580910  1754955480   121861621  1754955480   121861621 "/mnt/data/github/rtldesignsherpa/rtl/common/fifo_control.sv"
T      9895 217867002  1759154854   310368586  1759154854   310368586 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop.cpp"
T      6764 217867001  1759154854   310178081  1759154854   310178081 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop.h"
T      2250 217867198  1759154854   408145689  1759154854   408145689 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop.mk"
T      3886 217867000  1759154854   309862858  1759154854   309862858 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__ConstPool_0.cpp"
T       669 217866997  1759154854   309115629  1759154854   309115629 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__Dpi.cpp"
T       520 217866995  1759154854   309079685  1759154854   309079685 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__Dpi.h"
T    301020 217866975  1759154854   308146387  1759154854   308146387 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__Syms.cpp"
T      7518 217866991  1759154854   309022049  1759154854   309022049 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__Syms.h"
T      4578 217867128  1759154854   388705431  1759154854   388705431 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__TraceDecls__0__Slow.cpp"
T   1017314 217867186  1759154854   404947256  1759154854   404947256 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__Trace__0.cpp"
T   1777068 217867127  1759154854   386969290  1759154854   386969290 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__Trace__0__Slow.cpp"
T    131359 217867196  1759154854   407331509  1759154854   407331509 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__Trace__1.cpp"
T    132418 217867180  1759154854   388705431  1759154854   388705431 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__Trace__1__Slow.cpp"
T    122688 217867004  1759154854   311824387  1759154854   311824387 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop___024root.h"
T     16586 217867034  1759154854   319326644  1759154854   319326644 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop___024root__DepSet_h84412442__0.cpp"
T       838 217867016  1759154854   312770213  1759154854   312770213 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T    785228 217867036  1759154854   329436617  1759154854   329436617 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop___024root__DepSet_heccd7ead__0.cpp"
T    154293 217867017  1759154854   314665762  1759154854   314665762 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T   1840236 217867066  1759154854   355496179  1759154854   355496179 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop___024root__DepSet_heccd7ead__1.cpp"
T    117957 217867112  1759154854   357413541  1759154854   357413541 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop___024root__DepSet_heccd7ead__2.cpp"
T     25251 217867014  1759154854   312488912  1759154854   312488912 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop___024root__Slow.cpp"
T       711 217867003  1759154854   310429788  1759154854   310429788 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__pch.h"
T      4658 217867199  1759154854   408145689  1759154854   408145689 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__ver.d"
T         0        0  1759154854   408145689  1759154854   408145689 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop__verFiles.dat"
T      1972 217867197  1759154854   408093310  1759154854   408093310 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop_classes.mk"
T      2115 217867013  1759154854   312147991  1759154854   312147991 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop_monitor_pkg.h"
T       485 217867126  1759154854   357735734  1759154854   357735734 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop_monitor_pkg__DepSet_he7167729__0__Slow.cpp"
T      2170 217867125  1759154854   357689234  1759154854   357689234 "/mnt/data/github/rtldesignsherpa/val/amba/local_sim_build/test_axi4_master_rd_hp_mon_high_performance/Vtop_monitor_pkg__Slow.cpp"
S  10993608 87592870  1755366507   391696485  1705136080           0 "/usr/bin/verilator_bin"
S      4942 88481313  1755366507   462698635  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
