#
# This file is distributed as part of Xilinx ARM SDK
#
# Copyright (c) 2020 - 2021,  Xilinx, Inc.
# All rights reserved.
#
Index: rcw/Makefile
===================================================================
--- rcw.orig/Makefile
+++ rcw/Makefile
@@ -8,6 +8,7 @@ BOARDS = b4420qds b4860qds \
 	 ls1028ardb ls1028aqds\
 	 ls2088ardb ls2088ardb_rev1.1 ls2088aqds \
 	 lx2160ardb lx2160aqds lx2160ardb_rev2 lx2160aqds_rev2 \
+	 lx2160ayrk \
 	 p2041rdb p3041ds p4080ds p5020ds p5040ds \
 	 t1024qds t1023rdb t1024rdb t1040rdb t1042rdb t1042rdb_pi t1040qds \
 	 t2080rdb t2080qds t2081qds t4240qds t4240rdb t1040d4rdb t1042d4rdb
Index: rcw/lx2160ayrk/CCCC_NNNN_PPPP_PPPP_NNNN_NNNN_RR_14_2_0/rcw_1600_600_2600_14_2_0.rcw
===================================================================
--- /dev/null
+++ rcw/lx2160ayrk/CCCC_NNNN_PPPP_PPPP_NNNN_NNNN_RR_14_2_0/rcw_1600_600_2600_14_2_0.rcw
@@ -0,0 +1,70 @@
+/*
+ * SerDes Protocol 1 -  14
+ * SerDes Protocol 2 -  2
+ * SerDes Protocol 3 -  0
+ *
+ * Frequencies:
+ * Core     -- 1600 MHz
+ * Platform -- 600  MHz
+ * DDR      -- 2600 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=12
+MEM_PLL_CFG=3
+MEM_PLL_RAT=26
+MEM2_PLL_CFG=3
+MEM2_PLL_RAT=26
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=16
+CGB_PLL1_RAT=16
+CGB_PLL2_RAT=9
+C5_PLL_SEL=0
+C6_PLL_SEL=0
+C7_PLL_SEL=0
+C8_PLL_SEL=0
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+SYSCLK_FREQ=600
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=14
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_INTRA_REF_CLK_S2=1
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+
+/* Release PERST_N (GPIO3_00) */
+.pbi
+write 0x02320000,0x80000000
+write 0x02320008,0x80000000
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_24.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
Index: rcw/lx2160ayrk/CCCC_NNNN_PPPP_PPPP_NNNN_NNNN_RR_14_2_0/rcw_2000_800_2600_14_2_0.rcw
===================================================================
--- /dev/null
+++ rcw/lx2160ayrk/CCCC_NNNN_PPPP_PPPP_NNNN_NNNN_RR_14_2_0/rcw_2000_800_2600_14_2_0.rcw
@@ -0,0 +1,70 @@
+/*
+ * SerDes Protocol 1 -  14
+ * SerDes Protocol 2 -  2
+ * SerDes Protocol 3 -  0
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 800  MHz
+ * DDR      -- 2600 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=16
+MEM_PLL_CFG=3
+MEM_PLL_RAT=26
+MEM2_PLL_CFG=3
+MEM2_PLL_RAT=26
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=7
+C5_PLL_SEL=0
+C6_PLL_SEL=0
+C7_PLL_SEL=0
+C8_PLL_SEL=0
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=6
+BOOT_LOC=26
+SYSCLK_FREQ=600
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=14
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_INTRA_REF_CLK_S2=1
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+
+/* Release PERST_N (GPIO3_00) */
+.pbi
+write 0x02320000,0x80000000
+write 0x02320008,0x80000000
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
Index: rcw/lx2160ayrk/CCCC_NNNN_PPPP_PPPP_NNNN_NNNN_RR_14_2_0/rcw_2000_800_2600_14_2_0_sd.rcw
===================================================================
--- /dev/null
+++ rcw/lx2160ayrk/CCCC_NNNN_PPPP_PPPP_NNNN_NNNN_RR_14_2_0/rcw_2000_800_2600_14_2_0_sd.rcw
@@ -0,0 +1,67 @@
+/*
+ * SerDes Protocol 1 -  14
+ * SerDes Protocol 2 -  2
+ * SerDes Protocol 3 -  0
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 800  MHz
+ * DDR      -- 2600 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=16
+MEM_PLL_CFG=3
+MEM_PLL_RAT=26
+MEM2_PLL_CFG=3
+MEM2_PLL_RAT=26
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=7
+C5_PLL_SEL=0
+C6_PLL_SEL=0
+C7_PLL_SEL=0
+C8_PLL_SEL=0
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=6
+BOOT_LOC=26
+SYSCLK_FREQ=600
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL2=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=14
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Copy SPL Uboot to Ocram */
+.pbi
+blockcopy 0x08,0x00100000,0x1800a000,0x00015000
+.end
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_sd.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
Index: rcw/lx2160ayrk/LLLL_NNNN_PPPP_PPPP_NNNN_NNNN_RR_20_2_0/rcw_1600_600_2600_20_2_0.rcw
===================================================================
--- /dev/null
+++ rcw/lx2160ayrk/LLLL_NNNN_PPPP_PPPP_NNNN_NNNN_RR_20_2_0/rcw_1600_600_2600_20_2_0.rcw
@@ -0,0 +1,72 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  2
+ * SerDes Protocol 3 -  0
+ *
+ * Frequencies:
+ * Core     -- 1600 MHz
+ * Platform -- 600  MHz
+ * DDR      -- 2600 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=12
+MEM_PLL_CFG=3
+MEM_PLL_RAT=26
+MEM2_PLL_CFG=3
+MEM2_PLL_RAT=26
+CGA_PLL1_RAT=16
+CGA_PLL2_RAT=16
+CGB_PLL1_RAT=16
+CGB_PLL2_RAT=9
+C5_PLL_SEL=0
+C6_PLL_SEL=0
+C7_PLL_SEL=0
+C8_PLL_SEL=0
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=7
+BOOT_LOC=26
+SYSCLK_FREQ=600
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL1=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=20
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_PLL_REF_CLK_SEL_S1=3
+SRDS_INTRA_REF_CLK_S1=1
+SRDS_INTRA_REF_CLK_S2=1
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+
+/* Release PERST_N (GPIO3_00) */
+.pbi
+write 0x02320000,0x80000000
+write 0x02320008,0x80000000
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_24.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
Index: rcw/lx2160ayrk/Makefile
===================================================================
--- /dev/null
+++ rcw/lx2160ayrk/Makefile
@@ -0,0 +1,2 @@
+include ../Makefile.inc
+
Index: rcw/lx2160ayrk/README
===================================================================
--- /dev/null
+++ rcw/lx2160ayrk/README
@@ -0,0 +1,208 @@
+
+LS2160AYRK supports 2 serdes, one 4x25G/100G, one PCIex8
+
+The RCW directories names for the LS2160AYRK boards conform to the following
+naming convention:
+
+abcd_efgh_ijkl_mnop_qrst_uvwx_RR_A_B_C:
+
+For Serdes1:
+a = What is available on serdes 1 slot 1, LANE 0
+b = What is available on serdes 1 slot 1, LANE 1
+c = What is available on serdes 1 slot 1, LANE 2
+d = What is available on serdes 1 slot 1, LANE 3
+e = What is available on serdes 1 slot 2, LANE 4
+f = What is available on serdes 1 slot 2, LANE 5
+g = What is available on serdes 1 slot 2, LANE 6
+h = What is available on serdes 1 slot 2, LANE 7
+
+For Serdes2:
+i = What is available on serdes 2 slot 3, LANE 0
+j = What is available on serdes 2 slot 3, LANE 1
+k = What is available on serdes 2 slot 3, LANE 2
+l = What is available on serdes 2 slot 3, LANE 3
+m = What is available on serdes 2 slot 4, LANE 4
+n = What is available on serdes 2 slot 4, LANE 5
+o = What is available on serdes 2 slot 4, LANE 6
+p = What is available on serdes 2 slot 4, LANE 7
+
+For Serdes3:
+q = What is available on serdes 3 slot 5, LANE 0
+r = What is available on serdes 3 slot 5, LANE 1
+s = What is available on serdes 3 slot 5, LANE 2
+t = What is available on serdes 3 slot 5, LANE 3
+u = What is available on serdes 3 slot 6, LANE 4
+v = What is available on serdes 3 slot 6, LANE 5
+w = What is available on serdes 3 slot 6, LANE 6
+x = What is available on serdes 3 slot 6, LANE 7
+
+For the Serdes(6 Slots) Lanes (a..x):
+ 'N' is NULL, not available/not used
+ 'H' is SATA
+ 'S' is SGMII
+ 'P' is PCIe
+ 'F' is XFI/USXGMII
+ 'G' is 25G
+ 'L' is 50G
+ 'X' is 40G
+ 'C' is 100G
+
+RGMII Interface (R):
+  'R' is RGMII Interface 1G
+
+Serdes1 protocol (A):
+A = 'serdes1 protocol value (decimal)'
+
+Serdes2 protocol (B):
+B = 'serdes2 protocol value (decimal)'
+
+Serdes3 protocol (C):
+C = 'serdes3 protocol value (decimal)'
+
+Ref clock setting on board
+==========================
+DDR Ref clock: 100 MHz
+Sys PLL Ref clock: 100MHz
+
+Files naming convention
+=============================
+rcw_x_l_m_n.rcw
+rcw_x_l_m_n_bootmode.rcw
+rcw_x_y_l_m_n.rcw
+rcw_x_y_z_l_m_n.rcw
+
+x = Core frequency
+y = Platform frequency
+z = DDR frequency
+bootmode = nor(default)/sd
+l = 'serdes1 protocol value'
+m = 'serdes2 protocol value'
+n = 'serdes3 protocol value'
+
+For example,
+  rcw_2000_19_5_2.rcw means rcw for core frequency of 2000MHz, with serdes1=19 serdes2=5 serdes3=2.
+  rcw_2000_700_19_5_2.rcw means rcw for core frequency 2000MHz and Platform frequecny 700MHz, with serdes1=19 serdes2=5 serdes3=2.
+  rcw_2000_700_2400_19_5_2.rcw means rcw for core frequency 2000MHz, Platform frequecny 700MHz and DDR Memory Data Rate as 2400 MT/s, with serdes1=19 serdes2=5 serdes3=2.
+  rcw_2000_19_5_2_sd.rcw means rcw for core frequency of 2000MHz with SD boot, with serdes1=19 serdes2=5 serdes3=2.
+
+
+
+Reference card connections on different serdes slots (as per serdes protocol)
+=============================================================================
+Serdes Protocol 19_5_2:
+  Slot1: M11(USXGMII)/M12(XFI) for lane 0 ,lane1
+         M13(25G) for lane2, lane3
+  Slot2: M7
+  Slot3: M4
+  Slot4: M5
+  Slot5 & Slot6: M1
+
+Serdes Protocol 15_5_2:
+  Slot1: M8
+  Slot2: M4
+  Slot3: M4
+  Slot4: M5
+  Slot5 & Slot6: M1
+
+Serdes Protocol 13_5_2:
+  Slot1: M8
+  Slot2: M13
+  Slot3: M4
+  Slot4: M5
+  Slot5 & Slot6: M1
+
+Serdes Protocol 13_3_2:
+  Slot1: M8
+  Slot2: M13
+  Slot3: M4
+  Slot4: M4
+  Slot5 & Slot6: M1
+
+Serdes Protocol 8_3_2:
+  Slot1: M12 (XF) for lane (0-3)
+  Slot2: M12 (XF) for lane (4-7)
+  Slot3: M4
+  Slot4: M4
+  Slot5 & Slot6: M1
+
+Serdes Protocol 3_3_2:
+  Slot1: M12 (XF) for lane (0-3)
+  Slot2: M4
+  Slot3: M4
+  Slot4: M4
+  Slot5 & Slot6: M1
+
+Serdes Protocol 8_3_3:
+  Slot1: M12 (XF) for lane (0-3)
+  Slot2: M12 (XF) for lane (4-7)
+  Slot3: M4
+  Slot4: M4
+  Slot5: M4
+  Slot6: M4
+
+Serdes Protocol 13_3_3:
+  Slot1: M8
+  Slot2: M13
+  Slot3: M4
+  Slot4: M4
+  Slot5: M4
+  Slot6: M4
+
+Serdes Protocol 7_5_2:
+  Slot1: M11(USXGMII)/M12(XFI)
+  Slot2: M4
+  Slot3: M4
+  Slot4: M5
+  Slot5 & Slot6: M1
+
+Serdes Protocol 7_3_3:
+  Slot1: M11(USXGMII)/M12(XFI)
+  Slot2: M4
+  Slot3: M4
+  Slot4: M4
+  Slot5: M4
+  Slot6: M4
+
+Serdes Protocol 3_3_2:
+  Slot1: M11(USXGMII)/M12(XFI)
+  Slot2: M4
+  Slot3: M4
+  Slot4: M4
+  Slot5 & Slot6: M1
+
+Serdes Protocol 1_2_2:
+  Slot1: M4
+  Slot2: M4
+  Slot3 & Slot4: M1
+  Slot5 & Slot6: M1
+
+Serdes Protocol 18_2_2:
+  Slot1: M11(USXGMII)/M12(XFI) for lane 0 ,lane1
+         M13(25G) for lane2, lane3
+  Slot2: M12(XFI) for lane 4-7
+  Slot3 & Slot4: M1
+  Slot5 & Slot6: M1
+
+Serdes Protocol 20_11_3:
+  Slot1: M7
+  Slot2: M7
+  Slot3: M4 for PCIe (lane 0)
+         M4 for SGMII (lane1-3)
+  Slot4: M4 for PCIe (lane 4)
+         M4 for SGMII (lane5-7)
+  Slot5: M4
+  Slot6: M4
+
+Note: For Mezzanine card details, Please refer to LX2160AQDS Board RM.
+
+DSPI Enablement
+===============
+SDHC & SPI lanes are muxed.
+Below RCW Fields should be modified in order to access DSPI flashes.
+
+1) For DSPI1:- Set RCW field 'SDHC1_BASE_PMUX' to 2.
+2) For DSPI2:- Set RCW field 'SDHC2_BASE_PMUX' to 2.
+3) For DSPI3:- Set RCW field 'IIC5_PMUX' to 3.
+             - Set RCW field 'SDHC1_BASE_PMUX' to 3.
+             - Set RCW field 'SDHC1_DS_PMUX' to 2.
+             - Set RCW field 'SDHC1_DIR_PMUX' to 3 (FOR PCS1,PCS2 & PCS3)
Index: rcw/lx2160ayrk/LLLL_NNNN_PPPP_PPPP_NNNN_NNNN_RR_20_2_0/rcw_2000_800_2600_20_2_0.rcw
===================================================================
--- /dev/null
+++ rcw/lx2160ayrk/LLLL_NNNN_PPPP_PPPP_NNNN_NNNN_RR_20_2_0/rcw_2000_800_2600_20_2_0.rcw
@@ -0,0 +1,77 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  2
+ * SerDes Protocol 3 -  0
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 800  MHz
+ * DDR      -- 2600 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=16
+MEM_PLL_CFG=3
+MEM_PLL_RAT=26
+MEM2_PLL_CFG=3
+MEM2_PLL_RAT=26
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=7
+C5_PLL_SEL=0
+C6_PLL_SEL=0
+C7_PLL_SEL=0
+C8_PLL_SEL=0
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=6
+BOOT_LOC=26
+SYSCLK_FREQ=600
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL1=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=20
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_PLL_REF_CLK_SEL_S1=3
+SRDS_INTRA_REF_CLK_S1=1
+SRDS_INTRA_REF_CLK_S2=1
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+
+/* Release PERST_N (GPIO3_00) */
+.pbi
+write 0x02320000,0x80000000
+write 0x02320008,0x80000000
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_nor.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
+
+/* all cpus out of holdoff */
+.pbi
+write 0x1e60060,0x0fffe
+.end
Index: rcw/lx2160ayrk/LLLL_NNNN_PPPP_PPPP_NNNN_NNNN_RR_20_2_0/rcw_2000_800_2600_20_2_0_sd.rcw
===================================================================
--- /dev/null
+++ rcw/lx2160ayrk/LLLL_NNNN_PPPP_PPPP_NNNN_NNNN_RR_20_2_0/rcw_2000_800_2600_20_2_0_sd.rcw
@@ -0,0 +1,74 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  2
+ * SerDes Protocol 3 -  0
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 800  MHz
+ * DDR      -- 2600 MT/s
+ */
+
+#include <../lx2160asi/lx2160a.rcwi>
+
+SYS_PLL_RAT=16
+MEM_PLL_CFG=3
+MEM_PLL_RAT=26
+MEM2_PLL_CFG=3
+MEM2_PLL_RAT=26
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=7
+C5_PLL_SEL=0
+C6_PLL_SEL=0
+C7_PLL_SEL=0
+C8_PLL_SEL=0
+HWA_CGA_M1_CLK_SEL=1
+HWA_CGB_M1_CLK_SEL=6
+BOOT_LOC=26
+SYSCLK_FREQ=600
+IIC2_PMUX=1
+IIC3_PMUX=1
+IIC4_PMUX=1
+IIC5_PMUX=1
+IIC6_PMUX=1
+USB3_CLK_FSEL=39
+SRDS_PLL_PD_PLL1=1
+SRDS_PLL_PD_PLL3=1
+SRDS_PLL_PD_PLL5=1
+SRDS_PLL_PD_PLL6=1
+SRDS_PRTCL_S1=20
+SRDS_PRTCL_S2=2
+SRDS_PRTCL_S3=0
+SRDS_PLL_REF_CLK_SEL_S1=3
+SRDS_INTRA_REF_CLK_S1=1
+SRDS_INTRA_REF_CLK_S2=1
+SRDS_DIV_PEX_S2=1
+IRQ03_00_PMUX=1
+
+/* Copy SPL Uboot to Ocram */
+/* Release PERST_N (GPIO3_00) */
+.pbi
+blockcopy 0x08,0x00100000,0x1800a000,0x00015000
+write 0x02320000,0x80000000
+write 0x02320008,0x80000000
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Boot Location Pointer */
+#include <../lx2160asi/bootlocptr_sd.rcw>
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+/* Modify FlexSPI Clock Divisor value */
+#include <../lx2160asi/flexspi_divisor_28.rcw>
+
+/*PCIe Errata A-009531*/
+#include <../lx2160asi/a009531_PEX3.rcw>
+
+/*PCIe Errata A-008851*/
+#include <../lx2160asi/a008851_PEX3.rcw>
Index: rcw/lx2160asi/corezero.rcw
===================================================================
--- /dev/null
+++ rcw/lx2160asi/corezero.rcw
@@ -0,0 +1,8 @@
+/*
+ * This errata is to disable all cores except core zero
+ */
+
+.pbi
+write 0x01e00094,0xc0
+write 0x01e00990,0xc0
+.end
