

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_121'
================================================================
* Date:           Tue Dec  6 21:01:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    356|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     660|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     660|    612|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                       |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln124_64_fu_201_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln124_65_fu_212_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln124_fu_227_p2        |         +|   0|  0|  14|           7|           1|
    |select_ln131_52_fu_287_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_53_fu_329_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_54_fu_371_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_55_fu_413_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_56_fu_503_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_57_fu_545_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_58_fu_587_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_461_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln124_113_fu_615_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_114_fu_620_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_115_fu_441_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_116_fu_626_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_117_fu_630_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_118_fu_636_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_119_fu_641_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_120_fu_647_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_121_fu_651_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_122_fu_657_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_123_fu_663_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_124_fu_668_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_125_fu_672_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_126_fu_678_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_127_fu_684_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_128_fu_690_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_129_fu_695_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_130_fu_700_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_131_fu_705_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_38_fu_259_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_39_fu_237_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_40_fu_241_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_255_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_52_fu_281_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_53_fu_323_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_54_fu_365_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_55_fu_407_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_56_fu_497_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_57_fu_539_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_58_fu_581_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_455_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 356|         278|         287|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |p_read83_reg_799         |   8|   0|    8|          0|
    |p_read_1_reg_766         |   8|   0|    8|          0|
    |p_read_2_reg_771         |   8|   0|    8|          0|
    |p_read_3_reg_776         |   8|   0|    8|          0|
    |p_read_4_reg_781         |   8|   0|    8|          0|
    |p_read_5_reg_787         |   8|   0|    8|          0|
    |p_read_6_reg_793         |   8|   0|    8|          0|
    |p_read_reg_761           |   8|   0|    8|          0|
    |rk_load_16_reg_840       |   8|   0|    8|          0|
    |rk_load_17_reg_825       |   8|   0|    8|          0|
    |rk_load_18_reg_830       |   8|   0|    8|          0|
    |rk_load_reg_835          |   8|   0|    8|          0|
    |rk_offset_read_reg_755   |   7|   0|    7|          0|
    |x_assign_23_reg_875      |   8|   0|    8|          0|
    |x_assign_24_reg_881      |   8|   0|    8|          0|
    |xor_ln124_115_reg_887    |   8|   0|    8|          0|
    |z_17_reg_865             |   8|   0|    8|          0|
    |z_18_reg_870             |   8|   0|    8|          0|
    |p_read83_reg_799         |  64|  32|    8|          0|
    |p_read_1_reg_766         |  64|  32|    8|          0|
    |p_read_2_reg_771         |  64|  32|    8|          0|
    |p_read_3_reg_776         |  64|  32|    8|          0|
    |p_read_4_reg_781         |  64|  32|    8|          0|
    |p_read_5_reg_787         |  64|  32|    8|          0|
    |p_read_6_reg_793         |  64|  32|    8|          0|
    |p_read_reg_761           |  64|  32|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 660| 256|  212|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_4  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_5  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_6  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_7  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|p_read8      |   in|    8|     ap_none|          p_read8|        scalar|
|p_read23     |   in|    8|     ap_none|         p_read23|        scalar|
|p_read24     |   in|    8|     ap_none|         p_read24|        scalar|
|p_read25     |   in|    8|     ap_none|         p_read25|        scalar|
|p_read26     |   in|    8|     ap_none|         p_read26|        scalar|
|p_read27     |   in|    8|     ap_none|         p_read27|        scalar|
|p_read28     |   in|    8|     ap_none|         p_read28|        scalar|
|p_read29     |   in|    8|     ap_none|         p_read29|        scalar|
|rk_address0  |  out|    8|   ap_memory|               rk|         array|
|rk_ce0       |  out|    1|   ap_memory|               rk|         array|
|rk_q0        |   in|    8|   ap_memory|               rk|         array|
|rk_address1  |  out|    8|   ap_memory|               rk|         array|
|rk_ce1       |  out|    1|   ap_memory|               rk|         array|
|rk_q1        |   in|    8|   ap_memory|               rk|         array|
|rk_address2  |  out|    8|   ap_memory|               rk|         array|
|rk_ce2       |  out|    1|   ap_memory|               rk|         array|
|rk_q2        |   in|    8|   ap_memory|               rk|         array|
|rk_address3  |  out|    8|   ap_memory|               rk|         array|
|rk_ce3       |  out|    1|   ap_memory|               rk|         array|
|rk_q3        |   in|    8|   ap_memory|               rk|         array|
|rk_offset    |   in|    7|     ap_none|        rk_offset|        scalar|
+-------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rk_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rk_offset"   --->   Operation 6 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 9 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 10 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 11 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 12 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 13 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read83 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 14 'read' 'p_read83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln124_64 = add i7 %rk_offset_read, i7 2" [clefia.c:124]   --->   Operation 15 'add' 'add_ln124_64' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln124_67 = zext i7 %add_ln124_64" [clefia.c:124]   --->   Operation 16 'zext' 'zext_ln124_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rk_addr_42 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_67" [clefia.c:124]   --->   Operation 17 'getelementptr' 'rk_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln124_65 = add i7 %rk_offset_read, i7 3" [clefia.c:124]   --->   Operation 18 'add' 'add_ln124_65' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln124_68 = zext i7 %add_ln124_65" [clefia.c:124]   --->   Operation 19 'zext' 'zext_ln124_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rk_addr_43 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_68" [clefia.c:124]   --->   Operation 20 'getelementptr' 'rk_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_42" [clefia.c:124]   --->   Operation 21 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_43" [clefia.c:124]   --->   Operation 22 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i7 %rk_offset_read"   --->   Operation 23 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast" [clefia.c:121]   --->   Operation 24 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln124 = add i7 %rk_offset_read, i7 1" [clefia.c:124]   --->   Operation 25 'add' 'add_ln124' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %add_ln124" [clefia.c:124]   --->   Operation 26 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rk_addr_41 = getelementptr i8 %rk, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 27 'getelementptr' 'rk_addr_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 28 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_41" [clefia.c:124]   --->   Operation 29 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_42" [clefia.c:124]   --->   Operation 30 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_43" [clefia.c:124]   --->   Operation 31 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 32 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_41" [clefia.c:124]   --->   Operation 33 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%xor_ln124_39 = xor i8 %rk_load_17, i8 %p_read_5" [clefia.c:124]   --->   Operation 34 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%xor_ln124_40 = xor i8 %rk_load_18, i8 %p_read_4" [clefia.c:124]   --->   Operation 35 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_39" [clefia.c:152]   --->   Operation 36 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 37 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 38 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_40" [clefia.c:153]   --->   Operation 39 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 40 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 41 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 6.74>
ST_4 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %p_read83" [clefia.c:124]   --->   Operation 42 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln124_38 = xor i8 %rk_load_16, i8 %p_read_6" [clefia.c:124]   --->   Operation 43 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 44 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 45 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 46 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_38" [clefia.c:151]   --->   Operation 47 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 48 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 49 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 50 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 51 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_17, i32 7" [clefia.c:131]   --->   Operation 52 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%xor_ln132_52 = xor i8 %z_17, i8 14" [clefia.c:132]   --->   Operation 53 'xor' 'xor_ln132_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_52 = select i1 %tmp_116, i8 %xor_ln132_52, i8 %z_17" [clefia.c:131]   --->   Operation 54 'select' 'select_ln131_52' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln134_52 = trunc i8 %select_ln131_52" [clefia.c:134]   --->   Operation 55 'trunc' 'trunc_ln134_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 7" [clefia.c:134]   --->   Operation 56 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%x_assign_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_52, i1 %tmp_117" [clefia.c:134]   --->   Operation 57 'bitconcatenate' 'x_assign_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 6" [clefia.c:131]   --->   Operation 58 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%xor_ln132_53 = xor i8 %x_assign_23, i8 14" [clefia.c:132]   --->   Operation 59 'xor' 'xor_ln132_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_53 = select i1 %tmp_118, i8 %xor_ln132_53, i8 %x_assign_23" [clefia.c:131]   --->   Operation 60 'select' 'select_ln131_53' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln134_53 = trunc i8 %select_ln131_53" [clefia.c:134]   --->   Operation 61 'trunc' 'trunc_ln134_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_53, i32 7" [clefia.c:134]   --->   Operation 62 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_53, i1 %tmp_119" [clefia.c:134]   --->   Operation 63 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_18, i32 7" [clefia.c:131]   --->   Operation 64 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%xor_ln132_54 = xor i8 %z_18, i8 14" [clefia.c:132]   --->   Operation 65 'xor' 'xor_ln132_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_54 = select i1 %tmp_120, i8 %xor_ln132_54, i8 %z_18" [clefia.c:131]   --->   Operation 66 'select' 'select_ln131_54' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln134_54 = trunc i8 %select_ln131_54" [clefia.c:134]   --->   Operation 67 'trunc' 'trunc_ln134_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 7" [clefia.c:134]   --->   Operation 68 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%x_assign_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_54, i1 %tmp_121" [clefia.c:134]   --->   Operation 69 'bitconcatenate' 'x_assign_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 6" [clefia.c:131]   --->   Operation 70 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%xor_ln132_55 = xor i8 %x_assign_24, i8 14" [clefia.c:132]   --->   Operation 71 'xor' 'xor_ln132_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_55 = select i1 %tmp_122, i8 %xor_ln132_55, i8 %x_assign_24" [clefia.c:131]   --->   Operation 72 'select' 'select_ln131_55' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln134_55 = trunc i8 %select_ln131_55" [clefia.c:134]   --->   Operation 73 'trunc' 'trunc_ln134_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 7" [clefia.c:134]   --->   Operation 74 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln134_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_55, i1 %tmp_123" [clefia.c:134]   --->   Operation 75 'bitconcatenate' 'or_ln134_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.99ns)   --->   "%xor_ln124_115 = xor i8 %or_ln134_s, i8 %or_ln134_3" [clefia.c:124]   --->   Operation 76 'xor' 'xor_ln124_115' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.74>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 77 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 78 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_16, i32 7" [clefia.c:131]   --->   Operation 79 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_16, i8 14" [clefia.c:132]   --->   Operation 80 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_16" [clefia.c:131]   --->   Operation 81 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 82 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 83 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_115" [clefia.c:134]   --->   Operation 84 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 85 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%xor_ln132_56 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 86 'xor' 'xor_ln132_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_56 = select i1 %tmp_124, i8 %xor_ln132_56, i8 %z" [clefia.c:131]   --->   Operation 87 'select' 'select_ln131_56' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln134_56 = trunc i8 %select_ln131_56" [clefia.c:134]   --->   Operation 88 'trunc' 'trunc_ln134_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 7" [clefia.c:134]   --->   Operation 89 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%x_assign_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_56, i1 %tmp_125" [clefia.c:134]   --->   Operation 90 'bitconcatenate' 'x_assign_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 6" [clefia.c:131]   --->   Operation 91 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%xor_ln132_57 = xor i8 %x_assign_25, i8 14" [clefia.c:132]   --->   Operation 92 'xor' 'xor_ln132_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_57 = select i1 %tmp_126, i8 %xor_ln132_57, i8 %x_assign_25" [clefia.c:131]   --->   Operation 93 'select' 'select_ln131_57' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln134_57 = trunc i8 %select_ln131_57" [clefia.c:134]   --->   Operation 94 'trunc' 'trunc_ln134_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 7" [clefia.c:134]   --->   Operation 95 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_57, i1 %tmp_127" [clefia.c:134]   --->   Operation 96 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 97 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%xor_ln132_58 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 98 'xor' 'xor_ln132_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_58 = select i1 %tmp_128, i8 %xor_ln132_58, i8 %x_assign_s" [clefia.c:131]   --->   Operation 99 'select' 'select_ln131_58' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln134_58 = trunc i8 %select_ln131_58" [clefia.c:134]   --->   Operation 100 'trunc' 'trunc_ln134_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_58, i32 7" [clefia.c:134]   --->   Operation 101 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_58, i1 %tmp_129" [clefia.c:134]   --->   Operation 102 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_113 = xor i8 %x_assign_s, i8 %p_read_3" [clefia.c:124]   --->   Operation 103 'xor' 'xor_ln124_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_114 = xor i8 %xor_ln124_113, i8 %z" [clefia.c:124]   --->   Operation 104 'xor' 'xor_ln124_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_116 = xor i8 %xor_ln124_115, i8 %x_assign_24" [clefia.c:124]   --->   Operation 105 'xor' 'xor_ln124_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_117 = xor i8 %xor_ln124_116, i8 %xor_ln124_114" [clefia.c:124]   --->   Operation 106 'xor' 'xor_ln124_117' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_121)   --->   "%xor_ln124_118 = xor i8 %x_assign_25, i8 %x_assign_23" [clefia.c:124]   --->   Operation 107 'xor' 'xor_ln124_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_121)   --->   "%xor_ln124_119 = xor i8 %xor_ln124_118, i8 %z_16" [clefia.c:124]   --->   Operation 108 'xor' 'xor_ln124_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_121)   --->   "%xor_ln124_120 = xor i8 %xor_ln124_115, i8 %p_read_2" [clefia.c:124]   --->   Operation 109 'xor' 'xor_ln124_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_121 = xor i8 %xor_ln124_120, i8 %xor_ln124_119" [clefia.c:124]   --->   Operation 110 'xor' 'xor_ln124_121' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_122 = xor i8 %x_assign_s, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 111 'xor' 'xor_ln124_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_123 = xor i8 %xor_ln124_122, i8 %z_17" [clefia.c:124]   --->   Operation 112 'xor' 'xor_ln124_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_124 = xor i8 %x_assign_24, i8 %p_read_1" [clefia.c:124]   --->   Operation 113 'xor' 'xor_ln124_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_125 = xor i8 %xor_ln124_124, i8 %or_ln" [clefia.c:124]   --->   Operation 114 'xor' 'xor_ln124_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_126 = xor i8 %xor_ln124_125, i8 %xor_ln124_123" [clefia.c:124]   --->   Operation 115 'xor' 'xor_ln124_126' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_131)   --->   "%xor_ln124_127 = xor i8 %x_assign_25, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 116 'xor' 'xor_ln124_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_131)   --->   "%xor_ln124_128 = xor i8 %xor_ln124_127, i8 %z_18" [clefia.c:124]   --->   Operation 117 'xor' 'xor_ln124_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_131)   --->   "%xor_ln124_129 = xor i8 %or_ln, i8 %p_read" [clefia.c:124]   --->   Operation 118 'xor' 'xor_ln124_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_131)   --->   "%xor_ln124_130 = xor i8 %xor_ln124_129, i8 %x_assign_23" [clefia.c:124]   --->   Operation 119 'xor' 'xor_ln124_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_131 = xor i8 %xor_ln124_130, i8 %xor_ln124_128" [clefia.c:124]   --->   Operation 120 'xor' 'xor_ln124_131' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i8 %p_read83" [clefia.c:163]   --->   Operation 121 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i8 %p_read_6" [clefia.c:163]   --->   Operation 122 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i8 %p_read_5" [clefia.c:163]   --->   Operation 123 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i8 %p_read_4" [clefia.c:163]   --->   Operation 124 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i64 %mrv_3, i8 %xor_ln124_117" [clefia.c:163]   --->   Operation 125 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i64 %mrv_4, i8 %xor_ln124_121" [clefia.c:163]   --->   Operation 126 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i64 %mrv_5, i8 %xor_ln124_126" [clefia.c:163]   --->   Operation 127 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i64 %mrv_6, i8 %xor_ln124_131" [clefia.c:163]   --->   Operation 128 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln163 = ret i64 %mrv_7" [clefia.c:163]   --->   Operation 129 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 011000]
p_read           (read          ) [ 011111]
p_read_1         (read          ) [ 011111]
p_read_2         (read          ) [ 011111]
p_read_3         (read          ) [ 011111]
p_read_4         (read          ) [ 011111]
p_read_5         (read          ) [ 011111]
p_read_6         (read          ) [ 011111]
p_read83         (read          ) [ 011111]
add_ln124_64     (add           ) [ 000000]
zext_ln124_67    (zext          ) [ 000000]
rk_addr_42       (getelementptr ) [ 011000]
add_ln124_65     (add           ) [ 000000]
zext_ln124_68    (zext          ) [ 000000]
rk_addr_43       (getelementptr ) [ 011000]
rk_offset_cast   (zext          ) [ 000000]
rk_addr          (getelementptr ) [ 010100]
add_ln124        (add           ) [ 000000]
zext_ln124       (zext          ) [ 000000]
rk_addr_41       (getelementptr ) [ 010100]
rk_load_17       (load          ) [ 010100]
rk_load_18       (load          ) [ 010100]
rk_load          (load          ) [ 010010]
rk_load_16       (load          ) [ 010010]
xor_ln124_39     (xor           ) [ 000000]
xor_ln124_40     (xor           ) [ 000000]
zext_ln152       (zext          ) [ 000000]
clefia_s0_addr_2 (getelementptr ) [ 010010]
zext_ln153       (zext          ) [ 000000]
clefia_s1_addr_2 (getelementptr ) [ 010010]
xor_ln124        (xor           ) [ 000000]
xor_ln124_38     (xor           ) [ 000000]
zext_ln150       (zext          ) [ 000000]
clefia_s0_addr   (getelementptr ) [ 010001]
zext_ln151       (zext          ) [ 000000]
clefia_s1_addr   (getelementptr ) [ 010001]
z_17             (load          ) [ 010001]
z_18             (load          ) [ 010001]
tmp_116          (bitselect     ) [ 000000]
xor_ln132_52     (xor           ) [ 000000]
select_ln131_52  (select        ) [ 000000]
trunc_ln134_52   (trunc         ) [ 000000]
tmp_117          (bitselect     ) [ 000000]
x_assign_23      (bitconcatenate) [ 010001]
tmp_118          (bitselect     ) [ 000000]
xor_ln132_53     (xor           ) [ 000000]
select_ln131_53  (select        ) [ 000000]
trunc_ln134_53   (trunc         ) [ 000000]
tmp_119          (bitselect     ) [ 000000]
or_ln134_s       (bitconcatenate) [ 000000]
tmp_120          (bitselect     ) [ 000000]
xor_ln132_54     (xor           ) [ 000000]
select_ln131_54  (select        ) [ 000000]
trunc_ln134_54   (trunc         ) [ 000000]
tmp_121          (bitselect     ) [ 000000]
x_assign_24      (bitconcatenate) [ 010001]
tmp_122          (bitselect     ) [ 000000]
xor_ln132_55     (xor           ) [ 000000]
select_ln131_55  (select        ) [ 000000]
trunc_ln134_55   (trunc         ) [ 000000]
tmp_123          (bitselect     ) [ 000000]
or_ln134_3       (bitconcatenate) [ 000000]
xor_ln124_115    (xor           ) [ 010001]
z                (load          ) [ 000000]
z_16             (load          ) [ 000000]
tmp              (bitselect     ) [ 000000]
xor_ln132        (xor           ) [ 000000]
select_ln131     (select        ) [ 000000]
trunc_ln134      (trunc         ) [ 000000]
tmp_115          (bitselect     ) [ 000000]
x_assign_s       (bitconcatenate) [ 000000]
tmp_124          (bitselect     ) [ 000000]
xor_ln132_56     (xor           ) [ 000000]
select_ln131_56  (select        ) [ 000000]
trunc_ln134_56   (trunc         ) [ 000000]
tmp_125          (bitselect     ) [ 000000]
x_assign_25      (bitconcatenate) [ 000000]
tmp_126          (bitselect     ) [ 000000]
xor_ln132_57     (xor           ) [ 000000]
select_ln131_57  (select        ) [ 000000]
trunc_ln134_57   (trunc         ) [ 000000]
tmp_127          (bitselect     ) [ 000000]
or_ln134_4       (bitconcatenate) [ 000000]
tmp_128          (bitselect     ) [ 000000]
xor_ln132_58     (xor           ) [ 000000]
select_ln131_58  (select        ) [ 000000]
trunc_ln134_58   (trunc         ) [ 000000]
tmp_129          (bitselect     ) [ 000000]
or_ln            (bitconcatenate) [ 000000]
xor_ln124_113    (xor           ) [ 000000]
xor_ln124_114    (xor           ) [ 000000]
xor_ln124_116    (xor           ) [ 000000]
xor_ln124_117    (xor           ) [ 000000]
xor_ln124_118    (xor           ) [ 000000]
xor_ln124_119    (xor           ) [ 000000]
xor_ln124_120    (xor           ) [ 000000]
xor_ln124_121    (xor           ) [ 000000]
xor_ln124_122    (xor           ) [ 000000]
xor_ln124_123    (xor           ) [ 000000]
xor_ln124_124    (xor           ) [ 000000]
xor_ln124_125    (xor           ) [ 000000]
xor_ln124_126    (xor           ) [ 000000]
xor_ln124_127    (xor           ) [ 000000]
xor_ln124_128    (xor           ) [ 000000]
xor_ln124_129    (xor           ) [ 000000]
xor_ln124_130    (xor           ) [ 000000]
xor_ln124_131    (xor           ) [ 000000]
mrv              (insertvalue   ) [ 000000]
mrv_1            (insertvalue   ) [ 000000]
mrv_2            (insertvalue   ) [ 000000]
mrv_3            (insertvalue   ) [ 000000]
mrv_4            (insertvalue   ) [ 000000]
mrv_5            (insertvalue   ) [ 000000]
mrv_6            (insertvalue   ) [ 000000]
mrv_7            (insertvalue   ) [ 000000]
ret_ln163        (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read25">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read26">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read27">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read28">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read29">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rk">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rk_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="clefia_s0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="clefia_s1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="rk_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="7" slack="0"/>
<pin id="50" dir="0" index="1" bw="7" slack="0"/>
<pin id="51" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_5_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_6_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read83_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read83/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rk_addr_42_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_42/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="rk_addr_43_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_43/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="8" slack="0"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="8" bw="8" slack="0"/>
<pin id="126" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="1"/>
<pin id="124" dir="1" index="7" bw="8" slack="1"/>
<pin id="128" dir="1" index="11" bw="8" slack="1"/>
<pin id="132" dir="1" index="15" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load_17/1 rk_load_18/1 rk_load/2 rk_load_16/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="rk_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rk_addr_41_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_41/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="clefia_s0_addr_2_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_2/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
<pin id="166" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_17/3 z/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="clefia_s1_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_2/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="180" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
<pin id="183" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_18/3 z_16/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="clefia_s0_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="clefia_s1_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln124_64_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_64/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln124_67_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_67/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln124_65_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_65/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln124_68_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_68/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="rk_offset_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln124_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln124_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln124_39_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="0" index="1" bw="8" slack="2"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_39/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln124_40_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="0" index="1" bw="8" slack="2"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_40/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln152_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln153_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln124_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="0" index="1" bw="8" slack="3"/>
<pin id="258" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln124_38_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="0" index="1" bw="8" slack="3"/>
<pin id="262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_38/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln150_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln151_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_116_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_116/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="xor_ln132_52_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_52/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln131_52_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_52/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln134_52_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_52/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_117_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_117/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="x_assign_23_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_23/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_118_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_118/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="xor_ln132_53_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_53/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln131_53_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_53/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln134_53_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_53/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_119_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_119/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="or_ln134_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_s/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_120_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_120/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="xor_ln132_54_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_54/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln131_54_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_54/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln134_54_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_54/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_121_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="0" index="2" bw="4" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_121/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="x_assign_24_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="7" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_24/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_122_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_122/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="xor_ln132_55_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_55/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln131_55_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_55/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln134_55_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_55/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_123_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="4" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_123/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln134_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_3/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="xor_ln124_115_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_115/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="0"/>
<pin id="450" dir="0" index="2" bw="4" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln132_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln131_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="8" slack="0"/>
<pin id="465" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln134_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_115_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="4" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_115/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="x_assign_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="7" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_124_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_124/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="xor_ln132_56_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_56/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln131_56_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="0"/>
<pin id="506" dir="0" index="2" bw="8" slack="0"/>
<pin id="507" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_56/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln134_56_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_56/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_125_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="4" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_125/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="x_assign_25_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_25/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_126_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="4" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_126/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="xor_ln132_57_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_57/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln131_57_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="0" index="2" bw="8" slack="0"/>
<pin id="549" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_57/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln134_57_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_57/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_127_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="4" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_127/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln134_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="7" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_4/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_128_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="0" index="2" bw="4" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_128/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln132_58_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_58/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln131_58_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_58/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln134_58_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_58/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_129_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="4" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_129/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="7" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="xor_ln124_113_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="4"/>
<pin id="618" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_113/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln124_114_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_114/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln124_116_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="1"/>
<pin id="628" dir="0" index="1" bw="8" slack="1"/>
<pin id="629" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_116/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln124_117_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_117/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln124_118_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="1"/>
<pin id="639" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_118/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln124_119_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_119/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln124_120_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="0" index="1" bw="8" slack="4"/>
<pin id="650" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_120/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln124_121_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_121/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="xor_ln124_122_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_122/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="xor_ln124_123_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="1"/>
<pin id="666" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_123/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="xor_ln124_124_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="1"/>
<pin id="670" dir="0" index="1" bw="8" slack="4"/>
<pin id="671" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_124/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="xor_ln124_125_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_125/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="xor_ln124_126_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_126/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="xor_ln124_127_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_127/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="xor_ln124_128_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="1"/>
<pin id="693" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_128/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="xor_ln124_129_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="4"/>
<pin id="698" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_129/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="xor_ln124_130_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="1"/>
<pin id="703" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_130/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="xor_ln124_131_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_131/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mrv_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="4"/>
<pin id="714" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="mrv_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="4"/>
<pin id="719" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="mrv_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="4"/>
<pin id="724" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="mrv_3_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="4"/>
<pin id="729" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="mrv_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="mrv_5_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="mrv_6_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="mrv_7_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="755" class="1005" name="rk_offset_read_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="1"/>
<pin id="757" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="p_read_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="4"/>
<pin id="763" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="766" class="1005" name="p_read_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="4"/>
<pin id="768" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="p_read_2_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="4"/>
<pin id="773" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="776" class="1005" name="p_read_3_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="4"/>
<pin id="778" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="781" class="1005" name="p_read_4_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="2"/>
<pin id="783" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="787" class="1005" name="p_read_5_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="2"/>
<pin id="789" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="793" class="1005" name="p_read_6_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="3"/>
<pin id="795" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_read83_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="3"/>
<pin id="801" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read83 "/>
</bind>
</comp>

<comp id="805" class="1005" name="rk_addr_42_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_42 "/>
</bind>
</comp>

<comp id="810" class="1005" name="rk_addr_43_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="1"/>
<pin id="812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_43 "/>
</bind>
</comp>

<comp id="815" class="1005" name="rk_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="1"/>
<pin id="817" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="rk_addr_41_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="1"/>
<pin id="822" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_41 "/>
</bind>
</comp>

<comp id="825" class="1005" name="rk_load_17_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="1"/>
<pin id="827" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_17 "/>
</bind>
</comp>

<comp id="830" class="1005" name="rk_load_18_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="1"/>
<pin id="832" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_18 "/>
</bind>
</comp>

<comp id="835" class="1005" name="rk_load_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="1"/>
<pin id="837" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="rk_load_16_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_16 "/>
</bind>
</comp>

<comp id="845" class="1005" name="clefia_s0_addr_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="1"/>
<pin id="847" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="clefia_s1_addr_2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="1"/>
<pin id="852" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="clefia_s0_addr_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="860" class="1005" name="clefia_s1_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="z_17_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="1"/>
<pin id="867" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_17 "/>
</bind>
</comp>

<comp id="870" class="1005" name="z_18_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="1"/>
<pin id="872" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_18 "/>
</bind>
</comp>

<comp id="875" class="1005" name="x_assign_23_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="1"/>
<pin id="877" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_23 "/>
</bind>
</comp>

<comp id="881" class="1005" name="x_assign_24_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="1"/>
<pin id="883" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_24 "/>
</bind>
</comp>

<comp id="887" class="1005" name="xor_ln124_115_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_115 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="133"><net_src comp="102" pin="3"/><net_sink comp="116" pin=8"/></net>

<net id="134"><net_src comp="109" pin="3"/><net_sink comp="116" pin=5"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="135" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="168" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="205"><net_src comp="48" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="216"><net_src comp="48" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="253"><net_src comp="241" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="158" pin="7"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="158" pin="7"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="273" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="158" pin="7"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="287" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="295" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="299" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="287" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="307" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="315" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="307" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="329" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="337" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="341" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="175" pin="7"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="175" pin="7"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="357" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="175" pin="7"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="371" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="379" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="383" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="36" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="371" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="44" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="391" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="399" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="391" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="413" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="38" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="421" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="425" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="349" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="433" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="175" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="175" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="40" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="447" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="175" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="36" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="461" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="38" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="42" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="469" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="473" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="36" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="158" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="38" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="158" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="40" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="489" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="158" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="36" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="503" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="38" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="511" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="515" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="536"><net_src comp="36" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="503" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="44" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="523" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="40" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="531" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="523" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="36" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="545" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="38" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="42" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="553" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="557" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="578"><net_src comp="36" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="461" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="44" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="481" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="40" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="573" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="481" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="36" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="587" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="38" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="612"><net_src comp="42" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="595" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="599" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="481" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="158" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="634"><net_src comp="626" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="620" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="523" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="175" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="641" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="481" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="565" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="607" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="663" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="523" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="565" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="607" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="690" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="46" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="716" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="630" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="651" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="678" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="705" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="48" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="764"><net_src comp="54" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="769"><net_src comp="60" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="774"><net_src comp="66" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="779"><net_src comp="72" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="784"><net_src comp="78" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="790"><net_src comp="84" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="796"><net_src comp="90" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="802"><net_src comp="96" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="808"><net_src comp="102" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="813"><net_src comp="109" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="818"><net_src comp="135" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="823"><net_src comp="142" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="828"><net_src comp="116" pin="15"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="833"><net_src comp="116" pin="11"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="838"><net_src comp="116" pin="7"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="843"><net_src comp="116" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="848"><net_src comp="151" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="853"><net_src comp="168" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="858"><net_src comp="185" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="863"><net_src comp="193" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="868"><net_src comp="158" pin="7"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="873"><net_src comp="175" pin="7"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="878"><net_src comp="307" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="884"><net_src comp="391" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="890"><net_src comp="441" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="647" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read8 | {}
	Port: p_read23 | {}
	Port: p_read24 | {}
	Port: p_read25 | {}
	Port: p_read26 | {}
	Port: p_read27 | {}
	Port: p_read28 | {}
	Port: p_read29 | {}
	Port: rk | {}
	Port: rk_offset | {}
	Port: clefia_s0 | {}
	Port: clefia_s1 | {}
 - Input state : 
	Port: ClefiaF0Xor.121 : p_read8 | {1 }
	Port: ClefiaF0Xor.121 : p_read23 | {1 }
	Port: ClefiaF0Xor.121 : p_read24 | {1 }
	Port: ClefiaF0Xor.121 : p_read25 | {1 }
	Port: ClefiaF0Xor.121 : p_read26 | {1 }
	Port: ClefiaF0Xor.121 : p_read27 | {1 }
	Port: ClefiaF0Xor.121 : p_read28 | {1 }
	Port: ClefiaF0Xor.121 : p_read29 | {1 }
	Port: ClefiaF0Xor.121 : rk | {1 2 3 }
	Port: ClefiaF0Xor.121 : rk_offset | {1 }
	Port: ClefiaF0Xor.121 : clefia_s0 | {3 4 5 }
	Port: ClefiaF0Xor.121 : clefia_s1 | {3 4 5 }
  - Chain level:
	State 1
		zext_ln124_67 : 1
		rk_addr_42 : 2
		zext_ln124_68 : 1
		rk_addr_43 : 2
		rk_load_17 : 3
		rk_load_18 : 3
	State 2
		rk_addr : 1
		zext_ln124 : 1
		rk_addr_41 : 2
		rk_load : 2
		rk_load_16 : 3
	State 3
		clefia_s0_addr_2 : 1
		z_17 : 2
		clefia_s1_addr_2 : 1
		z_18 : 2
	State 4
		clefia_s0_addr : 1
		z : 2
		clefia_s1_addr : 1
		z_16 : 2
		tmp_116 : 1
		xor_ln132_52 : 1
		select_ln131_52 : 1
		trunc_ln134_52 : 2
		tmp_117 : 2
		x_assign_23 : 3
		tmp_118 : 2
		xor_ln132_53 : 4
		select_ln131_53 : 4
		trunc_ln134_53 : 5
		tmp_119 : 5
		or_ln134_s : 6
		tmp_120 : 1
		xor_ln132_54 : 1
		select_ln131_54 : 1
		trunc_ln134_54 : 2
		tmp_121 : 2
		x_assign_24 : 3
		tmp_122 : 2
		xor_ln132_55 : 4
		select_ln131_55 : 4
		trunc_ln134_55 : 5
		tmp_123 : 5
		or_ln134_3 : 6
		xor_ln124_115 : 7
	State 5
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_115 : 2
		x_assign_s : 3
		tmp_124 : 1
		xor_ln132_56 : 1
		select_ln131_56 : 1
		trunc_ln134_56 : 2
		tmp_125 : 2
		x_assign_25 : 3
		tmp_126 : 2
		xor_ln132_57 : 4
		select_ln131_57 : 4
		trunc_ln134_57 : 5
		tmp_127 : 5
		or_ln134_4 : 6
		tmp_128 : 2
		xor_ln132_58 : 4
		select_ln131_58 : 4
		trunc_ln134_58 : 5
		tmp_129 : 5
		or_ln : 6
		xor_ln124_113 : 4
		xor_ln124_114 : 4
		xor_ln124_117 : 4
		xor_ln124_118 : 4
		xor_ln124_119 : 4
		xor_ln124_121 : 4
		xor_ln124_122 : 7
		xor_ln124_123 : 7
		xor_ln124_125 : 7
		xor_ln124_126 : 7
		xor_ln124_127 : 7
		xor_ln124_128 : 7
		xor_ln124_129 : 7
		xor_ln124_130 : 7
		xor_ln124_131 : 7
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 7
		mrv_7 : 8
		ret_ln163 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |    xor_ln124_39_fu_237    |    0    |    8    |
|          |    xor_ln124_40_fu_241    |    0    |    8    |
|          |      xor_ln124_fu_255     |    0    |    8    |
|          |    xor_ln124_38_fu_259    |    0    |    8    |
|          |    xor_ln132_52_fu_281    |    0    |    8    |
|          |    xor_ln132_53_fu_323    |    0    |    8    |
|          |    xor_ln132_54_fu_365    |    0    |    8    |
|          |    xor_ln132_55_fu_407    |    0    |    8    |
|          |    xor_ln124_115_fu_441   |    0    |    8    |
|          |      xor_ln132_fu_455     |    0    |    8    |
|          |    xor_ln132_56_fu_497    |    0    |    8    |
|          |    xor_ln132_57_fu_539    |    0    |    8    |
|          |    xor_ln132_58_fu_581    |    0    |    8    |
|          |    xor_ln124_113_fu_615   |    0    |    8    |
|          |    xor_ln124_114_fu_620   |    0    |    8    |
|    xor   |    xor_ln124_116_fu_626   |    0    |    8    |
|          |    xor_ln124_117_fu_630   |    0    |    8    |
|          |    xor_ln124_118_fu_636   |    0    |    8    |
|          |    xor_ln124_119_fu_641   |    0    |    8    |
|          |    xor_ln124_120_fu_647   |    0    |    8    |
|          |    xor_ln124_121_fu_651   |    0    |    8    |
|          |    xor_ln124_122_fu_657   |    0    |    8    |
|          |    xor_ln124_123_fu_663   |    0    |    8    |
|          |    xor_ln124_124_fu_668   |    0    |    8    |
|          |    xor_ln124_125_fu_672   |    0    |    8    |
|          |    xor_ln124_126_fu_678   |    0    |    8    |
|          |    xor_ln124_127_fu_684   |    0    |    8    |
|          |    xor_ln124_128_fu_690   |    0    |    8    |
|          |    xor_ln124_129_fu_695   |    0    |    8    |
|          |    xor_ln124_130_fu_700   |    0    |    8    |
|          |    xor_ln124_131_fu_705   |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |   select_ln131_52_fu_287  |    0    |    8    |
|          |   select_ln131_53_fu_329  |    0    |    8    |
|          |   select_ln131_54_fu_371  |    0    |    8    |
|  select  |   select_ln131_55_fu_413  |    0    |    8    |
|          |    select_ln131_fu_461    |    0    |    8    |
|          |   select_ln131_56_fu_503  |    0    |    8    |
|          |   select_ln131_57_fu_545  |    0    |    8    |
|          |   select_ln131_58_fu_587  |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |    add_ln124_64_fu_201    |    0    |    14   |
|    add   |    add_ln124_65_fu_212    |    0    |    14   |
|          |      add_ln124_fu_227     |    0    |    14   |
|----------|---------------------------|---------|---------|
|          | rk_offset_read_read_fu_48 |    0    |    0    |
|          |     p_read_read_fu_54     |    0    |    0    |
|          |    p_read_1_read_fu_60    |    0    |    0    |
|          |    p_read_2_read_fu_66    |    0    |    0    |
|   read   |    p_read_3_read_fu_72    |    0    |    0    |
|          |    p_read_4_read_fu_78    |    0    |    0    |
|          |    p_read_5_read_fu_84    |    0    |    0    |
|          |    p_read_6_read_fu_90    |    0    |    0    |
|          |    p_read83_read_fu_96    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    zext_ln124_67_fu_207   |    0    |    0    |
|          |    zext_ln124_68_fu_218   |    0    |    0    |
|          |   rk_offset_cast_fu_223   |    0    |    0    |
|   zext   |     zext_ln124_fu_232     |    0    |    0    |
|          |     zext_ln152_fu_245     |    0    |    0    |
|          |     zext_ln153_fu_250     |    0    |    0    |
|          |     zext_ln150_fu_263     |    0    |    0    |
|          |     zext_ln151_fu_268     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_116_fu_273      |    0    |    0    |
|          |       tmp_117_fu_299      |    0    |    0    |
|          |       tmp_118_fu_315      |    0    |    0    |
|          |       tmp_119_fu_341      |    0    |    0    |
|          |       tmp_120_fu_357      |    0    |    0    |
|          |       tmp_121_fu_383      |    0    |    0    |
|          |       tmp_122_fu_399      |    0    |    0    |
| bitselect|       tmp_123_fu_425      |    0    |    0    |
|          |         tmp_fu_447        |    0    |    0    |
|          |       tmp_115_fu_473      |    0    |    0    |
|          |       tmp_124_fu_489      |    0    |    0    |
|          |       tmp_125_fu_515      |    0    |    0    |
|          |       tmp_126_fu_531      |    0    |    0    |
|          |       tmp_127_fu_557      |    0    |    0    |
|          |       tmp_128_fu_573      |    0    |    0    |
|          |       tmp_129_fu_599      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   trunc_ln134_52_fu_295   |    0    |    0    |
|          |   trunc_ln134_53_fu_337   |    0    |    0    |
|          |   trunc_ln134_54_fu_379   |    0    |    0    |
|   trunc  |   trunc_ln134_55_fu_421   |    0    |    0    |
|          |     trunc_ln134_fu_469    |    0    |    0    |
|          |   trunc_ln134_56_fu_511   |    0    |    0    |
|          |   trunc_ln134_57_fu_553   |    0    |    0    |
|          |   trunc_ln134_58_fu_595   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     x_assign_23_fu_307    |    0    |    0    |
|          |     or_ln134_s_fu_349     |    0    |    0    |
|          |     x_assign_24_fu_391    |    0    |    0    |
|bitconcatenate|     or_ln134_3_fu_433     |    0    |    0    |
|          |     x_assign_s_fu_481     |    0    |    0    |
|          |     x_assign_25_fu_523    |    0    |    0    |
|          |     or_ln134_4_fu_565     |    0    |    0    |
|          |        or_ln_fu_607       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         mrv_fu_711        |    0    |    0    |
|          |        mrv_1_fu_716       |    0    |    0    |
|          |        mrv_2_fu_721       |    0    |    0    |
|insertvalue|        mrv_3_fu_726       |    0    |    0    |
|          |        mrv_4_fu_731       |    0    |    0    |
|          |        mrv_5_fu_737       |    0    |    0    |
|          |        mrv_6_fu_743       |    0    |    0    |
|          |        mrv_7_fu_749       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   354   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|clefia_s0_addr_2_reg_845|    8   |
| clefia_s0_addr_reg_855 |    8   |
|clefia_s1_addr_2_reg_850|    8   |
| clefia_s1_addr_reg_860 |    8   |
|    p_read83_reg_799    |    8   |
|    p_read_1_reg_766    |    8   |
|    p_read_2_reg_771    |    8   |
|    p_read_3_reg_776    |    8   |
|    p_read_4_reg_781    |    8   |
|    p_read_5_reg_787    |    8   |
|    p_read_6_reg_793    |    8   |
|     p_read_reg_761     |    8   |
|   rk_addr_41_reg_820   |    8   |
|   rk_addr_42_reg_805   |    8   |
|   rk_addr_43_reg_810   |    8   |
|     rk_addr_reg_815    |    8   |
|   rk_load_16_reg_840   |    8   |
|   rk_load_17_reg_825   |    8   |
|   rk_load_18_reg_830   |    8   |
|     rk_load_reg_835    |    8   |
| rk_offset_read_reg_755 |    7   |
|   x_assign_23_reg_875  |    8   |
|   x_assign_24_reg_881  |    8   |
|  xor_ln124_115_reg_887 |    8   |
|      z_17_reg_865      |    8   |
|      z_18_reg_870      |    8   |
+------------------------+--------+
|          Total         |   207  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_116 |  p5  |   2  |   8  |   16   ||    9    |
| grp_access_fu_116 |  p8  |   2  |   8  |   16   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_158 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   354  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   207  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   207  |   426  |
+-----------+--------+--------+--------+
