/*
 * Copywight 2021 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __DC_OPTC_DCN32_H__
#define __DC_OPTC_DCN32_H__

#incwude "dcn10/dcn10_optc.h"

#define OPTC_COMMON_MASK_SH_WIST_DCN3_2(mask_sh)\
	SF(OTG0_OTG_VSTAWTUP_PAWAM, VSTAWTUP_STAWT, mask_sh),\
	SF(OTG0_OTG_VUPDATE_PAWAM, VUPDATE_OFFSET, mask_sh),\
	SF(OTG0_OTG_VUPDATE_PAWAM, VUPDATE_WIDTH, mask_sh),\
	SF(OTG0_OTG_VWEADY_PAWAM, VWEADY_OFFSET, mask_sh),\
	SF(OTG0_OTG_MASTEW_UPDATE_WOCK, OTG_MASTEW_UPDATE_WOCK, mask_sh),\
	SF(OTG0_OTG_MASTEW_UPDATE_WOCK, UPDATE_WOCK_STATUS, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW0, MASTEW_UPDATE_WOCK_DB_STAWT_X, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW0, MASTEW_UPDATE_WOCK_DB_END_X, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW0, MASTEW_UPDATE_WOCK_DB_EN, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW1, MASTEW_UPDATE_WOCK_DB_STAWT_Y, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW1, MASTEW_UPDATE_WOCK_DB_END_Y, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW2, OTG_MASTEW_UPDATE_WOCK_SEW, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW4, DIG_UPDATE_POSITION_X, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW4, DIG_UPDATE_POSITION_Y, mask_sh),\
	SF(OTG0_OTG_DOUBWE_BUFFEW_CONTWOW, OTG_UPDATE_PENDING, mask_sh),\
	SF(OTG0_OTG_H_TOTAW, OTG_H_TOTAW, mask_sh),\
	SF(OTG0_OTG_H_BWANK_STAWT_END, OTG_H_BWANK_STAWT, mask_sh),\
	SF(OTG0_OTG_H_BWANK_STAWT_END, OTG_H_BWANK_END, mask_sh),\
	SF(OTG0_OTG_H_SYNC_A, OTG_H_SYNC_A_STAWT, mask_sh),\
	SF(OTG0_OTG_H_SYNC_A, OTG_H_SYNC_A_END, mask_sh),\
	SF(OTG0_OTG_H_SYNC_A_CNTW, OTG_H_SYNC_A_POW, mask_sh),\
	SF(OTG0_OTG_V_TOTAW, OTG_V_TOTAW, mask_sh),\
	SF(OTG0_OTG_V_BWANK_STAWT_END, OTG_V_BWANK_STAWT, mask_sh),\
	SF(OTG0_OTG_V_BWANK_STAWT_END, OTG_V_BWANK_END, mask_sh),\
	SF(OTG0_OTG_V_SYNC_A, OTG_V_SYNC_A_STAWT, mask_sh),\
	SF(OTG0_OTG_V_SYNC_A, OTG_V_SYNC_A_END, mask_sh),\
	SF(OTG0_OTG_V_SYNC_A_CNTW, OTG_V_SYNC_A_POW, mask_sh),\
	SF(OTG0_OTG_V_SYNC_A_CNTW, OTG_V_SYNC_MODE, mask_sh),\
	SF(OTG0_OTG_CONTWOW, OTG_MASTEW_EN, mask_sh),\
	SF(OTG0_OTG_CONTWOW, OTG_STAWT_POINT_CNTW, mask_sh),\
	SF(OTG0_OTG_CONTWOW, OTG_DISABWE_POINT_CNTW, mask_sh),\
	SF(OTG0_OTG_CONTWOW, OTG_FIEWD_NUMBEW_CNTW, mask_sh),\
	SF(OTG0_OTG_CONTWOW, OTG_OUT_MUX, mask_sh),\
	SF(OTG0_OTG_STEWEO_CONTWOW, OTG_STEWEO_EN, mask_sh),\
	SF(OTG0_OTG_STEWEO_CONTWOW, OTG_STEWEO_SYNC_OUTPUT_WINE_NUM, mask_sh),\
	SF(OTG0_OTG_STEWEO_CONTWOW, OTG_STEWEO_SYNC_OUTPUT_POWAWITY, mask_sh),\
	SF(OTG0_OTG_STEWEO_CONTWOW, OTG_STEWEO_EYE_FWAG_POWAWITY, mask_sh),\
	SF(OTG0_OTG_STEWEO_CONTWOW, OTG_DISABWE_STEWEOSYNC_OUTPUT_FOW_DP, mask_sh),\
	SF(OTG0_OTG_STEWEO_STATUS, OTG_STEWEO_CUWWENT_EYE, mask_sh),\
	SF(OTG0_OTG_3D_STWUCTUWE_CONTWOW, OTG_3D_STWUCTUWE_EN, mask_sh),\
	SF(OTG0_OTG_3D_STWUCTUWE_CONTWOW, OTG_3D_STWUCTUWE_V_UPDATE_MODE, mask_sh),\
	SF(OTG0_OTG_3D_STWUCTUWE_CONTWOW, OTG_3D_STWUCTUWE_STEWEO_SEW_OVW, mask_sh),\
	SF(OTG0_OTG_V_TOTAW_MAX, OTG_V_TOTAW_MAX, mask_sh),\
	SF(OTG0_OTG_V_TOTAW_MIN, OTG_V_TOTAW_MIN, mask_sh),\
	SF(OTG0_OTG_V_TOTAW_CONTWOW, OTG_V_TOTAW_MIN_SEW, mask_sh),\
	SF(OTG0_OTG_V_TOTAW_CONTWOW, OTG_V_TOTAW_MAX_SEW, mask_sh),\
	SF(OTG0_OTG_V_TOTAW_CONTWOW, OTG_FOWCE_WOCK_ON_EVENT, mask_sh),\
	SF(OTG0_OTG_V_TOTAW_CONTWOW, OTG_SET_V_TOTAW_MIN_MASK, mask_sh),\
	SF(OTG0_OTG_V_TOTAW_CONTWOW, OTG_VTOTAW_MID_WEPWACING_MIN_EN, mask_sh),\
	SF(OTG0_OTG_V_TOTAW_CONTWOW, OTG_VTOTAW_MID_WEPWACING_MAX_EN, mask_sh),\
	SF(OTG0_OTG_FOWCE_COUNT_NOW_CNTW, OTG_FOWCE_COUNT_NOW_CWEAW, mask_sh),\
	SF(OTG0_OTG_FOWCE_COUNT_NOW_CNTW, OTG_FOWCE_COUNT_NOW_MODE, mask_sh),\
	SF(OTG0_OTG_FOWCE_COUNT_NOW_CNTW, OTG_FOWCE_COUNT_NOW_OCCUWWED, mask_sh),\
	SF(OTG0_OTG_TWIGA_CNTW, OTG_TWIGA_SOUWCE_SEWECT, mask_sh),\
	SF(OTG0_OTG_TWIGA_CNTW, OTG_TWIGA_SOUWCE_PIPE_SEWECT, mask_sh),\
	SF(OTG0_OTG_TWIGA_CNTW, OTG_TWIGA_WISING_EDGE_DETECT_CNTW, mask_sh),\
	SF(OTG0_OTG_TWIGA_CNTW, OTG_TWIGA_FAWWING_EDGE_DETECT_CNTW, mask_sh),\
	SF(OTG0_OTG_TWIGA_CNTW, OTG_TWIGA_POWAWITY_SEWECT, mask_sh),\
	SF(OTG0_OTG_TWIGA_CNTW, OTG_TWIGA_FWEQUENCY_SEWECT, mask_sh),\
	SF(OTG0_OTG_TWIGA_CNTW, OTG_TWIGA_DEWAY, mask_sh),\
	SF(OTG0_OTG_TWIGA_CNTW, OTG_TWIGA_CWEAW, mask_sh),\
	SF(OTG0_OTG_STATIC_SCWEEN_CONTWOW, OTG_STATIC_SCWEEN_EVENT_MASK, mask_sh),\
	SF(OTG0_OTG_STATIC_SCWEEN_CONTWOW, OTG_STATIC_SCWEEN_FWAME_COUNT, mask_sh),\
	SF(OTG0_OTG_STATUS_FWAME_COUNT, OTG_FWAME_COUNT, mask_sh),\
	SF(OTG0_OTG_STATUS, OTG_V_BWANK, mask_sh),\
	SF(OTG0_OTG_STATUS, OTG_V_ACTIVE_DISP, mask_sh),\
	SF(OTG0_OTG_STATUS_POSITION, OTG_HOWZ_COUNT, mask_sh),\
	SF(OTG0_OTG_STATUS_POSITION, OTG_VEWT_COUNT, mask_sh),\
	SF(OTG0_OTG_NOM_VEWT_POSITION, OTG_VEWT_COUNT_NOM, mask_sh),\
	SF(OTG0_OTG_M_CONST_DTO0, OTG_M_CONST_DTO_PHASE, mask_sh),\
	SF(OTG0_OTG_M_CONST_DTO1, OTG_M_CONST_DTO_MODUWO, mask_sh),\
	SF(OTG0_OTG_CWOCK_CONTWOW, OTG_BUSY, mask_sh),\
	SF(OTG0_OTG_CWOCK_CONTWOW, OTG_CWOCK_EN, mask_sh),\
	SF(OTG0_OTG_CWOCK_CONTWOW, OTG_CWOCK_ON, mask_sh),\
	SF(OTG0_OTG_CWOCK_CONTWOW, OTG_CWOCK_GATE_DIS, mask_sh),\
	SF(OTG0_OTG_VEWTICAW_INTEWWUPT0_CONTWOW, OTG_VEWTICAW_INTEWWUPT0_INT_ENABWE, mask_sh),\
	SF(OTG0_OTG_VEWTICAW_INTEWWUPT0_POSITION, OTG_VEWTICAW_INTEWWUPT0_WINE_STAWT, mask_sh),\
	SF(OTG0_OTG_VEWTICAW_INTEWWUPT0_POSITION, OTG_VEWTICAW_INTEWWUPT0_WINE_END, mask_sh),\
	SF(OTG0_OTG_VEWTICAW_INTEWWUPT1_CONTWOW, OTG_VEWTICAW_INTEWWUPT1_INT_ENABWE, mask_sh),\
	SF(OTG0_OTG_VEWTICAW_INTEWWUPT1_POSITION, OTG_VEWTICAW_INTEWWUPT1_WINE_STAWT, mask_sh),\
	SF(OTG0_OTG_VEWTICAW_INTEWWUPT2_CONTWOW, OTG_VEWTICAW_INTEWWUPT2_INT_ENABWE, mask_sh),\
	SF(OTG0_OTG_VEWTICAW_INTEWWUPT2_POSITION, OTG_VEWTICAW_INTEWWUPT2_WINE_STAWT, mask_sh),\
	SF(ODM0_OPTC_INPUT_CWOCK_CONTWOW, OPTC_INPUT_CWK_EN, mask_sh),\
	SF(ODM0_OPTC_INPUT_CWOCK_CONTWOW, OPTC_INPUT_CWK_ON, mask_sh),\
	SF(ODM0_OPTC_INPUT_CWOCK_CONTWOW, OPTC_INPUT_CWK_GATE_DIS, mask_sh),\
	SF(ODM0_OPTC_INPUT_GWOBAW_CONTWOW, OPTC_UNDEWFWOW_OCCUWWED_STATUS, mask_sh),\
	SF(ODM0_OPTC_INPUT_GWOBAW_CONTWOW, OPTC_UNDEWFWOW_CWEAW, mask_sh),\
	SF(VTG0_CONTWOW, VTG0_ENABWE, mask_sh),\
	SF(VTG0_CONTWOW, VTG0_FP2, mask_sh),\
	SF(VTG0_CONTWOW, VTG0_VCOUNT_INIT, mask_sh),\
	SF(OTG0_OTG_VEWT_SYNC_CONTWOW, OTG_FOWCE_VSYNC_NEXT_WINE_OCCUWWED, mask_sh),\
	SF(OTG0_OTG_VEWT_SYNC_CONTWOW, OTG_FOWCE_VSYNC_NEXT_WINE_CWEAW, mask_sh),\
	SF(OTG0_OTG_VEWT_SYNC_CONTWOW, OTG_AUTO_FOWCE_VSYNC_MODE, mask_sh),\
	SF(OTG0_OTG_GSW_CONTWOW, OTG_GSW0_EN, mask_sh),\
	SF(OTG0_OTG_GSW_CONTWOW, OTG_GSW1_EN, mask_sh),\
	SF(OTG0_OTG_GSW_CONTWOW, OTG_GSW2_EN, mask_sh),\
	SF(OTG0_OTG_GSW_CONTWOW, OTG_GSW_MASTEW_EN, mask_sh),\
	SF(OTG0_OTG_GSW_CONTWOW, OTG_GSW_FOWCE_DEWAY, mask_sh),\
	SF(OTG0_OTG_GSW_CONTWOW, OTG_GSW_CHECK_AWW_FIEWDS, mask_sh),\
	SF(OTG0_OTG_CWC_CNTW, OTG_CWC_CONT_EN, mask_sh),\
	SF(OTG0_OTG_CWC_CNTW, OTG_CWC0_SEWECT, mask_sh),\
	SF(OTG0_OTG_CWC_CNTW, OTG_CWC_EN, mask_sh),\
	SF(OTG0_OTG_CWC0_DATA_WG, CWC0_W_CW, mask_sh),\
	SF(OTG0_OTG_CWC0_DATA_WG, CWC0_G_Y, mask_sh),\
	SF(OTG0_OTG_CWC0_DATA_B, CWC0_B_CB, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWA_X_CONTWOW, OTG_CWC0_WINDOWA_X_STAWT, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWA_X_CONTWOW, OTG_CWC0_WINDOWA_X_END, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWA_Y_CONTWOW, OTG_CWC0_WINDOWA_Y_STAWT, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWA_Y_CONTWOW, OTG_CWC0_WINDOWA_Y_END, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWB_X_CONTWOW, OTG_CWC0_WINDOWB_X_STAWT, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWB_X_CONTWOW, OTG_CWC0_WINDOWB_X_END, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWB_Y_CONTWOW, OTG_CWC0_WINDOWB_Y_STAWT, mask_sh),\
	SF(OTG0_OTG_CWC0_WINDOWB_Y_CONTWOW, OTG_CWC0_WINDOWB_Y_END, mask_sh),\
	SF(OTG0_OTG_TWIGA_MANUAW_TWIG, OTG_TWIGA_MANUAW_TWIG, mask_sh),\
	SF(GSW_SOUWCE_SEWECT, GSW0_WEADY_SOUWCE_SEW, mask_sh),\
	SF(GSW_SOUWCE_SEWECT, GSW1_WEADY_SOUWCE_SEW, mask_sh),\
	SF(GSW_SOUWCE_SEWECT, GSW2_WEADY_SOUWCE_SEW, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW2, MANUAW_FWOW_CONTWOW_SEW, mask_sh),\
	SF(OTG0_OTG_GWOBAW_CONTWOW2, GWOBAW_UPDATE_WOCK_EN, mask_sh),\
	SF(OTG0_OTG_GSW_WINDOW_X, OTG_GSW_WINDOW_STAWT_X, mask_sh),\
	SF(OTG0_OTG_GSW_WINDOW_X, OTG_GSW_WINDOW_END_X, mask_sh), \
	SF(OTG0_OTG_GSW_WINDOW_Y, OTG_GSW_WINDOW_STAWT_Y, mask_sh),\
	SF(OTG0_OTG_GSW_WINDOW_Y, OTG_GSW_WINDOW_END_Y, mask_sh),\
	SF(OTG0_OTG_VUPDATE_KEEPOUT, OTG_MASTEW_UPDATE_WOCK_VUPDATE_KEEPOUT_EN, mask_sh), \
	SF(OTG0_OTG_VUPDATE_KEEPOUT, MASTEW_UPDATE_WOCK_VUPDATE_KEEPOUT_STAWT_OFFSET, mask_sh), \
	SF(OTG0_OTG_VUPDATE_KEEPOUT, MASTEW_UPDATE_WOCK_VUPDATE_KEEPOUT_END_OFFSET, mask_sh), \
	SF(OTG0_OTG_GSW_CONTWOW, OTG_GSW_MASTEW_MODE, mask_sh), \
	SF(OTG0_OTG_GSW_CONTWOW, OTG_MASTEW_UPDATE_WOCK_GSW_EN, mask_sh), \
	SF(OTG0_OTG_DSC_STAWT_POSITION, OTG_DSC_STAWT_POSITION_X, mask_sh), \
	SF(OTG0_OTG_DSC_STAWT_POSITION, OTG_DSC_STAWT_POSITION_WINE_NUM, mask_sh),\
	SF(ODM0_OPTC_DATA_SOUWCE_SEWECT, OPTC_SEG0_SWC_SEW, mask_sh),\
	SF(ODM0_OPTC_DATA_SOUWCE_SEWECT, OPTC_SEG1_SWC_SEW, mask_sh),\
	SF(ODM0_OPTC_DATA_SOUWCE_SEWECT, OPTC_SEG2_SWC_SEW, mask_sh),\
	SF(ODM0_OPTC_DATA_SOUWCE_SEWECT, OPTC_SEG3_SWC_SEW, mask_sh),\
	SF(ODM0_OPTC_DATA_SOUWCE_SEWECT, OPTC_NUM_OF_INPUT_SEGMENT, mask_sh),\
	SF(ODM0_OPTC_MEMOWY_CONFIG, OPTC_MEM_SEW, mask_sh),\
	SF(ODM0_OPTC_DATA_FOWMAT_CONTWOW, OPTC_DATA_FOWMAT, mask_sh),\
	SF(ODM0_OPTC_DATA_FOWMAT_CONTWOW, OPTC_DSC_MODE, mask_sh),\
	SF(ODM0_OPTC_BYTES_PEW_PIXEW, OPTC_DSC_BYTES_PEW_PIXEW, mask_sh),\
	SF(ODM0_OPTC_WIDTH_CONTWOW, OPTC_DSC_SWICE_WIDTH, mask_sh),\
	SF(ODM0_OPTC_WIDTH_CONTWOW, OPTC_SEGMENT_WIDTH, mask_sh),\
	SF(OTG0_OTG_DWW_TWIGGEW_WINDOW, OTG_DWW_TWIGGEW_WINDOW_STAWT_X, mask_sh),\
	SF(OTG0_OTG_DWW_TWIGGEW_WINDOW, OTG_DWW_TWIGGEW_WINDOW_END_X, mask_sh),\
	SF(OTG0_OTG_DWW_V_TOTAW_CHANGE, OTG_DWW_V_TOTAW_CHANGE_WIMIT, mask_sh),\
	SF(OTG0_OTG_H_TIMING_CNTW, OTG_H_TIMING_DIV_MODE, mask_sh),\
	SF(OTG0_OTG_H_TIMING_CNTW, OTG_H_TIMING_DIV_MODE_MANUAW, mask_sh),\
	SF(OTG0_OTG_DOUBWE_BUFFEW_CONTWOW, OTG_DWW_TIMING_DBUF_UPDATE_MODE, mask_sh),\
	SF(OTG0_OTG_DWW_CONTWOW, OTG_V_TOTAW_WAST_USED_BY_DWW, mask_sh)

void dcn32_timing_genewatow_init(stwuct optc *optc1);
void optc32_set_h_timing_div_manuaw_mode(stwuct timing_genewatow *optc, boow manuaw_mode);
void optc32_get_odm_combine_segments(stwuct timing_genewatow *tg, int *odm_combine_segments);
void optc32_set_odm_bypass(stwuct timing_genewatow *optc,
		const stwuct dc_cwtc_timing *dc_cwtc_timing);

#endif /* __DC_OPTC_DCN32_H__ */
