
*** Running vivado
    with args -log design_1_axis_data_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_data_fifo_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.879 ; gain = 78.504 ; free physical = 8658 ; free virtual = 19691
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_1' [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/synth/design_1_axis_data_fifo_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' (33#1) [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_1' (34#1) [/alumnos/a903627/vivado/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/synth/design_1_axis_data_fifo_0_1.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1485.578 ; gain = 294.203 ; free physical = 8817 ; free virtual = 19855
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1485.578 ; gain = 294.203 ; free physical = 8827 ; free virtual = 19875
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1701.117 ; gain = 0.500 ; free physical = 8483 ; free virtual = 19521
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8605 ; free virtual = 19643
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8605 ; free virtual = 19643
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8607 ; free virtual = 19644
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8528 ; free virtual = 19566
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8478 ; free virtual = 19516
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8407 ; free virtual = 19449
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8405 ; free virtual = 19447
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8406 ; free virtual = 19444
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8408 ; free virtual = 19447
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8408 ; free virtual = 19447
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8408 ; free virtual = 19448
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8408 ; free virtual = 19448
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8408 ; free virtual = 19448
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8408 ; free virtual = 19448

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    12|
|2     |LUT1       |    35|
|3     |LUT2       |    18|
|4     |LUT3       |    20|
|5     |LUT4       |    36|
|6     |LUT5       |    19|
|7     |LUT6       |    59|
|8     |MUXCY      |    32|
|9     |MUXF7      |    27|
|10    |RAMB36E1   |     6|
|11    |RAMB36E1_1 |    24|
|12    |FDCE       |    17|
|13    |FDPE       |    21|
|14    |FDRE       |   139|
|15    |FDSE       |     5|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1701.117 ; gain = 509.742 ; free physical = 8408 ; free virtual = 19448
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1701.117 ; gain = 522.324 ; free physical = 8431 ; free virtual = 19475
