-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Sun Jul 21 14:39:34 2019
-- Host        : floran-HP-ZBook-Studio-G5 running 64-bit Ubuntu 19.04
-- Command     : write_vhdl -force -mode funcsim
--               /home/floran/Vivado/aivotta/aivotta.srcs/sources_1/bd/toplevel/ip/toplevel_tta_core_toplevel_0_0/toplevel_tta_core_toplevel_0_0_sim_netlist.vhdl
-- Design      : toplevel_tta_core_toplevel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_add_eq_gt_gtu_sub_arith is
  port (
    data0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t1reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t1reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[30]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o1reg_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \t1reg_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_add_eq_gt_gtu_sub_arith : entity is "add_eq_gt_gtu_sub_arith";
end toplevel_tta_core_toplevel_0_0_add_eq_gt_gtu_sub_arith;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_add_eq_gt_gtu_sub_arith is
  signal \R0_carry__0_n_0\ : STD_LOGIC;
  signal \R0_carry__0_n_1\ : STD_LOGIC;
  signal \R0_carry__0_n_2\ : STD_LOGIC;
  signal \R0_carry__0_n_3\ : STD_LOGIC;
  signal \R0_carry__1_n_2\ : STD_LOGIC;
  signal \R0_carry__1_n_3\ : STD_LOGIC;
  signal R0_carry_n_0 : STD_LOGIC;
  signal R0_carry_n_1 : STD_LOGIC;
  signal R0_carry_n_2 : STD_LOGIC;
  signal R0_carry_n_3 : STD_LOGIC;
  signal \gtOp_carry__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_n_1\ : STD_LOGIC;
  signal \gtOp_carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_carry__1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_n_1\ : STD_LOGIC;
  signal \gtOp_carry__1_n_2\ : STD_LOGIC;
  signal \gtOp_carry__1_n_3\ : STD_LOGIC;
  signal \gtOp_carry__2_n_1\ : STD_LOGIC;
  signal \gtOp_carry__2_n_2\ : STD_LOGIC;
  signal \gtOp_carry__2_n_3\ : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp_carry__4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_n_1\ : STD_LOGIC;
  signal \minusOp_carry__4_n_2\ : STD_LOGIC;
  signal \minusOp_carry__4_n_3\ : STD_LOGIC;
  signal \minusOp_carry__5_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_n_1\ : STD_LOGIC;
  signal \minusOp_carry__5_n_2\ : STD_LOGIC;
  signal \minusOp_carry__5_n_3\ : STD_LOGIC;
  signal \minusOp_carry__6_n_1\ : STD_LOGIC;
  signal \minusOp_carry__6_n_2\ : STD_LOGIC;
  signal \minusOp_carry__6_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_1\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal NLW_R0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_R0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
R0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => R0_carry_n_0,
      CO(2) => R0_carry_n_1,
      CO(1) => R0_carry_n_2,
      CO(0) => R0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_R0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \o1reg_reg[9]\(3 downto 0)
    );
\R0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => R0_carry_n_0,
      CO(3) => \R0_carry__0_n_0\,
      CO(2) => \R0_carry__0_n_1\,
      CO(1) => \R0_carry__0_n_2\,
      CO(0) => \R0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \o1reg_reg[21]\(3 downto 0)
    );
\R0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \R0_carry__0_n_0\,
      CO(3) => \NLW_R0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \R0_carry__1_n_2\,
      CO(0) => \R0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \t1reg_reg[31]_0\(2 downto 0)
    );
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \t1reg_reg[7]_0\(3 downto 0)
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3) => \gtOp_carry__0_n_0\,
      CO(2) => \gtOp_carry__0_n_1\,
      CO(1) => \gtOp_carry__0_n_2\,
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o1reg_reg[15]_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \t1reg_reg[15]_0\(3 downto 0)
    );
\gtOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_carry__0_n_0\,
      CO(3) => \gtOp_carry__1_n_0\,
      CO(2) => \gtOp_carry__1_n_1\,
      CO(1) => \gtOp_carry__1_n_2\,
      CO(0) => \gtOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o1reg_reg[23]_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \t1reg_reg[23]_0\(3 downto 0)
    );
\gtOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_carry__1_n_0\,
      CO(3) => \t1reg_reg[0]\(0),
      CO(2) => \gtOp_carry__2_n_1\,
      CO(1) => \gtOp_carry__2_n_2\,
      CO(0) => \gtOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o1reg_reg[30]\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \t1reg_reg[31]_1\(3 downto 0)
    );
\gtOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gtOp_inferred__0/i__carry_n_0\,
      CO(2) => \gtOp_inferred__0/i__carry_n_1\,
      CO(1) => \gtOp_inferred__0/i__carry_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o1reg_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \t1reg_reg[7]_1\(3 downto 0)
    );
\gtOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_inferred__0/i__carry_n_0\,
      CO(3) => \gtOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \gtOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \gtOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o1reg_reg[15]_1\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \t1reg_reg[15]_1\(3 downto 0)
    );
\gtOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \gtOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \gtOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \gtOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o1reg_reg[23]_1\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \t1reg_reg[23]_1\(3 downto 0)
    );
\gtOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \t1reg_reg[0]_0\(0),
      CO(2) => \gtOp_inferred__0/i__carry__2_n_1\,
      CO(1) => \gtOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \gtOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o1reg_reg[30]_0\(3 downto 0),
      O(3 downto 0) => \NLW_gtOp_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \t1reg_reg[31]_2\(3 downto 0)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => data1(3 downto 0),
      S(3 downto 0) => \t1reg_reg[3]\(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => data1(7 downto 4),
      S(3 downto 0) => \t1reg_reg[7]\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \minusOp_carry__1_n_0\,
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => data1(11 downto 8),
      S(3 downto 0) => \t1reg_reg[11]\(3 downto 0)
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__1_n_0\,
      CO(3) => \minusOp_carry__2_n_0\,
      CO(2) => \minusOp_carry__2_n_1\,
      CO(1) => \minusOp_carry__2_n_2\,
      CO(0) => \minusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => data1(15 downto 12),
      S(3 downto 0) => \t1reg_reg[15]\(3 downto 0)
    );
\minusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__2_n_0\,
      CO(3) => \minusOp_carry__3_n_0\,
      CO(2) => \minusOp_carry__3_n_1\,
      CO(1) => \minusOp_carry__3_n_2\,
      CO(0) => \minusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => data1(19 downto 16),
      S(3 downto 0) => \t1reg_reg[19]\(3 downto 0)
    );
\minusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__3_n_0\,
      CO(3) => \minusOp_carry__4_n_0\,
      CO(2) => \minusOp_carry__4_n_1\,
      CO(1) => \minusOp_carry__4_n_2\,
      CO(0) => \minusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => data1(23 downto 20),
      S(3 downto 0) => \t1reg_reg[23]\(3 downto 0)
    );
\minusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__4_n_0\,
      CO(3) => \minusOp_carry__5_n_0\,
      CO(2) => \minusOp_carry__5_n_1\,
      CO(1) => \minusOp_carry__5_n_2\,
      CO(0) => \minusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => data1(27 downto 24),
      S(3 downto 0) => \t1reg_reg[27]\(3 downto 0)
    );
\minusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__5_n_0\,
      CO(3) => \NLW_minusOp_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__6_n_1\,
      CO(1) => \minusOp_carry__6_n_2\,
      CO(0) => \minusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3 downto 0) => data1(31 downto 28),
      S(3 downto 0) => \o1reg_reg[31]\(3 downto 0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => data0(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => data0(7 downto 4),
      S(3 downto 0) => \o1reg_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => data0(11 downto 8),
      S(3 downto 0) => \o1reg_reg[11]\(3 downto 0)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => data0(15 downto 12),
      S(3 downto 0) => \o1reg_reg[15]\(3 downto 0)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => data0(19 downto 16),
      S(3 downto 0) => \o1reg_reg[19]\(3 downto 0)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => data0(23 downto 20),
      S(3 downto 0) => \o1reg_reg[23]\(3 downto 0)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => data0(27 downto 24),
      S(3 downto 0) => \o1reg_reg[27]\(3 downto 0)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__6_n_1\,
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3 downto 0) => data0(31 downto 28),
      S(3 downto 0) => \t1reg_reg[31]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_almaif_axi_expander__parameterized0\ is
  port (
    \fifo_data_r_reg[2][0]_0\ : out STD_LOGIC;
    \fifo_data_r_reg[1][0]_0\ : out STD_LOGIC;
    \fifo_data_r_reg[1][0]_1\ : out STD_LOGIC;
    \fifo_data_r_reg[0]_3\ : out STD_LOGIC;
    \fifo_data_r_reg[0][0]_0\ : out STD_LOGIC;
    \fifo_iter_r_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_iter_r_reg[1]_1\ : out STD_LOGIC;
    \fifo_data_r_reg[1][0]_2\ : out STD_LOGIC;
    \fifo_data_r_reg[2][0]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \aaddr_r_reg[0]_0\ : in STD_LOGIC;
    \aaddr_r_reg[0]_1\ : in STD_LOGIC;
    \fifo_iter_r_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[16]\ : in STD_LOGIC;
    b_rdata_valid_r_reg : in STD_LOGIC;
    \aaddr_r_reg[16]_0\ : in STD_LOGIC;
    rready_r_reg : in STD_LOGIC;
    b_live_read_r : in STD_LOGIC;
    b_rdata_valid_r_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_almaif_axi_expander__parameterized0\ : entity is "almaif_axi_expander";
end \toplevel_tta_core_toplevel_0_0_almaif_axi_expander__parameterized0\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_almaif_axi_expander__parameterized0\ is
  signal \^fifo_data_r_reg[1][0]_1\ : STD_LOGIC;
  signal \fifo_iter_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \^fifo_iter_r_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fifo_iter_r_reg[1]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_data_r[1][0]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \fifo_iter_r[1]_i_1\ : label is "soft_lutpair178";
begin
  \fifo_data_r_reg[1][0]_1\ <= \^fifo_data_r_reg[1][0]_1\;
  \fifo_iter_r_reg[1]_0\(1 downto 0) <= \^fifo_iter_r_reg[1]_0\(1 downto 0);
  \fifo_iter_r_reg[1]_1\ <= \^fifo_iter_r_reg[1]_1\;
\fifo_data_r[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBFF00080800"
    )
        port map (
      I0 => Q(0),
      I1 => \aaddr_r_reg[16]\,
      I2 => \^fifo_iter_r_reg[1]_0\(1),
      I3 => \^fifo_iter_r_reg[1]_1\,
      I4 => \^fifo_iter_r_reg[1]_0\(0),
      I5 => \^fifo_data_r_reg[1][0]_1\,
      O => \fifo_data_r_reg[0][0]_0\
    );
\fifo_data_r[1][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"200A"
    )
        port map (
      I0 => \aaddr_r_reg[16]\,
      I1 => \^fifo_iter_r_reg[1]_0\(1),
      I2 => \^fifo_iter_r_reg[1]_1\,
      I3 => \^fifo_iter_r_reg[1]_0\(0),
      O => \fifo_data_r_reg[1][0]_2\
    );
\fifo_data_r[2][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8400"
    )
        port map (
      I0 => \^fifo_iter_r_reg[1]_0\(0),
      I1 => \^fifo_iter_r_reg[1]_0\(1),
      I2 => b_rdata_valid_r_reg,
      I3 => \aaddr_r_reg[16]\,
      O => \fifo_data_r_reg[2][0]_1\
    );
\fifo_data_r_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fifo_iter_r_reg[1]_2\,
      Q => \fifo_data_r_reg[0]_3\,
      R => SR(0)
    );
\fifo_data_r_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \aaddr_r_reg[0]_1\,
      Q => \^fifo_data_r_reg[1][0]_1\,
      R => SR(0)
    );
\fifo_data_r_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \aaddr_r_reg[0]_0\,
      Q => \fifo_data_r_reg[1][0]_0\,
      R => SR(0)
    );
\fifo_data_r_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \aaddr_r_reg[0]\,
      Q => \fifo_data_r_reg[2][0]_0\,
      R => SR(0)
    );
\fifo_iter_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^fifo_iter_r_reg[1]_0\(0),
      I1 => \^fifo_iter_r_reg[1]_1\,
      I2 => \aaddr_r_reg[16]\,
      I3 => \^fifo_iter_r_reg[1]_0\(1),
      O => \fifo_iter_r[1]_i_1_n_0\
    );
\fifo_iter_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFF1FFF1FFFFFF"
    )
        port map (
      I0 => \^fifo_iter_r_reg[1]_0\(0),
      I1 => \^fifo_iter_r_reg[1]_0\(1),
      I2 => \aaddr_r_reg[16]_0\,
      I3 => rready_r_reg,
      I4 => b_live_read_r,
      I5 => b_rdata_valid_r_reg_0,
      O => \^fifo_iter_r_reg[1]_1\
    );
\fifo_iter_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \^fifo_iter_r_reg[1]_0\(0),
      R => SR(0)
    );
\fifo_iter_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fifo_iter_r[1]_i_1_n_0\,
      Q => \^fifo_iter_r_reg[1]_0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_control_register is
  port (
    \dout_if_reg_reg[0]\ : out STD_LOGIC;
    \lockrq_bppc_reg[0]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \lockrq_bppc_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \lockrq_bppc_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_if_reg_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aaddr_r_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \aaddr_r_reg[1]\ : in STD_LOGIC;
    \pc_next_r_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[2]_0\ : in STD_LOGIC;
    \aaddr_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adata_r_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_control_register : entity is "control_register";
end toplevel_tta_core_toplevel_0_0_control_register;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_control_register is
  signal bp4_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^lockrq_bppc_reg[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  \lockrq_bppc_reg[0]\(11 downto 0) <= \^lockrq_bppc_reg[0]\(11 downto 0);
\dout_if_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001DFFFFFFFFFF"
    )
        port map (
      I0 => bp4_1(0),
      I1 => \aaddr_r_reg[7]\(0),
      I2 => Q(0),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[0]_0\,
      I5 => \aaddr_r_reg[1]\,
      O => \dout_if_reg_reg[0]\
    );
\dout_if_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001DFF0000"
    )
        port map (
      I0 => bp4_1(2),
      I1 => \aaddr_r_reg[7]\(0),
      I2 => Q(1),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \aaddr_r_reg[7]\(1),
      I5 => \dout_reg[2]_0\,
      O => \dout_if_reg_reg[2]\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(0),
      Q => bp4_1(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(10),
      Q => \^lockrq_bppc_reg[0]\(8)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(11),
      Q => \^lockrq_bppc_reg[0]\(9)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(12),
      Q => \^lockrq_bppc_reg[0]\(10)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(13),
      Q => \^lockrq_bppc_reg[0]\(11)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(1),
      Q => \^lockrq_bppc_reg[0]\(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(2),
      Q => bp4_1(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(3),
      Q => \^lockrq_bppc_reg[0]\(1)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(4),
      Q => \^lockrq_bppc_reg[0]\(2)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(5),
      Q => \^lockrq_bppc_reg[0]\(3)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(6),
      Q => \^lockrq_bppc_reg[0]\(4)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(7),
      Q => \^lockrq_bppc_reg[0]\(5)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(8),
      Q => \^lockrq_bppc_reg[0]\(6)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[0]\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(9),
      Q => \^lockrq_bppc_reg[0]\(7)
    );
\lockrq_bppc2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^lockrq_bppc_reg[0]\(11),
      I1 => \pc_next_r_reg[13]\(13),
      I2 => \^lockrq_bppc_reg[0]\(10),
      I3 => \pc_next_r_reg[13]\(12),
      O => \lockrq_bppc_reg[0]_1\(0)
    );
lockrq_bppc2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^lockrq_bppc_reg[0]\(9),
      I1 => \pc_next_r_reg[13]\(11),
      I2 => \pc_next_r_reg[13]\(10),
      I3 => \^lockrq_bppc_reg[0]\(8),
      I4 => \pc_next_r_reg[13]\(9),
      I5 => \^lockrq_bppc_reg[0]\(7),
      O => \lockrq_bppc_reg[0]_0\(3)
    );
lockrq_bppc2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^lockrq_bppc_reg[0]\(6),
      I1 => \pc_next_r_reg[13]\(8),
      I2 => \pc_next_r_reg[13]\(6),
      I3 => \^lockrq_bppc_reg[0]\(4),
      I4 => \pc_next_r_reg[13]\(7),
      I5 => \^lockrq_bppc_reg[0]\(5),
      O => \lockrq_bppc_reg[0]_0\(2)
    );
lockrq_bppc2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^lockrq_bppc_reg[0]\(3),
      I1 => \pc_next_r_reg[13]\(5),
      I2 => \pc_next_r_reg[13]\(3),
      I3 => \^lockrq_bppc_reg[0]\(1),
      I4 => \pc_next_r_reg[13]\(4),
      I5 => \^lockrq_bppc_reg[0]\(2),
      O => \lockrq_bppc_reg[0]_0\(1)
    );
lockrq_bppc2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bp4_1(2),
      I1 => \pc_next_r_reg[13]\(2),
      I2 => \pc_next_r_reg[13]\(0),
      I3 => bp4_1(0),
      I4 => \pc_next_r_reg[13]\(1),
      I5 => \^lockrq_bppc_reg[0]\(0),
      O => \lockrq_bppc_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_control_register_0 is
  port (
    \dout_if_reg_reg[1]\ : out STD_LOGIC;
    \dout_if_reg_reg[4]\ : out STD_LOGIC;
    \lockrq_bppc_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_if_reg_reg[13]\ : out STD_LOGIC;
    \lockrq_bppc_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \lockrq_bppc_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_if_reg_reg[9]\ : out STD_LOGIC;
    \dout_if_reg_reg[6]\ : out STD_LOGIC;
    \dout_if_reg_reg[5]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \aaddr_r_reg[1]\ : in STD_LOGIC;
    \dout_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[1]_1\ : in STD_LOGIC;
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    \dout_reg[13]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC;
    \dout_reg[13]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_next_r_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[6]_0\ : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    \dout_reg[1]_2\ : in STD_LOGIC;
    \aaddr_r_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adata_r_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_control_register_0 : entity is "control_register";
end toplevel_tta_core_toplevel_0_0_control_register_0;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_control_register_0 is
  signal bp4_1 : STD_LOGIC_VECTOR ( 27 downto 15 );
  signal \dout_if_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^lockrq_bppc_reg[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \lockrq_bppc_reg[1]\(7 downto 0) <= \^lockrq_bppc_reg[1]\(7 downto 0);
\dout_if_reg[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0A0A0C0C0"
    )
        port map (
      I0 => bp4_1(27),
      I1 => \dout_reg[13]_0\(5),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[13]_1\(0),
      I4 => Q(0),
      I5 => Q(1),
      O => \dout_if_reg_reg[13]\
    );
\dout_if_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4044FFFF"
    )
        port map (
      I0 => \dout_if_reg[1]_i_3_n_0\,
      I1 => Q(2),
      I2 => \aaddr_r_reg[1]\,
      I3 => \dout_reg[1]_0\(0),
      I4 => \aaddr_r_reg[1]_0\,
      I5 => \dout_reg[1]_1\,
      O => \dout_if_reg_reg[1]\
    );
\dout_if_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => bp4_1(15),
      I1 => Q(0),
      I2 => \dout_reg[13]_0\(0),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[1]_2\,
      O => \dout_if_reg[1]_i_3_n_0\
    );
\dout_if_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000757F"
    )
        port map (
      I0 => \aaddr_r_reg[2]_rep\,
      I1 => bp4_1(18),
      I2 => Q(0),
      I3 => \dout_reg[13]_0\(1),
      I4 => \dout_reg[4]_0\,
      O => \dout_if_reg_reg[4]\
    );
\dout_if_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => bp4_1(19),
      I1 => Q(0),
      I2 => \dout_reg[13]_0\(2),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[5]_0\,
      O => \dout_if_reg_reg[5]\
    );
\dout_if_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => bp4_1(20),
      I1 => Q(0),
      I2 => \dout_reg[13]_0\(3),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[6]_0\,
      O => \dout_if_reg_reg[6]\
    );
\dout_if_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => bp4_1(23),
      I1 => Q(0),
      I2 => \dout_reg[13]_0\(4),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[9]_0\,
      O => \dout_if_reg_reg[9]\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(0),
      Q => \^lockrq_bppc_reg[1]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(10),
      Q => \^lockrq_bppc_reg[1]\(5)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(11),
      Q => \^lockrq_bppc_reg[1]\(6)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(12),
      Q => \^lockrq_bppc_reg[1]\(7)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(13),
      Q => bp4_1(27)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(1),
      Q => bp4_1(15)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(2),
      Q => \^lockrq_bppc_reg[1]\(1)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(3),
      Q => \^lockrq_bppc_reg[1]\(2)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(4),
      Q => bp4_1(18)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(5),
      Q => bp4_1(19)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(6),
      Q => bp4_1(20)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(7),
      Q => \^lockrq_bppc_reg[1]\(3)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(8),
      Q => \^lockrq_bppc_reg[1]\(4)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[1]_1\(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(9),
      Q => bp4_1(23)
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bp4_1(27),
      I1 => \pc_next_r_reg[13]\(13),
      I2 => \^lockrq_bppc_reg[1]\(7),
      I3 => \pc_next_r_reg[13]\(12),
      O => \lockrq_bppc_reg[1]_1\(0)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^lockrq_bppc_reg[1]\(6),
      I1 => \pc_next_r_reg[13]\(11),
      I2 => \pc_next_r_reg[13]\(9),
      I3 => bp4_1(23),
      I4 => \pc_next_r_reg[13]\(10),
      I5 => \^lockrq_bppc_reg[1]\(5),
      O => \lockrq_bppc_reg[1]_0\(3)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^lockrq_bppc_reg[1]\(4),
      I1 => \pc_next_r_reg[13]\(8),
      I2 => \pc_next_r_reg[13]\(6),
      I3 => bp4_1(20),
      I4 => \pc_next_r_reg[13]\(7),
      I5 => \^lockrq_bppc_reg[1]\(3),
      O => \lockrq_bppc_reg[1]_0\(2)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => bp4_1(19),
      I1 => \pc_next_r_reg[13]\(5),
      I2 => \pc_next_r_reg[13]\(3),
      I3 => \^lockrq_bppc_reg[1]\(2),
      I4 => \pc_next_r_reg[13]\(4),
      I5 => bp4_1(18),
      O => \lockrq_bppc_reg[1]_0\(1)
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^lockrq_bppc_reg[1]\(1),
      I1 => \pc_next_r_reg[13]\(2),
      I2 => \pc_next_r_reg[13]\(0),
      I3 => \^lockrq_bppc_reg[1]\(0),
      I4 => \pc_next_r_reg[13]\(1),
      I5 => bp4_1(15),
      O => \lockrq_bppc_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_control_register_1 is
  port (
    \dout_if_reg_reg[12]\ : out STD_LOGIC;
    \pc_update_generate_0.pc_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_if_reg_reg[4]\ : out STD_LOGIC;
    \dout_if_reg_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    bp4_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adata_r_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_control_register_1 : entity is "control_register";
end toplevel_tta_core_toplevel_0_0_control_register_1;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_control_register_1 is
  signal \^pc_update_generate_0.pc_reg_reg[13]\ : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0) <= \^pc_update_generate_0.pc_reg_reg[13]\(13 downto 0);
\dout_if_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFD0F0F0DFDFFFF"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_reg_reg[13]\(12),
      I1 => Q(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => bp4_1(1),
      I4 => Q(0),
      I5 => bp4_1(0),
      O => \dout_if_reg_reg[12]\
    );
\dout_if_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_reg_reg[13]\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \dout_reg[4]_0\(0),
      I4 => \dout_reg[4]_1\(0),
      I5 => \aaddr_r_reg[2]_rep\,
      O => \dout_if_reg_reg[2]\
    );
\dout_if_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0C0002020C00"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_reg_reg[13]\(4),
      I1 => Q(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[4]_0\(1),
      I4 => Q(0),
      I5 => \dout_reg[4]_1\(1),
      O => \dout_if_reg_reg[4]\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(0),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(10),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(11),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(12),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(13),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(13)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(1),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(2),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(3),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(4),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(5),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(6),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(7),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(8),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \adata_r_reg[13]\(9),
      Q => \^pc_update_generate_0.pc_reg_reg[13]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_control_register__parameterized0\ is
  port (
    \dout_reg[0]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_if_reg_reg[25]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lockrq_bpcc_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lockrq_bpcc_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \stepn_target_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_if_reg_reg[10]\ : out STD_LOGIC;
    \dout_if_reg_reg[9]\ : out STD_LOGIC;
    \dout_if_reg_reg[8]\ : out STD_LOGIC;
    \dout_if_reg_reg[6]\ : out STD_LOGIC;
    \dout_if_reg_reg[5]\ : out STD_LOGIC;
    \dout_if_reg_reg[0]\ : out STD_LOGIC;
    \stepn_target_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rstx : in STD_LOGIC;
    \dout_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \aaddr_r_reg[1]\ : in STD_LOGIC;
    \dout_reg[25]_0\ : in STD_LOGIC;
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    \dout_reg[25]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    core_db_cyclecnt_wire : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \dout_reg[10]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[10]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tta_reset_regval : in STD_LOGIC;
    \aaddr_r_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adata_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_control_register__parameterized0\ : entity is "control_register";
end \toplevel_tta_core_toplevel_0_0_control_register__parameterized0\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_control_register__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dout_reg[0]_0\ : STD_LOGIC;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
\dout_if_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dout_reg[10]_0\(0),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \dout_reg[10]_1\(0),
      I4 => \aaddr_r_reg[7]\(0),
      I5 => tta_reset_regval,
      O => \dout_if_reg_reg[0]\
    );
\dout_if_reg[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(10),
      I1 => \dout_reg[10]_0\(5),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_1\(5),
      O => \dout_if_reg_reg[10]\
    );
\dout_if_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800CCC0C0C0"
    )
        port map (
      I0 => \^q\(25),
      I1 => \aaddr_r_reg[1]\,
      I2 => \dout_reg[25]_0\,
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[25]_1\(0),
      I5 => \aaddr_r_reg[7]\(2),
      O => \dout_if_reg_reg[25]\
    );
\dout_if_reg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(5),
      I1 => \dout_reg[10]_0\(1),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_1\(1),
      O => \dout_if_reg_reg[5]\
    );
\dout_if_reg[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(6),
      I1 => \dout_reg[10]_0\(2),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_1\(2),
      O => \dout_if_reg_reg[6]\
    );
\dout_if_reg[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \dout_reg[10]_0\(3),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_1\(3),
      O => \dout_if_reg_reg[8]\
    );
\dout_if_reg[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(9),
      I1 => \dout_reg[10]_0\(4),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_1\(4),
      O => \dout_if_reg_reg[9]\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(0),
      Q => \^q\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(10),
      Q => \^q\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(11),
      Q => \^q\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(12),
      Q => \^q\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(13),
      Q => \^q\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(14),
      Q => \^q\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(15),
      Q => \^q\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(16),
      Q => \^q\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(17),
      Q => \^q\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(18),
      Q => \^q\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(19),
      Q => \^q\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(1),
      Q => \^q\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(20),
      Q => \^q\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(21),
      Q => \^q\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(22),
      Q => \^q\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(23),
      Q => \^q\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(24),
      Q => \^q\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(25),
      Q => \^q\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(26),
      Q => \^q\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(27),
      Q => \^q\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(28),
      Q => \^q\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(29),
      Q => \^q\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(2),
      Q => \^q\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(30),
      Q => \^q\(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(31),
      Q => \^q\(31)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(3),
      Q => \^q\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(4),
      Q => \^q\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(5),
      Q => \^q\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(6),
      Q => \^q\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(7),
      Q => \^q\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(8),
      Q => \^q\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => \^dout_reg[0]_0\,
      D => \adata_r_reg[31]\(9),
      Q => \^q\(9)
    );
\lockrq_bpcc0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(23),
      I1 => plusOp(22),
      I2 => plusOp(20),
      I3 => \^q\(21),
      I4 => plusOp(21),
      I5 => \^q\(22),
      O => lockrq_bpcc_reg(3)
    );
\lockrq_bpcc0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(20),
      I1 => plusOp(19),
      I2 => plusOp(17),
      I3 => \^q\(18),
      I4 => plusOp(18),
      I5 => \^q\(19),
      O => lockrq_bpcc_reg(2)
    );
\lockrq_bpcc0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(17),
      I1 => plusOp(16),
      I2 => plusOp(14),
      I3 => \^q\(15),
      I4 => plusOp(15),
      I5 => \^q\(16),
      O => lockrq_bpcc_reg(1)
    );
\lockrq_bpcc0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(14),
      I1 => plusOp(13),
      I2 => plusOp(11),
      I3 => \^q\(12),
      I4 => plusOp(12),
      I5 => \^q\(13),
      O => lockrq_bpcc_reg(0)
    );
\lockrq_bpcc0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(31),
      I1 => plusOp(30),
      I2 => \^q\(30),
      I3 => plusOp(29),
      O => lockrq_bpcc_reg_0(2)
    );
\lockrq_bpcc0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(29),
      I1 => plusOp(28),
      I2 => plusOp(27),
      I3 => \^q\(28),
      I4 => plusOp(26),
      I5 => \^q\(27),
      O => lockrq_bpcc_reg_0(1)
    );
\lockrq_bpcc0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(26),
      I1 => plusOp(25),
      I2 => plusOp(24),
      I3 => \^q\(25),
      I4 => plusOp(23),
      I5 => \^q\(24),
      O => lockrq_bpcc_reg_0(0)
    );
lockrq_bpcc0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(11),
      I1 => plusOp(10),
      I2 => plusOp(9),
      I3 => \^q\(10),
      I4 => plusOp(8),
      I5 => \^q\(9),
      O => S(3)
    );
lockrq_bpcc0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => plusOp(7),
      I2 => plusOp(5),
      I3 => \^q\(6),
      I4 => plusOp(6),
      I5 => \^q\(7),
      O => S(2)
    );
lockrq_bpcc0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => plusOp(4),
      I2 => plusOp(2),
      I3 => \^q\(3),
      I4 => plusOp(3),
      I5 => \^q\(4),
      O => S(1)
    );
lockrq_bpcc0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \^q\(0),
      I1 => core_db_cyclecnt_wire(0),
      I2 => plusOp(1),
      I3 => \^q\(2),
      I4 => plusOp(0),
      I5 => \^q\(1),
      O => S(0)
    );
\minusOp__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(6),
      I1 => \dout_reg[29]_0\(6),
      O => \stepn_target_reg[7]\(3)
    );
\minusOp__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \dout_reg[29]_0\(5),
      O => \stepn_target_reg[7]\(2)
    );
\minusOp__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \dout_reg[29]_0\(4),
      O => \stepn_target_reg[7]\(1)
    );
\minusOp__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dout_reg[29]_0\(3),
      O => \stepn_target_reg[7]\(0)
    );
\minusOp__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \dout_reg[29]_0\(10),
      O => \stepn_target_reg[11]\(3)
    );
\minusOp__0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \dout_reg[29]_0\(9),
      O => \stepn_target_reg[11]\(2)
    );
\minusOp__0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(8),
      I1 => \dout_reg[29]_0\(8),
      O => \stepn_target_reg[11]\(1)
    );
\minusOp__0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \dout_reg[29]_0\(7),
      O => \stepn_target_reg[11]\(0)
    );
\minusOp__0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(14),
      I1 => \dout_reg[29]_0\(14),
      O => \stepn_target_reg[15]\(3)
    );
\minusOp__0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \dout_reg[29]_0\(13),
      O => \stepn_target_reg[15]\(2)
    );
\minusOp__0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(12),
      I1 => \dout_reg[29]_0\(12),
      O => \stepn_target_reg[15]\(1)
    );
\minusOp__0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[29]_0\(11),
      O => \stepn_target_reg[15]\(0)
    );
\minusOp__0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(18),
      I1 => \dout_reg[29]_0\(18),
      O => \stepn_target_reg[19]\(3)
    );
\minusOp__0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(17),
      I1 => \dout_reg[29]_0\(17),
      O => \stepn_target_reg[19]\(2)
    );
\minusOp__0_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(16),
      I1 => \dout_reg[29]_0\(16),
      O => \stepn_target_reg[19]\(1)
    );
\minusOp__0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(15),
      I1 => \dout_reg[29]_0\(15),
      O => \stepn_target_reg[19]\(0)
    );
\minusOp__0_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(22),
      I1 => \dout_reg[29]_0\(22),
      O => \stepn_target_reg[23]\(3)
    );
\minusOp__0_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(21),
      I1 => \dout_reg[29]_0\(21),
      O => \stepn_target_reg[23]\(2)
    );
\minusOp__0_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(20),
      I1 => \dout_reg[29]_0\(20),
      O => \stepn_target_reg[23]\(1)
    );
\minusOp__0_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(19),
      I1 => \dout_reg[29]_0\(19),
      O => \stepn_target_reg[23]\(0)
    );
\minusOp__0_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(26),
      I1 => \dout_reg[29]_0\(26),
      O => \stepn_target_reg[27]\(3)
    );
\minusOp__0_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(25),
      I1 => \dout_reg[29]_0\(25),
      O => \stepn_target_reg[27]\(2)
    );
\minusOp__0_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(24),
      I1 => \dout_reg[29]_0\(24),
      O => \stepn_target_reg[27]\(1)
    );
\minusOp__0_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(23),
      I1 => \dout_reg[29]_0\(23),
      O => \stepn_target_reg[27]\(0)
    );
\minusOp__0_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(29),
      I1 => \dout_reg[29]_0\(29),
      O => \stepn_target_reg[31]\(2)
    );
\minusOp__0_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(28),
      I1 => \dout_reg[29]_0\(28),
      O => \stepn_target_reg[31]\(1)
    );
\minusOp__0_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(27),
      I1 => \dout_reg[29]_0\(27),
      O => \stepn_target_reg[31]\(0)
    );
\minusOp__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \dout_reg[29]_0\(2),
      O => DI(2)
    );
\minusOp__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dout_reg[29]_0\(0),
      O => DI(1)
    );
\minusOp__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dout_reg[29]_0\(0),
      O => DI(0)
    );
\minusOp__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^q\(2),
      I1 => \dout_reg[29]_0\(2),
      I2 => \dout_reg[29]_0\(1),
      I3 => \^q\(1),
      O => \stepn_target_reg[3]\(0)
    );
s_axi_awready_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstx,
      O => \^dout_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_control_register__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \dout_if_reg_reg[1]\ : out STD_LOGIC;
    \dout_if_reg_reg[3]\ : out STD_LOGIC;
    lockrq_bpcc_reg : out STD_LOGIC;
    lockrq_bpcc_reg_0 : out STD_LOGIC;
    \aaddr_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    bp4_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aaddr_r_reg[7]\ : in STD_LOGIC;
    a_rdata_valid_r_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adata_r_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_control_register__parameterized1\ : entity is "control_register";
end \toplevel_tta_core_toplevel_0_0_control_register__parameterized1\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_control_register__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal bp0_type : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \dout_if_reg[3]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_if_reg[1]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of lockrq_bpcc_i_2 : label is "soft_lutpair176";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\dout_if_reg[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => bp0_type(1),
      I1 => \aaddr_r_reg[1]\(0),
      I2 => \dout_reg[3]_0\(0),
      I3 => \aaddr_r_reg[1]\(1),
      O => \dout_if_reg_reg[1]\
    );
\dout_if_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE222E2"
    )
        port map (
      I0 => \dout_if_reg[3]_i_4_n_0\,
      I1 => \aaddr_r_reg[2]_rep\,
      I2 => bp4_1(0),
      I3 => \aaddr_r_reg[1]\(0),
      I4 => bp4_1(1),
      I5 => \aaddr_r_reg[7]\,
      O => \dout_if_reg_reg[3]\
    );
\dout_if_reg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^q\(2),
      I1 => \aaddr_r_reg[1]\(0),
      I2 => \dout_reg[3]_0\(1),
      I3 => \aaddr_r_reg[1]\(1),
      O => \dout_if_reg[3]_i_4_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(0),
      Q => \^q\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(10),
      Q => \^q\(9)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(11),
      Q => \^q\(10)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(1),
      Q => bp0_type(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(2),
      Q => \^q\(1)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(3),
      Q => \^q\(2)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(4),
      Q => \^q\(3)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(5),
      Q => \^q\(4)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(6),
      Q => \^q\(5)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(7),
      Q => \^q\(6)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(8),
      Q => \^q\(7)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \aaddr_r_reg[8]\(0),
      CLR => rstx,
      D => \adata_r_reg[11]\(9),
      Q => \^q\(8)
    );
lockrq_bpcc_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bp0_type(1),
      I1 => \dout_reg[31]\(0),
      O => lockrq_bpcc_reg_0
    );
lockrq_bpcc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080800880008"
    )
        port map (
      I0 => a_rdata_valid_r_reg,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => bp0_type(1),
      I4 => CO(0),
      I5 => \dout_reg[31]\(0),
      O => lockrq_bpcc_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_control_register__parameterized2\ is
  port (
    tta_reset_regval : out STD_LOGIC;
    \adata_r_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_control_register__parameterized2\ : entity is "control_register";
end \toplevel_tta_core_toplevel_0_0_control_register__parameterized2\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_control_register__parameterized2\ is
begin
\dout_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \adata_r_reg[0]\,
      PRE => rstx,
      Q => tta_reset_regval
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_dbsm is
  port (
    plusOp : out STD_LOGIC_VECTOR ( 30 downto 0 );
    lockrq_bpcc_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    lockcnt_r : out STD_LOGIC;
    bp_hit : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tta_accel_0_core_db_lockrq_wire : out STD_LOGIC;
    lockrq_bpcc_reg_1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    core_db_cyclecnt_wire : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[18]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[26]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[26]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[29]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[30]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \debug_counters.cyclecnt_r_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \debug_counters.cyclecnt_r_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \debug_counters.cyclecnt_r_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    tta_continue : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC;
    \dout_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[1]\ : in STD_LOGIC;
    \dout_reg[2]_0\ : in STD_LOGIC;
    a_rdata_valid_r_reg : in STD_LOGIC;
    tta_forcebreak : in STD_LOGIC;
    fu_gcu_pc_load_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_dbsm : entity is "dbsm";
end toplevel_tta_core_toplevel_0_0_dbsm;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_dbsm is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bp_hit\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \lockrq_bpcc0_carry__0_n_0\ : STD_LOGIC;
  signal \lockrq_bpcc0_carry__0_n_1\ : STD_LOGIC;
  signal \lockrq_bpcc0_carry__0_n_2\ : STD_LOGIC;
  signal \lockrq_bpcc0_carry__0_n_3\ : STD_LOGIC;
  signal \lockrq_bpcc0_carry__1_n_2\ : STD_LOGIC;
  signal \lockrq_bpcc0_carry__1_n_3\ : STD_LOGIC;
  signal lockrq_bpcc0_carry_n_0 : STD_LOGIC;
  signal lockrq_bpcc0_carry_n_1 : STD_LOGIC;
  signal lockrq_bpcc0_carry_n_2 : STD_LOGIC;
  signal lockrq_bpcc0_carry_n_3 : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \lockrq_bpcc0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal lockrq_bpcc_i_1_n_0 : STD_LOGIC;
  signal lockrq_bppc2 : STD_LOGIC;
  signal lockrq_bppc21_out : STD_LOGIC;
  signal lockrq_bppc2_carry_n_0 : STD_LOGIC;
  signal lockrq_bppc2_carry_n_1 : STD_LOGIC;
  signal lockrq_bppc2_carry_n_2 : STD_LOGIC;
  signal lockrq_bppc2_carry_n_3 : STD_LOGIC;
  signal \lockrq_bppc2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \lockrq_bppc2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \lockrq_bppc2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \lockrq_bppc2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \lockrq_bppc[0]_i_1_n_0\ : STD_LOGIC;
  signal \lockrq_bppc[1]_i_1_n_0\ : STD_LOGIC;
  signal lockrq_forcebp_i_1_n_0 : STD_LOGIC;
  signal lockrq_wait_i_1_n_0 : STD_LOGIC;
  signal lockrq_wait_reg_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \minusOp__0_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp__0_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp__0_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp__0_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp__0_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp__0_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp__0_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp__0_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp__0_carry__2_n_0\ : STD_LOGIC;
  signal \minusOp__0_carry__2_n_1\ : STD_LOGIC;
  signal \minusOp__0_carry__2_n_2\ : STD_LOGIC;
  signal \minusOp__0_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp__0_carry__3_n_0\ : STD_LOGIC;
  signal \minusOp__0_carry__3_n_1\ : STD_LOGIC;
  signal \minusOp__0_carry__3_n_2\ : STD_LOGIC;
  signal \minusOp__0_carry__3_n_3\ : STD_LOGIC;
  signal \minusOp__0_carry__4_n_0\ : STD_LOGIC;
  signal \minusOp__0_carry__4_n_1\ : STD_LOGIC;
  signal \minusOp__0_carry__4_n_2\ : STD_LOGIC;
  signal \minusOp__0_carry__4_n_3\ : STD_LOGIC;
  signal \minusOp__0_carry__5_n_0\ : STD_LOGIC;
  signal \minusOp__0_carry__5_n_1\ : STD_LOGIC;
  signal \minusOp__0_carry__5_n_2\ : STD_LOGIC;
  signal \minusOp__0_carry__5_n_3\ : STD_LOGIC;
  signal \minusOp__0_carry__6_n_1\ : STD_LOGIC;
  signal \minusOp__0_carry__6_n_2\ : STD_LOGIC;
  signal \minusOp__0_carry__6_n_3\ : STD_LOGIC;
  signal \minusOp__0_carry_n_0\ : STD_LOGIC;
  signal \minusOp__0_carry_n_1\ : STD_LOGIC;
  signal \minusOp__0_carry_n_2\ : STD_LOGIC;
  signal \minusOp__0_carry_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal stepn_target : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal NLW_lockrq_bpcc0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lockrq_bpcc0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lockrq_bpcc0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lockrq_bpcc0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lockrq_bpcc0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lockrq_bpcc0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lockrq_bpcc0_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lockrq_bpcc0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lockrq_bppc2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lockrq_bppc2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lockrq_bppc2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lockrq_bppc2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lockrq_bppc2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lockrq_bppc2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp__0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  CO(0) <= \^co\(0);
  bp_hit(3 downto 0) <= \^bp_hit\(3 downto 0);
a_live_read_r0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^bp_hit\(1),
      I1 => \^bp_hit\(2),
      I2 => \^bp_hit\(3),
      I3 => \^bp_hit\(0),
      I4 => lockrq_wait_reg_n_0,
      O => tta_accel_0_core_db_lockrq_wire
    );
\debug_counters.lockcnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => lockrq_wait_reg_n_0,
      I1 => \^bp_hit\(0),
      I2 => \^bp_hit\(3),
      I3 => \^bp_hit\(2),
      I4 => \^bp_hit\(1),
      I5 => p_0_in,
      O => lockcnt_r
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => stepn_target(31),
      I1 => core_db_cyclecnt_wire(31),
      I2 => stepn_target(30),
      I3 => core_db_cyclecnt_wire(30),
      O => \i__carry__1_i_1__0_n_0\
    );
lockrq_bpcc0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => lockrq_bpcc0_carry_n_0,
      CO(2) => lockrq_bpcc0_carry_n_1,
      CO(1) => lockrq_bpcc0_carry_n_2,
      CO(0) => lockrq_bpcc0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_lockrq_bpcc0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\lockrq_bpcc0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => lockrq_bpcc0_carry_n_0,
      CO(3) => \lockrq_bpcc0_carry__0_n_0\,
      CO(2) => \lockrq_bpcc0_carry__0_n_1\,
      CO(1) => \lockrq_bpcc0_carry__0_n_2\,
      CO(0) => \lockrq_bpcc0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_lockrq_bpcc0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \dout_reg[23]\(3 downto 0)
    );
\lockrq_bpcc0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lockrq_bpcc0_carry__0_n_0\,
      CO(3) => \NLW_lockrq_bpcc0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => lockrq_bpcc_reg_0(0),
      CO(1) => \lockrq_bpcc0_carry__1_n_2\,
      CO(0) => \lockrq_bpcc0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_lockrq_bpcc0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \dout_reg[31]\(2 downto 0)
    );
\lockrq_bpcc0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lockrq_bpcc0_inferred__0/i__carry_n_0\,
      CO(2) => \lockrq_bpcc0_inferred__0/i__carry_n_1\,
      CO(1) => \lockrq_bpcc0_inferred__0/i__carry_n_2\,
      CO(0) => \lockrq_bpcc0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_lockrq_bpcc0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \debug_counters.cyclecnt_r_reg[11]\(3 downto 0)
    );
\lockrq_bpcc0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lockrq_bpcc0_inferred__0/i__carry_n_0\,
      CO(3) => \lockrq_bpcc0_inferred__0/i__carry__0_n_0\,
      CO(2) => \lockrq_bpcc0_inferred__0/i__carry__0_n_1\,
      CO(1) => \lockrq_bpcc0_inferred__0/i__carry__0_n_2\,
      CO(0) => \lockrq_bpcc0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_lockrq_bpcc0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \debug_counters.cyclecnt_r_reg[21]\(3 downto 0)
    );
\lockrq_bpcc0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lockrq_bpcc0_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_lockrq_bpcc0_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \lockrq_bpcc0_inferred__0/i__carry__1_n_2\,
      CO(0) => \lockrq_bpcc0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_lockrq_bpcc0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__0_n_0\,
      S(1 downto 0) => \debug_counters.cyclecnt_r_reg[28]\(1 downto 0)
    );
lockrq_bpcc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D00FF000D0000"
    )
        port map (
      I0 => \dout_reg[4]\(0),
      I1 => \^co\(0),
      I2 => \dout_reg[1]\,
      I3 => tta_continue,
      I4 => \dout_reg[2]_0\,
      I5 => \^bp_hit\(0),
      O => lockrq_bpcc_i_1_n_0
    );
lockrq_bpcc_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => lockrq_bpcc_i_1_n_0,
      Q => \^bp_hit\(0)
    );
lockrq_bppc2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => lockrq_bppc2_carry_n_0,
      CO(2) => lockrq_bppc2_carry_n_1,
      CO(1) => lockrq_bppc2_carry_n_2,
      CO(0) => lockrq_bppc2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_lockrq_bppc2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \dout_reg[11]\(3 downto 0)
    );
\lockrq_bppc2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => lockrq_bppc2_carry_n_0,
      CO(3 downto 1) => \NLW_lockrq_bppc2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => lockrq_bppc2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_lockrq_bppc2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \dout_reg[13]\(0)
    );
\lockrq_bppc2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lockrq_bppc2_inferred__0/i__carry_n_0\,
      CO(2) => \lockrq_bppc2_inferred__0/i__carry_n_1\,
      CO(1) => \lockrq_bppc2_inferred__0/i__carry_n_2\,
      CO(0) => \lockrq_bppc2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_lockrq_bppc2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \dout_reg[11]_0\(3 downto 0)
    );
\lockrq_bppc2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \lockrq_bppc2_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_lockrq_bppc2_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => lockrq_bppc21_out,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_lockrq_bppc2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \dout_reg[13]_0\(0)
    );
\lockrq_bppc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555540000000"
    )
        port map (
      I0 => tta_continue,
      I1 => lockrq_bppc2,
      I2 => \dout_reg[4]\(1),
      I3 => lockrq_wait_reg_n_0,
      I4 => a_rdata_valid_r_reg,
      I5 => \^bp_hit\(1),
      O => \lockrq_bppc[0]_i_1_n_0\
    );
\lockrq_bppc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555540000000"
    )
        port map (
      I0 => tta_continue,
      I1 => lockrq_bppc21_out,
      I2 => \dout_reg[4]\(2),
      I3 => lockrq_wait_reg_n_0,
      I4 => a_rdata_valid_r_reg,
      I5 => \^bp_hit\(2),
      O => \lockrq_bppc[1]_i_1_n_0\
    );
\lockrq_bppc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => \lockrq_bppc[0]_i_1_n_0\,
      Q => \^bp_hit\(1)
    );
\lockrq_bppc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => \lockrq_bppc[1]_i_1_n_0\,
      Q => \^bp_hit\(2)
    );
lockrq_forcebp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tta_continue,
      I1 => tta_forcebreak,
      I2 => \^bp_hit\(3),
      O => lockrq_forcebp_i_1_n_0
    );
lockrq_forcebp_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => lockrq_forcebp_i_1_n_0,
      Q => \^bp_hit\(3)
    );
lockrq_wait_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01555400"
    )
        port map (
      I0 => tta_continue,
      I1 => \dout_reg[4]\(2),
      I2 => \dout_reg[4]\(1),
      I3 => a_rdata_valid_r_reg,
      I4 => lockrq_wait_reg_n_0,
      O => lockrq_wait_i_1_n_0
    );
lockrq_wait_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => lockrq_wait_i_1_n_0,
      Q => lockrq_wait_reg_n_0
    );
\minusOp__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \minusOp__0_carry_n_0\,
      CO(2) => \minusOp__0_carry_n_1\,
      CO(1) => \minusOp__0_carry_n_2\,
      CO(0) => \minusOp__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => minusOp(3 downto 0),
      S(3 downto 0) => \dout_reg[2]\(3 downto 0)
    );
\minusOp__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp__0_carry_n_0\,
      CO(3) => \minusOp__0_carry__0_n_0\,
      CO(2) => \minusOp__0_carry__0_n_1\,
      CO(1) => \minusOp__0_carry__0_n_2\,
      CO(0) => \minusOp__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dout_reg[6]\(3 downto 0),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3 downto 0) => \dout_reg[6]_0\(3 downto 0)
    );
\minusOp__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp__0_carry__0_n_0\,
      CO(3) => \minusOp__0_carry__1_n_0\,
      CO(2) => \minusOp__0_carry__1_n_1\,
      CO(1) => \minusOp__0_carry__1_n_2\,
      CO(0) => \minusOp__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dout_reg[10]\(3 downto 0),
      O(3 downto 0) => minusOp(11 downto 8),
      S(3 downto 0) => \dout_reg[10]_0\(3 downto 0)
    );
\minusOp__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp__0_carry__1_n_0\,
      CO(3) => \minusOp__0_carry__2_n_0\,
      CO(2) => \minusOp__0_carry__2_n_1\,
      CO(1) => \minusOp__0_carry__2_n_2\,
      CO(0) => \minusOp__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dout_reg[14]\(3 downto 0),
      O(3 downto 0) => minusOp(15 downto 12),
      S(3 downto 0) => \dout_reg[14]_0\(3 downto 0)
    );
\minusOp__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp__0_carry__2_n_0\,
      CO(3) => \minusOp__0_carry__3_n_0\,
      CO(2) => \minusOp__0_carry__3_n_1\,
      CO(1) => \minusOp__0_carry__3_n_2\,
      CO(0) => \minusOp__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dout_reg[18]\(3 downto 0),
      O(3 downto 0) => minusOp(19 downto 16),
      S(3 downto 0) => \dout_reg[18]_0\(3 downto 0)
    );
\minusOp__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp__0_carry__3_n_0\,
      CO(3) => \minusOp__0_carry__4_n_0\,
      CO(2) => \minusOp__0_carry__4_n_1\,
      CO(1) => \minusOp__0_carry__4_n_2\,
      CO(0) => \minusOp__0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dout_reg[22]\(3 downto 0),
      O(3 downto 0) => minusOp(23 downto 20),
      S(3 downto 0) => \dout_reg[22]_0\(3 downto 0)
    );
\minusOp__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp__0_carry__4_n_0\,
      CO(3) => \minusOp__0_carry__5_n_0\,
      CO(2) => \minusOp__0_carry__5_n_1\,
      CO(1) => \minusOp__0_carry__5_n_2\,
      CO(0) => \minusOp__0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \dout_reg[26]\(3 downto 0),
      O(3 downto 0) => minusOp(27 downto 24),
      S(3 downto 0) => \dout_reg[26]_0\(3 downto 0)
    );
\minusOp__0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp__0_carry__5_n_0\,
      CO(3) => \NLW_minusOp__0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \minusOp__0_carry__6_n_1\,
      CO(1) => \minusOp__0_carry__6_n_2\,
      CO(0) => \minusOp__0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \dout_reg[29]\(2 downto 0),
      O(3 downto 0) => minusOp(31 downto 28),
      S(3 downto 0) => \dout_reg[30]\(3 downto 0)
    );
\pc_next_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(0),
      Q => Q(0)
    );
\pc_next_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(10),
      Q => Q(10)
    );
\pc_next_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(11),
      Q => Q(11)
    );
\pc_next_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(12),
      Q => Q(12)
    );
\pc_next_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(13),
      Q => Q(13)
    );
\pc_next_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(1),
      Q => Q(1)
    );
\pc_next_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(2),
      Q => Q(2)
    );
\pc_next_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(3),
      Q => Q(3)
    );
\pc_next_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(4),
      Q => Q(4)
    );
\pc_next_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(5),
      Q => Q(5)
    );
\pc_next_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(6),
      Q => Q(6)
    );
\pc_next_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(7),
      Q => Q(7)
    );
\pc_next_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(8),
      Q => Q(8)
    );
\pc_next_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_gcu_pc_load_reg_reg(9),
      Q => Q(9)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => core_db_cyclecnt_wire(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 0) => core_db_cyclecnt_wire(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => core_db_cyclecnt_wire(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(11 downto 8),
      S(3 downto 0) => core_db_cyclecnt_wire(12 downto 9)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => core_db_cyclecnt_wire(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(19 downto 16),
      S(3 downto 0) => core_db_cyclecnt_wire(20 downto 17)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(23 downto 20),
      S(3 downto 0) => core_db_cyclecnt_wire(24 downto 21)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(27 downto 24),
      S(3 downto 0) => core_db_cyclecnt_wire(28 downto 25)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => core_db_cyclecnt_wire(31 downto 29)
    );
\stepn_target_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(0),
      Q => lockrq_bpcc_reg_1(0)
    );
\stepn_target_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(10),
      Q => lockrq_bpcc_reg_1(10)
    );
\stepn_target_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(11),
      Q => lockrq_bpcc_reg_1(11)
    );
\stepn_target_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(12),
      Q => lockrq_bpcc_reg_1(12)
    );
\stepn_target_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(13),
      Q => lockrq_bpcc_reg_1(13)
    );
\stepn_target_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(14),
      Q => lockrq_bpcc_reg_1(14)
    );
\stepn_target_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(15),
      Q => lockrq_bpcc_reg_1(15)
    );
\stepn_target_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(16),
      Q => lockrq_bpcc_reg_1(16)
    );
\stepn_target_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(17),
      Q => lockrq_bpcc_reg_1(17)
    );
\stepn_target_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(18),
      Q => lockrq_bpcc_reg_1(18)
    );
\stepn_target_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(19),
      Q => lockrq_bpcc_reg_1(19)
    );
\stepn_target_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(1),
      Q => lockrq_bpcc_reg_1(1)
    );
\stepn_target_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(20),
      Q => lockrq_bpcc_reg_1(20)
    );
\stepn_target_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(21),
      Q => lockrq_bpcc_reg_1(21)
    );
\stepn_target_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(22),
      Q => lockrq_bpcc_reg_1(22)
    );
\stepn_target_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(23),
      Q => lockrq_bpcc_reg_1(23)
    );
\stepn_target_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(24),
      Q => lockrq_bpcc_reg_1(24)
    );
\stepn_target_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(25),
      Q => lockrq_bpcc_reg_1(25)
    );
\stepn_target_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(26),
      Q => lockrq_bpcc_reg_1(26)
    );
\stepn_target_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(27),
      Q => lockrq_bpcc_reg_1(27)
    );
\stepn_target_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(28),
      Q => lockrq_bpcc_reg_1(28)
    );
\stepn_target_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(29),
      Q => lockrq_bpcc_reg_1(29)
    );
\stepn_target_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(2),
      Q => lockrq_bpcc_reg_1(2)
    );
\stepn_target_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(30),
      Q => stepn_target(30)
    );
\stepn_target_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(31),
      Q => stepn_target(31)
    );
\stepn_target_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(3),
      Q => lockrq_bpcc_reg_1(3)
    );
\stepn_target_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(4),
      Q => lockrq_bpcc_reg_1(4)
    );
\stepn_target_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(5),
      Q => lockrq_bpcc_reg_1(5)
    );
\stepn_target_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(6),
      Q => lockrq_bpcc_reg_1(6)
    );
\stepn_target_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(7),
      Q => lockrq_bpcc_reg_1(7)
    );
\stepn_target_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(8),
      Q => lockrq_bpcc_reg_1(8)
    );
\stepn_target_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => tta_continue,
      CLR => rstx,
      D => minusOp(9),
      Q => lockrq_bpcc_reg_1(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_fu_and_ior_xor_always_1 is
  port (
    \t1reg_reg[0]_0\ : out STD_LOGIC;
    \o1temp_reg[24]_0\ : out STD_LOGIC;
    \o1temp_reg[26]_0\ : out STD_LOGIC;
    \o1temp_reg[29]_0\ : out STD_LOGIC;
    \o1temp_reg[30]_0\ : out STD_LOGIC;
    \o1temp_reg[31]_0\ : out STD_LOGIC;
    \o1temp_reg[16]_0\ : out STD_LOGIC;
    \o1temp_reg[15]_0\ : out STD_LOGIC;
    \o1temp_reg[14]_0\ : out STD_LOGIC;
    \adata_r_reg[24]\ : out STD_LOGIC;
    \o1_data_r_reg[2]\ : out STD_LOGIC;
    \t1reg_reg[3]_0\ : out STD_LOGIC;
    \t1reg_reg[4]_0\ : out STD_LOGIC;
    \o1_data_r_reg[5]\ : out STD_LOGIC;
    \o1_data_r_reg[6]\ : out STD_LOGIC;
    \o1_data_r_reg[7]\ : out STD_LOGIC;
    \o1temp_reg[8]_0\ : out STD_LOGIC;
    \o1temp_reg[9]_0\ : out STD_LOGIC;
    \o1temp_reg[10]_0\ : out STD_LOGIC;
    \o1temp_reg[11]_0\ : out STD_LOGIC;
    \o1temp_reg[12]_0\ : out STD_LOGIC;
    \o1temp_reg[13]_0\ : out STD_LOGIC;
    \o1temp_reg[17]_0\ : out STD_LOGIC;
    \o1_data_r_reg[18]\ : out STD_LOGIC;
    \adata_r_reg[19]\ : out STD_LOGIC;
    \o1_data_r_reg[20]\ : out STD_LOGIC;
    \o1_data_r_reg[21]\ : out STD_LOGIC;
    \o1_data_r_reg[22]\ : out STD_LOGIC;
    \o1temp_reg[23]_0\ : out STD_LOGIC;
    \o1reg_reg[25]_0\ : out STD_LOGIC;
    \o1reg_reg[27]_0\ : out STD_LOGIC;
    \o1reg_reg[28]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    inst_decoder_B1_src_sel_wire : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC;
    socket_RF_i1_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fu_logic_in2_load_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fu_logic_in2_load_reg_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_fu_and_ior_xor_always_1 : entity is "fu_and_ior_xor_always_1";
end toplevel_tta_core_toplevel_0_0_fu_and_ior_xor_always_1;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_fu_and_ior_xor_always_1 is
  signal T1opc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \o1reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[9]\ : STD_LOGIC;
  signal t1reg : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\T1opc_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(0),
      Q => T1opc(0)
    );
\T1opc_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(1),
      Q => T1opc(1)
    );
\aaddr_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[3]\,
      I2 => t1reg(3),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \t1reg_reg[3]_0\
    );
\aaddr_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[4]\,
      I2 => t1reg(4),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \t1reg_reg[4]_0\
    );
\aaddr_r[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[8]\,
      I2 => t1reg(8),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[8]_0\
    );
\aaddr_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[9]\,
      I2 => t1reg(9),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[9]_0\
    );
\aaddr_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[10]\,
      I2 => t1reg(10),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[10]_0\
    );
\aaddr_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[11]\,
      I2 => t1reg(11),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[11]_0\
    );
\o1_data_r[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(17),
      I3 => \o1reg_reg_n_0_[17]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1temp_reg[17]_0\
    );
\o1_data_r[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(18),
      I3 => \o1reg_reg_n_0_[18]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1_data_r_reg[18]\
    );
\o1_data_r[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(19),
      I3 => \o1reg_reg_n_0_[19]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \adata_r_reg[19]\
    );
\o1_data_r[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(20),
      I3 => \o1reg_reg_n_0_[20]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1_data_r_reg[20]\
    );
\o1_data_r[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(21),
      I3 => \o1reg_reg_n_0_[21]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1_data_r_reg[21]\
    );
\o1_data_r[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(22),
      I3 => \o1reg_reg_n_0_[22]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1_data_r_reg[22]\
    );
\o1_data_r[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(23),
      I3 => \o1reg_reg_n_0_[23]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1temp_reg[23]_0\
    );
\o1_data_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[2]\,
      I2 => t1reg(2),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1_data_r_reg[2]\
    );
\o1_data_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[5]\,
      I2 => t1reg(5),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1_data_r_reg[5]\
    );
\o1_data_r[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[6]\,
      I2 => t1reg(6),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1_data_r_reg[6]\
    );
\o1_data_r[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[7]\,
      I2 => t1reg(7),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1_data_r_reg[7]\
    );
\o1reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(0),
      Q => \o1reg_reg_n_0_[0]\
    );
\o1reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(10),
      Q => \o1reg_reg_n_0_[10]\
    );
\o1reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(11),
      Q => \o1reg_reg_n_0_[11]\
    );
\o1reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(12),
      Q => \o1reg_reg_n_0_[12]\
    );
\o1reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(13),
      Q => \o1reg_reg_n_0_[13]\
    );
\o1reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(14),
      Q => \o1reg_reg_n_0_[14]\
    );
\o1reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(15),
      Q => \o1reg_reg_n_0_[15]\
    );
\o1reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(16),
      Q => \o1reg_reg_n_0_[16]\
    );
\o1reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(17),
      Q => \o1reg_reg_n_0_[17]\
    );
\o1reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(18),
      Q => \o1reg_reg_n_0_[18]\
    );
\o1reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(19),
      Q => \o1reg_reg_n_0_[19]\
    );
\o1reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(1),
      Q => \o1reg_reg_n_0_[1]\
    );
\o1reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(20),
      Q => \o1reg_reg_n_0_[20]\
    );
\o1reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(21),
      Q => \o1reg_reg_n_0_[21]\
    );
\o1reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(22),
      Q => \o1reg_reg_n_0_[22]\
    );
\o1reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(23),
      Q => \o1reg_reg_n_0_[23]\
    );
\o1reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(24),
      Q => \o1reg_reg_n_0_[24]\
    );
\o1reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(25),
      Q => \o1reg_reg_n_0_[25]\
    );
\o1reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(26),
      Q => \o1reg_reg_n_0_[26]\
    );
\o1reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(27),
      Q => \o1reg_reg_n_0_[27]\
    );
\o1reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(28),
      Q => \o1reg_reg_n_0_[28]\
    );
\o1reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(29),
      Q => \o1reg_reg_n_0_[29]\
    );
\o1reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(2),
      Q => \o1reg_reg_n_0_[2]\
    );
\o1reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(30),
      Q => \o1reg_reg_n_0_[30]\
    );
\o1reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(31),
      Q => \o1reg_reg_n_0_[31]\
    );
\o1reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(3),
      Q => \o1reg_reg_n_0_[3]\
    );
\o1reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(4),
      Q => \o1reg_reg_n_0_[4]\
    );
\o1reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(5),
      Q => \o1reg_reg_n_0_[5]\
    );
\o1reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(6),
      Q => \o1reg_reg_n_0_[6]\
    );
\o1reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(7),
      Q => \o1reg_reg_n_0_[7]\
    );
\o1reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(8),
      Q => \o1reg_reg_n_0_[8]\
    );
\o1reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_logic_in2_load_reg_reg_0(9),
      Q => \o1reg_reg_n_0_[9]\
    );
\o1temp[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[0]\,
      I2 => t1reg(0),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \t1reg_reg[0]_0\
    );
\o1temp[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[12]\,
      I2 => t1reg(12),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[12]_0\
    );
\o1temp[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[13]\,
      I2 => t1reg(13),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[13]_0\
    );
\o1temp[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[14]\,
      I2 => t1reg(14),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[14]_0\
    );
\o1temp[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[15]\,
      I2 => t1reg(15),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[15]_0\
    );
\o1temp[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[16]\,
      I2 => t1reg(16),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[16]_0\
    );
\o1temp[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[24]\,
      I2 => t1reg(24),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[24]_0\
    );
\o1temp[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(25),
      I3 => \o1reg_reg_n_0_[25]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1reg_reg[25]_0\
    );
\o1temp[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[26]\,
      I2 => t1reg(26),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[26]_0\
    );
\o1temp[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(27),
      I3 => \o1reg_reg_n_0_[27]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1reg_reg[27]_0\
    );
\o1temp[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003EE0"
    )
        port map (
      I0 => T1opc(0),
      I1 => T1opc(1),
      I2 => t1reg(28),
      I3 => \o1reg_reg_n_0_[28]\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      O => \o1reg_reg[28]_0\
    );
\o1temp[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[29]\,
      I2 => t1reg(29),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[29]_0\
    );
\o1temp[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[30]\,
      I2 => t1reg(30),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[30]_0\
    );
\o1temp[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[31]\,
      I2 => t1reg(31),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \o1temp_reg[31]_0\
    );
\o1temp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(0),
      Q => Q(0)
    );
\o1temp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(10),
      Q => Q(10)
    );
\o1temp_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(11),
      Q => Q(11)
    );
\o1temp_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(12),
      Q => Q(12)
    );
\o1temp_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(13),
      Q => Q(13)
    );
\o1temp_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(14),
      Q => Q(14)
    );
\o1temp_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(15),
      Q => Q(15)
    );
\o1temp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(16),
      Q => Q(16)
    );
\o1temp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(17),
      Q => Q(17)
    );
\o1temp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(18),
      Q => Q(18)
    );
\o1temp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(19),
      Q => Q(19)
    );
\o1temp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(1),
      Q => Q(1)
    );
\o1temp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(20),
      Q => Q(20)
    );
\o1temp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(21),
      Q => Q(21)
    );
\o1temp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(22),
      Q => Q(22)
    );
\o1temp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(23),
      Q => Q(23)
    );
\o1temp_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(24),
      Q => Q(24)
    );
\o1temp_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(25),
      Q => Q(25)
    );
\o1temp_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(26),
      Q => Q(26)
    );
\o1temp_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(27),
      Q => Q(27)
    );
\o1temp_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(28),
      Q => Q(28)
    );
\o1temp_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(29),
      Q => Q(29)
    );
\o1temp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(2),
      Q => Q(2)
    );
\o1temp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(30),
      Q => Q(30)
    );
\o1temp_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(31),
      Q => Q(31)
    );
\o1temp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(3),
      Q => Q(3)
    );
\o1temp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(4),
      Q => Q(4)
    );
\o1temp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(5),
      Q => Q(5)
    );
\o1temp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(6),
      Q => Q(6)
    );
\o1temp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(7),
      Q => Q(7)
    );
\o1temp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(8),
      Q => Q(8)
    );
\o1temp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_logic_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(9),
      Q => Q(9)
    );
\pc_update_generate_0.pc_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14541440FFFFFFFF"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1reg_reg_n_0_[1]\,
      I2 => t1reg(1),
      I3 => T1opc(1),
      I4 => T1opc(0),
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \adata_r_reg[24]\
    );
\t1reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(0),
      Q => t1reg(0)
    );
\t1reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(10),
      Q => t1reg(10)
    );
\t1reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(11),
      Q => t1reg(11)
    );
\t1reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(12),
      Q => t1reg(12)
    );
\t1reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(13),
      Q => t1reg(13)
    );
\t1reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(14),
      Q => t1reg(14)
    );
\t1reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(15),
      Q => t1reg(15)
    );
\t1reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(16),
      Q => t1reg(16)
    );
\t1reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(17),
      Q => t1reg(17)
    );
\t1reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(18),
      Q => t1reg(18)
    );
\t1reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(19),
      Q => t1reg(19)
    );
\t1reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(1),
      Q => t1reg(1)
    );
\t1reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(20),
      Q => t1reg(20)
    );
\t1reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(21),
      Q => t1reg(21)
    );
\t1reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(22),
      Q => t1reg(22)
    );
\t1reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(23),
      Q => t1reg(23)
    );
\t1reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(24),
      Q => t1reg(24)
    );
\t1reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(25),
      Q => t1reg(25)
    );
\t1reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(26),
      Q => t1reg(26)
    );
\t1reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(27),
      Q => t1reg(27)
    );
\t1reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(28),
      Q => t1reg(28)
    );
\t1reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(29),
      Q => t1reg(29)
    );
\t1reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(2),
      Q => t1reg(2)
    );
\t1reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(30),
      Q => t1reg(30)
    );
\t1reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(31),
      Q => t1reg(31)
    );
\t1reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(3),
      Q => t1reg(3)
    );
\t1reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(4),
      Q => t1reg(4)
    );
\t1reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(5),
      Q => t1reg(5)
    );
\t1reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(6),
      Q => t1reg(6)
    );
\t1reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(7),
      Q => t1reg(7)
    );
\t1reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(8),
      Q => t1reg(8)
    );
\t1reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(9),
      Q => t1reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_fu_lsu_32b is
  port (
    core_fu_lsu_awren_out_wire : out STD_LOGIC;
    core_fu_lsu_avalid_out_wire : out STD_LOGIC;
    core_fu_lsu_astrb_out_wire : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_r_reg[4]_0\ : out STD_LOGIC;
    \result_r_reg[13]_0\ : out STD_LOGIC;
    \result_r_reg[12]_0\ : out STD_LOGIC;
    \result_r_reg[11]_0\ : out STD_LOGIC;
    \result_r_reg[10]_0\ : out STD_LOGIC;
    \result_r_reg[9]_0\ : out STD_LOGIC;
    \result_r_reg[8]_0\ : out STD_LOGIC;
    \result_r_reg[7]_0\ : out STD_LOGIC;
    \result_r_reg[6]_0\ : out STD_LOGIC;
    \result_r_reg[5]_0\ : out STD_LOGIC;
    \o1temp_reg[31]\ : out STD_LOGIC;
    \o1temp_reg[30]\ : out STD_LOGIC;
    \o1temp_reg[29]\ : out STD_LOGIC;
    \o1reg_reg[28]\ : out STD_LOGIC;
    \o1reg_reg[27]\ : out STD_LOGIC;
    \o1temp_reg[26]\ : out STD_LOGIC;
    \o1reg_reg[25]\ : out STD_LOGIC;
    \o1temp_reg[24]\ : out STD_LOGIC;
    \o1temp_reg[23]\ : out STD_LOGIC;
    \o1temp_reg[22]\ : out STD_LOGIC;
    \o1temp_reg[22]_0\ : out STD_LOGIC;
    \o1temp_reg[21]\ : out STD_LOGIC;
    \o1temp_reg[21]_0\ : out STD_LOGIC;
    \o1temp_reg[20]\ : out STD_LOGIC;
    \o1temp_reg[20]_0\ : out STD_LOGIC;
    \o1temp_reg[19]\ : out STD_LOGIC;
    \o1temp_reg[19]_0\ : out STD_LOGIC;
    \o1temp_reg[18]\ : out STD_LOGIC;
    \o1temp_reg[18]_0\ : out STD_LOGIC;
    \o1temp_reg[17]\ : out STD_LOGIC;
    \o1temp_reg[16]\ : out STD_LOGIC;
    \result_r_reg[15]_0\ : out STD_LOGIC;
    \result_r_reg[14]_0\ : out STD_LOGIC;
    \result_r_reg[1]_0\ : out STD_LOGIC;
    \result_r_reg[2]_0\ : out STD_LOGIC;
    \result_r_reg[3]_0\ : out STD_LOGIC;
    a_enable : out STD_LOGIC;
    core_fu_lsu_rready_out_wire : out STD_LOGIC;
    RAM_ARR_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RAM_ARR_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_1_in : in STD_LOGIC;
    \pipeline_r[0][sign_extend]0_out\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC;
    \fu_lsu_opc_reg_reg[1]\ : in STD_LOGIC;
    fu_lsu_in1t_load_reg_reg : in STD_LOGIC;
    fu_lsu_in1t_load_reg_reg_0 : in STD_LOGIC;
    fu_lsu_in1t_load_reg_reg_1 : in STD_LOGIC;
    fu_lsu_in1t_load_reg_reg_2 : in STD_LOGIC;
    fu_lsu_in1t_load_reg_reg_3 : in STD_LOGIC;
    inst_decoder_B1_src_sel_wire : in STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_reg_reg[0]\ : in STD_LOGIC;
    \opc_reg_reg[0]_0\ : in STD_LOGIC;
    \opc_reg_reg[0]_1\ : in STD_LOGIC;
    \opc_reg_reg[0]_2\ : in STD_LOGIC;
    \opc_reg_reg[0]_3\ : in STD_LOGIC;
    \opc_reg_reg[0]_4\ : in STD_LOGIC;
    \opc_reg_reg[0]_5\ : in STD_LOGIC;
    \opc_reg_reg[0]_6\ : in STD_LOGIC;
    onchip_mem_data_a_aready_out_wire : in STD_LOGIC;
    fu_lsu_in1t_load_reg_reg_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_rdata_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \fu_lsu_opc_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B1_src_sel_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    fu_lsu_in2_load_reg_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    fu_lsu_in1t_load_reg_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_fu_lsu_32b : entity is "fu_lsu_32b";
end toplevel_tta_core_toplevel_0_0_fu_lsu_32b;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_fu_lsu_32b is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^core_fu_lsu_avalid_out_wire\ : STD_LOGIC;
  signal \^core_fu_lsu_rready_out_wire\ : STD_LOGIC;
  signal fu_lsu_r1_data_out_wire : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \o1temp[25]_i_7_n_0\ : STD_LOGIC;
  signal \o1temp[27]_i_7_n_0\ : STD_LOGIC;
  signal \o1temp[28]_i_7_n_0\ : STD_LOGIC;
  signal \^o1temp_reg[18]_0\ : STD_LOGIC;
  signal \^o1temp_reg[19]_0\ : STD_LOGIC;
  signal \^o1temp_reg[20]_0\ : STD_LOGIC;
  signal \^o1temp_reg[21]_0\ : STD_LOGIC;
  signal \^o1temp_reg[22]_0\ : STD_LOGIC;
  signal \pipeline_r_reg[0][addr_low]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pipeline_r_reg[0][operation_n_0_][0]\ : STD_LOGIC;
  signal \pipeline_r_reg[0][operation_n_0_][1]\ : STD_LOGIC;
  signal \pipeline_r_reg[0][operation_n_0_][2]\ : STD_LOGIC;
  signal \pipeline_r_reg[0][sign_extend]__0\ : STD_LOGIC;
  signal \pipeline_r_reg[1][addr_low]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pipeline_r_reg[1][operation]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pipeline_r_reg[1][sign_extend]__0\ : STD_LOGIC;
  signal \pipeline_r_reg[2][addr_low]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pipeline_r_reg[2][operation_n_0_][0]\ : STD_LOGIC;
  signal \pipeline_r_reg[2][operation_n_0_][1]\ : STD_LOGIC;
  signal \pipeline_r_reg[2][operation_n_0_][2]\ : STD_LOGIC;
  signal \pipeline_r_reg[2][sign_extend]__0\ : STD_LOGIC;
  signal rdata_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \result_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \result_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[31]_i_2_n_0\ : STD_LOGIC;
  signal \result_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[31]_i_5_n_0\ : STD_LOGIC;
  signal \result_r[31]_i_6_n_0\ : STD_LOGIC;
  signal \result_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \result_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \result_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \result_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \^result_r_reg[10]_0\ : STD_LOGIC;
  signal \^result_r_reg[11]_0\ : STD_LOGIC;
  signal \^result_r_reg[12]_0\ : STD_LOGIC;
  signal \^result_r_reg[13]_0\ : STD_LOGIC;
  signal \^result_r_reg[14]_0\ : STD_LOGIC;
  signal \^result_r_reg[15]_0\ : STD_LOGIC;
  signal \^result_r_reg[1]_0\ : STD_LOGIC;
  signal \^result_r_reg[2]_0\ : STD_LOGIC;
  signal \^result_r_reg[3]_0\ : STD_LOGIC;
  signal \^result_r_reg[4]_0\ : STD_LOGIC;
  signal \^result_r_reg[5]_0\ : STD_LOGIC;
  signal \^result_r_reg[6]_0\ : STD_LOGIC;
  signal \^result_r_reg[7]_0\ : STD_LOGIC;
  signal \^result_r_reg[8]_0\ : STD_LOGIC;
  signal \^result_r_reg[9]_0\ : STD_LOGIC;
  signal rready_r_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o1_data_r[19]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \o1temp[18]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \o1temp[20]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \o1temp[21]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \o1temp[22]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \o1temp[25]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \o1temp[27]_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \o1temp[28]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \result_r[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \result_r[0]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \result_r[0]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \result_r[12]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \result_r[13]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \result_r[14]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \result_r[15]_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \result_r[31]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \result_r[31]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \result_r[31]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \result_r[6]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \result_r[6]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \result_r[6]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \result_r[9]_i_3\ : label is "soft_lutpair3";
begin
  D(0) <= \^d\(0);
  core_fu_lsu_avalid_out_wire <= \^core_fu_lsu_avalid_out_wire\;
  core_fu_lsu_rready_out_wire <= \^core_fu_lsu_rready_out_wire\;
  \o1temp_reg[18]_0\ <= \^o1temp_reg[18]_0\;
  \o1temp_reg[19]_0\ <= \^o1temp_reg[19]_0\;
  \o1temp_reg[20]_0\ <= \^o1temp_reg[20]_0\;
  \o1temp_reg[21]_0\ <= \^o1temp_reg[21]_0\;
  \o1temp_reg[22]_0\ <= \^o1temp_reg[22]_0\;
  \result_r_reg[10]_0\ <= \^result_r_reg[10]_0\;
  \result_r_reg[11]_0\ <= \^result_r_reg[11]_0\;
  \result_r_reg[12]_0\ <= \^result_r_reg[12]_0\;
  \result_r_reg[13]_0\ <= \^result_r_reg[13]_0\;
  \result_r_reg[14]_0\ <= \^result_r_reg[14]_0\;
  \result_r_reg[15]_0\ <= \^result_r_reg[15]_0\;
  \result_r_reg[1]_0\ <= \^result_r_reg[1]_0\;
  \result_r_reg[2]_0\ <= \^result_r_reg[2]_0\;
  \result_r_reg[3]_0\ <= \^result_r_reg[3]_0\;
  \result_r_reg[4]_0\ <= \^result_r_reg[4]_0\;
  \result_r_reg[5]_0\ <= \^result_r_reg[5]_0\;
  \result_r_reg[6]_0\ <= \^result_r_reg[6]_0\;
  \result_r_reg[7]_0\ <= \^result_r_reg[7]_0\;
  \result_r_reg[8]_0\ <= \^result_r_reg[8]_0\;
  \result_r_reg[9]_0\ <= \^result_r_reg[9]_0\;
RAM_ARR_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^core_fu_lsu_avalid_out_wire\,
      I1 => onchip_mem_data_a_aready_out_wire,
      O => a_enable
    );
\aaddr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(0),
      Q => RAM_ARR_reg(0)
    );
\aaddr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(1),
      Q => RAM_ARR_reg(1)
    );
\aaddr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(2),
      Q => RAM_ARR_reg(2)
    );
\aaddr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(3),
      Q => RAM_ARR_reg(3)
    );
\aaddr_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(4),
      Q => RAM_ARR_reg(4)
    );
\aaddr_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(5),
      Q => RAM_ARR_reg(5)
    );
\aaddr_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(6),
      Q => RAM_ARR_reg(6)
    );
\aaddr_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(7),
      Q => RAM_ARR_reg(7)
    );
\aaddr_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(8),
      Q => RAM_ARR_reg(8)
    );
\aaddr_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \B1_src_sel_reg_reg[0]\(9),
      Q => RAM_ARR_reg(9)
    );
\adata_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(0),
      Q => RAM_ARR_reg_0(0)
    );
\adata_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(10),
      Q => RAM_ARR_reg_0(10)
    );
\adata_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(11),
      Q => RAM_ARR_reg_0(11)
    );
\adata_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(12),
      Q => RAM_ARR_reg_0(12)
    );
\adata_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(13),
      Q => RAM_ARR_reg_0(13)
    );
\adata_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(14),
      Q => RAM_ARR_reg_0(14)
    );
\adata_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(15),
      Q => RAM_ARR_reg_0(15)
    );
\adata_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(16),
      Q => RAM_ARR_reg_0(16)
    );
\adata_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(17),
      Q => RAM_ARR_reg_0(17)
    );
\adata_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(18),
      Q => RAM_ARR_reg_0(18)
    );
\adata_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(19),
      Q => RAM_ARR_reg_0(19)
    );
\adata_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(1),
      Q => RAM_ARR_reg_0(1)
    );
\adata_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(20),
      Q => RAM_ARR_reg_0(20)
    );
\adata_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(21),
      Q => RAM_ARR_reg_0(21)
    );
\adata_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(22),
      Q => RAM_ARR_reg_0(22)
    );
\adata_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(23),
      Q => RAM_ARR_reg_0(23)
    );
\adata_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(24),
      Q => RAM_ARR_reg_0(24)
    );
\adata_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(25),
      Q => RAM_ARR_reg_0(25)
    );
\adata_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(26),
      Q => RAM_ARR_reg_0(26)
    );
\adata_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(27),
      Q => RAM_ARR_reg_0(27)
    );
\adata_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(28),
      Q => RAM_ARR_reg_0(28)
    );
\adata_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(29),
      Q => RAM_ARR_reg_0(29)
    );
\adata_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(2),
      Q => RAM_ARR_reg_0(2)
    );
\adata_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(30),
      Q => RAM_ARR_reg_0(30)
    );
\adata_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(31),
      Q => RAM_ARR_reg_0(31)
    );
\adata_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(3),
      Q => RAM_ARR_reg_0(3)
    );
\adata_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(4),
      Q => RAM_ARR_reg_0(4)
    );
\adata_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(5),
      Q => RAM_ARR_reg_0(5)
    );
\adata_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(6),
      Q => RAM_ARR_reg_0(6)
    );
\adata_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(7),
      Q => RAM_ARR_reg_0(7)
    );
\adata_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(8),
      Q => RAM_ARR_reg_0(8)
    );
\adata_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_5(9),
      Q => RAM_ARR_reg_0(9)
    );
\astrb_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_3,
      Q => core_fu_lsu_astrb_out_wire(0)
    );
\astrb_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_2,
      Q => core_fu_lsu_astrb_out_wire(1)
    );
\astrb_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_1,
      Q => core_fu_lsu_astrb_out_wire(2)
    );
\astrb_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_0,
      Q => core_fu_lsu_astrb_out_wire(3)
    );
avalid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg,
      Q => \^core_fu_lsu_avalid_out_wire\
    );
awren_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \fu_lsu_opc_reg_reg[1]\,
      Q => core_fu_lsu_awren_out_wire
    );
\o1_data_r[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(17),
      I1 => rdata_r(17),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp_reg[17]\
    );
\o1_data_r[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(18),
      I1 => rdata_r(18),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^o1temp_reg[18]_0\
    );
\o1_data_r[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^o1temp_reg[19]_0\,
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => \opc_reg_reg[0]_5\,
      O => \o1temp_reg[19]\
    );
\o1_data_r[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(19),
      I1 => rdata_r(19),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^o1temp_reg[19]_0\
    );
\o1_data_r[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(20),
      I1 => rdata_r(20),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^o1temp_reg[20]_0\
    );
\o1_data_r[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(21),
      I1 => rdata_r(21),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^o1temp_reg[21]_0\
    );
\o1_data_r[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(22),
      I1 => rdata_r(22),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^o1temp_reg[22]_0\
    );
\o1_data_r[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(23),
      I1 => rdata_r(23),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp_reg[23]\
    );
\o1_data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(0),
      Q => Q(0)
    );
\o1_data_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(10),
      Q => Q(10)
    );
\o1_data_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(11),
      Q => Q(11)
    );
\o1_data_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(12),
      Q => Q(12)
    );
\o1_data_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(13),
      Q => Q(13)
    );
\o1_data_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(14),
      Q => Q(14)
    );
\o1_data_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(15),
      Q => Q(15)
    );
\o1_data_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(16),
      Q => Q(16)
    );
\o1_data_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(17),
      Q => Q(17)
    );
\o1_data_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(18),
      Q => Q(18)
    );
\o1_data_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(19),
      Q => Q(19)
    );
\o1_data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(1),
      Q => Q(1)
    );
\o1_data_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(20),
      Q => Q(20)
    );
\o1_data_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(21),
      Q => Q(21)
    );
\o1_data_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(22),
      Q => Q(22)
    );
\o1_data_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(23),
      Q => Q(23)
    );
\o1_data_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(24),
      Q => Q(24)
    );
\o1_data_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(25),
      Q => Q(25)
    );
\o1_data_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(26),
      Q => Q(26)
    );
\o1_data_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(27),
      Q => Q(27)
    );
\o1_data_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(28),
      Q => Q(28)
    );
\o1_data_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(29),
      Q => Q(29)
    );
\o1_data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(2),
      Q => Q(2)
    );
\o1_data_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(30),
      Q => Q(30)
    );
\o1_data_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(31),
      Q => Q(31)
    );
\o1_data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(3),
      Q => Q(3)
    );
\o1_data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(4),
      Q => Q(4)
    );
\o1_data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(5),
      Q => Q(5)
    );
\o1_data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(6),
      Q => Q(6)
    );
\o1_data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(7),
      Q => Q(7)
    );
\o1_data_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(8),
      Q => Q(8)
    );
\o1_data_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in2_load_reg_reg(9),
      Q => Q(9)
    );
\o1temp[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(16),
      I1 => rdata_r(16),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp_reg[16]\
    );
\o1temp[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^o1temp_reg[18]_0\,
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => \opc_reg_reg[0]_6\,
      O => \o1temp_reg[18]\
    );
\o1temp[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^o1temp_reg[20]_0\,
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => \opc_reg_reg[0]_4\,
      O => \o1temp_reg[20]\
    );
\o1temp[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^o1temp_reg[21]_0\,
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => \opc_reg_reg[0]_3\,
      O => \o1temp_reg[21]\
    );
\o1temp[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^o1temp_reg[22]_0\,
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => \opc_reg_reg[0]_2\,
      O => \o1temp_reg[22]\
    );
\o1temp[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(24),
      I1 => rdata_r(24),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp_reg[24]\
    );
\o1temp[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \o1temp[25]_i_7_n_0\,
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => \opc_reg_reg[0]_1\,
      O => \o1reg_reg[25]\
    );
\o1temp[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(25),
      I1 => rdata_r(25),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp[25]_i_7_n_0\
    );
\o1temp[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(26),
      I1 => rdata_r(26),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp_reg[26]\
    );
\o1temp[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \o1temp[27]_i_7_n_0\,
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => \opc_reg_reg[0]_0\,
      O => \o1reg_reg[27]\
    );
\o1temp[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(27),
      I1 => rdata_r(27),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp[27]_i_7_n_0\
    );
\o1temp[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \o1temp[28]_i_7_n_0\,
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => \opc_reg_reg[0]\,
      O => \o1reg_reg[28]\
    );
\o1temp[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(28),
      I1 => rdata_r(28),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp[28]_i_7_n_0\
    );
\o1temp[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(29),
      I1 => rdata_r(29),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp_reg[29]\
    );
\o1temp[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(30),
      I1 => rdata_r(30),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp_reg[30]\
    );
\o1temp[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005FF3"
    )
        port map (
      I0 => result_r(31),
      I1 => rdata_r(31),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \result_r[31]_i_2_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \o1temp_reg[31]\
    );
\pipeline_r_reg[0][addr_low][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \fu_lsu_opc_reg_reg[2]\(0),
      Q => \pipeline_r_reg[0][addr_low]__0\(0)
    );
\pipeline_r_reg[0][addr_low][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \fu_lsu_opc_reg_reg[2]\(1),
      Q => \pipeline_r_reg[0][addr_low]__0\(1)
    );
\pipeline_r_reg[0][operation][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_4(0),
      Q => \pipeline_r_reg[0][operation_n_0_][0]\
    );
\pipeline_r_reg[0][operation][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_in1t_load_reg_reg_4(1),
      Q => \pipeline_r_reg[0][operation_n_0_][1]\
    );
\pipeline_r_reg[0][operation][2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => p_1_in,
      D => fu_lsu_in1t_load_reg_reg_4(2),
      PRE => rstx,
      Q => \pipeline_r_reg[0][operation_n_0_][2]\
    );
\pipeline_r_reg[0][sign_extend]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r[0][sign_extend]0_out\,
      Q => \pipeline_r_reg[0][sign_extend]__0\
    );
\pipeline_r_reg[1][addr_low][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[0][addr_low]__0\(0),
      Q => \pipeline_r_reg[1][addr_low]__0\(0)
    );
\pipeline_r_reg[1][addr_low][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[0][addr_low]__0\(1),
      Q => \pipeline_r_reg[1][addr_low]__0\(1)
    );
\pipeline_r_reg[1][operation][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[0][operation_n_0_][0]\,
      Q => \pipeline_r_reg[1][operation]__0\(0)
    );
\pipeline_r_reg[1][operation][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[0][operation_n_0_][1]\,
      Q => \pipeline_r_reg[1][operation]__0\(1)
    );
\pipeline_r_reg[1][operation][2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => p_1_in,
      D => \pipeline_r_reg[0][operation_n_0_][2]\,
      PRE => rstx,
      Q => \pipeline_r_reg[1][operation]__0\(2)
    );
\pipeline_r_reg[1][sign_extend]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[0][sign_extend]__0\,
      Q => \pipeline_r_reg[1][sign_extend]__0\
    );
\pipeline_r_reg[2][addr_low][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[1][addr_low]__0\(0),
      Q => \pipeline_r_reg[2][addr_low]__0\(0)
    );
\pipeline_r_reg[2][addr_low][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[1][addr_low]__0\(1),
      Q => \pipeline_r_reg[2][addr_low]__0\(1)
    );
\pipeline_r_reg[2][operation][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[1][operation]__0\(0),
      Q => \pipeline_r_reg[2][operation_n_0_][0]\
    );
\pipeline_r_reg[2][operation][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[1][operation]__0\(1),
      Q => \pipeline_r_reg[2][operation_n_0_][1]\
    );
\pipeline_r_reg[2][operation][2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => p_1_in,
      D => \pipeline_r_reg[1][operation]__0\(2),
      PRE => rstx,
      Q => \pipeline_r_reg[2][operation_n_0_][2]\
    );
\pipeline_r_reg[2][sign_extend]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \pipeline_r_reg[1][sign_extend]__0\,
      Q => \pipeline_r_reg[2][sign_extend]__0\
    );
\rdata_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(0),
      Q => rdata_r(0)
    );
\rdata_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(10),
      Q => rdata_r(10)
    );
\rdata_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(11),
      Q => rdata_r(11)
    );
\rdata_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(12),
      Q => rdata_r(12)
    );
\rdata_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(13),
      Q => rdata_r(13)
    );
\rdata_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(14),
      Q => rdata_r(14)
    );
\rdata_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(15),
      Q => rdata_r(15)
    );
\rdata_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(16),
      Q => rdata_r(16)
    );
\rdata_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(17),
      Q => rdata_r(17)
    );
\rdata_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(18),
      Q => rdata_r(18)
    );
\rdata_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(19),
      Q => rdata_r(19)
    );
\rdata_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(1),
      Q => rdata_r(1)
    );
\rdata_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(20),
      Q => rdata_r(20)
    );
\rdata_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(21),
      Q => rdata_r(21)
    );
\rdata_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(22),
      Q => rdata_r(22)
    );
\rdata_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(23),
      Q => rdata_r(23)
    );
\rdata_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(24),
      Q => rdata_r(24)
    );
\rdata_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(25),
      Q => rdata_r(25)
    );
\rdata_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(26),
      Q => rdata_r(26)
    );
\rdata_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(27),
      Q => rdata_r(27)
    );
\rdata_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(28),
      Q => rdata_r(28)
    );
\rdata_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(29),
      Q => rdata_r(29)
    );
\rdata_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(2),
      Q => rdata_r(2)
    );
\rdata_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(30),
      Q => rdata_r(30)
    );
\rdata_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(31),
      Q => rdata_r(31)
    );
\rdata_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(3),
      Q => rdata_r(3)
    );
\rdata_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(4),
      Q => rdata_r(4)
    );
\rdata_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(5),
      Q => rdata_r(5)
    );
\rdata_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(6),
      Q => rdata_r(6)
    );
\rdata_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(7),
      Q => rdata_r(7)
    );
\rdata_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(8),
      Q => rdata_r(8)
    );
\rdata_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rready_r_reg_0(0),
      CLR => rstx,
      D => \a_rdata_r_reg[31]\(9),
      Q => rdata_r(9)
    );
\result_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F080FF"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(0),
      I3 => \result_r[0]_i_2_n_0\,
      I4 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^d\(0)
    );
\result_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BF000000BF"
    )
        port map (
      I0 => \result_r[0]_i_3_n_0\,
      I1 => rdata_r(16),
      I2 => \pipeline_r_reg[2][addr_low]__0\(1),
      I3 => \result_r[0]_i_4_n_0\,
      I4 => rdata_r(0),
      I5 => \result_r[0]_i_5_n_0\,
      O => \result_r[0]_i_2_n_0\
    );
\result_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D9"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => \pipeline_r_reg[2][addr_low]__0\(0),
      O => \result_r[0]_i_3_n_0\
    );
\result_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004040000000"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => \pipeline_r_reg[2][addr_low]__0\(0),
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => rdata_r(24),
      I5 => rdata_r(8),
      O => \result_r[0]_i_4_n_0\
    );
\result_r[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][0]\,
      O => \result_r[0]_i_5_n_0\
    );
\result_r[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[10]_0\,
      O => fu_lsu_r1_data_out_wire(10)
    );
\result_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00007F00"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(10),
      I3 => \result_r[15]_i_3_n_0\,
      I4 => \result_r[10]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[10]_0\
    );
\result_r[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32220222"
    )
        port map (
      I0 => rdata_r(10),
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => rdata_r(26),
      O => \result_r[10]_i_3_n_0\
    );
\result_r[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[11]_0\,
      O => fu_lsu_r1_data_out_wire(11)
    );
\result_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00007F00"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(11),
      I3 => \result_r[15]_i_3_n_0\,
      I4 => \result_r[11]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[11]_0\
    );
\result_r[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32220222"
    )
        port map (
      I0 => rdata_r(11),
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => rdata_r(27),
      O => \result_r[11]_i_3_n_0\
    );
\result_r[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[12]_0\,
      O => fu_lsu_r1_data_out_wire(12)
    );
\result_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00007F00"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(12),
      I3 => \result_r[15]_i_3_n_0\,
      I4 => \result_r[12]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[12]_0\
    );
\result_r[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32220222"
    )
        port map (
      I0 => rdata_r(12),
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => rdata_r(28),
      O => \result_r[12]_i_3_n_0\
    );
\result_r[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[13]_0\,
      O => fu_lsu_r1_data_out_wire(13)
    );
\result_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F7F000000"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(13),
      I3 => \result_r[13]_i_3_n_0\,
      I4 => \result_r[15]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[13]_0\
    );
\result_r[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCCDFFF"
    )
        port map (
      I0 => rdata_r(29),
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => rdata_r(13),
      O => \result_r[13]_i_3_n_0\
    );
\result_r[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[14]_0\,
      O => fu_lsu_r1_data_out_wire(14)
    );
\result_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00007F00"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(14),
      I3 => \result_r[15]_i_3_n_0\,
      I4 => \result_r[14]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[14]_0\
    );
\result_r[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => rdata_r(30),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => rdata_r(14),
      O => \result_r[14]_i_3_n_0\
    );
\result_r[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[15]_0\,
      O => fu_lsu_r1_data_out_wire(15)
    );
\result_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00007F00"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(15),
      I3 => \result_r[15]_i_3_n_0\,
      I4 => \result_r[15]_i_4_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[15]_0\
    );
\result_r[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \result_r[31]_i_4_n_0\,
      I1 => \pipeline_r_reg[2][sign_extend]__0\,
      O => \result_r[15]_i_3_n_0\
    );
\result_r[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => rdata_r(31),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => rdata_r(15),
      O => \result_r[15]_i_4_n_0\
    );
\result_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(16),
      I5 => result_r(16),
      O => fu_lsu_r1_data_out_wire(16)
    );
\result_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(17),
      I5 => result_r(17),
      O => fu_lsu_r1_data_out_wire(17)
    );
\result_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(18),
      I5 => result_r(18),
      O => fu_lsu_r1_data_out_wire(18)
    );
\result_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(19),
      I5 => result_r(19),
      O => fu_lsu_r1_data_out_wire(19)
    );
\result_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[1]_0\,
      O => fu_lsu_r1_data_out_wire(1)
    );
\result_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00EF00EF"
    )
        port map (
      I0 => \result_r[1]_i_3_n_0\,
      I1 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \result_r[1]_i_4_n_0\,
      I4 => result_r(1),
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[1]_0\
    );
\result_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => rdata_r(1),
      I1 => rdata_r(9),
      I2 => rdata_r(17),
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => \pipeline_r_reg[2][addr_low]__0\(0),
      I5 => rdata_r(25),
      O => \result_r[1]_i_3_n_0\
    );
\result_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200AA00E200AA"
    )
        port map (
      I0 => rdata_r(1),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => rdata_r(17),
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I5 => result_r(1),
      O => \result_r[1]_i_4_n_0\
    );
\result_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(20),
      I5 => result_r(20),
      O => fu_lsu_r1_data_out_wire(20)
    );
\result_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(21),
      I5 => result_r(21),
      O => fu_lsu_r1_data_out_wire(21)
    );
\result_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(22),
      I5 => result_r(22),
      O => fu_lsu_r1_data_out_wire(22)
    );
\result_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(23),
      I5 => result_r(23),
      O => fu_lsu_r1_data_out_wire(23)
    );
\result_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(24),
      I5 => result_r(24),
      O => fu_lsu_r1_data_out_wire(24)
    );
\result_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(25),
      I5 => result_r(25),
      O => fu_lsu_r1_data_out_wire(25)
    );
\result_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(26),
      I5 => result_r(26),
      O => fu_lsu_r1_data_out_wire(26)
    );
\result_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(27),
      I5 => result_r(27),
      O => fu_lsu_r1_data_out_wire(27)
    );
\result_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(28),
      I5 => result_r(28),
      O => fu_lsu_r1_data_out_wire(28)
    );
\result_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(29),
      I5 => result_r(29),
      O => fu_lsu_r1_data_out_wire(29)
    );
\result_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[2]_0\,
      O => fu_lsu_r1_data_out_wire(2)
    );
\result_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00EF00EF"
    )
        port map (
      I0 => \result_r[2]_i_3_n_0\,
      I1 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \result_r[2]_i_4_n_0\,
      I4 => result_r(2),
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[2]_0\
    );
\result_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => rdata_r(2),
      I1 => rdata_r(10),
      I2 => rdata_r(18),
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => \pipeline_r_reg[2][addr_low]__0\(0),
      I5 => rdata_r(26),
      O => \result_r[2]_i_3_n_0\
    );
\result_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200AA00E200AA"
    )
        port map (
      I0 => rdata_r(2),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => rdata_r(18),
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I5 => result_r(2),
      O => \result_r[2]_i_4_n_0\
    );
\result_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(30),
      I5 => result_r(30),
      O => fu_lsu_r1_data_out_wire(30)
    );
\result_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEEE44454444"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \result_r[31]_i_2_n_0\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => rdata_r(31),
      I5 => result_r(31),
      O => fu_lsu_r1_data_out_wire(31)
    );
\result_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAAAAA"
    )
        port map (
      I0 => \pipeline_r_reg[2][sign_extend]__0\,
      I1 => rdata_r(15),
      I2 => \pipeline_r_reg[2][addr_low]__0\(1),
      I3 => rdata_r(31),
      I4 => \result_r[31]_i_3_n_0\,
      I5 => \result_r[31]_i_4_n_0\,
      O => \result_r[31]_i_2_n_0\
    );
\result_r[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][0]\,
      O => \result_r[31]_i_3_n_0\
    );
\result_r[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF4747"
    )
        port map (
      I0 => rdata_r(23),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => rdata_r(7),
      I3 => \result_r[31]_i_5_n_0\,
      I4 => \pipeline_r_reg[2][addr_low]__0\(0),
      I5 => \result_r[31]_i_6_n_0\,
      O => \result_r[31]_i_4_n_0\
    );
\result_r[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata_r(31),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => rdata_r(15),
      O => \result_r[31]_i_5_n_0\
    );
\result_r[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      O => \result_r[31]_i_6_n_0\
    );
\result_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[3]_0\,
      O => fu_lsu_r1_data_out_wire(3)
    );
\result_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00EF00EF"
    )
        port map (
      I0 => \result_r[3]_i_3_n_0\,
      I1 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \result_r[3]_i_4_n_0\,
      I4 => result_r(3),
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[3]_0\
    );
\result_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => rdata_r(3),
      I1 => rdata_r(11),
      I2 => rdata_r(19),
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => \pipeline_r_reg[2][addr_low]__0\(0),
      I5 => rdata_r(27),
      O => \result_r[3]_i_3_n_0\
    );
\result_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200AA00E200AA"
    )
        port map (
      I0 => rdata_r(3),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => rdata_r(19),
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I5 => result_r(3),
      O => \result_r[3]_i_4_n_0\
    );
\result_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[4]_0\,
      O => fu_lsu_r1_data_out_wire(4)
    );
\result_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444477747777"
    )
        port map (
      I0 => result_r(4),
      I1 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I2 => \result_r[4]_i_3_n_0\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I5 => \result_r[4]_i_4_n_0\,
      O => \^result_r_reg[4]_0\
    );
\result_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => rdata_r(28),
      I1 => rdata_r(4),
      I2 => rdata_r(20),
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => \pipeline_r_reg[2][addr_low]__0\(0),
      I5 => rdata_r(12),
      O => \result_r[4]_i_3_n_0\
    );
\result_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FCA0CCA00CA0CC"
    )
        port map (
      I0 => result_r(4),
      I1 => rdata_r(4),
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I4 => \pipeline_r_reg[2][addr_low]__0\(1),
      I5 => rdata_r(20),
      O => \result_r[4]_i_4_n_0\
    );
\result_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[5]_0\,
      O => fu_lsu_r1_data_out_wire(5)
    );
\result_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB00000BBB"
    )
        port map (
      I0 => \result_r[6]_i_5_n_0\,
      I1 => result_r(5),
      I2 => \result_r[6]_i_3_n_0\,
      I3 => rdata_r(5),
      I4 => \result_r[5]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[5]_0\
    );
\result_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBAAAAAAAAAAAAA"
    )
        port map (
      I0 => \result_r[5]_i_4_n_0\,
      I1 => \pipeline_r_reg[2][addr_low]__0\(0),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => \pipeline_r_reg[2][addr_low]__0\(1),
      I5 => rdata_r(21),
      O => \result_r[5]_i_3_n_0\
    );
\result_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000220020000000"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I2 => rdata_r(29),
      I3 => \pipeline_r_reg[2][addr_low]__0\(0),
      I4 => \pipeline_r_reg[2][addr_low]__0\(1),
      I5 => rdata_r(13),
      O => \result_r[5]_i_4_n_0\
    );
\result_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[6]_0\,
      O => fu_lsu_r1_data_out_wire(6)
    );
\result_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF070000FF07FF07"
    )
        port map (
      I0 => \result_r[6]_i_3_n_0\,
      I1 => rdata_r(6),
      I2 => \result_r[6]_i_4_n_0\,
      I3 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I4 => \result_r[6]_i_5_n_0\,
      I5 => result_r(6),
      O => \^result_r_reg[6]_0\
    );
\result_r[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"013F"
    )
        port map (
      I0 => \pipeline_r_reg[2][addr_low]__0\(0),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][1]\,
      O => \result_r[6]_i_3_n_0\
    );
\result_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008888F0880000"
    )
        port map (
      I0 => \pipeline_r_reg[2][addr_low]__0\(1),
      I1 => rdata_r(22),
      I2 => \result_r[6]_i_6_n_0\,
      I3 => \pipeline_r_reg[2][addr_low]__0\(0),
      I4 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I5 => \pipeline_r_reg[2][operation_n_0_][0]\,
      O => \result_r[6]_i_4_n_0\
    );
\result_r[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][2]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      O => \result_r[6]_i_5_n_0\
    );
\result_r[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rdata_r(30),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => rdata_r(14),
      O => \result_r[6]_i_6_n_0\
    );
\result_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[7]_0\,
      O => fu_lsu_r1_data_out_wire(7)
    );
\result_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00007F00"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(7),
      I3 => \result_r[31]_i_4_n_0\,
      I4 => \result_r[7]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[7]_0\
    );
\result_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I2 => rdata_r(23),
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => rdata_r(7),
      O => \result_r[7]_i_3_n_0\
    );
\result_r[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[8]_0\,
      O => fu_lsu_r1_data_out_wire(8)
    );
\result_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00007F00"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(8),
      I3 => \result_r[15]_i_3_n_0\,
      I4 => \result_r[8]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[8]_0\
    );
\result_r[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => rdata_r(24),
      I1 => \pipeline_r_reg[2][addr_low]__0\(1),
      I2 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I3 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I4 => rdata_r(8),
      O => \result_r[8]_i_3_n_0\
    );
\result_r[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^result_r_reg[9]_0\,
      O => fu_lsu_r1_data_out_wire(9)
    );
\result_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F00007F00"
    )
        port map (
      I0 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => result_r(9),
      I3 => \result_r[15]_i_3_n_0\,
      I4 => \result_r[9]_i_3_n_0\,
      I5 => \pipeline_r_reg[2][operation_n_0_][2]\,
      O => \^result_r_reg[9]_0\
    );
\result_r[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32220222"
    )
        port map (
      I0 => rdata_r(9),
      I1 => \pipeline_r_reg[2][operation_n_0_][1]\,
      I2 => \pipeline_r_reg[2][operation_n_0_][0]\,
      I3 => \pipeline_r_reg[2][addr_low]__0\(1),
      I4 => rdata_r(25),
      O => \result_r[9]_i_3_n_0\
    );
\result_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => \^d\(0),
      Q => result_r(0)
    );
\result_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(10),
      Q => result_r(10)
    );
\result_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(11),
      Q => result_r(11)
    );
\result_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(12),
      Q => result_r(12)
    );
\result_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(13),
      Q => result_r(13)
    );
\result_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(14),
      Q => result_r(14)
    );
\result_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(15),
      Q => result_r(15)
    );
\result_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(16),
      Q => result_r(16)
    );
\result_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(17),
      Q => result_r(17)
    );
\result_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(18),
      Q => result_r(18)
    );
\result_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(19),
      Q => result_r(19)
    );
\result_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(1),
      Q => result_r(1)
    );
\result_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(20),
      Q => result_r(20)
    );
\result_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(21),
      Q => result_r(21)
    );
\result_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(22),
      Q => result_r(22)
    );
\result_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(23),
      Q => result_r(23)
    );
\result_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(24),
      Q => result_r(24)
    );
\result_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(25),
      Q => result_r(25)
    );
\result_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(26),
      Q => result_r(26)
    );
\result_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(27),
      Q => result_r(27)
    );
\result_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(28),
      Q => result_r(28)
    );
\result_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(29),
      Q => result_r(29)
    );
\result_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(2),
      Q => result_r(2)
    );
\result_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(30),
      Q => result_r(30)
    );
\result_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(31),
      Q => result_r(31)
    );
\result_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(3),
      Q => result_r(3)
    );
\result_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(4),
      Q => result_r(4)
    );
\result_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(5),
      Q => result_r(5)
    );
\result_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(6),
      Q => result_r(6)
    );
\result_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(7),
      Q => result_r(7)
    );
\result_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(8),
      Q => result_r(8)
    );
\result_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_1_in,
      CLR => rstx,
      D => fu_lsu_r1_data_out_wire(9),
      Q => result_r(9)
    );
rready_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7DF5555F3CF0000"
    )
        port map (
      I0 => rready_r_reg_0(0),
      I1 => \pipeline_r_reg[0][operation_n_0_][0]\,
      I2 => \pipeline_r_reg[0][operation_n_0_][2]\,
      I3 => \pipeline_r_reg[0][operation_n_0_][1]\,
      I4 => p_1_in,
      I5 => \^core_fu_lsu_rready_out_wire\,
      O => rready_r_i_1_n_0
    );
rready_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => rready_r_i_1_n_0,
      Q => \^core_fu_lsu_rready_out_wire\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_fu_shl_shr_shru_always_1 is
  port (
    \simm_B1_reg_reg[31]\ : out STD_LOGIC;
    \o1temp_reg[18]_0\ : out STD_LOGIC;
    \o1temp_reg[19]_0\ : out STD_LOGIC;
    \o1temp_reg[20]_0\ : out STD_LOGIC;
    \o1temp_reg[21]_0\ : out STD_LOGIC;
    \o1temp_reg[22]_0\ : out STD_LOGIC;
    \o1temp_reg[31]_0\ : out STD_LOGIC;
    \o1temp_reg[16]_0\ : out STD_LOGIC;
    \o1temp_reg[15]_0\ : out STD_LOGIC;
    \o1_data_r_reg[2]\ : out STD_LOGIC;
    \o1_data_r_reg[5]\ : out STD_LOGIC;
    \o1_data_r_reg[6]\ : out STD_LOGIC;
    \o1_data_r_reg[7]\ : out STD_LOGIC;
    \o1temp_reg[30]_0\ : out STD_LOGIC;
    \o1temp_reg[29]_0\ : out STD_LOGIC;
    \o1reg_reg[28]_0\ : out STD_LOGIC;
    \o1reg_reg[27]_0\ : out STD_LOGIC;
    \o1temp_reg[26]_0\ : out STD_LOGIC;
    \o1reg_reg[25]_0\ : out STD_LOGIC;
    \o1temp_reg[24]_0\ : out STD_LOGIC;
    \o1temp_reg[23]_0\ : out STD_LOGIC;
    \o1_data_r_reg[22]\ : out STD_LOGIC;
    \o1_data_r_reg[21]\ : out STD_LOGIC;
    \o1_data_r_reg[20]\ : out STD_LOGIC;
    \adata_r_reg[19]\ : out STD_LOGIC;
    \o1_data_r_reg[18]\ : out STD_LOGIC;
    \o1temp_reg[17]_0\ : out STD_LOGIC;
    \adata_r_reg[24]\ : out STD_LOGIC;
    \t1reg_reg[3]_0\ : out STD_LOGIC;
    \t1reg_reg[4]_0\ : out STD_LOGIC;
    \o1temp_reg[9]_0\ : out STD_LOGIC;
    \o1temp_reg[10]_0\ : out STD_LOGIC;
    \o1temp_reg[11]_0\ : out STD_LOGIC;
    \o1temp_reg[12]_0\ : out STD_LOGIC;
    \o1temp_reg[13]_0\ : out STD_LOGIC;
    \o1temp_reg[14]_0\ : out STD_LOGIC;
    \o1temp_reg[8]_0\ : out STD_LOGIC;
    \t1reg_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    inst_decoder_B1_src_sel_wire : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B1_src_sel_reg_reg[0]\ : in STD_LOGIC;
    \T1opc_reg_reg[0]\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_0\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_1\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_2\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_3\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_0\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_1\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_2\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_3\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_4\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_5\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_6\ : in STD_LOGIC;
    fu_shifter_in2_load_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    socket_RF_i1_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \fu_shifter_opc_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_fu_shl_shr_shru_always_1 : entity is "fu_shl_shr_shru_always_1";
end toplevel_tta_core_toplevel_0_0_fu_shl_shr_shru_always_1;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_fu_shl_shr_shru_always_1 is
  signal \aaddr_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_10_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_11_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_12_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_13_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_14_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_15_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_16_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_7_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_8_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_9_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_10_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_11_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_12_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_13_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_14_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_15_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_16_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_9_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_10_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_11_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_12_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_13_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_14_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_15_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_16_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_17_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_18_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_19_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_20_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_21_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_7_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_9_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_10_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_11_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_12_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_13_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_14_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_15_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_16_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_17_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_18_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_19_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_20_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_21_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_22_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_23_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_24_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_25_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_26_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_27_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_28_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_7_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_8_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_9_n_0\ : STD_LOGIC;
  signal \o1_data_r[19]_i_6_n_0\ : STD_LOGIC;
  signal \o1_data_r[19]_i_7_n_0\ : STD_LOGIC;
  signal \o1_data_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \o1_data_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \o1_data_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \o1_data_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \o1_data_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \o1_data_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \o1_data_r[6]_i_10_n_0\ : STD_LOGIC;
  signal \o1_data_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \o1_data_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \o1_data_r[6]_i_9_n_0\ : STD_LOGIC;
  signal \o1_data_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \o1_data_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \o1reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \o1temp[0]_i_11_n_0\ : STD_LOGIC;
  signal \o1temp[0]_i_12_n_0\ : STD_LOGIC;
  signal \o1temp[0]_i_13_n_0\ : STD_LOGIC;
  signal \o1temp[0]_i_8_n_0\ : STD_LOGIC;
  signal \o1temp[0]_i_9_n_0\ : STD_LOGIC;
  signal \o1temp[12]_i_7_n_0\ : STD_LOGIC;
  signal \o1temp[12]_i_8_n_0\ : STD_LOGIC;
  signal \o1temp[13]_i_7_n_0\ : STD_LOGIC;
  signal \o1temp[14]_i_7_n_0\ : STD_LOGIC;
  signal \o1temp[14]_i_8_n_0\ : STD_LOGIC;
  signal \o1temp[14]_i_9_n_0\ : STD_LOGIC;
  signal \o1temp[16]_i_10_n_0\ : STD_LOGIC;
  signal \o1temp[16]_i_7_n_0\ : STD_LOGIC;
  signal \o1temp[16]_i_8_n_0\ : STD_LOGIC;
  signal \o1temp[18]_i_4_n_0\ : STD_LOGIC;
  signal \o1temp[18]_i_5_n_0\ : STD_LOGIC;
  signal \o1temp[20]_i_4_n_0\ : STD_LOGIC;
  signal \o1temp[20]_i_5_n_0\ : STD_LOGIC;
  signal \o1temp[21]_i_4_n_0\ : STD_LOGIC;
  signal \o1temp[21]_i_5_n_0\ : STD_LOGIC;
  signal \o1temp[22]_i_4_n_0\ : STD_LOGIC;
  signal \o1temp[22]_i_5_n_0\ : STD_LOGIC;
  signal \o1temp[24]_i_10_n_0\ : STD_LOGIC;
  signal \o1temp[24]_i_11_n_0\ : STD_LOGIC;
  signal \o1temp[24]_i_12_n_0\ : STD_LOGIC;
  signal \o1temp[24]_i_8_n_0\ : STD_LOGIC;
  signal \o1temp[24]_i_9_n_0\ : STD_LOGIC;
  signal \o1temp[26]_i_10_n_0\ : STD_LOGIC;
  signal \o1temp[26]_i_11_n_0\ : STD_LOGIC;
  signal \o1temp[26]_i_12_n_0\ : STD_LOGIC;
  signal \o1temp[26]_i_8_n_0\ : STD_LOGIC;
  signal \o1temp[26]_i_9_n_0\ : STD_LOGIC;
  signal \o1temp[29]_i_10_n_0\ : STD_LOGIC;
  signal \o1temp[29]_i_8_n_0\ : STD_LOGIC;
  signal \o1temp[29]_i_9_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_10_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_11_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_12_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_13_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_14_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_15_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_8_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_9_n_0\ : STD_LOGIC;
  signal \o1temp[31]_i_7_n_0\ : STD_LOGIC;
  signal opc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal t1reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aaddr_r[1]_i_7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \aaddr_r[2]_i_10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \aaddr_r[2]_i_11\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \aaddr_r[7]_i_12\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \aaddr_r[7]_i_8\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \aaddr_r[8]_i_19\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \aaddr_r[8]_i_20\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \aaddr_r[8]_i_8\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \aaddr_r[8]_i_9\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \aaddr_r[9]_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \aaddr_r[9]_i_11\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \aaddr_r[9]_i_14\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \aaddr_r[9]_i_24\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aaddr_r[9]_i_8\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o1_data_r[19]_i_7\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \o1_data_r[2]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \o1_data_r[6]_i_10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \o1_data_r[6]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \o1_data_r[7]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \o1temp[12]_i_8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \o1temp[13]_i_7\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \o1temp[16]_i_10\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \o1temp[18]_i_5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \o1temp[20]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o1temp[21]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \o1temp[22]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \o1temp[22]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \o1temp[24]_i_10\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \o1temp[24]_i_11\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o1temp[26]_i_10\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o1temp[29]_i_10\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \o1temp[29]_i_9\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \o1temp[30]_i_11\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \o1temp[30]_i_9\ : label is "soft_lutpair23";
begin
\aaddr_r[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[24]_i_11_n_0\,
      I1 => t1reg(2),
      I2 => \aaddr_r[1]_i_11_n_0\,
      I3 => t1reg(1),
      I4 => \aaddr_r[1]_i_12_n_0\,
      O => \aaddr_r[1]_i_10_n_0\
    );
\aaddr_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[6]\,
      I1 => \o1reg_reg_n_0_[25]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[5]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[26]\,
      O => \aaddr_r[1]_i_11_n_0\
    );
\aaddr_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[4]\,
      I1 => \o1reg_reg_n_0_[27]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[3]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[28]\,
      O => \aaddr_r[1]_i_12_n_0\
    );
\aaddr_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \aaddr_r[1]_i_7_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[1]_i_8_n_0\,
      I3 => opc(1),
      I4 => opc(0),
      I5 => \aaddr_r[1]_i_9_n_0\,
      O => \t1reg_reg[3]_0\
    );
\aaddr_r[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_12_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[9]_i_13_n_0\,
      O => \aaddr_r[1]_i_7_n_0\
    );
\aaddr_r[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_14_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[1]_i_10_n_0\,
      O => \aaddr_r[1]_i_8_n_0\
    );
\aaddr_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF7FFF3FFA2AA"
    )
        port map (
      I0 => t1reg(4),
      I1 => opc(0),
      I2 => opc(1),
      I3 => \o1reg_reg_n_0_[31]\,
      I4 => t1reg(3),
      I5 => \aaddr_r[9]_i_15_n_0\,
      O => \aaddr_r[1]_i_9_n_0\
    );
\aaddr_r[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[6]_i_15_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[6]_i_16_n_0\,
      O => \aaddr_r[2]_i_10_n_0\
    );
\aaddr_r[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[2]_i_12_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[2]_i_13_n_0\,
      O => \aaddr_r[2]_i_11_n_0\
    );
\aaddr_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[7]\,
      I1 => \o1reg_reg_n_0_[24]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[6]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[25]\,
      O => \aaddr_r[2]_i_12_n_0\
    );
\aaddr_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[5]\,
      I1 => \o1reg_reg_n_0_[26]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[4]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[27]\,
      O => \aaddr_r[2]_i_13_n_0\
    );
\aaddr_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \aaddr_r[9]_i_11_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[2]_i_7_n_0\,
      I3 => opc(1),
      I4 => opc(0),
      I5 => \aaddr_r[2]_i_8_n_0\,
      O => \t1reg_reg[4]_0\
    );
\aaddr_r[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \aaddr_r[2]_i_9_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[2]_i_10_n_0\,
      I3 => t1reg(2),
      I4 => \aaddr_r[2]_i_11_n_0\,
      O => \aaddr_r[2]_i_7_n_0\
    );
\aaddr_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF7FFF3FFA2AA"
    )
        port map (
      I0 => t1reg(4),
      I1 => opc(0),
      I2 => opc(1),
      I3 => \o1reg_reg_n_0_[31]\,
      I4 => t1reg(3),
      I5 => \aaddr_r[9]_i_12_n_0\,
      O => \aaddr_r[2]_i_8_n_0\
    );
\aaddr_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_18_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[6]_i_14_n_0\,
      I3 => \aaddr_r[8]_i_16_n_0\,
      I4 => \aaddr_r[8]_i_17_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[2]_i_9_n_0\
    );
\aaddr_r[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_25_n_0\,
      I1 => \aaddr_r[9]_i_26_n_0\,
      I2 => t1reg(2),
      I3 => \aaddr_r[8]_i_16_n_0\,
      I4 => t1reg(1),
      I5 => \aaddr_r[8]_i_17_n_0\,
      O => \aaddr_r[6]_i_10_n_0\
    );
\aaddr_r[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[8]_i_18_n_0\,
      I1 => \aaddr_r[6]_i_14_n_0\,
      I2 => t1reg(2),
      I3 => \aaddr_r[6]_i_15_n_0\,
      I4 => t1reg(1),
      I5 => \aaddr_r[6]_i_16_n_0\,
      O => \aaddr_r[6]_i_11_n_0\
    );
\aaddr_r[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0FEFEEFF0FEFFF"
    )
        port map (
      I0 => t1reg(1),
      I1 => t1reg(0),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => opc(1),
      I4 => opc(0),
      I5 => \o1reg_reg_n_0_[0]\,
      O => \aaddr_r[6]_i_12_n_0\
    );
\aaddr_r[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_21_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_22_n_0\,
      I3 => \aaddr_r[9]_i_17_n_0\,
      I4 => \aaddr_r[9]_i_18_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[6]_i_13_n_0\
    );
\aaddr_r[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[13]\,
      I1 => \o1reg_reg_n_0_[18]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[12]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[19]\,
      O => \aaddr_r[6]_i_14_n_0\
    );
\aaddr_r[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[11]\,
      I1 => \o1reg_reg_n_0_[20]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[10]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[21]\,
      O => \aaddr_r[6]_i_15_n_0\
    );
\aaddr_r[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[9]\,
      I1 => \o1reg_reg_n_0_[22]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[8]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[23]\,
      O => \aaddr_r[6]_i_16_n_0\
    );
\aaddr_r[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEB28"
    )
        port map (
      I0 => \aaddr_r[6]_i_7_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => t1reg(4),
      I4 => \aaddr_r[6]_i_8_n_0\,
      O => \o1temp_reg[8]_0\
    );
\aaddr_r[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \aaddr_r[6]_i_9_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[6]_i_10_n_0\,
      I3 => t1reg(3),
      I4 => \aaddr_r[6]_i_11_n_0\,
      O => \aaddr_r[6]_i_7_n_0\
    );
\aaddr_r[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \aaddr_r[9]_i_10_n_0\,
      I1 => t1reg(2),
      I2 => \aaddr_r[6]_i_12_n_0\,
      I3 => t1reg(3),
      I4 => \aaddr_r[6]_i_13_n_0\,
      O => \aaddr_r[6]_i_8_n_0\
    );
\aaddr_r[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(3),
      I4 => \o1temp[0]_i_11_n_0\,
      O => \aaddr_r[6]_i_9_n_0\
    );
\aaddr_r[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_18_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_21_n_0\,
      I3 => \aaddr_r[8]_i_20_n_0\,
      I4 => t1reg(2),
      O => \aaddr_r[7]_i_10_n_0\
    );
\aaddr_r[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_20_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[7]_i_15_n_0\,
      I3 => \aaddr_r[9]_i_22_n_0\,
      I4 => \aaddr_r[9]_i_19_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[7]_i_11_n_0\
    );
\aaddr_r[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[7]_i_16_n_0\,
      I1 => t1reg(2),
      I2 => \o1temp[26]_i_10_n_0\,
      O => \aaddr_r[7]_i_12_n_0\
    );
\aaddr_r[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[31]\,
      I1 => \o1reg_reg_n_0_[0]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[30]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[1]\,
      O => \aaddr_r[7]_i_13_n_0\
    );
\aaddr_r[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_28_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_25_n_0\,
      I3 => \aaddr_r[8]_i_15_n_0\,
      I4 => \aaddr_r[9]_i_27_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[7]_i_14_n_0\
    );
\aaddr_r[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[18]\,
      I1 => \o1reg_reg_n_0_[13]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[17]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[14]\,
      O => \aaddr_r[7]_i_15_n_0\
    );
\aaddr_r[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12B7FFFF12B70000"
    )
        port map (
      I0 => t1reg(0),
      I1 => \o1reg_reg_n_0_[15]\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \o1reg_reg_n_0_[16]\,
      I4 => t1reg(1),
      I5 => \o1temp[24]_i_12_n_0\,
      O => \aaddr_r[7]_i_16_n_0\
    );
\aaddr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[7]_i_7_n_0\,
      I1 => \aaddr_r[7]_i_8_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[9]_i_10_n_0\,
      I4 => t1reg(4),
      I5 => \aaddr_r[7]_i_9_n_0\,
      O => \o1temp_reg[9]_0\
    );
\aaddr_r[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(3),
      I4 => \aaddr_r[7]_i_10_n_0\,
      O => \aaddr_r[7]_i_7_n_0\
    );
\aaddr_r[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[7]_i_11_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[7]_i_12_n_0\,
      O => \aaddr_r[7]_i_8_n_0\
    );
\aaddr_r[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => t1reg(2),
      I1 => \aaddr_r[9]_i_10_n_0\,
      I2 => t1reg(1),
      I3 => \aaddr_r[7]_i_13_n_0\,
      I4 => t1reg(3),
      I5 => \aaddr_r[7]_i_14_n_0\,
      O => \aaddr_r[7]_i_9_n_0\
    );
\aaddr_r[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_15_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_27_n_0\,
      I3 => \aaddr_r[9]_i_10_n_0\,
      I4 => \aaddr_r[7]_i_13_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[8]_i_10_n_0\
    );
\aaddr_r[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_26_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[8]_i_16_n_0\,
      I3 => \aaddr_r[9]_i_28_n_0\,
      I4 => \aaddr_r[9]_i_25_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[8]_i_11_n_0\
    );
\aaddr_r[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \aaddr_r[8]_i_17_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[8]_i_18_n_0\,
      I3 => t1reg(2),
      I4 => \aaddr_r[8]_i_19_n_0\,
      O => \aaddr_r[8]_i_12_n_0\
    );
\aaddr_r[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(2),
      I4 => \aaddr_r[8]_i_20_n_0\,
      O => \aaddr_r[8]_i_13_n_0\
    );
\aaddr_r[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_22_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_19_n_0\,
      I3 => \aaddr_r[9]_i_18_n_0\,
      I4 => \aaddr_r[9]_i_21_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[8]_i_14_n_0\
    );
\aaddr_r[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[29]\,
      I1 => \o1reg_reg_n_0_[2]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[28]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[3]\,
      O => \aaddr_r[8]_i_15_n_0\
    );
\aaddr_r[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[19]\,
      I1 => \o1reg_reg_n_0_[12]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[18]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[13]\,
      O => \aaddr_r[8]_i_16_n_0\
    );
\aaddr_r[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[17]\,
      I1 => \o1reg_reg_n_0_[14]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[16]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[15]\,
      O => \aaddr_r[8]_i_17_n_0\
    );
\aaddr_r[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[15]\,
      I1 => \o1reg_reg_n_0_[16]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[14]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[17]\,
      O => \aaddr_r[8]_i_18_n_0\
    );
\aaddr_r[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[6]_i_14_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[6]_i_15_n_0\,
      O => \aaddr_r[8]_i_19_n_0\
    );
\aaddr_r[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_21_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_17_n_0\,
      O => \aaddr_r[8]_i_20_n_0\
    );
\aaddr_r[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BAF3BF"
    )
        port map (
      I0 => t1reg(0),
      I1 => \o1reg_reg_n_0_[31]\,
      I2 => opc(1),
      I3 => opc(0),
      I4 => \o1reg_reg_n_0_[0]\,
      O => \aaddr_r[8]_i_21_n_0\
    );
\aaddr_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[8]_i_7_n_0\,
      I1 => \aaddr_r[8]_i_8_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[9]_i_10_n_0\,
      I4 => t1reg(4),
      I5 => \aaddr_r[8]_i_9_n_0\,
      O => \o1temp_reg[10]_0\
    );
\aaddr_r[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(3),
      I4 => \aaddr_r[8]_i_10_n_0\,
      O => \aaddr_r[8]_i_7_n_0\
    );
\aaddr_r[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_11_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[8]_i_12_n_0\,
      O => \aaddr_r[8]_i_8_n_0\
    );
\aaddr_r[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_13_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[8]_i_14_n_0\,
      O => \aaddr_r[8]_i_9_n_0\
    );
\aaddr_r[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      O => \aaddr_r[9]_i_10_n_0\
    );
\aaddr_r[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_15_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[9]_i_16_n_0\,
      O => \aaddr_r[9]_i_11_n_0\
    );
\aaddr_r[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_17_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_18_n_0\,
      I3 => \aaddr_r[6]_i_12_n_0\,
      I4 => t1reg(2),
      O => \aaddr_r[9]_i_12_n_0\
    );
\aaddr_r[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_19_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_20_n_0\,
      I3 => \aaddr_r[9]_i_21_n_0\,
      I4 => \aaddr_r[9]_i_22_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[9]_i_13_n_0\
    );
\aaddr_r[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_23_n_0\,
      I1 => t1reg(2),
      I2 => \o1temp[24]_i_10_n_0\,
      O => \aaddr_r[9]_i_14_n_0\
    );
\aaddr_r[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(2),
      I4 => \aaddr_r[9]_i_24_n_0\,
      O => \aaddr_r[9]_i_15_n_0\
    );
\aaddr_r[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_25_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_26_n_0\,
      I3 => \aaddr_r[9]_i_27_n_0\,
      I4 => \aaddr_r[9]_i_28_n_0\,
      I5 => t1reg(2),
      O => \aaddr_r[9]_i_16_n_0\
    );
\aaddr_r[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[30]\,
      I1 => \o1reg_reg_n_0_[1]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[29]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[2]\,
      O => \aaddr_r[9]_i_17_n_0\
    );
\aaddr_r[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[28]\,
      I1 => \o1reg_reg_n_0_[3]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[27]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[4]\,
      O => \aaddr_r[9]_i_18_n_0\
    );
\aaddr_r[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[22]\,
      I1 => \o1reg_reg_n_0_[9]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[21]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[10]\,
      O => \aaddr_r[9]_i_19_n_0\
    );
\aaddr_r[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[20]\,
      I1 => \o1reg_reg_n_0_[11]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[19]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[12]\,
      O => \aaddr_r[9]_i_20_n_0\
    );
\aaddr_r[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[26]\,
      I1 => \o1reg_reg_n_0_[5]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[25]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[6]\,
      O => \aaddr_r[9]_i_21_n_0\
    );
\aaddr_r[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[24]\,
      I1 => \o1reg_reg_n_0_[7]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[23]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[8]\,
      O => \aaddr_r[9]_i_22_n_0\
    );
\aaddr_r[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B88B8B8BB8BBB"
    )
        port map (
      I0 => \aaddr_r[7]_i_15_n_0\,
      I1 => t1reg(1),
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[15]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[16]\,
      O => \aaddr_r[9]_i_23_n_0\
    );
\aaddr_r[9]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[7]_i_13_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[8]_i_15_n_0\,
      O => \aaddr_r[9]_i_24_n_0\
    );
\aaddr_r[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[23]\,
      I1 => \o1reg_reg_n_0_[8]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[22]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[9]\,
      O => \aaddr_r[9]_i_25_n_0\
    );
\aaddr_r[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[21]\,
      I1 => \o1reg_reg_n_0_[10]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[20]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[11]\,
      O => \aaddr_r[9]_i_26_n_0\
    );
\aaddr_r[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[27]\,
      I1 => \o1reg_reg_n_0_[4]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[26]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[5]\,
      O => \aaddr_r[9]_i_27_n_0\
    );
\aaddr_r[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[25]\,
      I1 => \o1reg_reg_n_0_[6]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[24]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[7]\,
      O => \aaddr_r[9]_i_28_n_0\
    );
\aaddr_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_7_n_0\,
      I1 => \aaddr_r[9]_i_8_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[9]_i_10_n_0\,
      I4 => t1reg(4),
      I5 => \aaddr_r[9]_i_11_n_0\,
      O => \o1temp_reg[11]_0\
    );
\aaddr_r[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(3),
      I4 => \aaddr_r[9]_i_12_n_0\,
      O => \aaddr_r[9]_i_7_n_0\
    );
\aaddr_r[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_13_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[9]_i_14_n_0\,
      O => \aaddr_r[9]_i_8_n_0\
    );
\aaddr_r[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => opc(1),
      I1 => opc(0),
      O => \aaddr_r[9]_i_9_n_0\
    );
\adata_r[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_10_n_0\,
      I1 => \aaddr_r[1]_i_7_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \o1temp[12]_i_7_n_0\,
      I4 => t1reg(4),
      I5 => \o1temp[12]_i_8_n_0\,
      O => \adata_r_reg[19]\
    );
\o1_data_r[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF74FCFF0074FC00"
    )
        port map (
      I0 => \o1reg_reg_n_0_[31]\,
      I1 => t1reg(4),
      I2 => \o1temp[30]_i_9_n_0\,
      I3 => opc(1),
      I4 => opc(0),
      I5 => \o1temp[14]_i_7_n_0\,
      O => \o1temp_reg[17]_0\
    );
\o1_data_r[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_10_n_0\,
      I1 => \o1temp[29]_i_9_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \o1temp[29]_i_8_n_0\,
      I4 => t1reg(4),
      I5 => \o1temp[13]_i_7_n_0\,
      O => \o1_data_r_reg[18]\
    );
\o1_data_r[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB28FFFF"
    )
        port map (
      I0 => \o1_data_r[19]_i_6_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1_data_r[19]_i_7_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \T1opc_reg_reg[0]_0\,
      O => \o1temp_reg[19]_0\
    );
\o1_data_r[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \aaddr_r[1]_i_7_n_0\,
      O => \o1_data_r[19]_i_6_n_0\
    );
\o1_data_r[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[12]_i_7_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[9]_i_16_n_0\,
      I3 => t1reg(3),
      I4 => \aaddr_r[2]_i_9_n_0\,
      O => \o1_data_r[19]_i_7_n_0\
    );
\o1_data_r[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_10_n_0\,
      I1 => \aaddr_r[9]_i_11_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[9]_i_7_n_0\,
      I4 => t1reg(4),
      I5 => \aaddr_r[9]_i_8_n_0\,
      O => \o1_data_r_reg[20]\
    );
\o1_data_r[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_10_n_0\,
      I1 => \aaddr_r[8]_i_9_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[8]_i_7_n_0\,
      I4 => t1reg(4),
      I5 => \aaddr_r[8]_i_8_n_0\,
      O => \o1_data_r_reg[21]\
    );
\o1_data_r[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_10_n_0\,
      I1 => \aaddr_r[7]_i_9_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[7]_i_7_n_0\,
      I4 => t1reg(4),
      I5 => \aaddr_r[7]_i_8_n_0\,
      O => \o1_data_r_reg[22]\
    );
\o1_data_r[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF74FCFF0074FC00"
    )
        port map (
      I0 => \o1reg_reg_n_0_[31]\,
      I1 => t1reg(4),
      I2 => \aaddr_r[6]_i_8_n_0\,
      I3 => opc(1),
      I4 => opc(0),
      I5 => \aaddr_r[6]_i_7_n_0\,
      O => \o1temp_reg[23]_0\
    );
\o1_data_r[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[3]\,
      I1 => \o1reg_reg_n_0_[28]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[2]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[29]\,
      O => \o1_data_r[2]_i_10_n_0\
    );
\o1_data_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14D70000"
    )
        port map (
      I0 => \o1_data_r[2]_i_5_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1_data_r[2]_i_6_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \B1_src_sel_reg_reg[0]_3\,
      O => \o1_data_r_reg[2]\
    );
\o1_data_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[29]_i_9_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[8]_i_12_n_0\,
      I3 => t1reg(3),
      I4 => \o1_data_r[2]_i_9_n_0\,
      O => \o1_data_r[2]_i_5_n_0\
    );
\o1_data_r[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \o1temp[29]_i_8_n_0\,
      O => \o1_data_r[2]_i_6_n_0\
    );
\o1_data_r[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1_data_r[6]_i_10_n_0\,
      I1 => t1reg(2),
      I2 => \aaddr_r[2]_i_13_n_0\,
      I3 => t1reg(1),
      I4 => \o1_data_r[2]_i_10_n_0\,
      O => \o1_data_r[2]_i_9_n_0\
    );
\o1_data_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB28FFFF"
    )
        port map (
      I0 => \o1_data_r[5]_i_5_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1_data_r[5]_i_6_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \B1_src_sel_reg_reg[0]_4\,
      O => \o1_data_r_reg[5]\
    );
\o1_data_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_9_n_0\,
      I1 => t1reg(4),
      I2 => \o1temp[26]_i_8_n_0\,
      O => \o1_data_r[5]_i_5_n_0\
    );
\o1_data_r[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \aaddr_r[8]_i_7_n_0\,
      O => \o1_data_r[5]_i_6_n_0\
    );
\o1_data_r[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[6]_i_16_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[2]_i_12_n_0\,
      O => \o1_data_r[6]_i_10_n_0\
    );
\o1_data_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14D70000"
    )
        port map (
      I0 => \o1_data_r[6]_i_5_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1_data_r[6]_i_6_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \B1_src_sel_reg_reg[0]_5\,
      O => \o1_data_r_reg[6]\
    );
\o1_data_r[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[7]_i_9_n_0\,
      I1 => t1reg(4),
      I2 => \o1_data_r[6]_i_9_n_0\,
      O => \o1_data_r[6]_i_5_n_0\
    );
\o1_data_r[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF7FFF3FFA2AA"
    )
        port map (
      I0 => t1reg(4),
      I1 => opc(0),
      I2 => opc(1),
      I3 => \o1reg_reg_n_0_[31]\,
      I4 => t1reg(3),
      I5 => \aaddr_r[7]_i_10_n_0\,
      O => \o1_data_r[6]_i_6_n_0\
    );
\o1_data_r[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[14]_i_9_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[8]_i_19_n_0\,
      I3 => t1reg(2),
      I4 => \o1_data_r[6]_i_10_n_0\,
      O => \o1_data_r[6]_i_9_n_0\
    );
\o1_data_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB28FFFF"
    )
        port map (
      I0 => \o1_data_r[7]_i_5_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1_data_r[7]_i_6_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \B1_src_sel_reg_reg[0]_6\,
      O => \o1_data_r_reg[7]\
    );
\o1_data_r[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[6]_i_8_n_0\,
      I1 => t1reg(4),
      I2 => \o1temp[24]_i_8_n_0\,
      O => \o1_data_r[7]_i_5_n_0\
    );
\o1_data_r[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \aaddr_r[6]_i_9_n_0\,
      O => \o1_data_r[7]_i_6_n_0\
    );
\o1reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(0),
      Q => \o1reg_reg_n_0_[0]\
    );
\o1reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(10),
      Q => \o1reg_reg_n_0_[10]\
    );
\o1reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(11),
      Q => \o1reg_reg_n_0_[11]\
    );
\o1reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(12),
      Q => \o1reg_reg_n_0_[12]\
    );
\o1reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(13),
      Q => \o1reg_reg_n_0_[13]\
    );
\o1reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(14),
      Q => \o1reg_reg_n_0_[14]\
    );
\o1reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(15),
      Q => \o1reg_reg_n_0_[15]\
    );
\o1reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(16),
      Q => \o1reg_reg_n_0_[16]\
    );
\o1reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(17),
      Q => \o1reg_reg_n_0_[17]\
    );
\o1reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(18),
      Q => \o1reg_reg_n_0_[18]\
    );
\o1reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(19),
      Q => \o1reg_reg_n_0_[19]\
    );
\o1reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(1),
      Q => \o1reg_reg_n_0_[1]\
    );
\o1reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(20),
      Q => \o1reg_reg_n_0_[20]\
    );
\o1reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(21),
      Q => \o1reg_reg_n_0_[21]\
    );
\o1reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(22),
      Q => \o1reg_reg_n_0_[22]\
    );
\o1reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(23),
      Q => \o1reg_reg_n_0_[23]\
    );
\o1reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(24),
      Q => \o1reg_reg_n_0_[24]\
    );
\o1reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(25),
      Q => \o1reg_reg_n_0_[25]\
    );
\o1reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(26),
      Q => \o1reg_reg_n_0_[26]\
    );
\o1reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(27),
      Q => \o1reg_reg_n_0_[27]\
    );
\o1reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(28),
      Q => \o1reg_reg_n_0_[28]\
    );
\o1reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(29),
      Q => \o1reg_reg_n_0_[29]\
    );
\o1reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(2),
      Q => \o1reg_reg_n_0_[2]\
    );
\o1reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(30),
      Q => \o1reg_reg_n_0_[30]\
    );
\o1reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(31),
      Q => \o1reg_reg_n_0_[31]\
    );
\o1reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(3),
      Q => \o1reg_reg_n_0_[3]\
    );
\o1reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(4),
      Q => \o1reg_reg_n_0_[4]\
    );
\o1reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(5),
      Q => \o1reg_reg_n_0_[5]\
    );
\o1reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(6),
      Q => \o1reg_reg_n_0_[6]\
    );
\o1reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(7),
      Q => \o1reg_reg_n_0_[7]\
    );
\o1reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(8),
      Q => \o1reg_reg_n_0_[8]\
    );
\o1reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(9),
      Q => \o1reg_reg_n_0_[9]\
    );
\o1temp[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[7]_i_13_n_0\,
      I1 => \aaddr_r[8]_i_15_n_0\,
      I2 => t1reg(2),
      I3 => \aaddr_r[9]_i_27_n_0\,
      I4 => t1reg(1),
      I5 => \aaddr_r[9]_i_28_n_0\,
      O => \o1temp[0]_i_11_n_0\
    );
\o1temp[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[2]_i_12_n_0\,
      I1 => \aaddr_r[2]_i_13_n_0\,
      I2 => t1reg(2),
      I3 => \o1_data_r[2]_i_10_n_0\,
      I4 => t1reg(1),
      I5 => \o1temp[0]_i_13_n_0\,
      O => \o1temp[0]_i_12_n_0\
    );
\o1temp[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[1]\,
      I1 => \o1reg_reg_n_0_[30]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[0]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[31]\,
      O => \o1temp[0]_i_13_n_0\
    );
\o1temp[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEB28"
    )
        port map (
      I0 => \o1temp[0]_i_8_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => t1reg(4),
      I4 => \o1temp[0]_i_9_n_0\,
      O => \t1reg_reg[0]_0\
    );
\o1temp[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o1temp[0]_i_11_n_0\,
      I1 => \aaddr_r[6]_i_10_n_0\,
      I2 => t1reg(4),
      I3 => \aaddr_r[6]_i_11_n_0\,
      I4 => t1reg(3),
      I5 => \o1temp[0]_i_12_n_0\,
      O => \o1temp[0]_i_8_n_0\
    );
\o1temp[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF7FFF3FFA2AA"
    )
        port map (
      I0 => t1reg(3),
      I1 => opc(0),
      I2 => opc(1),
      I3 => \o1reg_reg_n_0_[31]\,
      I4 => t1reg(2),
      I5 => \aaddr_r[6]_i_12_n_0\,
      O => \o1temp[0]_i_9_n_0\
    );
\o1temp[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o1temp[12]_i_7_n_0\,
      I1 => \o1temp[12]_i_8_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[9]_i_10_n_0\,
      I4 => t1reg(4),
      I5 => \aaddr_r[1]_i_7_n_0\,
      O => \o1temp_reg[12]_0\
    );
\o1temp[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(3),
      I4 => \aaddr_r[9]_i_15_n_0\,
      O => \o1temp[12]_i_7_n_0\
    );
\o1temp[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[9]_i_16_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[2]_i_9_n_0\,
      O => \o1temp[12]_i_8_n_0\
    );
\o1temp[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \o1temp[29]_i_8_n_0\,
      I1 => \o1temp[13]_i_7_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[9]_i_10_n_0\,
      I4 => t1reg(4),
      I5 => \o1temp[29]_i_9_n_0\,
      O => \o1temp_reg[13]_0\
    );
\o1temp[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_14_n_0\,
      I1 => t1reg(3),
      I2 => \o1temp[26]_i_9_n_0\,
      O => \o1temp[13]_i_7_n_0\
    );
\o1temp[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEB28"
    )
        port map (
      I0 => \o1temp[14]_i_7_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => t1reg(4),
      I4 => \o1temp[30]_i_9_n_0\,
      O => \o1temp_reg[14]_0\
    );
\o1temp[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[14]_i_8_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[7]_i_14_n_0\,
      I3 => t1reg(3),
      I4 => \o1temp[14]_i_9_n_0\,
      O => \o1temp[14]_i_7_n_0\
    );
\o1temp[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => t1reg(3),
      I1 => t1reg(2),
      I2 => \aaddr_r[9]_i_10_n_0\,
      I3 => t1reg(1),
      I4 => \aaddr_r[7]_i_13_n_0\,
      O => \o1temp[14]_i_8_n_0\
    );
\o1temp[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_17_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[8]_i_18_n_0\,
      I3 => \aaddr_r[9]_i_26_n_0\,
      I4 => \aaddr_r[8]_i_16_n_0\,
      I5 => t1reg(2),
      O => \o1temp[14]_i_9_n_0\
    );
\o1temp[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14D70000"
    )
        port map (
      I0 => \o1temp[16]_i_8_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[16]_i_7_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \B1_src_sel_reg_reg[0]_2\,
      O => \o1temp_reg[15]_0\
    );
\o1temp[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \o1temp[0]_i_11_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[6]_i_10_n_0\,
      O => \o1temp[16]_i_10_n_0\
    );
\o1temp[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14D70000"
    )
        port map (
      I0 => \o1temp[16]_i_7_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[16]_i_8_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \B1_src_sel_reg_reg[0]_1\,
      O => \o1temp_reg[16]_0\
    );
\o1temp[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \o1temp[16]_i_10_n_0\,
      O => \o1temp[16]_i_7_n_0\
    );
\o1temp[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[0]_i_9_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[6]_i_13_n_0\,
      I3 => t1reg(3),
      I4 => \o1temp[24]_i_9_n_0\,
      O => \o1temp[16]_i_8_n_0\
    );
\o1temp[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB28FFFF"
    )
        port map (
      I0 => \o1temp[18]_i_4_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[18]_i_5_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \T1opc_reg_reg[0]\,
      O => \o1temp_reg[18]_0\
    );
\o1temp[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \o1temp[29]_i_9_n_0\,
      O => \o1temp[18]_i_4_n_0\
    );
\o1temp[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[29]_i_8_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[8]_i_14_n_0\,
      I3 => t1reg(3),
      I4 => \o1temp[26]_i_9_n_0\,
      O => \o1temp[18]_i_5_n_0\
    );
\o1temp[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB28FFFF"
    )
        port map (
      I0 => \o1temp[20]_i_4_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[20]_i_5_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \T1opc_reg_reg[0]_1\,
      O => \o1temp_reg[20]_0\
    );
\o1temp[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \aaddr_r[9]_i_11_n_0\,
      O => \o1temp[20]_i_4_n_0\
    );
\o1temp[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \aaddr_r[9]_i_7_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[9]_i_13_n_0\,
      I3 => t1reg(3),
      I4 => \aaddr_r[9]_i_14_n_0\,
      O => \o1temp[20]_i_5_n_0\
    );
\o1temp[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB28FFFF"
    )
        port map (
      I0 => \o1temp[21]_i_4_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[21]_i_5_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \T1opc_reg_reg[0]_2\,
      O => \o1temp_reg[21]_0\
    );
\o1temp[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \aaddr_r[8]_i_9_n_0\,
      O => \o1temp[21]_i_4_n_0\
    );
\o1temp[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \aaddr_r[8]_i_7_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[8]_i_11_n_0\,
      I3 => t1reg(3),
      I4 => \aaddr_r[8]_i_12_n_0\,
      O => \o1temp[21]_i_5_n_0\
    );
\o1temp[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB28FFFF"
    )
        port map (
      I0 => \o1temp[22]_i_4_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[22]_i_5_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \T1opc_reg_reg[0]_3\,
      O => \o1temp_reg[22]_0\
    );
\o1temp[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(4),
      I4 => \aaddr_r[7]_i_9_n_0\,
      O => \o1temp[22]_i_4_n_0\
    );
\o1temp[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \aaddr_r[7]_i_7_n_0\,
      I1 => t1reg(4),
      I2 => \aaddr_r[7]_i_11_n_0\,
      I3 => t1reg(3),
      I4 => \aaddr_r[7]_i_12_n_0\,
      O => \o1temp[22]_i_5_n_0\
    );
\o1temp[24]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \o1temp[24]_i_12_n_0\,
      I1 => t1reg(1),
      I2 => \o1temp[26]_i_11_n_0\,
      O => \o1temp[24]_i_10_n_0\
    );
\o1temp[24]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \o1temp[26]_i_12_n_0\,
      I1 => t1reg(1),
      I2 => \o1temp[30]_i_13_n_0\,
      O => \o1temp[24]_i_11_n_0\
    );
\o1temp[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[14]\,
      I1 => \o1reg_reg_n_0_[17]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[13]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[18]\,
      O => \o1temp[24]_i_12_n_0\
    );
\o1temp[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \o1_data_r[7]_i_6_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \aaddr_r[6]_i_8_n_0\,
      I4 => t1reg(4),
      I5 => \o1temp[24]_i_8_n_0\,
      O => \o1temp_reg[24]_0\
    );
\o1temp[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[24]_i_9_n_0\,
      I1 => t1reg(3),
      I2 => \o1temp[24]_i_10_n_0\,
      I3 => t1reg(2),
      I4 => \o1temp[24]_i_11_n_0\,
      O => \o1temp[24]_i_8_n_0\
    );
\o1temp[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \aaddr_r[9]_i_19_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[9]_i_20_n_0\,
      I3 => t1reg(2),
      I4 => \aaddr_r[9]_i_23_n_0\,
      O => \o1temp[24]_i_9_n_0\
    );
\o1temp[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \o1_data_r[6]_i_9_n_0\,
      I2 => t1reg(4),
      I3 => \aaddr_r[7]_i_9_n_0\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1_data_r[6]_i_6_n_0\,
      O => \o1reg_reg[25]_0\
    );
\o1temp[26]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \o1temp[26]_i_11_n_0\,
      I1 => t1reg(1),
      I2 => \o1temp[26]_i_12_n_0\,
      O => \o1temp[26]_i_10_n_0\
    );
\o1temp[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[12]\,
      I1 => \o1reg_reg_n_0_[19]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[11]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[20]\,
      O => \o1temp[26]_i_11_n_0\
    );
\o1temp[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[10]\,
      I1 => \o1reg_reg_n_0_[21]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[9]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[22]\,
      O => \o1temp[26]_i_12_n_0\
    );
\o1temp[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_10_n_0\,
      I1 => \aaddr_r[8]_i_7_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \aaddr_r[8]_i_9_n_0\,
      I4 => t1reg(4),
      I5 => \o1temp[26]_i_8_n_0\,
      O => \o1temp_reg[26]_0\
    );
\o1temp[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \o1temp[26]_i_9_n_0\,
      I1 => t1reg(3),
      I2 => \o1temp[26]_i_10_n_0\,
      I3 => t1reg(2),
      I4 => \o1temp[30]_i_11_n_0\,
      O => \o1temp[26]_i_8_n_0\
    );
\o1temp[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \aaddr_r[9]_i_20_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[7]_i_15_n_0\,
      I3 => t1reg(2),
      I4 => \aaddr_r[7]_i_16_n_0\,
      O => \o1temp[26]_i_9_n_0\
    );
\o1temp[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \aaddr_r[2]_i_7_n_0\,
      I2 => t1reg(4),
      I3 => \aaddr_r[9]_i_11_n_0\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \aaddr_r[2]_i_8_n_0\,
      O => \o1reg_reg[27]_0\
    );
\o1temp[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(0),
      I1 => \aaddr_r[1]_i_8_n_0\,
      I2 => t1reg(4),
      I3 => \aaddr_r[1]_i_7_n_0\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \aaddr_r[1]_i_9_n_0\,
      O => \o1reg_reg[28]_0\
    );
\o1temp[29]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_12_n_0\,
      I1 => t1reg(3),
      I2 => \o1_data_r[2]_i_9_n_0\,
      O => \o1temp[29]_i_10_n_0\
    );
\o1temp[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \aaddr_r[9]_i_10_n_0\,
      I1 => \o1temp[29]_i_8_n_0\,
      I2 => \aaddr_r[9]_i_9_n_0\,
      I3 => \o1temp[29]_i_9_n_0\,
      I4 => t1reg(4),
      I5 => \o1temp[29]_i_10_n_0\,
      O => \o1temp_reg[29]_0\
    );
\o1temp[29]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => opc(0),
      I1 => opc(1),
      I2 => \o1reg_reg_n_0_[31]\,
      I3 => t1reg(3),
      I4 => \aaddr_r[8]_i_13_n_0\,
      O => \o1temp[29]_i_8_n_0\
    );
\o1temp[29]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[8]_i_10_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[8]_i_11_n_0\,
      O => \o1temp[29]_i_9_n_0\
    );
\o1temp[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \aaddr_r[7]_i_12_n_0\,
      I1 => t1reg(3),
      I2 => \o1temp[30]_i_11_n_0\,
      I3 => t1reg(2),
      I4 => \o1temp[30]_i_12_n_0\,
      O => \o1temp[30]_i_10_n_0\
    );
\o1temp[30]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \o1temp[30]_i_13_n_0\,
      I1 => t1reg(1),
      I2 => \aaddr_r[1]_i_11_n_0\,
      O => \o1temp[30]_i_11_n_0\
    );
\o1temp[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \aaddr_r[1]_i_12_n_0\,
      I1 => t1reg(1),
      I2 => \o1temp[30]_i_14_n_0\,
      I3 => t1reg(0),
      I4 => \o1temp[30]_i_15_n_0\,
      O => \o1temp[30]_i_12_n_0\
    );
\o1temp[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \o1reg_reg_n_0_[8]\,
      I1 => \o1reg_reg_n_0_[23]\,
      I2 => t1reg(0),
      I3 => \o1reg_reg_n_0_[7]\,
      I4 => \aaddr_r[9]_i_9_n_0\,
      I5 => \o1reg_reg_n_0_[24]\,
      O => \o1temp[30]_i_13_n_0\
    );
\o1temp[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"14D7"
    )
        port map (
      I0 => \o1reg_reg_n_0_[2]\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1reg_reg_n_0_[29]\,
      O => \o1temp[30]_i_14_n_0\
    );
\o1temp[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"14D7"
    )
        port map (
      I0 => \o1reg_reg_n_0_[1]\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1reg_reg_n_0_[30]\,
      O => \o1temp[30]_i_15_n_0\
    );
\o1temp[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \o1temp[30]_i_8_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[30]_i_9_n_0\,
      I4 => t1reg(4),
      I5 => \o1temp[30]_i_10_n_0\,
      O => \o1temp_reg[30]_0\
    );
\o1temp[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => t1reg(4),
      I1 => t1reg(3),
      I2 => t1reg(2),
      I3 => \aaddr_r[9]_i_10_n_0\,
      I4 => t1reg(1),
      I5 => \aaddr_r[7]_i_13_n_0\,
      O => \o1temp[30]_i_8_n_0\
    );
\o1temp[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \aaddr_r[7]_i_10_n_0\,
      I1 => t1reg(3),
      I2 => \aaddr_r[7]_i_11_n_0\,
      O => \o1temp[30]_i_9_n_0\
    );
\o1temp[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14D70000"
    )
        port map (
      I0 => \o1temp[31]_i_7_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[0]_i_8_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \B1_src_sel_reg_reg[0]_0\,
      O => \o1temp_reg[31]_0\
    );
\o1temp[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => t1reg(4),
      I1 => t1reg(3),
      I2 => \aaddr_r[9]_i_10_n_0\,
      I3 => t1reg(2),
      I4 => \aaddr_r[6]_i_12_n_0\,
      O => \o1temp[31]_i_7_n_0\
    );
\o1temp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(0),
      Q => Q(0)
    );
\o1temp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(10),
      Q => Q(10)
    );
\o1temp_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(11),
      Q => Q(11)
    );
\o1temp_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(12),
      Q => Q(12)
    );
\o1temp_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(13),
      Q => Q(13)
    );
\o1temp_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(14),
      Q => Q(14)
    );
\o1temp_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(15),
      Q => Q(15)
    );
\o1temp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(16),
      Q => Q(16)
    );
\o1temp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(17),
      Q => Q(17)
    );
\o1temp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(18),
      Q => Q(18)
    );
\o1temp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(19),
      Q => Q(19)
    );
\o1temp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(1),
      Q => Q(1)
    );
\o1temp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(20),
      Q => Q(20)
    );
\o1temp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(21),
      Q => Q(21)
    );
\o1temp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(22),
      Q => Q(22)
    );
\o1temp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(23),
      Q => Q(23)
    );
\o1temp_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(24),
      Q => Q(24)
    );
\o1temp_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(25),
      Q => Q(25)
    );
\o1temp_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(26),
      Q => Q(26)
    );
\o1temp_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(27),
      Q => Q(27)
    );
\o1temp_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(28),
      Q => Q(28)
    );
\o1temp_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(29),
      Q => Q(29)
    );
\o1temp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(2),
      Q => Q(2)
    );
\o1temp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(30),
      Q => Q(30)
    );
\o1temp_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(31),
      Q => Q(31)
    );
\o1temp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(3),
      Q => Q(3)
    );
\o1temp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(4),
      Q => Q(4)
    );
\o1temp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(5),
      Q => Q(5)
    );
\o1temp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(6),
      Q => Q(6)
    );
\o1temp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(7),
      Q => Q(7)
    );
\o1temp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(8),
      Q => Q(8)
    );
\o1temp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_shifter_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(9),
      Q => Q(9)
    );
\opc1reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \fu_shifter_opc_reg_reg[1]\(0),
      Q => opc(0)
    );
\opc1reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \fu_shifter_opc_reg_reg[1]\(1),
      Q => opc(1)
    );
\pc_update_generate_0.pc_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => \o1temp[30]_i_9_n_0\,
      I1 => t1reg(4),
      I2 => \o1temp[30]_i_10_n_0\,
      I3 => opc(1),
      I4 => opc(0),
      I5 => \o1temp[30]_i_8_n_0\,
      O => \adata_r_reg[24]\
    );
\simm_B1_reg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14D70000"
    )
        port map (
      I0 => \o1temp[0]_i_8_n_0\,
      I1 => opc(1),
      I2 => opc(0),
      I3 => \o1temp[31]_i_7_n_0\,
      I4 => inst_decoder_B1_src_sel_wire(0),
      I5 => \B1_src_sel_reg_reg[0]\,
      O => \simm_B1_reg_reg[31]\
    );
\t1reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(0),
      Q => t1reg(0)
    );
\t1reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(1),
      Q => t1reg(1)
    );
\t1reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(2),
      Q => t1reg(2)
    );
\t1reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(3),
      Q => t1reg(3)
    );
\t1reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(4),
      Q => t1reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_rf_1wr_1rd_always_1_guarded_0 is
  port (
    \t1reg_reg[0]\ : out STD_LOGIC;
    \reg_reg[1][0]_0\ : out STD_LOGIC;
    \reg_reg[0][0]_0\ : out STD_LOGIC;
    inst_decoder_rf_bool_rd_opc_wire : in STD_LOGIC;
    inst_decoder_B1_src_sel_wire : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_rd_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    socket_RF_i1_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    inst_decoder_rf_bool_wr_opc_wire : in STD_LOGIC;
    inst_decoder_rf_bool_wr_load_wire : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_rf_1wr_1rd_always_1_guarded_0 : entity is "rf_1wr_1rd_always_1_guarded_0";
end toplevel_tta_core_toplevel_0_0_rf_1wr_1rd_always_1_guarded_0;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_rf_1wr_1rd_always_1_guarded_0 is
  signal \reg[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \reg[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \^reg_reg[0][0]_0\ : STD_LOGIC;
  signal \^reg_reg[1][0]_0\ : STD_LOGIC;
begin
  \reg_reg[0][0]_0\ <= \^reg_reg[0][0]_0\;
  \reg_reg[1][0]_0\ <= \^reg_reg[1][0]_0\;
\o1temp[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^reg_reg[1][0]_0\,
      I1 => inst_decoder_rf_bool_rd_opc_wire,
      I2 => \^reg_reg[0][0]_0\,
      I3 => inst_decoder_B1_src_sel_wire(0),
      I4 => data_rd_out(0),
      O => \t1reg_reg[0]\
    );
\reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => socket_RF_i1_data(0),
      I1 => inst_decoder_rf_bool_wr_opc_wire,
      I2 => inst_decoder_rf_bool_wr_load_wire,
      I3 => p_1_in,
      I4 => \^reg_reg[0][0]_0\,
      O => \reg[0][0]_i_1_n_0\
    );
\reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => socket_RF_i1_data(0),
      I1 => p_1_in,
      I2 => inst_decoder_rf_bool_wr_opc_wire,
      I3 => inst_decoder_rf_bool_wr_load_wire,
      I4 => \^reg_reg[1][0]_0\,
      O => \reg[1][0]_i_1_n_0\
    );
\reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => \reg[0][0]_i_1_n_0\,
      Q => \^reg_reg[0][0]_0\
    );
\reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => \reg[1][0]_i_1_n_0\,
      Q => \^reg_reg[1][0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_s7_rf_1wr_1rd is
  port (
    data_rd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    inst_decoder_rf_RF_wr_load_wire : in STD_LOGIC;
    socket_RF_i1_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_s7_rf_1wr_1rd : entity is "s7_rf_1wr_1rd";
end toplevel_tta_core_toplevel_0_0_s7_rf_1wr_1rd;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_s7_rf_1wr_1rd is
  signal NLW_reg_r_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_r_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_r_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_r_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_r_reg_0_7_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_r_reg_0_7_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_r_reg_0_7_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_r_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of reg_r_reg_0_7_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_r_reg_0_7_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_r_reg_0_7_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_r_reg_0_7_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_r_reg_0_7_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of reg_r_reg_0_7_6_11 : label is "";
begin
reg_r_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ADDRD(2 downto 0),
      DIA(1 downto 0) => socket_RF_i1_data(1 downto 0),
      DIB(1 downto 0) => socket_RF_i1_data(3 downto 2),
      DIC(1 downto 0) => socket_RF_i1_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_rd_out(1 downto 0),
      DOB(1 downto 0) => data_rd_out(3 downto 2),
      DOC(1 downto 0) => data_rd_out(5 downto 4),
      DOD(1 downto 0) => NLW_reg_r_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => inst_decoder_rf_RF_wr_load_wire
    );
reg_r_reg_0_7_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ADDRD(2 downto 0),
      DIA(1 downto 0) => socket_RF_i1_data(13 downto 12),
      DIB(1 downto 0) => socket_RF_i1_data(15 downto 14),
      DIC(1 downto 0) => socket_RF_i1_data(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_rd_out(13 downto 12),
      DOB(1 downto 0) => data_rd_out(15 downto 14),
      DOC(1 downto 0) => data_rd_out(17 downto 16),
      DOD(1 downto 0) => NLW_reg_r_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => inst_decoder_rf_RF_wr_load_wire
    );
reg_r_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ADDRD(2 downto 0),
      DIA(1 downto 0) => socket_RF_i1_data(19 downto 18),
      DIB(1 downto 0) => socket_RF_i1_data(21 downto 20),
      DIC(1 downto 0) => socket_RF_i1_data(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_rd_out(19 downto 18),
      DOB(1 downto 0) => data_rd_out(21 downto 20),
      DOC(1 downto 0) => data_rd_out(23 downto 22),
      DOD(1 downto 0) => NLW_reg_r_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => inst_decoder_rf_RF_wr_load_wire
    );
reg_r_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ADDRD(2 downto 0),
      DIA(1 downto 0) => socket_RF_i1_data(25 downto 24),
      DIB(1 downto 0) => socket_RF_i1_data(27 downto 26),
      DIC(1 downto 0) => socket_RF_i1_data(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_rd_out(25 downto 24),
      DOB(1 downto 0) => data_rd_out(27 downto 26),
      DOC(1 downto 0) => data_rd_out(29 downto 28),
      DOD(1 downto 0) => NLW_reg_r_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => inst_decoder_rf_RF_wr_load_wire
    );
reg_r_reg_0_7_30_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ADDRD(2 downto 0),
      DIA(1 downto 0) => socket_RF_i1_data(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_rd_out(31 downto 30),
      DOB(1 downto 0) => NLW_reg_r_reg_0_7_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_reg_r_reg_0_7_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_reg_r_reg_0_7_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => inst_decoder_rf_RF_wr_load_wire
    );
reg_r_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ADDRD(2 downto 0),
      DIA(1 downto 0) => socket_RF_i1_data(7 downto 6),
      DIB(1 downto 0) => socket_RF_i1_data(9 downto 8),
      DIC(1 downto 0) => socket_RF_i1_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => data_rd_out(7 downto 6),
      DOB(1 downto 0) => data_rd_out(9 downto 8),
      DOC(1 downto 0) => data_rd_out(11 downto 10),
      DOD(1 downto 0) => NLW_reg_r_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => inst_decoder_rf_RF_wr_load_wire
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_status_register is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bp_hit : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_status_register : entity is "status_register";
end toplevel_tta_core_toplevel_0_0_status_register;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_status_register is
begin
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => bp_hit(0),
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => bp_hit(1),
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => bp_hit(2),
      Q => Q(2)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => bp_hit(3),
      Q => Q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_status_register__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_status_register__parameterized0\ : entity is "status_register";
end \toplevel_tta_core_toplevel_0_0_status_register__parameterized0\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_status_register__parameterized0\ is
begin
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(0),
      Q => Q(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(10),
      Q => Q(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(11),
      Q => Q(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(12),
      Q => Q(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(13),
      Q => Q(13)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(1),
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(2),
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(3),
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(4),
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(5),
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(6),
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(7),
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(8),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_status_register__parameterized1\ is
  port (
    \dout_if_reg_reg[3]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \dout_if_reg_reg[30]\ : out STD_LOGIC;
    \dout_if_reg_reg[27]\ : out STD_LOGIC;
    \dout_if_reg_reg[24]\ : out STD_LOGIC;
    \dout_if_reg_reg[22]\ : out STD_LOGIC;
    \dout_if_reg_reg[19]\ : out STD_LOGIC;
    \dout_if_reg_reg[16]\ : out STD_LOGIC;
    \dout_if_reg_reg[15]\ : out STD_LOGIC;
    \dout_if_reg_reg[23]\ : out STD_LOGIC;
    \dout_if_reg_reg[26]\ : out STD_LOGIC;
    \dout_if_reg_reg[29]\ : out STD_LOGIC;
    \dout_if_reg_reg[31]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stepn_target_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \stepn_target_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aaddr_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dout_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_db_cyclecnt_wire : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_status_register__parameterized1\ : entity is "status_register";
end \toplevel_tta_core_toplevel_0_0_status_register__parameterized1\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_status_register__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal cyclecnt_r : STD_LOGIC_VECTOR ( 31 downto 30 );
begin
  Q(29 downto 0) <= \^q\(29 downto 0);
\dout_if_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(15),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(0),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(0),
      O => \dout_if_reg_reg[15]\
    );
\dout_if_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(16),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(1),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(1),
      O => \dout_if_reg_reg[16]\
    );
\dout_if_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(19),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(2),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(2),
      O => \dout_if_reg_reg[19]\
    );
\dout_if_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(22),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(3),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(3),
      O => \dout_if_reg_reg[22]\
    );
\dout_if_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(23),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(4),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(4),
      O => \dout_if_reg_reg[23]\
    );
\dout_if_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(24),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(5),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(5),
      O => \dout_if_reg_reg[24]\
    );
\dout_if_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(26),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(6),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(6),
      O => \dout_if_reg_reg[26]\
    );
\dout_if_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(27),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(7),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(7),
      O => \dout_if_reg_reg[27]\
    );
\dout_if_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => \^q\(29),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(8),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(8),
      O => \dout_if_reg_reg[29]\
    );
\dout_if_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => cyclecnt_r(30),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(9),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(9),
      O => \dout_if_reg_reg[30]\
    );
\dout_if_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF07070FFFF7F7"
    )
        port map (
      I0 => cyclecnt_r(31),
      I1 => \aaddr_r_reg[1]\(1),
      I2 => \aaddr_r_reg[2]_rep\,
      I3 => \dout_reg[31]_0\(10),
      I4 => \aaddr_r_reg[1]\(0),
      I5 => \dout_reg[31]_1\(10),
      O => \dout_if_reg_reg[31]\
    );
\dout_if_reg[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^q\(3),
      I1 => \aaddr_r_reg[1]\(0),
      I2 => \dout_reg[3]_0\(0),
      I3 => \aaddr_r_reg[1]\(1),
      O => \dout_if_reg_reg[3]\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(0),
      Q => \^q\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(10),
      Q => \^q\(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(11),
      Q => \^q\(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(12),
      Q => \^q\(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(13),
      Q => \^q\(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(14),
      Q => \^q\(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(15),
      Q => \^q\(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(16),
      Q => \^q\(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(17),
      Q => \^q\(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(18),
      Q => \^q\(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(19),
      Q => \^q\(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(1),
      Q => \^q\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(20),
      Q => \^q\(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(21),
      Q => \^q\(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(22),
      Q => \^q\(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(23),
      Q => \^q\(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(24),
      Q => \^q\(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(25),
      Q => \^q\(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(26),
      Q => \^q\(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(27),
      Q => \^q\(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(28),
      Q => \^q\(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(29),
      Q => \^q\(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(2),
      Q => \^q\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(30),
      Q => cyclecnt_r(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(31),
      Q => cyclecnt_r(31)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(3),
      Q => \^q\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(4),
      Q => \^q\(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(5),
      Q => \^q\(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(6),
      Q => \^q\(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(7),
      Q => \^q\(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(8),
      Q => \^q\(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(9),
      Q => \^q\(9)
    );
\minusOp__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \dout_reg[31]_2\(6),
      I2 => \dout_reg[31]_2\(7),
      I3 => \^q\(7),
      O => \stepn_target_reg[7]\(3)
    );
\minusOp__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(5),
      I1 => \dout_reg[31]_2\(5),
      I2 => \dout_reg[31]_2\(6),
      I3 => \^q\(6),
      O => \stepn_target_reg[7]\(2)
    );
\minusOp__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \dout_reg[31]_2\(4),
      I2 => \^q\(5),
      I3 => \dout_reg[31]_2\(5),
      O => \stepn_target_reg[7]\(1)
    );
\minusOp__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dout_reg[31]_2\(3),
      I2 => \dout_reg[31]_2\(4),
      I3 => \^q\(4),
      O => \stepn_target_reg[7]\(0)
    );
\minusOp__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \dout_reg[31]_2\(10),
      I2 => \^q\(11),
      I3 => \dout_reg[31]_2\(11),
      O => \stepn_target_reg[11]\(3)
    );
\minusOp__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \dout_reg[31]_2\(9),
      I2 => \dout_reg[31]_2\(10),
      I3 => \^q\(10),
      O => \stepn_target_reg[11]\(2)
    );
\minusOp__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \dout_reg[31]_2\(8),
      I2 => \dout_reg[31]_2\(9),
      I3 => \^q\(9),
      O => \stepn_target_reg[11]\(1)
    );
\minusOp__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \dout_reg[31]_2\(7),
      I2 => \^q\(8),
      I3 => \dout_reg[31]_2\(8),
      O => \stepn_target_reg[11]\(0)
    );
\minusOp__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \dout_reg[31]_2\(14),
      I2 => \^q\(15),
      I3 => \dout_reg[31]_2\(15),
      O => \stepn_target_reg[15]\(3)
    );
\minusOp__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \dout_reg[31]_2\(13),
      I2 => \^q\(14),
      I3 => \dout_reg[31]_2\(14),
      O => \stepn_target_reg[15]\(2)
    );
\minusOp__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \dout_reg[31]_2\(12),
      I2 => \dout_reg[31]_2\(13),
      I3 => \^q\(13),
      O => \stepn_target_reg[15]\(1)
    );
\minusOp__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \dout_reg[31]_2\(11),
      I2 => \dout_reg[31]_2\(12),
      I3 => \^q\(12),
      O => \stepn_target_reg[15]\(0)
    );
\minusOp__0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(18),
      I1 => \dout_reg[31]_2\(18),
      I2 => \^q\(19),
      I3 => \dout_reg[31]_2\(19),
      O => \stepn_target_reg[19]\(3)
    );
\minusOp__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(17),
      I1 => \dout_reg[31]_2\(17),
      I2 => \dout_reg[31]_2\(18),
      I3 => \^q\(18),
      O => \stepn_target_reg[19]\(2)
    );
\minusOp__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(16),
      I1 => \dout_reg[31]_2\(16),
      I2 => \^q\(17),
      I3 => \dout_reg[31]_2\(17),
      O => \stepn_target_reg[19]\(1)
    );
\minusOp__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \dout_reg[31]_2\(15),
      I2 => \^q\(16),
      I3 => \dout_reg[31]_2\(16),
      O => \stepn_target_reg[19]\(0)
    );
\minusOp__0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(22),
      I1 => \dout_reg[31]_2\(22),
      I2 => \^q\(23),
      I3 => \dout_reg[31]_2\(23),
      O => \stepn_target_reg[23]\(3)
    );
\minusOp__0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(21),
      I1 => \dout_reg[31]_2\(21),
      I2 => \^q\(22),
      I3 => \dout_reg[31]_2\(22),
      O => \stepn_target_reg[23]\(2)
    );
\minusOp__0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(20),
      I1 => \dout_reg[31]_2\(20),
      I2 => \dout_reg[31]_2\(21),
      I3 => \^q\(21),
      O => \stepn_target_reg[23]\(1)
    );
\minusOp__0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(19),
      I1 => \dout_reg[31]_2\(19),
      I2 => \^q\(20),
      I3 => \dout_reg[31]_2\(20),
      O => \stepn_target_reg[23]\(0)
    );
\minusOp__0_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(26),
      I1 => \dout_reg[31]_2\(26),
      I2 => \^q\(27),
      I3 => \dout_reg[31]_2\(27),
      O => \stepn_target_reg[27]\(3)
    );
\minusOp__0_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(25),
      I1 => \dout_reg[31]_2\(25),
      I2 => \^q\(26),
      I3 => \dout_reg[31]_2\(26),
      O => \stepn_target_reg[27]\(2)
    );
\minusOp__0_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(24),
      I1 => \dout_reg[31]_2\(24),
      I2 => \dout_reg[31]_2\(25),
      I3 => \^q\(25),
      O => \stepn_target_reg[27]\(1)
    );
\minusOp__0_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(23),
      I1 => \dout_reg[31]_2\(23),
      I2 => \^q\(24),
      I3 => \dout_reg[31]_2\(24),
      O => \stepn_target_reg[27]\(0)
    );
\minusOp__0_carry__6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => cyclecnt_r(30),
      I1 => \dout_reg[31]_2\(30),
      I2 => cyclecnt_r(31),
      I3 => \dout_reg[31]_2\(31),
      O => \stepn_target_reg[31]\(3)
    );
\minusOp__0_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(29),
      I1 => \dout_reg[31]_2\(29),
      I2 => cyclecnt_r(30),
      I3 => \dout_reg[31]_2\(30),
      O => \stepn_target_reg[31]\(2)
    );
\minusOp__0_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(28),
      I1 => \dout_reg[31]_2\(28),
      I2 => \^q\(29),
      I3 => \dout_reg[31]_2\(29),
      O => \stepn_target_reg[31]\(1)
    );
\minusOp__0_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(27),
      I1 => \dout_reg[31]_2\(27),
      I2 => \dout_reg[31]_2\(28),
      I3 => \^q\(28),
      O => \stepn_target_reg[31]\(0)
    );
\minusOp__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \dout_reg[31]_2\(2),
      O => DI(0)
    );
\minusOp__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \dout_reg[31]_2\(2),
      I2 => \dout_reg[31]_2\(3),
      I3 => \^q\(3),
      O => \stepn_target_reg[3]\(2)
    );
\minusOp__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dout_reg[31]_2\(0),
      I2 => \^q\(1),
      I3 => \dout_reg[31]_2\(1),
      O => \stepn_target_reg[3]\(1)
    );
\minusOp__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dout_reg[31]_2\(0),
      O => \stepn_target_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_2\ is
  port (
    \dout_if_reg_reg[10]\ : out STD_LOGIC;
    \dout_if_reg_reg[9]\ : out STD_LOGIC;
    \dout_if_reg_reg[8]\ : out STD_LOGIC;
    \dout_if_reg_reg[6]\ : out STD_LOGIC;
    \dout_if_reg_reg[5]\ : out STD_LOGIC;
    \dout_if_reg_reg[4]\ : out STD_LOGIC;
    \dout_if_reg_reg[2]\ : out STD_LOGIC;
    \dout_if_reg_reg[1]\ : out STD_LOGIC;
    \dout_if_reg_reg[0]\ : out STD_LOGIC;
    \dout_if_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \aaddr_r_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[10]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    core_db_cyclecnt_wire : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_2\ : entity is "status_register";
end \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_2\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_2\ is
  signal \dout_if_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_reg_n_0_[10]\ : STD_LOGIC;
  signal \dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_reg_n_0_[5]\ : STD_LOGIC;
  signal \dout_reg_n_0_[6]\ : STD_LOGIC;
  signal \dout_reg_n_0_[8]\ : STD_LOGIC;
  signal \dout_reg_n_0_[9]\ : STD_LOGIC;
begin
\dout_if_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \dout_reg[10]_0\(0),
      I4 => \aaddr_r_reg[7]\(0),
      I5 => \dout_reg[4]_0\(0),
      O => \dout_if_reg_reg[0]\
    );
\dout_if_reg[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[10]\,
      I1 => Q(8),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_0\(8),
      O => \dout_if_reg_reg[10]\
    );
\dout_if_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003F35555"
    )
        port map (
      I0 => \dout_if_reg[1]_i_6_n_0\,
      I1 => \dout_reg[1]_0\(0),
      I2 => \aaddr_r_reg[7]\(0),
      I3 => \dout_reg[1]_1\(0),
      I4 => \aaddr_r_reg[2]_rep\,
      I5 => \aaddr_r_reg[7]\(2),
      O => \dout_if_reg_reg[1]\
    );
\dout_if_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \dout_reg[10]_0\(1),
      I4 => \aaddr_r_reg[7]\(0),
      I5 => \dout_reg[4]_0\(1),
      O => \dout_if_reg[1]_i_6_n_0\
    );
\dout_if_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \dout_reg[10]_0\(2),
      I4 => \aaddr_r_reg[7]\(0),
      I5 => \dout_reg[4]_0\(2),
      O => \dout_if_reg_reg[2]\
    );
\dout_if_reg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[4]\,
      I1 => Q(3),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \dout_reg[10]_0\(3),
      I4 => \aaddr_r_reg[7]\(0),
      I5 => \dout_reg[4]_0\(3),
      O => \dout_if_reg_reg[4]\
    );
\dout_if_reg[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[5]\,
      I1 => Q(4),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_0\(4),
      O => \dout_if_reg_reg[5]\
    );
\dout_if_reg[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[6]\,
      I1 => Q(5),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_0\(5),
      O => \dout_if_reg_reg[6]\
    );
\dout_if_reg[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[8]\,
      I1 => Q(6),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_0\(6),
      O => \dout_if_reg_reg[8]\
    );
\dout_if_reg[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \dout_reg_n_0_[9]\,
      I1 => Q(7),
      I2 => \aaddr_r_reg[7]\(1),
      I3 => \aaddr_r_reg[7]\(0),
      I4 => \dout_reg[10]_0\(7),
      O => \dout_if_reg_reg[9]\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(0),
      Q => \dout_reg_n_0_[0]\
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(10),
      Q => \dout_reg_n_0_[10]\
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(11),
      Q => \dout_if_reg_reg[31]\(2)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(12),
      Q => \dout_if_reg_reg[31]\(3)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(13),
      Q => \dout_if_reg_reg[31]\(4)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(14),
      Q => \dout_if_reg_reg[31]\(5)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(15),
      Q => \dout_if_reg_reg[31]\(6)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(16),
      Q => \dout_if_reg_reg[31]\(7)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(17),
      Q => \dout_if_reg_reg[31]\(8)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(18),
      Q => \dout_if_reg_reg[31]\(9)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(19),
      Q => \dout_if_reg_reg[31]\(10)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(1),
      Q => \dout_reg_n_0_[1]\
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(20),
      Q => \dout_if_reg_reg[31]\(11)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(21),
      Q => \dout_if_reg_reg[31]\(12)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(22),
      Q => \dout_if_reg_reg[31]\(13)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(23),
      Q => \dout_if_reg_reg[31]\(14)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(24),
      Q => \dout_if_reg_reg[31]\(15)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(25),
      Q => \dout_if_reg_reg[31]\(16)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(26),
      Q => \dout_if_reg_reg[31]\(17)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(27),
      Q => \dout_if_reg_reg[31]\(18)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(28),
      Q => \dout_if_reg_reg[31]\(19)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(29),
      Q => \dout_if_reg_reg[31]\(20)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(2),
      Q => \dout_reg_n_0_[2]\
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(30),
      Q => \dout_if_reg_reg[31]\(21)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(31),
      Q => \dout_if_reg_reg[31]\(22)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(3),
      Q => \dout_if_reg_reg[31]\(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(4),
      Q => \dout_reg_n_0_[4]\
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(5),
      Q => \dout_reg_n_0_[5]\
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(6),
      Q => \dout_reg_n_0_[6]\
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(7),
      Q => \dout_if_reg_reg[31]\(1)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(8),
      Q => \dout_reg_n_0_[8]\
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_cyclecnt_wire(9),
      Q => \dout_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    core_db_lockcnt_wire : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_3\ : entity is "status_register";
end \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_3\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_3\ is
begin
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(0),
      Q => Q(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(10),
      Q => Q(10)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(11),
      Q => Q(11)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(12),
      Q => Q(12)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(13),
      Q => Q(13)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(14),
      Q => Q(14)
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(15),
      Q => Q(15)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(16),
      Q => Q(16)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(17),
      Q => Q(17)
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(18),
      Q => Q(18)
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(19),
      Q => Q(19)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(1),
      Q => Q(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(20),
      Q => Q(20)
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(21),
      Q => Q(21)
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(22),
      Q => Q(22)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(23),
      Q => Q(23)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(24),
      Q => Q(24)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(25),
      Q => Q(25)
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(26),
      Q => Q(26)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(27),
      Q => Q(27)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(28),
      Q => Q(28)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(29),
      Q => Q(29)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(2),
      Q => Q(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(30),
      Q => Q(30)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(31),
      Q => Q(31)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(3),
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(4),
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(5),
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(6),
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(7),
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(8),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_4\ is
  port (
    \dout_if_reg_reg[14]\ : out STD_LOGIC;
    \dout_if_reg_reg[17]\ : out STD_LOGIC;
    \dout_if_reg_reg[18]\ : out STD_LOGIC;
    \dout_if_reg_reg[20]\ : out STD_LOGIC;
    \dout_if_reg_reg[21]\ : out STD_LOGIC;
    \dout_if_reg_reg[25]\ : out STD_LOGIC;
    \dout_if_reg_reg[9]\ : out STD_LOGIC;
    \dout_if_reg_reg[6]\ : out STD_LOGIC;
    \dout_if_reg_reg[5]\ : out STD_LOGIC;
    \dout_if_reg_reg[4]\ : out STD_LOGIC;
    \dout_if_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \aaddr_r_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    \dout_reg[25]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[6]_0\ : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    \dout_reg[4]_0\ : in STD_LOGIC;
    core_db_lockcnt_wire : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_4\ : entity is "status_register";
end \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_4\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_status_register__parameterized1_4\ is
  signal \dout_reg_n_0_[14]\ : STD_LOGIC;
  signal \dout_reg_n_0_[17]\ : STD_LOGIC;
  signal \dout_reg_n_0_[18]\ : STD_LOGIC;
  signal \dout_reg_n_0_[20]\ : STD_LOGIC;
  signal \dout_reg_n_0_[21]\ : STD_LOGIC;
  signal \dout_reg_n_0_[25]\ : STD_LOGIC;
  signal \dout_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_reg_n_0_[5]\ : STD_LOGIC;
  signal \dout_reg_n_0_[6]\ : STD_LOGIC;
  signal \dout_reg_n_0_[9]\ : STD_LOGIC;
begin
\dout_if_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353F0FF5353FFFF"
    )
        port map (
      I0 => \dout_reg_n_0_[14]\,
      I1 => Q(4),
      I2 => \aaddr_r_reg[1]\(0),
      I3 => \aaddr_r_reg[1]\(1),
      I4 => \aaddr_r_reg[2]_rep\,
      I5 => \dout_reg[25]_0\(0),
      O => \dout_if_reg_reg[14]\
    );
\dout_if_reg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353F0FF5353FFFF"
    )
        port map (
      I0 => \dout_reg_n_0_[17]\,
      I1 => Q(5),
      I2 => \aaddr_r_reg[1]\(0),
      I3 => \aaddr_r_reg[1]\(1),
      I4 => \aaddr_r_reg[2]_rep\,
      I5 => \dout_reg[25]_0\(1),
      O => \dout_if_reg_reg[17]\
    );
\dout_if_reg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353F0FF5353FFFF"
    )
        port map (
      I0 => \dout_reg_n_0_[18]\,
      I1 => Q(6),
      I2 => \aaddr_r_reg[1]\(0),
      I3 => \aaddr_r_reg[1]\(1),
      I4 => \aaddr_r_reg[2]_rep\,
      I5 => \dout_reg[25]_0\(2),
      O => \dout_if_reg_reg[18]\
    );
\dout_if_reg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353F0FF5353FFFF"
    )
        port map (
      I0 => \dout_reg_n_0_[20]\,
      I1 => Q(7),
      I2 => \aaddr_r_reg[1]\(0),
      I3 => \aaddr_r_reg[1]\(1),
      I4 => \aaddr_r_reg[2]_rep\,
      I5 => \dout_reg[25]_0\(3),
      O => \dout_if_reg_reg[20]\
    );
\dout_if_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353F0FF5353FFFF"
    )
        port map (
      I0 => \dout_reg_n_0_[21]\,
      I1 => Q(8),
      I2 => \aaddr_r_reg[1]\(0),
      I3 => \aaddr_r_reg[1]\(1),
      I4 => \aaddr_r_reg[2]_rep\,
      I5 => \dout_reg[25]_0\(4),
      O => \dout_if_reg_reg[21]\
    );
\dout_if_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0F00ACAC0000"
    )
        port map (
      I0 => \dout_reg_n_0_[25]\,
      I1 => Q(9),
      I2 => \aaddr_r_reg[1]\(0),
      I3 => \aaddr_r_reg[1]\(1),
      I4 => \aaddr_r_reg[2]_rep\,
      I5 => \dout_reg[25]_0\(5),
      O => \dout_if_reg_reg[25]\
    );
\dout_if_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_reg_n_0_[4]\,
      I1 => \aaddr_r_reg[1]\(0),
      I2 => Q(0),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[4]_0\,
      O => \dout_if_reg_reg[4]\
    );
\dout_if_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_reg_n_0_[5]\,
      I1 => \aaddr_r_reg[1]\(0),
      I2 => Q(1),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[5]_0\,
      O => \dout_if_reg_reg[5]\
    );
\dout_if_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_reg_n_0_[6]\,
      I1 => \aaddr_r_reg[1]\(0),
      I2 => Q(2),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[6]_0\,
      O => \dout_if_reg_reg[6]\
    );
\dout_if_reg[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \dout_reg_n_0_[9]\,
      I1 => \aaddr_r_reg[1]\(0),
      I2 => Q(3),
      I3 => \aaddr_r_reg[2]_rep\,
      I4 => \dout_reg[9]_0\,
      O => \dout_if_reg_reg[9]\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(0),
      Q => \dout_if_reg_reg[31]\(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(10),
      Q => \dout_if_reg_reg[31]\(6)
    );
\dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(11),
      Q => \dout_if_reg_reg[31]\(7)
    );
\dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(12),
      Q => \dout_if_reg_reg[31]\(8)
    );
\dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(13),
      Q => \dout_if_reg_reg[31]\(9)
    );
\dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(14),
      Q => \dout_reg_n_0_[14]\
    );
\dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(15),
      Q => \dout_if_reg_reg[31]\(10)
    );
\dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(16),
      Q => \dout_if_reg_reg[31]\(11)
    );
\dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(17),
      Q => \dout_reg_n_0_[17]\
    );
\dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(18),
      Q => \dout_reg_n_0_[18]\
    );
\dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(19),
      Q => \dout_if_reg_reg[31]\(12)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(1),
      Q => \dout_if_reg_reg[31]\(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(20),
      Q => \dout_reg_n_0_[20]\
    );
\dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(21),
      Q => \dout_reg_n_0_[21]\
    );
\dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(22),
      Q => \dout_if_reg_reg[31]\(13)
    );
\dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(23),
      Q => \dout_if_reg_reg[31]\(14)
    );
\dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(24),
      Q => \dout_if_reg_reg[31]\(15)
    );
\dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(25),
      Q => \dout_reg_n_0_[25]\
    );
\dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(26),
      Q => \dout_if_reg_reg[31]\(16)
    );
\dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(27),
      Q => \dout_if_reg_reg[31]\(17)
    );
\dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(28),
      Q => \dout_if_reg_reg[31]\(18)
    );
\dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(29),
      Q => \dout_if_reg_reg[31]\(19)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(2),
      Q => \dout_if_reg_reg[31]\(2)
    );
\dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(30),
      Q => \dout_if_reg_reg[31]\(20)
    );
\dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(31),
      Q => \dout_if_reg_reg[31]\(21)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(3),
      Q => \dout_if_reg_reg[31]\(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(4),
      Q => \dout_reg_n_0_[4]\
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(5),
      Q => \dout_reg_n_0_[5]\
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(6),
      Q => \dout_reg_n_0_[6]\
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(7),
      Q => \dout_if_reg_reg[31]\(4)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(8),
      Q => \dout_if_reg_reg[31]\(5)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => core_db_lockcnt_wire(9),
      Q => \dout_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_tta_axislave is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wready : out STD_LOGIC;
    b_aready_r_reg : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready_r_reg_0 : out STD_LOGIC;
    RAM_ARR_reg : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    \fifo_iter_r_reg[0]\ : out STD_LOGIC;
    avalid_r_reg_0 : out STD_LOGIC;
    awren_r_reg_0 : out STD_LOGIC;
    \dout_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \dout_if_reg_reg[7]\ : out STD_LOGIC;
    \aaddr_r_reg[12]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_iter_r_reg[0]_0\ : out STD_LOGIC;
    \fifo_data_r_reg[0][0]\ : out STD_LOGIC;
    \dout_if_reg_reg[9]\ : out STD_LOGIC;
    \dout_reg[0]_1\ : out STD_LOGIC;
    \dout_reg[13]\ : out STD_LOGIC;
    b_aready_r_reg_0 : out STD_LOGIC;
    \read_cnt_r_reg[0]_0\ : out STD_LOGIC;
    \aaddr_r_reg[12]_1\ : out STD_LOGIC;
    awren_r_reg_1 : out STD_LOGIC;
    \s_axi_rid_r_reg[0]_0\ : out STD_LOGIC;
    s_axi_rvalid_r_reg_0 : out STD_LOGIC;
    stall_data_valid_r_reg_0 : out STD_LOGIC;
    \stall_data_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_if_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tta_continue_reg : out STD_LOGIC;
    \dout_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RAM_ARR_reg_0 : out STD_LOGIC;
    tta_forcebreak_reg : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    awren_r : out STD_LOGIC;
    s_axi_bvalid_r : out STD_LOGIC;
    \fifo_iter_r_reg[1]\ : out STD_LOGIC;
    \dout_if_reg_reg[3]\ : out STD_LOGIC;
    b_live_read_r_reg : out STD_LOGIC;
    \b_rdata_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    b_aready_r_reg_1 : out STD_LOGIC;
    b_enable : out STD_LOGIC;
    \b_rdata_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    b_enable_0 : out STD_LOGIC;
    b_rdata_valid_r_reg : out STD_LOGIC;
    b_rdata_valid_r_reg_0 : out STD_LOGIC;
    \dout_reg[0]_2\ : out STD_LOGIC;
    rvalid_r_reg : out STD_LOGIC;
    RAM_ARR_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    s_axi_rvalid_r_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    s_axi_arready_r_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    ctrl_rvalid : in STD_LOGIC;
    onchip_mem_INSTR_b_aready_out_wire : in STD_LOGIC;
    onchip_mem_data_b_aready_out_wire : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    rstx : in STD_LOGIC;
    \fifo_iter_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_iter_r_reg[0]_2\ : in STD_LOGIC;
    b_rdata_valid_r_reg_1 : in STD_LOGIC;
    b_live_read_r : in STD_LOGIC;
    \dout_reg[17]\ : in STD_LOGIC;
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \dout_reg[12]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    b_rdata_valid_r_reg_2 : in STD_LOGIC;
    b_live_read_r_1 : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bustraces_reg_reg[0]\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bustraces_reg_reg[1]\ : in STD_LOGIC;
    \bustraces_reg_reg[2]\ : in STD_LOGIC;
    \bustraces_reg_reg[3]\ : in STD_LOGIC;
    \bustraces_reg_reg[4]\ : in STD_LOGIC;
    \bustraces_reg_reg[5]\ : in STD_LOGIC;
    \bustraces_reg_reg[6]\ : in STD_LOGIC;
    \bustraces_reg_reg[7]\ : in STD_LOGIC;
    \bustraces_reg_reg[8]\ : in STD_LOGIC;
    \bustraces_reg_reg[9]\ : in STD_LOGIC;
    \bustraces_reg_reg[10]\ : in STD_LOGIC;
    \bustraces_reg_reg[11]\ : in STD_LOGIC;
    \bustraces_reg_reg[12]\ : in STD_LOGIC;
    \bustraces_reg_reg[13]\ : in STD_LOGIC;
    \bustraces_reg_reg[14]\ : in STD_LOGIC;
    \bustraces_reg_reg[15]\ : in STD_LOGIC;
    \bustraces_reg_reg[16]\ : in STD_LOGIC;
    \bustraces_reg_reg[17]\ : in STD_LOGIC;
    \bustraces_reg_reg[18]\ : in STD_LOGIC;
    \bustraces_reg_reg[19]\ : in STD_LOGIC;
    \bustraces_reg_reg[20]\ : in STD_LOGIC;
    \bustraces_reg_reg[21]\ : in STD_LOGIC;
    \bustraces_reg_reg[22]\ : in STD_LOGIC;
    \bustraces_reg_reg[23]\ : in STD_LOGIC;
    \bustraces_reg_reg[24]\ : in STD_LOGIC;
    \bustraces_reg_reg[25]\ : in STD_LOGIC;
    \bustraces_reg_reg[26]\ : in STD_LOGIC;
    \bustraces_reg_reg[27]\ : in STD_LOGIC;
    \bustraces_reg_reg[28]\ : in STD_LOGIC;
    \dout_if_reg_reg[29]\ : in STD_LOGIC;
    \dout_if_reg_reg[30]\ : in STD_LOGIC;
    \bustraces_reg_reg[31]\ : in STD_LOGIC;
    onchip_mem_data_b_rvalid_out_wire : in STD_LOGIC;
    onchip_mem_INSTR_b_rvalid_out_wire : in STD_LOGIC;
    \dout_reg[28]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[15]\ : in STD_LOGIC;
    \dout_reg[16]\ : in STD_LOGIC;
    \dout_reg[19]\ : in STD_LOGIC;
    \dout_reg[22]\ : in STD_LOGIC;
    \dout_reg[23]\ : in STD_LOGIC;
    \dout_reg[24]\ : in STD_LOGIC;
    \dout_reg[26]\ : in STD_LOGIC;
    \dout_reg[27]\ : in STD_LOGIC;
    \dout_reg[29]\ : in STD_LOGIC;
    \dout_reg[30]\ : in STD_LOGIC;
    \dout_reg[31]_2\ : in STD_LOGIC;
    \dout_reg[25]\ : in STD_LOGIC;
    \dout_reg[9]\ : in STD_LOGIC;
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[6]\ : in STD_LOGIC;
    \dout_reg[6]_0\ : in STD_LOGIC;
    \dout_reg[5]\ : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    \aaddr_r_reg[2]_rep_0\ : in STD_LOGIC;
    \dout_reg[4]\ : in STD_LOGIC;
    \aaddr_r_reg[2]_rep_1\ : in STD_LOGIC;
    \dout_reg[2]\ : in STD_LOGIC;
    \aaddr_r_reg[7]_0\ : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC;
    \dout_reg[0]_4\ : in STD_LOGIC;
    \dout_reg[28]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \dout_reg[28]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \dout_reg[8]\ : in STD_LOGIC;
    \dout_reg[11]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_reg[8]_0\ : in STD_LOGIC;
    \dout_reg[10]\ : in STD_LOGIC;
    \dout_reg[10]_0\ : in STD_LOGIC;
    \dout_reg[14]\ : in STD_LOGIC;
    \dout_reg[18]\ : in STD_LOGIC;
    \dout_reg[20]\ : in STD_LOGIC;
    \dout_reg[21]\ : in STD_LOGIC;
    \dout_reg[13]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[13]_4\ : in STD_LOGIC;
    \dout_reg[13]_5\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[3]\ : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dout_reg[2]_0\ : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tta_reset_regval : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_tta_axislave : entity is "tta_axislave";
end toplevel_tta_core_toplevel_0_0_tta_axislave;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_tta_axislave is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^ram_arr_reg\ : STD_LOGIC;
  signal \^ram_arr_reg_0\ : STD_LOGIC;
  signal aaddr_r1_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \aaddr_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \aaddr_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \aaddr_r[16]_i_5_n_0\ : STD_LOGIC;
  signal \aaddr_r[16]_i_6_n_0\ : STD_LOGIC;
  signal \aaddr_r[16]_i_7_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \aaddr_r[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^aaddr_r_reg[12]_0\ : STD_LOGIC;
  signal \^aaddr_r_reg[12]_1\ : STD_LOGIC;
  signal adata_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal astrb_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \astrb_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \astrb_r[3]_i_3__0_n_0\ : STD_LOGIC;
  signal avalid_r_i_3_n_0 : STD_LOGIC;
  signal avalid_r_i_4_n_0 : STD_LOGIC;
  signal avalid_r_i_5_n_0 : STD_LOGIC;
  signal avalid_r_i_6_n_0 : STD_LOGIC;
  signal \^awren_r_reg_0\ : STD_LOGIC;
  signal axi_addr_r : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \axi_addr_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_addr_r[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_addr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_addr_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_addr_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_addr_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_addr_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_addr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_addr_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_addr_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_addr_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_addr_r_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_addr_r_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \axi_addr_r_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \axi_addr_r_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \axi_addr_r_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \axi_addr_r_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \axi_addr_r_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \axi_addr_r_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \axi_addr_r_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_addr_r_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \axi_addr_r_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \axi_addr_r_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \axi_addr_r_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \axi_addr_r_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \axi_addr_r_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \axi_addr_r_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \axi_addr_r_reg[18]_i_5_n_2\ : STD_LOGIC;
  signal \axi_addr_r_reg[18]_i_5_n_3\ : STD_LOGIC;
  signal \axi_addr_r_reg[18]_i_5_n_5\ : STD_LOGIC;
  signal \axi_addr_r_reg[18]_i_5_n_6\ : STD_LOGIC;
  signal \axi_addr_r_reg[18]_i_5_n_7\ : STD_LOGIC;
  signal \axi_addr_r_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_addr_r_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \axi_addr_r_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \axi_addr_r_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \axi_addr_r_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \axi_addr_r_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \axi_addr_r_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \axi_addr_r_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \axi_addr_r_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_addr_r_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \axi_addr_r_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \axi_addr_r_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \axi_addr_r_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \axi_addr_r_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \axi_addr_r_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \axi_addr_r_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \axi_addr_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_addr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \^b_aready_r_reg\ : STD_LOGIC;
  signal burst_cnt_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \burst_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \burst_cnt_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \burst_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \burst_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \burst_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \burst_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \burst_cnt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \burst_cnt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \burst_cnt_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \burst_cnt_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \burst_size_r[5]_i_2_n_0\ : STD_LOGIC;
  signal burst_type : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \burst_type_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \burst_type_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[11]_i_2_n_0\ : STD_LOGIC;
  signal \dout[13]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout_if_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \dout_if_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \dout_if_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \dout_if_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \dout_if_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \dout_if_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \dout_if_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \dout_if_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \dout_if_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \dout_if_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \dout_if_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \dout_if_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \dout_if_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \dout_if_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \dout_if_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \dout_if_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \dout_if_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \dout_if_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \dout_if_reg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout_if_reg_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \^dout_if_reg_reg[7]\ : STD_LOGIC;
  signal \dout_if_reg_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \^dout_if_reg_reg[9]\ : STD_LOGIC;
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \^dout_reg[0]_1\ : STD_LOGIC;
  signal \^dout_reg[13]\ : STD_LOGIC;
  signal \^dout_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^fifo_iter_r_reg[0]\ : STD_LOGIC;
  signal \^fifo_iter_r_reg[0]_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^p_2_in\ : STD_LOGIC;
  signal read_cnt_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \read_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \read_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \read_cnt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \read_cnt_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \read_cnt_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \read_cnt_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \^read_cnt_r_reg[0]_0\ : STD_LOGIC;
  signal \read_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \read_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \read_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \read_cnt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \read_cnt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \read_cnt_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \read_cnt_r_reg_n_0_[7]\ : STD_LOGIC;
  signal rready_r : STD_LOGIC;
  signal rready_r_i_3_n_0 : STD_LOGIC;
  signal rready_r_i_4_n_0 : STD_LOGIC;
  signal rready_r_i_5_n_0 : STD_LOGIC;
  signal s_axi_arready_r : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_rdata_r1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_axi_rdata_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[31]_i_5_n_0\ : STD_LOGIC;
  signal s_axi_rid_r : STD_LOGIC;
  signal \^s_axi_rid_r_reg[0]_0\ : STD_LOGIC;
  signal s_axi_rlast_r : STD_LOGIC;
  signal s_axi_rlast_r_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_r_i_3_n_0 : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal s_axi_wready_r : STD_LOGIC;
  signal s_axi_wready_r_i_2_n_0 : STD_LOGIC;
  signal s_axi_wready_r_i_3_n_0 : STD_LOGIC;
  signal s_axi_wready_r_i_4_n_0 : STD_LOGIC;
  signal \^s_axi_wready_r_reg_0\ : STD_LOGIC;
  signal size : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal stall_addr_r : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal stall_data_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \stall_data_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \^stall_data_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \stall_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \stall_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal stall_data_valid_r_i_3_n_0 : STD_LOGIC;
  signal stall_strb_r : STD_LOGIC;
  signal \stall_strb_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \stall_strb_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \stall_strb_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \stall_strb_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \stall_strb_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \stall_strb_r_reg_n_0_[3]\ : STD_LOGIC;
  signal transaction_r : STD_LOGIC;
  signal \transaction_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \transaction_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \transaction_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \wrap_mask_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[10]_i_4_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[10]_i_5_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[10]_i_6_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[11]_i_6_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[12]_i_4_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[12]_i_5_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[12]_i_6_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[12]_i_7_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[13]_i_5_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[13]_i_6_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \wrap_mask_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \wrap_mask_r_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrap_mask_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_axi_addr_r_reg[18]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_axi_addr_r_reg[18]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "s_ready:000,s_finish_write:010,s_finish_read:100,s_read_data:011,s_write_data:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "s_ready:000,s_finish_write:010,s_finish_read:100,s_read_data:011,s_write_data:001";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "s_ready:000,s_finish_write:010,s_finish_read:100,s_read_data:011,s_write_data:001";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aaddr_r[16]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \aaddr_r[16]_i_4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \aaddr_r[16]_i_7\ : label is "soft_lutpair185";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \aaddr_r_reg[1]\ : label is "aaddr_r_reg[1]";
  attribute ORIG_CELL_NAME of \aaddr_r_reg[1]_rep\ : label is "aaddr_r_reg[1]";
  attribute ORIG_CELL_NAME of \aaddr_r_reg[2]\ : label is "aaddr_r_reg[2]";
  attribute ORIG_CELL_NAME of \aaddr_r_reg[2]_rep\ : label is "aaddr_r_reg[2]";
  attribute SOFT_HLUTNM of \adata_r[0]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \adata_r[10]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \adata_r[11]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \adata_r[12]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \adata_r[13]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \adata_r[14]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \adata_r[15]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \adata_r[16]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \adata_r[17]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \adata_r[18]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \adata_r[19]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \adata_r[1]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \adata_r[20]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \adata_r[21]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \adata_r[22]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \adata_r[23]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \adata_r[24]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \adata_r[25]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \adata_r[26]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \adata_r[27]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \adata_r[28]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \adata_r[29]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \adata_r[2]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \adata_r[30]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \adata_r[31]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \adata_r[3]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \adata_r[4]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \adata_r[5]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \adata_r[6]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \adata_r[7]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \adata_r[8]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \adata_r[9]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \addr_delay[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \astrb_r[0]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \astrb_r[1]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \astrb_r[2]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \astrb_r[3]_i_2__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \axi_addr_r[11]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of b_aready_r_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \b_aready_r_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of b_live_read_r0_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \b_live_read_r0_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \b_rdata_r[31]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \b_rdata_r[41]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of b_rdata_valid_r_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \b_rdata_valid_r_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \burst_cnt_r[6]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \burst_cnt_r[7]_i_5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \burst_size_r[5]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \burst_type_r[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \burst_type_r[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout[11]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dout[13]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout[13]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout[13]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dout[13]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dout[13]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout[31]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_if_reg[0]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dout_if_reg[10]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_if_reg[11]_i_5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dout_if_reg[12]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_if_reg[17]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_if_reg[28]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_if_reg[3]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dout_if_reg[3]_i_6\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_if_reg[7]_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dout_if_reg[8]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_if_reg[8]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \fifo_data_r[3][0]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \fifo_iter_r[1]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \read_cnt_r[4]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \read_cnt_r[5]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of rready_r_i_3 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of rready_r_i_4 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of s_axi_rlast_r_i_2 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of s_axi_rvalid_r_i_3 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \stall_data_r[31]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \stall_strb_r[3]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \stall_strb_r[3]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \transaction_r[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \transaction_r[10]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \transaction_r[11]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \transaction_r[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \transaction_r[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \transaction_r[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \transaction_r[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \transaction_r[5]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \transaction_r[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \transaction_r[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \transaction_r[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \transaction_r[9]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \wrap_mask_r[0]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \wrap_mask_r[10]_i_4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \wrap_mask_r[11]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \wrap_mask_r[11]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \wrap_mask_r[12]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \wrap_mask_r[12]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \wrap_mask_r[12]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \wrap_mask_r[13]_i_3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \wrap_mask_r[13]_i_5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \wrap_mask_r[1]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \wrap_mask_r[1]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \wrap_mask_r[2]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \wrap_mask_r[2]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \wrap_mask_r[2]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \wrap_mask_r[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \wrap_mask_r[4]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \wrap_mask_r[5]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \wrap_mask_r[8]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \wrap_mask_r[8]_i_2\ : label is "soft_lutpair199";
begin
  E(0) <= \^e\(0);
  Q(16 downto 0) <= \^q\(16 downto 0);
  RAM_ARR_reg <= \^ram_arr_reg\;
  RAM_ARR_reg_0 <= \^ram_arr_reg_0\;
  \aaddr_r_reg[12]_0\ <= \^aaddr_r_reg[12]_0\;
  \aaddr_r_reg[12]_1\ <= \^aaddr_r_reg[12]_1\;
  awren_r_reg_0 <= \^awren_r_reg_0\;
  b_aready_r_reg <= \^b_aready_r_reg\;
  \dout_if_reg_reg[7]\ <= \^dout_if_reg_reg[7]\;
  \dout_if_reg_reg[9]\ <= \^dout_if_reg_reg[9]\;
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  \dout_reg[0]_1\ <= \^dout_reg[0]_1\;
  \dout_reg[13]\ <= \^dout_reg[13]\;
  \dout_reg[31]\(31 downto 0) <= \^dout_reg[31]\(31 downto 0);
  \fifo_iter_r_reg[0]\ <= \^fifo_iter_r_reg[0]\;
  \fifo_iter_r_reg[0]_0\ <= \^fifo_iter_r_reg[0]_0\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
  p_2_in <= \^p_2_in\;
  \read_cnt_r_reg[0]_0\ <= \^read_cnt_r_reg[0]_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  \s_axi_rid_r_reg[0]_0\ <= \^s_axi_rid_r_reg[0]_0\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_axi_wready <= \^s_axi_wready\;
  s_axi_wready_r_reg_0 <= \^s_axi_wready_r_reg_0\;
  \stall_data_r_reg[0]_0\(0) <= \^stall_data_r_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => \^out\(0),
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011FFFF10110000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => \FSM_sequential_state[2]_i_2_n_0\,
      I5 => \^out\(1),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => \^out\(2),
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \^s_axi_wready_r_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      I3 => \^out\(2),
      I4 => \FSM_sequential_state_reg[2]_i_3_n_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FFFFFF00"
    )
        port map (
      I0 => s_axi_wready_r_i_2_n_0,
      I1 => s_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => s_axi_awvalid,
      I4 => s_axi_arvalid,
      I5 => \^out\(0),
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => s_axi_wready_r_i_2_n_0,
      I1 => \s_axi_rdata_r[31]_i_5_n_0\,
      I2 => \^out\(0),
      I3 => \^ram_arr_reg\,
      I4 => \^s_axi_bvalid\,
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => \^out\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => \^out\(1),
      R => SR(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => \^out\(2),
      R => SR(0)
    );
\FSM_sequential_state_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_state[2]_i_4_n_0\,
      I1 => \FSM_sequential_state[2]_i_5_n_0\,
      O => \FSM_sequential_state_reg[2]_i_3_n_0\,
      S => \^out\(1)
    );
RAM_ARR_reg_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      I2 => \^ram_arr_reg\,
      I3 => onchip_mem_INSTR_b_aready_out_wire,
      O => b_enable
    );
RAM_ARR_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      I2 => \^ram_arr_reg\,
      I3 => onchip_mem_data_b_aready_out_wire,
      O => b_enable_0
    );
\aaddr_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \axi_addr_r[2]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_araddr(2),
      I4 => \^out\(2),
      I5 => \aaddr_r[0]_i_2__0_n_0\,
      O => aaddr_r1_in(0)
    );
\aaddr_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(0),
      I1 => stall_addr_r(0),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[0]_i_2__0_n_0\
    );
\aaddr_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \axi_addr_r[12]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_araddr(12),
      I4 => \^out\(2),
      I5 => \aaddr_r[10]_i_2_n_0\,
      O => aaddr_r1_in(10)
    );
\aaddr_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(10),
      I1 => stall_addr_r(10),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[10]_i_2_n_0\
    );
\aaddr_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \axi_addr_r[13]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_araddr(13),
      I4 => \^out\(2),
      I5 => \aaddr_r[11]_i_2_n_0\,
      O => aaddr_r1_in(11)
    );
\aaddr_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(11),
      I1 => stall_addr_r(11),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[11]_i_2_n_0\
    );
\aaddr_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800800"
    )
        port map (
      I0 => \^aaddr_r_reg[12]_1\,
      I1 => \^out\(0),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => stall_addr_r(12),
      I4 => p_1_in(12),
      I5 => \aaddr_r[12]_i_2_n_0\,
      O => aaddr_r1_in(12)
    );
\aaddr_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \aaddr_r[16]_i_6_n_0\,
      I1 => s_axi_araddr(14),
      I2 => p_1_in(12),
      I3 => \aaddr_r[16]_i_7_n_0\,
      I4 => \axi_addr_r_reg[15]_i_3_n_5\,
      I5 => rready_r_i_5_n_0,
      O => \aaddr_r[12]_i_2_n_0\
    );
\aaddr_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1F11111F1111"
    )
        port map (
      I0 => \aaddr_r[13]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => s_axi_wready_r_i_3_n_0,
      I3 => \^aaddr_r_reg[12]_0\,
      I4 => stall_addr_r(13),
      I5 => p_1_in(13),
      O => aaddr_r1_in(13)
    );
\aaddr_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF470047FF47FF"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \aaddr_r[16]_i_7_n_0\,
      I2 => \axi_addr_r_reg[15]_i_3_n_4\,
      I3 => \^out\(1),
      I4 => \^out\(0),
      I5 => s_axi_araddr(15),
      O => \aaddr_r[13]_i_2_n_0\
    );
\aaddr_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800800"
    )
        port map (
      I0 => \^aaddr_r_reg[12]_1\,
      I1 => \^out\(0),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => stall_addr_r(14),
      I4 => p_1_in(14),
      I5 => \aaddr_r[14]_i_2_n_0\,
      O => aaddr_r1_in(14)
    );
\aaddr_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \aaddr_r[16]_i_6_n_0\,
      I1 => s_axi_araddr(16),
      I2 => p_1_in(14),
      I3 => \aaddr_r[16]_i_7_n_0\,
      I4 => \axi_addr_r_reg[18]_i_5_n_7\,
      I5 => rready_r_i_5_n_0,
      O => \aaddr_r[14]_i_2_n_0\
    );
\aaddr_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1F11111F1111"
    )
        port map (
      I0 => \aaddr_r[15]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => s_axi_wready_r_i_3_n_0,
      I3 => \^aaddr_r_reg[12]_0\,
      I4 => stall_addr_r(15),
      I5 => p_1_in(15),
      O => aaddr_r1_in(15)
    );
\aaddr_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF470047FF47FF"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \aaddr_r[16]_i_7_n_0\,
      I2 => \axi_addr_r_reg[18]_i_5_n_6\,
      I3 => \^out\(1),
      I4 => \^out\(0),
      I5 => s_axi_araddr(17),
      O => \aaddr_r[15]_i_2_n_0\
    );
\aaddr_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAEAEA"
    )
        port map (
      I0 => \read_cnt_r[7]_i_3_n_0\,
      I1 => \^aaddr_r_reg[12]_1\,
      I2 => \^out\(0),
      I3 => \^aaddr_r_reg[12]_0\,
      I4 => \aaddr_r[16]_i_4_n_0\,
      I5 => s_axi_arready_r,
      O => \aaddr_r[16]_i_1_n_0\
    );
\aaddr_r[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800800"
    )
        port map (
      I0 => \^aaddr_r_reg[12]_1\,
      I1 => \^out\(0),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => stall_addr_r(16),
      I4 => p_1_in(16),
      I5 => \aaddr_r[16]_i_5_n_0\,
      O => aaddr_r1_in(16)
    );
\aaddr_r[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37000000"
    )
        port map (
      I0 => \stall_strb_r[3]_i_3_n_0\,
      I1 => \^ram_arr_reg\,
      I2 => \^s_axi_wready_r_reg_0\,
      I3 => s_axi_wvalid,
      I4 => \^s_axi_wready\,
      O => \^aaddr_r_reg[12]_0\
    );
\aaddr_r[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \stall_strb_r[3]_i_3_n_0\,
      I1 => \^ram_arr_reg\,
      I2 => \^s_axi_wready_r_reg_0\,
      O => \aaddr_r[16]_i_4_n_0\
    );
\aaddr_r[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \aaddr_r[16]_i_6_n_0\,
      I1 => s_axi_araddr(18),
      I2 => p_1_in(16),
      I3 => \aaddr_r[16]_i_7_n_0\,
      I4 => \axi_addr_r_reg[18]_i_5_n_5\,
      I5 => rready_r_i_5_n_0,
      O => \aaddr_r[16]_i_5_n_0\
    );
\aaddr_r[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => \aaddr_r[16]_i_6_n_0\
    );
\aaddr_r[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => burst_type(1),
      I1 => burst_type(0),
      O => \aaddr_r[16]_i_7_n_0\
    );
\aaddr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAABBBAABA"
    )
        port map (
      I0 => \aaddr_r[1]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \axi_addr_r[3]_i_2_n_0\,
      I4 => s_axi_araddr(3),
      I5 => \^out\(0),
      O => aaddr_r1_in(1)
    );
\aaddr_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(1),
      I1 => stall_addr_r(1),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[1]_i_2_n_0\
    );
\aaddr_r[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAABBBAABA"
    )
        port map (
      I0 => \aaddr_r[1]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \axi_addr_r[3]_i_2_n_0\,
      I4 => s_axi_araddr(3),
      I5 => \^out\(0),
      O => \aaddr_r[1]_rep_i_1_n_0\
    );
\aaddr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAABBBAABA"
    )
        port map (
      I0 => \aaddr_r[2]_i_2__0_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \axi_addr_r[4]_i_2_n_0\,
      I4 => s_axi_araddr(4),
      I5 => \^out\(0),
      O => aaddr_r1_in(2)
    );
\aaddr_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(2),
      I1 => stall_addr_r(2),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[2]_i_2__0_n_0\
    );
\aaddr_r[2]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAABBBAABA"
    )
        port map (
      I0 => \aaddr_r[2]_i_2__0_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \axi_addr_r[4]_i_2_n_0\,
      I4 => s_axi_araddr(4),
      I5 => \^out\(0),
      O => \aaddr_r[2]_rep_i_1_n_0\
    );
\aaddr_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \axi_addr_r[5]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_araddr(5),
      I4 => \^out\(2),
      I5 => \aaddr_r[3]_i_2__0_n_0\,
      O => aaddr_r1_in(3)
    );
\aaddr_r[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(3),
      I1 => stall_addr_r(3),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[3]_i_2__0_n_0\
    );
\aaddr_r[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \axi_addr_r[6]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_araddr(6),
      I4 => \^out\(2),
      I5 => \aaddr_r[4]_i_2__0_n_0\,
      O => aaddr_r1_in(4)
    );
\aaddr_r[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(4),
      I1 => stall_addr_r(4),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[4]_i_2__0_n_0\
    );
\aaddr_r[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \axi_addr_r[7]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_araddr(7),
      I4 => \^out\(2),
      I5 => \aaddr_r[5]_i_2__0_n_0\,
      O => aaddr_r1_in(5)
    );
\aaddr_r[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(5),
      I1 => stall_addr_r(5),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[5]_i_2__0_n_0\
    );
\aaddr_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \axi_addr_r[8]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_araddr(8),
      I4 => \^out\(2),
      I5 => \aaddr_r[6]_i_2_n_0\,
      O => aaddr_r1_in(6)
    );
\aaddr_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(6),
      I1 => stall_addr_r(6),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[6]_i_2_n_0\
    );
\aaddr_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004744"
    )
        port map (
      I0 => \axi_addr_r[9]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_araddr(9),
      I4 => \^out\(2),
      I5 => \aaddr_r[7]_i_2__0_n_0\,
      O => aaddr_r1_in(7)
    );
\aaddr_r[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(7),
      I1 => stall_addr_r(7),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[7]_i_2__0_n_0\
    );
\aaddr_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAABBBAABA"
    )
        port map (
      I0 => \aaddr_r[8]_i_2__0_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \axi_addr_r[10]_i_2_n_0\,
      I4 => s_axi_araddr(10),
      I5 => \^out\(0),
      O => aaddr_r1_in(8)
    );
\aaddr_r[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(8),
      I1 => stall_addr_r(8),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[8]_i_2__0_n_0\
    );
\aaddr_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAABBBAABA"
    )
        port map (
      I0 => \aaddr_r[9]_i_2__0_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \axi_addr_r[11]_i_2_n_0\,
      I4 => s_axi_araddr(11),
      I5 => \^out\(0),
      O => aaddr_r1_in(9)
    );
\aaddr_r[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AC00"
    )
        port map (
      I0 => p_1_in(9),
      I1 => stall_addr_r(9),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \aaddr_r[9]_i_2__0_n_0\
    );
\aaddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\aaddr_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(10),
      Q => \^q\(10),
      R => SR(0)
    );
\aaddr_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(11),
      Q => \^q\(11),
      R => SR(0)
    );
\aaddr_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(12),
      Q => \^q\(12),
      R => SR(0)
    );
\aaddr_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(13),
      Q => \^q\(13),
      R => SR(0)
    );
\aaddr_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(14),
      Q => \^q\(14),
      R => SR(0)
    );
\aaddr_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(15),
      Q => \^q\(15),
      R => SR(0)
    );
\aaddr_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(16),
      Q => \^q\(16),
      R => SR(0)
    );
\aaddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\aaddr_r_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => \aaddr_r[1]_rep_i_1_n_0\,
      Q => \^ram_arr_reg_0\,
      R => SR(0)
    );
\aaddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\aaddr_r_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => \aaddr_r[2]_rep_i_1_n_0\,
      Q => \^dout_reg[0]_1\,
      R => SR(0)
    );
\aaddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\aaddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\aaddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\aaddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\aaddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\aaddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\aaddr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \aaddr_r[16]_i_1_n_0\,
      D => aaddr_r1_in(9),
      Q => \^q\(9),
      R => SR(0)
    );
\adata_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[0]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(0),
      O => adata_r(0)
    );
\adata_r[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[10]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(10),
      O => adata_r(10)
    );
\adata_r[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[11]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(11),
      O => adata_r(11)
    );
\adata_r[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[12]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(12),
      O => adata_r(12)
    );
\adata_r[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[13]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(13),
      O => adata_r(13)
    );
\adata_r[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[14]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(14),
      O => adata_r(14)
    );
\adata_r[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[15]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(15),
      O => adata_r(15)
    );
\adata_r[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[16]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(16),
      O => adata_r(16)
    );
\adata_r[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[17]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(17),
      O => adata_r(17)
    );
\adata_r[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[18]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(18),
      O => adata_r(18)
    );
\adata_r[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[19]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(19),
      O => adata_r(19)
    );
\adata_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[1]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(1),
      O => adata_r(1)
    );
\adata_r[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[20]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(20),
      O => adata_r(20)
    );
\adata_r[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[21]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(21),
      O => adata_r(21)
    );
\adata_r[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[22]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(22),
      O => adata_r(22)
    );
\adata_r[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[23]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(23),
      O => adata_r(23)
    );
\adata_r[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[24]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(24),
      O => adata_r(24)
    );
\adata_r[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[25]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(25),
      O => adata_r(25)
    );
\adata_r[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[26]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(26),
      O => adata_r(26)
    );
\adata_r[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[27]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(27),
      O => adata_r(27)
    );
\adata_r[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[28]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(28),
      O => adata_r(28)
    );
\adata_r[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[29]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(29),
      O => adata_r(29)
    );
\adata_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[2]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(2),
      O => adata_r(2)
    );
\adata_r[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[30]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(30),
      O => adata_r(30)
    );
\adata_r[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[31]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(31),
      O => adata_r(31)
    );
\adata_r[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[3]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(3),
      O => adata_r(3)
    );
\adata_r[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[4]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(4),
      O => adata_r(4)
    );
\adata_r[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[5]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(5),
      O => adata_r(5)
    );
\adata_r[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[6]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(6),
      O => adata_r(6)
    );
\adata_r[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[7]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(7),
      O => adata_r(7)
    );
\adata_r[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[8]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(8),
      O => adata_r(8)
    );
\adata_r[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_data_r_reg_n_0_[9]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wdata(9),
      O => adata_r(9)
    );
\adata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(0),
      Q => \^dout_reg[31]\(0),
      R => SR(0)
    );
\adata_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(10),
      Q => \^dout_reg[31]\(10),
      R => SR(0)
    );
\adata_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(11),
      Q => \^dout_reg[31]\(11),
      R => SR(0)
    );
\adata_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(12),
      Q => \^dout_reg[31]\(12),
      R => SR(0)
    );
\adata_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(13),
      Q => \^dout_reg[31]\(13),
      R => SR(0)
    );
\adata_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(14),
      Q => \^dout_reg[31]\(14),
      R => SR(0)
    );
\adata_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(15),
      Q => \^dout_reg[31]\(15),
      R => SR(0)
    );
\adata_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(16),
      Q => \^dout_reg[31]\(16),
      R => SR(0)
    );
\adata_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(17),
      Q => \^dout_reg[31]\(17),
      R => SR(0)
    );
\adata_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(18),
      Q => \^dout_reg[31]\(18),
      R => SR(0)
    );
\adata_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(19),
      Q => \^dout_reg[31]\(19),
      R => SR(0)
    );
\adata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(1),
      Q => \^dout_reg[31]\(1),
      R => SR(0)
    );
\adata_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(20),
      Q => \^dout_reg[31]\(20),
      R => SR(0)
    );
\adata_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(21),
      Q => \^dout_reg[31]\(21),
      R => SR(0)
    );
\adata_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(22),
      Q => \^dout_reg[31]\(22),
      R => SR(0)
    );
\adata_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(23),
      Q => \^dout_reg[31]\(23),
      R => SR(0)
    );
\adata_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(24),
      Q => \^dout_reg[31]\(24),
      R => SR(0)
    );
\adata_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(25),
      Q => \^dout_reg[31]\(25),
      R => SR(0)
    );
\adata_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(26),
      Q => \^dout_reg[31]\(26),
      R => SR(0)
    );
\adata_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(27),
      Q => \^dout_reg[31]\(27),
      R => SR(0)
    );
\adata_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(28),
      Q => \^dout_reg[31]\(28),
      R => SR(0)
    );
\adata_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(29),
      Q => \^dout_reg[31]\(29),
      R => SR(0)
    );
\adata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(2),
      Q => \^dout_reg[31]\(2),
      R => SR(0)
    );
\adata_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(30),
      Q => \^dout_reg[31]\(30),
      R => SR(0)
    );
\adata_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(31),
      Q => \^dout_reg[31]\(31),
      R => SR(0)
    );
\adata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(3),
      Q => \^dout_reg[31]\(3),
      R => SR(0)
    );
\adata_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(4),
      Q => \^dout_reg[31]\(4),
      R => SR(0)
    );
\adata_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(5),
      Q => \^dout_reg[31]\(5),
      R => SR(0)
    );
\adata_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(6),
      Q => \^dout_reg[31]\(6),
      R => SR(0)
    );
\adata_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(7),
      Q => \^dout_reg[31]\(7),
      R => SR(0)
    );
\adata_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(8),
      Q => \^dout_reg[31]\(8),
      R => SR(0)
    );
\adata_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => adata_r(9),
      Q => \^dout_reg[31]\(9),
      R => SR(0)
    );
\addr_delay[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ram_arr_reg\,
      I1 => \^q\(16),
      I2 => \^q\(15),
      I3 => ctrl_rvalid,
      O => \^p_2_in\
    );
\astrb_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_strb_r_reg_n_0_[0]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wstrb(0),
      O => astrb_r(0)
    );
\astrb_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_strb_r_reg_n_0_[1]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wstrb(1),
      O => astrb_r(1)
    );
\astrb_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_strb_r_reg_n_0_[2]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wstrb(2),
      O => astrb_r(2)
    );
\astrb_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030B00"
    )
        port map (
      I0 => \^aaddr_r_reg[12]_0\,
      I1 => \aaddr_r[16]_i_4_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \^out\(1),
      O => \astrb_r[3]_i_1__0_n_0\
    );
\astrb_r[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \stall_strb_r_reg_n_0_[3]\,
      I1 => \astrb_r[3]_i_3__0_n_0\,
      I2 => s_axi_wstrb(3),
      O => astrb_r(3)
    );
\astrb_r[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000037000000"
    )
        port map (
      I0 => \stall_strb_r[3]_i_3_n_0\,
      I1 => \^ram_arr_reg\,
      I2 => \^s_axi_wready_r_reg_0\,
      I3 => \^s_axi_wready\,
      I4 => s_axi_wvalid,
      I5 => \^out\(1),
      O => \astrb_r[3]_i_3__0_n_0\
    );
\astrb_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => astrb_r(0),
      Q => RAM_ARR_reg_1(0),
      R => SR(0)
    );
\astrb_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => astrb_r(1),
      Q => RAM_ARR_reg_1(1),
      R => SR(0)
    );
\astrb_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => astrb_r(2),
      Q => RAM_ARR_reg_1(2),
      R => SR(0)
    );
\astrb_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \astrb_r[3]_i_1__0_n_0\,
      D => astrb_r(3),
      Q => RAM_ARR_reg_1(3),
      R => SR(0)
    );
avalid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000440555555555"
    )
        port map (
      I0 => \^out\(2),
      I1 => avalid_r_i_3_n_0,
      I2 => \^s_axi_wready_r_reg_0\,
      I3 => \^out\(0),
      I4 => \^awren_r_reg_0\,
      I5 => avalid_r_i_4_n_0,
      O => avalid_r_reg_0
    );
avalid_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \read_cnt_r[7]_i_4_n_0\,
      I1 => \read_cnt_r_reg_n_0_[6]\,
      I2 => \read_cnt_r_reg_n_0_[7]\,
      O => avalid_r_i_3_n_0
    );
avalid_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FCC8FCC8FCC88CC"
    )
        port map (
      I0 => \^out\(1),
      I1 => avalid_r_i_5_n_0,
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^s_axi_wready_r_reg_0\,
      I5 => avalid_r_i_6_n_0,
      O => avalid_r_i_4_n_0
    );
avalid_r_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^out\(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awvalid,
      O => avalid_r_i_5_n_0
    );
avalid_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020E323EFFFFFFFF"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => onchip_mem_INSTR_b_aready_out_wire,
      I4 => onchip_mem_data_b_aready_out_wire,
      I5 => \^ram_arr_reg\,
      O => avalid_r_i_6_n_0
    );
avalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_0\,
      Q => \^ram_arr_reg\,
      R => SR(0)
    );
awren_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33223000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^aaddr_r_reg[12]_0\,
      I3 => \^out\(0),
      I4 => \^s_axi_wready_r_reg_0\,
      O => awren_r
    );
awren_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFAAEA"
    )
        port map (
      I0 => s_axi_arready_r,
      I1 => \^s_axi_wready_r_reg_0\,
      I2 => \^ram_arr_reg\,
      I3 => \stall_strb_r[3]_i_3_n_0\,
      I4 => \^aaddr_r_reg[12]_0\,
      I5 => s_axi_wready_r_i_3_n_0,
      O => awren_r_reg_1
    );
awren_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^ram_arr_reg\,
      I1 => \stall_strb_r[3]_i_3_n_0\,
      I2 => \^out\(1),
      O => \^awren_r_reg_0\
    );
awren_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_1\,
      Q => \^fifo_iter_r_reg[0]\,
      R => SR(0)
    );
\axi_addr_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11011000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => s_axi_awvalid,
      I3 => s_axi_awaddr(0),
      I4 => s_axi_araddr(0),
      I5 => \axi_addr_r[0]_i_2_n_0\,
      O => axi_addr_r(0)
    );
\axi_addr_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBA828A00000000"
    )
        port map (
      I0 => \axi_addr_r_reg_n_0_[0]\,
      I1 => burst_type(1),
      I2 => burst_type(0),
      I3 => \wrap_mask_r_reg_n_0_[0]\,
      I4 => \axi_addr_r_reg[3]_i_3_n_7\,
      I5 => \burst_cnt_r[7]_i_3_n_0\,
      O => \axi_addr_r[0]_i_2_n_0\
    );
\axi_addr_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[10]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(10),
      I5 => s_axi_araddr(10),
      O => axi_addr_r(10)
    );
\axi_addr_r[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(8),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[10]\,
      I4 => \axi_addr_r_reg[11]_i_3_n_5\,
      O => \axi_addr_r[10]_i_2_n_0\
    );
\axi_addr_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131010101310"
    )
        port map (
      I0 => \axi_addr_r[11]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_araddr(11),
      I4 => s_axi_awvalid,
      I5 => s_axi_awaddr(11),
      O => axi_addr_r(11)
    );
\axi_addr_r[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(9),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[11]\,
      I4 => \axi_addr_r_reg[11]_i_3_n_4\,
      O => \axi_addr_r[11]_i_2_n_0\
    );
\axi_addr_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131010101310"
    )
        port map (
      I0 => \axi_addr_r[12]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_araddr(12),
      I4 => s_axi_awvalid,
      I5 => s_axi_awaddr(12),
      O => axi_addr_r(12)
    );
\axi_addr_r[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(10),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[12]\,
      I4 => \axi_addr_r_reg[15]_i_3_n_7\,
      O => \axi_addr_r[12]_i_2_n_0\
    );
\axi_addr_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[13]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(13),
      I5 => s_axi_araddr(13),
      O => axi_addr_r(13)
    );
\axi_addr_r[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(11),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[13]\,
      I4 => \axi_addr_r_reg[15]_i_3_n_6\,
      O => \axi_addr_r[13]_i_2_n_0\
    );
\axi_addr_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131010101310"
    )
        port map (
      I0 => \axi_addr_r[14]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_araddr(14),
      I4 => s_axi_awvalid,
      I5 => s_axi_awaddr(14),
      O => axi_addr_r(14)
    );
\axi_addr_r[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_1_in(12),
      I1 => burst_type(1),
      I2 => burst_type(0),
      I3 => \axi_addr_r_reg[15]_i_3_n_5\,
      O => \axi_addr_r[14]_i_2_n_0\
    );
\axi_addr_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[15]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(15),
      I5 => s_axi_araddr(15),
      O => axi_addr_r(15)
    );
\axi_addr_r[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_1_in(13),
      I1 => burst_type(1),
      I2 => burst_type(0),
      I3 => \axi_addr_r_reg[15]_i_3_n_4\,
      O => \axi_addr_r[15]_i_2_n_0\
    );
\axi_addr_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131010101310"
    )
        port map (
      I0 => \axi_addr_r[16]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_araddr(16),
      I4 => s_axi_awvalid,
      I5 => s_axi_awaddr(16),
      O => axi_addr_r(16)
    );
\axi_addr_r[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_1_in(14),
      I1 => burst_type(1),
      I2 => burst_type(0),
      I3 => \axi_addr_r_reg[18]_i_5_n_7\,
      O => \axi_addr_r[16]_i_2_n_0\
    );
\axi_addr_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[17]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(17),
      I5 => s_axi_araddr(17),
      O => axi_addr_r(17)
    );
\axi_addr_r[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_1_in(15),
      I1 => burst_type(1),
      I2 => burst_type(0),
      I3 => \axi_addr_r_reg[18]_i_5_n_6\,
      O => \axi_addr_r[17]_i_2_n_0\
    );
\axi_addr_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \read_cnt_r[7]_i_3_n_0\,
      I1 => s_axi_wready_r_i_2_n_0,
      I2 => \^aaddr_r_reg[12]_1\,
      I3 => \burst_cnt_r[7]_i_4_n_0\,
      I4 => \^out\(0),
      I5 => transaction_r,
      O => \axi_addr_r[18]_i_1_n_0\
    );
\axi_addr_r[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[18]_i_4_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(18),
      I5 => s_axi_araddr(18),
      O => axi_addr_r(18)
    );
\axi_addr_r[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      O => \^aaddr_r_reg[12]_1\
    );
\axi_addr_r[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => p_1_in(16),
      I1 => burst_type(1),
      I2 => burst_type(0),
      I3 => \axi_addr_r_reg[18]_i_5_n_5\,
      O => \axi_addr_r[18]_i_4_n_0\
    );
\axi_addr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \axi_addr_r[1]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_araddr(1),
      I4 => s_axi_awvalid,
      I5 => s_axi_awaddr(1),
      O => axi_addr_r(1)
    );
\axi_addr_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBA828A00000000"
    )
        port map (
      I0 => \axi_addr_r_reg_n_0_[1]\,
      I1 => burst_type(1),
      I2 => burst_type(0),
      I3 => \wrap_mask_r_reg_n_0_[1]\,
      I4 => \axi_addr_r_reg[3]_i_3_n_6\,
      I5 => \burst_cnt_r[7]_i_3_n_0\,
      O => \axi_addr_r[1]_i_2_n_0\
    );
\axi_addr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131010101310"
    )
        port map (
      I0 => \axi_addr_r[2]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_araddr(2),
      I4 => s_axi_awvalid,
      I5 => s_axi_awaddr(2),
      O => axi_addr_r(2)
    );
\axi_addr_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(0),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[2]\,
      I4 => \axi_addr_r_reg[3]_i_3_n_5\,
      O => \axi_addr_r[2]_i_2_n_0\
    );
\axi_addr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[3]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(3),
      I5 => s_axi_araddr(3),
      O => axi_addr_r(3)
    );
\axi_addr_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(1),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[3]\,
      I4 => \axi_addr_r_reg[3]_i_3_n_4\,
      O => \axi_addr_r[3]_i_2_n_0\
    );
\axi_addr_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => size(3),
      O => \axi_addr_r[3]_i_4_n_0\
    );
\axi_addr_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => size(2),
      O => \axi_addr_r[3]_i_5_n_0\
    );
\axi_addr_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_addr_r_reg_n_0_[1]\,
      I1 => size(1),
      O => \axi_addr_r[3]_i_6_n_0\
    );
\axi_addr_r[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_addr_r_reg_n_0_[0]\,
      I1 => size(0),
      O => \axi_addr_r[3]_i_7_n_0\
    );
\axi_addr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[4]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(4),
      I5 => s_axi_araddr(4),
      O => axi_addr_r(4)
    );
\axi_addr_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(2),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[4]\,
      I4 => \axi_addr_r_reg[7]_i_3_n_7\,
      O => \axi_addr_r[4]_i_2_n_0\
    );
\axi_addr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[5]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(5),
      I5 => s_axi_araddr(5),
      O => axi_addr_r(5)
    );
\axi_addr_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(3),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[5]\,
      I4 => \axi_addr_r_reg[7]_i_3_n_6\,
      O => \axi_addr_r[5]_i_2_n_0\
    );
\axi_addr_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[6]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(6),
      I5 => s_axi_araddr(6),
      O => axi_addr_r(6)
    );
\axi_addr_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(4),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[6]\,
      I4 => \axi_addr_r_reg[7]_i_3_n_5\,
      O => \axi_addr_r[6]_i_2_n_0\
    );
\axi_addr_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131010101310"
    )
        port map (
      I0 => \axi_addr_r[7]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_araddr(7),
      I4 => s_axi_awvalid,
      I5 => s_axi_awaddr(7),
      O => axi_addr_r(7)
    );
\axi_addr_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(5),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[7]\,
      I4 => \axi_addr_r_reg[7]_i_3_n_4\,
      O => \axi_addr_r[7]_i_2_n_0\
    );
\axi_addr_r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(5),
      I1 => size(7),
      O => \axi_addr_r[7]_i_4_n_0\
    );
\axi_addr_r[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(4),
      I1 => size(6),
      O => \axi_addr_r[7]_i_5_n_0\
    );
\axi_addr_r[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => size(5),
      O => \axi_addr_r[7]_i_6_n_0\
    );
\axi_addr_r[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(2),
      I1 => size(4),
      O => \axi_addr_r[7]_i_7_n_0\
    );
\axi_addr_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131010101310"
    )
        port map (
      I0 => \axi_addr_r[8]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_araddr(8),
      I4 => s_axi_awvalid,
      I5 => s_axi_awaddr(8),
      O => axi_addr_r(8)
    );
\axi_addr_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(6),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[8]\,
      I4 => \axi_addr_r_reg[11]_i_3_n_7\,
      O => \axi_addr_r[8]_i_2_n_0\
    );
\axi_addr_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313101313101010"
    )
        port map (
      I0 => \axi_addr_r[9]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awaddr(9),
      I5 => s_axi_araddr(9),
      O => axi_addr_r(9)
    );
\axi_addr_r[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41517D5D"
    )
        port map (
      I0 => p_1_in(7),
      I1 => burst_type(0),
      I2 => burst_type(1),
      I3 => \wrap_mask_r_reg_n_0_[9]\,
      I4 => \axi_addr_r_reg[11]_i_3_n_6\,
      O => \axi_addr_r[9]_i_2_n_0\
    );
\axi_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(0),
      Q => \axi_addr_r_reg_n_0_[0]\,
      R => SR(0)
    );
\axi_addr_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(10),
      Q => p_1_in(8),
      R => SR(0)
    );
\axi_addr_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(11),
      Q => p_1_in(9),
      R => SR(0)
    );
\axi_addr_r_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_addr_r_reg[7]_i_3_n_0\,
      CO(3) => \axi_addr_r_reg[11]_i_3_n_0\,
      CO(2) => \axi_addr_r_reg[11]_i_3_n_1\,
      CO(1) => \axi_addr_r_reg[11]_i_3_n_2\,
      CO(0) => \axi_addr_r_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_addr_r_reg[11]_i_3_n_4\,
      O(2) => \axi_addr_r_reg[11]_i_3_n_5\,
      O(1) => \axi_addr_r_reg[11]_i_3_n_6\,
      O(0) => \axi_addr_r_reg[11]_i_3_n_7\,
      S(3 downto 0) => p_1_in(9 downto 6)
    );
\axi_addr_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(12),
      Q => p_1_in(10),
      R => SR(0)
    );
\axi_addr_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(13),
      Q => p_1_in(11),
      R => SR(0)
    );
\axi_addr_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(14),
      Q => p_1_in(12),
      R => SR(0)
    );
\axi_addr_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(15),
      Q => p_1_in(13),
      R => SR(0)
    );
\axi_addr_r_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_addr_r_reg[11]_i_3_n_0\,
      CO(3) => \axi_addr_r_reg[15]_i_3_n_0\,
      CO(2) => \axi_addr_r_reg[15]_i_3_n_1\,
      CO(1) => \axi_addr_r_reg[15]_i_3_n_2\,
      CO(0) => \axi_addr_r_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_addr_r_reg[15]_i_3_n_4\,
      O(2) => \axi_addr_r_reg[15]_i_3_n_5\,
      O(1) => \axi_addr_r_reg[15]_i_3_n_6\,
      O(0) => \axi_addr_r_reg[15]_i_3_n_7\,
      S(3 downto 0) => p_1_in(13 downto 10)
    );
\axi_addr_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(16),
      Q => p_1_in(14),
      R => SR(0)
    );
\axi_addr_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(17),
      Q => p_1_in(15),
      R => SR(0)
    );
\axi_addr_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(18),
      Q => p_1_in(16),
      R => SR(0)
    );
\axi_addr_r_reg[18]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_addr_r_reg[15]_i_3_n_0\,
      CO(3 downto 2) => \NLW_axi_addr_r_reg[18]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \axi_addr_r_reg[18]_i_5_n_2\,
      CO(0) => \axi_addr_r_reg[18]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_axi_addr_r_reg[18]_i_5_O_UNCONNECTED\(3),
      O(2) => \axi_addr_r_reg[18]_i_5_n_5\,
      O(1) => \axi_addr_r_reg[18]_i_5_n_6\,
      O(0) => \axi_addr_r_reg[18]_i_5_n_7\,
      S(3) => '0',
      S(2 downto 0) => p_1_in(16 downto 14)
    );
\axi_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(1),
      Q => \axi_addr_r_reg_n_0_[1]\,
      R => SR(0)
    );
\axi_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(2),
      Q => p_1_in(0),
      R => SR(0)
    );
\axi_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(3),
      Q => p_1_in(1),
      R => SR(0)
    );
\axi_addr_r_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_addr_r_reg[3]_i_3_n_0\,
      CO(2) => \axi_addr_r_reg[3]_i_3_n_1\,
      CO(1) => \axi_addr_r_reg[3]_i_3_n_2\,
      CO(0) => \axi_addr_r_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_1_in(1 downto 0),
      DI(1) => \axi_addr_r_reg_n_0_[1]\,
      DI(0) => \axi_addr_r_reg_n_0_[0]\,
      O(3) => \axi_addr_r_reg[3]_i_3_n_4\,
      O(2) => \axi_addr_r_reg[3]_i_3_n_5\,
      O(1) => \axi_addr_r_reg[3]_i_3_n_6\,
      O(0) => \axi_addr_r_reg[3]_i_3_n_7\,
      S(3) => \axi_addr_r[3]_i_4_n_0\,
      S(2) => \axi_addr_r[3]_i_5_n_0\,
      S(1) => \axi_addr_r[3]_i_6_n_0\,
      S(0) => \axi_addr_r[3]_i_7_n_0\
    );
\axi_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(4),
      Q => p_1_in(2),
      R => SR(0)
    );
\axi_addr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(5),
      Q => p_1_in(3),
      R => SR(0)
    );
\axi_addr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(6),
      Q => p_1_in(4),
      R => SR(0)
    );
\axi_addr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(7),
      Q => p_1_in(5),
      R => SR(0)
    );
\axi_addr_r_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_addr_r_reg[3]_i_3_n_0\,
      CO(3) => \axi_addr_r_reg[7]_i_3_n_0\,
      CO(2) => \axi_addr_r_reg[7]_i_3_n_1\,
      CO(1) => \axi_addr_r_reg[7]_i_3_n_2\,
      CO(0) => \axi_addr_r_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(5 downto 2),
      O(3) => \axi_addr_r_reg[7]_i_3_n_4\,
      O(2) => \axi_addr_r_reg[7]_i_3_n_5\,
      O(1) => \axi_addr_r_reg[7]_i_3_n_6\,
      O(0) => \axi_addr_r_reg[7]_i_3_n_7\,
      S(3) => \axi_addr_r[7]_i_4_n_0\,
      S(2) => \axi_addr_r[7]_i_5_n_0\,
      S(1) => \axi_addr_r[7]_i_6_n_0\,
      S(0) => \axi_addr_r[7]_i_7_n_0\
    );
\axi_addr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(8),
      Q => p_1_in(6),
      R => SR(0)
    );
\axi_addr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \axi_addr_r[18]_i_1_n_0\,
      D => axi_addr_r(9),
      Q => p_1_in(7),
      R => SR(0)
    );
b_aready_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11F11111"
    )
        port map (
      I0 => b_rdata_valid_r_reg_1,
      I1 => b_live_read_r,
      I2 => \^b_aready_r_reg\,
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => b_aready_r_reg_1
    );
\b_aready_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404040FF"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      I2 => \^b_aready_r_reg\,
      I3 => b_rdata_valid_r_reg_2,
      I4 => b_live_read_r_1,
      O => b_aready_r_reg_0
    );
b_live_read_r0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      O => \^fifo_iter_r_reg[0]_0\
    );
\b_live_read_r0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      O => b_live_read_r_reg
    );
\b_rdata_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA2A"
    )
        port map (
      I0 => b_live_read_r_1,
      I1 => \^b_aready_r_reg\,
      I2 => \^q\(16),
      I3 => \^q\(15),
      I4 => b_rdata_valid_r_reg_2,
      O => \b_rdata_r_reg[0]_0\(0)
    );
\b_rdata_r[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22822222"
    )
        port map (
      I0 => b_live_read_r,
      I1 => b_rdata_valid_r_reg_1,
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \^b_aready_r_reg\,
      O => \b_rdata_r_reg[0]\(0)
    );
b_rdata_valid_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8EEEEE"
    )
        port map (
      I0 => b_live_read_r,
      I1 => b_rdata_valid_r_reg_1,
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \^b_aready_r_reg\,
      O => b_rdata_valid_r_reg
    );
\b_rdata_valid_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE8EEE"
    )
        port map (
      I0 => b_live_read_r_1,
      I1 => b_rdata_valid_r_reg_2,
      I2 => \^b_aready_r_reg\,
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => b_rdata_valid_r_reg_0
    );
\burst_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313131010101310"
    )
        port map (
      I0 => \burst_cnt_r_reg_n_0_[0]\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_arlen(0),
      I4 => s_axi_awvalid,
      I5 => s_axi_awlen(0),
      O => burst_cnt_r(0)
    );
\burst_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      I1 => \burst_cnt_r[1]_i_2_n_0\,
      O => \burst_cnt_r[1]_i_1_n_0\
    );
\burst_cnt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60606F6F606F606F"
    )
        port map (
      I0 => \burst_cnt_r_reg_n_0_[0]\,
      I1 => \burst_cnt_r_reg_n_0_[1]\,
      I2 => \^out\(0),
      I3 => s_axi_arlen(1),
      I4 => s_axi_awlen(1),
      I5 => s_axi_awvalid,
      O => \burst_cnt_r[1]_i_2_n_0\
    );
\burst_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A900"
    )
        port map (
      I0 => \burst_cnt_r_reg_n_0_[2]\,
      I1 => \burst_cnt_r_reg_n_0_[1]\,
      I2 => \burst_cnt_r_reg_n_0_[0]\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \burst_cnt_r[2]_i_2_n_0\,
      O => burst_cnt_r(2)
    );
\burst_cnt_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000CA"
    )
        port map (
      I0 => s_axi_arlen(2),
      I1 => s_axi_awlen(2),
      I2 => s_axi_awvalid,
      I3 => \^out\(0),
      I4 => \^out\(2),
      O => \burst_cnt_r[2]_i_2_n_0\
    );
\burst_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \burst_cnt_r[3]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => s_axi_arlen(3),
      I4 => s_axi_awvalid,
      I5 => s_axi_awlen(3),
      O => burst_cnt_r(3)
    );
\burst_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444000000004"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \burst_cnt_r_reg_n_0_[2]\,
      I3 => \burst_cnt_r_reg_n_0_[1]\,
      I4 => \burst_cnt_r_reg_n_0_[0]\,
      I5 => \burst_cnt_r_reg_n_0_[3]\,
      O => \burst_cnt_r[3]_i_2_n_0\
    );
\burst_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => s_axi_arlen(4),
      I1 => s_axi_awvalid,
      I2 => s_axi_awlen(4),
      I3 => \^out\(0),
      I4 => \burst_cnt_r[4]_i_2_n_0\,
      I5 => \^out\(2),
      O => burst_cnt_r(4)
    );
\burst_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \burst_cnt_r_reg_n_0_[4]\,
      I1 => \burst_cnt_r_reg_n_0_[2]\,
      I2 => \burst_cnt_r_reg_n_0_[1]\,
      I3 => \burst_cnt_r_reg_n_0_[0]\,
      I4 => \burst_cnt_r_reg_n_0_[3]\,
      O => \burst_cnt_r[4]_i_2_n_0\
    );
\burst_cnt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => s_axi_arlen(5),
      I1 => s_axi_awvalid,
      I2 => s_axi_awlen(5),
      I3 => \^out\(0),
      I4 => \burst_cnt_r[5]_i_2_n_0\,
      I5 => \^out\(2),
      O => burst_cnt_r(5)
    );
\burst_cnt_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \burst_cnt_r_reg_n_0_[4]\,
      I1 => \burst_cnt_r_reg_n_0_[2]\,
      I2 => \burst_cnt_r_reg_n_0_[1]\,
      I3 => \burst_cnt_r_reg_n_0_[0]\,
      I4 => \burst_cnt_r_reg_n_0_[3]\,
      I5 => \burst_cnt_r_reg_n_0_[5]\,
      O => \burst_cnt_r[5]_i_2_n_0\
    );
\burst_cnt_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => \burst_cnt_r[6]_i_2_n_0\,
      I1 => \^out\(0),
      I2 => \burst_cnt_r[7]_i_6_n_0\,
      I3 => \burst_cnt_r_reg_n_0_[6]\,
      I4 => \^out\(2),
      O => burst_cnt_r(6)
    );
\burst_cnt_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(6),
      I1 => s_axi_awvalid,
      I2 => s_axi_arlen(6),
      O => \burst_cnt_r[6]_i_2_n_0\
    );
\burst_cnt_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAEAEAEAAA"
    )
        port map (
      I0 => transaction_r,
      I1 => \burst_cnt_r[7]_i_3_n_0\,
      I2 => s_axi_wready_r_i_2_n_0,
      I3 => \burst_cnt_r[7]_i_4_n_0\,
      I4 => \^out\(1),
      I5 => \s_axi_rdata_r[31]_i_5_n_0\,
      O => \burst_cnt_r[7]_i_1_n_0\
    );
\burst_cnt_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE2E22E2"
    )
        port map (
      I0 => \burst_cnt_r[7]_i_5_n_0\,
      I1 => \^out\(0),
      I2 => \burst_cnt_r[7]_i_6_n_0\,
      I3 => \burst_cnt_r_reg_n_0_[6]\,
      I4 => \burst_cnt_r_reg_n_0_[7]\,
      I5 => \^out\(2),
      O => burst_cnt_r(7)
    );
\burst_cnt_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      O => \burst_cnt_r[7]_i_3_n_0\
    );
\burst_cnt_r[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => s_axi_wvalid,
      O => \burst_cnt_r[7]_i_4_n_0\
    );
\burst_cnt_r[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(7),
      I1 => s_axi_awvalid,
      I2 => s_axi_arlen(7),
      O => \burst_cnt_r[7]_i_5_n_0\
    );
\burst_cnt_r[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \burst_cnt_r_reg_n_0_[5]\,
      I1 => \burst_cnt_r_reg_n_0_[3]\,
      I2 => \burst_cnt_r_reg_n_0_[0]\,
      I3 => \burst_cnt_r_reg_n_0_[1]\,
      I4 => \burst_cnt_r_reg_n_0_[2]\,
      I5 => \burst_cnt_r_reg_n_0_[4]\,
      O => \burst_cnt_r[7]_i_6_n_0\
    );
\burst_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \burst_cnt_r[7]_i_1_n_0\,
      D => burst_cnt_r(0),
      Q => \burst_cnt_r_reg_n_0_[0]\,
      R => SR(0)
    );
\burst_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \burst_cnt_r[7]_i_1_n_0\,
      D => \burst_cnt_r[1]_i_1_n_0\,
      Q => \burst_cnt_r_reg_n_0_[1]\,
      R => SR(0)
    );
\burst_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \burst_cnt_r[7]_i_1_n_0\,
      D => burst_cnt_r(2),
      Q => \burst_cnt_r_reg_n_0_[2]\,
      R => SR(0)
    );
\burst_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \burst_cnt_r[7]_i_1_n_0\,
      D => burst_cnt_r(3),
      Q => \burst_cnt_r_reg_n_0_[3]\,
      R => SR(0)
    );
\burst_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \burst_cnt_r[7]_i_1_n_0\,
      D => burst_cnt_r(4),
      Q => \burst_cnt_r_reg_n_0_[4]\,
      R => SR(0)
    );
\burst_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \burst_cnt_r[7]_i_1_n_0\,
      D => burst_cnt_r(5),
      Q => \burst_cnt_r_reg_n_0_[5]\,
      R => SR(0)
    );
\burst_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \burst_cnt_r[7]_i_1_n_0\,
      D => burst_cnt_r(6),
      Q => \burst_cnt_r_reg_n_0_[6]\,
      R => SR(0)
    );
\burst_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \burst_cnt_r[7]_i_1_n_0\,
      D => burst_cnt_r(7),
      Q => \burst_cnt_r_reg_n_0_[7]\,
      R => SR(0)
    );
\burst_size_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0001010101"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(2),
      I3 => \wrap_mask_r[11]_i_5_n_0\,
      I4 => s_axi_awsize(2),
      I5 => s_axi_awvalid,
      O => p_0_out(0)
    );
\burst_size_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awvalid,
      I3 => s_axi_awsize(1),
      I4 => \wrap_mask_r[1]_i_3_n_0\,
      I5 => s_axi_arsize(0),
      O => p_0_out(1)
    );
\burst_size_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \wrap_mask_r[2]_i_4_n_0\,
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => \wrap_mask_r[2]_i_2_n_0\,
      I4 => s_axi_awsize(1),
      I5 => s_axi_awsize(0),
      O => p_0_out(2)
    );
\burst_size_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020202F202020"
    )
        port map (
      I0 => \wrap_mask_r[10]_i_4_n_0\,
      I1 => s_axi_awsize(2),
      I2 => s_axi_awvalid,
      I3 => s_axi_arsize(0),
      I4 => s_axi_arsize(1),
      I5 => s_axi_arsize(2),
      O => p_0_out(3)
    );
\burst_size_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02000200020002"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_awsize(2),
      I5 => \wrap_mask_r[11]_i_5_n_0\,
      O => p_0_out(4)
    );
\burst_size_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040404F404040"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => \burst_size_r[5]_i_2_n_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_arsize(2),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arsize(1),
      O => p_0_out(5)
    );
\burst_size_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awsize(0),
      O => \burst_size_r[5]_i_2_n_0\
    );
\burst_size_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \wrap_mask_r[11]_i_3_n_0\,
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => \wrap_mask_r[13]_i_3_n_0\,
      I4 => s_axi_awsize(1),
      I5 => s_axi_awsize(0),
      O => p_0_out(6)
    );
\burst_size_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80808080808080"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => \wrap_mask_r[10]_i_4_n_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_arsize(1),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arsize(2),
      O => p_0_out(7)
    );
\burst_size_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => p_0_out(0),
      Q => size(0),
      R => '0'
    );
\burst_size_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => p_0_out(1),
      Q => size(1),
      R => '0'
    );
\burst_size_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => p_0_out(2),
      Q => size(2),
      R => '0'
    );
\burst_size_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => p_0_out(3),
      Q => size(3),
      R => '0'
    );
\burst_size_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => p_0_out(4),
      Q => size(4),
      R => '0'
    );
\burst_size_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => p_0_out(5),
      Q => size(5),
      R => '0'
    );
\burst_size_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => p_0_out(6),
      Q => size(6),
      R => '0'
    );
\burst_size_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => p_0_out(7),
      Q => size(7),
      R => '0'
    );
\burst_type_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awburst(0),
      I1 => s_axi_awvalid,
      I2 => s_axi_arburst(0),
      O => \burst_type_r[0]_i_1_n_0\
    );
\burst_type_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awburst(1),
      I1 => s_axi_awvalid,
      I2 => s_axi_arburst(1),
      O => \burst_type_r[1]_i_1_n_0\
    );
\burst_type_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \burst_type_r[0]_i_1_n_0\,
      Q => burst_type(0),
      R => '0'
    );
\burst_type_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \burst_type_r[1]_i_1_n_0\,
      Q => burst_type(1),
      R => '0'
    );
\dout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \^dout_reg[31]\(0),
      I1 => \^dout_reg[0]_1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \dout[0]_i_2_n_0\,
      I5 => tta_reset_regval,
      O => \dout_reg[0]_2\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080800080"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^fifo_iter_r_reg[0]\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(15),
      I5 => \^q\(16),
      O => \dout[0]_i_2_n_0\
    );
\dout[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0000000"
    )
        port map (
      I0 => \^dout_reg[0]_0\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^fifo_iter_r_reg[0]\,
      I4 => \dout[13]_i_3_n_0\,
      I5 => \dout[11]_i_2_n_0\,
      O => \dout_reg[11]\(0)
    );
\dout[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^dout_reg[0]_1\,
      O => \dout[11]_i_2_n_0\
    );
\dout[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \dout[0]_i_2_n_0\,
      I3 => \^dout_reg[0]_1\,
      O => \dout_reg[13]_0\(0)
    );
\dout[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \dout[0]_i_2_n_0\,
      I3 => \^dout_reg[0]_1\,
      O => \dout_reg[13]_1\(0)
    );
\dout[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0000000"
    )
        port map (
      I0 => \^dout_reg[0]_0\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^fifo_iter_r_reg[0]\,
      I4 => \dout[13]_i_3_n_0\,
      I5 => \^dout_reg[13]\,
      O => \dout_reg[13]_2\(0)
    );
\dout[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      O => \^dout_reg[0]_0\
    );
\dout[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^ram_arr_reg\,
      I4 => \^dout_if_reg_reg[9]\,
      O => \dout[13]_i_3_n_0\
    );
\dout[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^dout_reg[0]_1\,
      I2 => \^q\(0),
      O => \^dout_reg[13]\
    );
\dout[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000000000000000"
    )
        port map (
      I0 => \^dout_reg[0]_0\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^fifo_iter_r_reg[0]\,
      I4 => \dout[13]_i_3_n_0\,
      I5 => \^dout_if_reg_reg[7]\,
      O => \dout_reg[0]\(0)
    );
\dout[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^dout_reg[0]_1\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \^dout_if_reg_reg[7]\
    );
\dout_if_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A0000AAAAAAAA"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_if_reg[8]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \dout_if_reg[0]_i_2_n_0\,
      I4 => \dout_if_reg[8]_i_2_n_0\,
      I5 => \dout_if_reg_reg[0]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(0)
    );
\dout_if_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \dout_if_reg[0]_i_2_n_0\
    );
\dout_if_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \dout_reg[0]_4\,
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_reg[28]_0\(0),
      I4 => \^q\(0),
      I5 => \dout_reg[28]_1\(0),
      O => \dout_if_reg[0]_i_4_n_0\
    );
\dout_if_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A8AAAAAAAA"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_if_reg[10]_i_2_n_0\,
      I2 => \dout_if_reg[17]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \dout_if_reg_reg[10]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(10)
    );
\dout_if_reg[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(3),
      I1 => \dout_if_reg[8]_i_2_n_0\,
      I2 => \^dout_reg[0]_1\,
      I3 => \^q\(1),
      O => \dout_if_reg[10]_i_2_n_0\
    );
\dout_if_reg[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \dout_reg[10]_0\,
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_reg[28]_0\(5),
      I4 => \^q\(0),
      I5 => \dout_reg[28]_1\(5),
      O => \dout_if_reg[10]_i_4_n_0\
    );
\dout_if_reg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \dout_reg[10]\,
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_reg[11]_0\(2),
      I4 => \^q\(0),
      I5 => \dout_reg[11]_0\(6),
      O => \dout_if_reg[10]_i_5_n_0\
    );
\dout_if_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEE0000"
    )
        port map (
      I0 => \dout_if_reg[11]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => \dout[11]_i_2_n_0\,
      I3 => \dout_reg[28]\(1),
      I4 => \dout[13]_i_3_n_0\,
      I5 => \dout_if_reg[11]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(11)
    );
\dout_if_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => \^dout_reg[0]_1\,
      I1 => \dout_reg[28]_1\(6),
      I2 => \^q\(0),
      I3 => \dout_reg[28]_0\(6),
      I4 => \dout_if_reg[11]_i_4_n_0\,
      O => \dout_if_reg[11]_i_2_n_0\
    );
\dout_if_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220222222222"
    )
        port map (
      I0 => \dout_if_reg[11]_i_5_n_0\,
      I1 => \dout_if_reg[11]_i_6_n_0\,
      I2 => \dout_reg[11]_0\(3),
      I3 => \^q\(0),
      I4 => \dout_reg[11]_0\(7),
      I5 => \^dout_reg[0]_1\,
      O => \dout_if_reg[11]_i_3_n_0\
    );
\dout_if_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => \dout_reg[13]_5\(2),
      I1 => \^dout_reg[0]_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \dout_reg[31]_0\(1),
      O => \dout_if_reg[11]_i_4_n_0\
    );
\dout_if_reg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^dout_reg[0]_1\,
      I4 => \dout_reg[11]_1\(1),
      O => \dout_if_reg[11]_i_5_n_0\
    );
\dout_if_reg[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \dout_reg[13]_3\(2),
      I1 => \dout_reg[31]_1\(1),
      I2 => \^dout_reg[0]_1\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \dout_if_reg[11]_i_6_n_0\
    );
\dout_if_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_if_reg[12]_i_2_n_0\,
      I2 => \dout_if_reg[12]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \dout_if_reg[17]_i_2_n_0\,
      O => \dout_if_reg_reg[31]\(12)
    );
\dout_if_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEEEEEEEEE"
    )
        port map (
      I0 => \dout_if_reg[12]_i_4_n_0\,
      I1 => \dout_if_reg[12]_i_5_n_0\,
      I2 => \dout_reg[28]_0\(7),
      I3 => \^q\(0),
      I4 => \dout_reg[28]_1\(7),
      I5 => \^q\(2),
      O => \dout_if_reg[12]_i_2_n_0\
    );
\dout_if_reg[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
        port map (
      I0 => \^dout_if_reg_reg[7]\,
      I1 => \dout_reg[31]_1\(2),
      I2 => \^q\(7),
      I3 => \dout_reg[12]\,
      I4 => \^dout_if_reg_reg[9]\,
      O => \dout_if_reg[12]_i_3_n_0\
    );
\dout_if_reg[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \dout_reg[31]_0\(2),
      O => \dout_if_reg[12]_i_4_n_0\
    );
\dout_if_reg[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \dout_reg[13]_5\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \dout_reg[28]\(2),
      O => \dout_if_reg[12]_i_5_n_0\
    );
\dout_if_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => \dout_if_reg[13]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => \^dout_if_reg_reg[7]\,
      I3 => \dout_reg[31]_0\(3),
      I4 => \dout[13]_i_3_n_0\,
      I5 => \dout_if_reg[13]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(13)
    );
\dout_if_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => \^dout_reg[0]_1\,
      I1 => \dout_reg[28]_1\(8),
      I2 => \^q\(0),
      I3 => \dout_reg[28]_0\(8),
      I4 => \dout_if_reg[13]_i_4_n_0\,
      O => \dout_if_reg[13]_i_2_n_0\
    );
\dout_if_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF70000"
    )
        port map (
      I0 => \dout_reg[13]_3\(3),
      I1 => \^q\(0),
      I2 => \^dout_reg[0]_1\,
      I3 => \^q\(1),
      I4 => \^q\(7),
      I5 => \dout_reg[13]_4\,
      O => \dout_if_reg[13]_i_3_n_0\
    );
\dout_if_reg[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \dout_reg[13]_5\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^dout_reg[0]_1\,
      I4 => \dout_reg[28]\(3),
      O => \dout_if_reg[13]_i_4_n_0\
    );
\dout_if_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^ram_arr_reg\,
      I4 => \dout_if_reg[14]_i_2_n_0\,
      I5 => \dout_if_reg[28]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(14)
    );
\dout_if_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \^q\(7),
      I2 => \dout_reg[14]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(4),
      I5 => \dout_reg[31]_1\(3),
      O => \dout_if_reg[14]_i_2_n_0\
    );
\dout_if_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[15]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(5),
      I5 => \dout_reg[31]_1\(4),
      O => \dout_if_reg_reg[31]\(15)
    );
\dout_if_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[16]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(6),
      I5 => \dout_reg[31]_1\(5),
      O => \dout_if_reg_reg[31]\(16)
    );
\dout_if_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAAAAAA"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_if_reg[17]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^ram_arr_reg_0\,
      I4 => \^q\(0),
      I5 => \dout_if_reg[17]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(17)
    );
\dout_if_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(3),
      O => \dout_if_reg[17]_i_2_n_0\
    );
\dout_if_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E4EAEEEFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \dout_reg[17]\,
      I2 => \^dout_if_reg_reg[7]\,
      I3 => \dout_reg[31]_0\(7),
      I4 => \dout_reg[31]_1\(6),
      I5 => \^dout_if_reg_reg[9]\,
      O => \dout_if_reg[17]_i_3_n_0\
    );
\dout_if_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^ram_arr_reg\,
      I4 => \dout_if_reg[18]_i_2_n_0\,
      I5 => \dout_if_reg[28]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(18)
    );
\dout_if_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \^q\(7),
      I2 => \dout_reg[18]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(8),
      I5 => \dout_reg[31]_1\(7),
      O => \dout_if_reg[18]_i_2_n_0\
    );
\dout_if_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[19]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(9),
      I5 => \dout_reg[31]_1\(8),
      O => \dout_if_reg_reg[31]\(19)
    );
\dout_if_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088808AAAAAAAA"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_if_reg[8]_i_2_n_0\,
      I2 => \dout[11]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^dout_reg[13]\,
      I5 => \aaddr_r_reg[7]_0\,
      O => \dout_if_reg_reg[31]\(1)
    );
\dout_if_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^ram_arr_reg\,
      I4 => \dout_if_reg[20]_i_2_n_0\,
      I5 => \dout_if_reg[28]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(20)
    );
\dout_if_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \^q\(7),
      I2 => \dout_reg[20]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(10),
      I5 => \dout_reg[31]_1\(9),
      O => \dout_if_reg[20]_i_2_n_0\
    );
\dout_if_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^ram_arr_reg\,
      I4 => \dout_if_reg[21]_i_2_n_0\,
      I5 => \dout_if_reg[28]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(21)
    );
\dout_if_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \^q\(7),
      I2 => \dout_reg[21]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(11),
      I5 => \dout_reg[31]_1\(10),
      O => \dout_if_reg[21]_i_2_n_0\
    );
\dout_if_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[22]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(12),
      I5 => \dout_reg[31]_1\(11),
      O => \dout_if_reg_reg[31]\(22)
    );
\dout_if_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[23]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(13),
      I5 => \dout_reg[31]_1\(12),
      O => \dout_if_reg_reg[31]\(23)
    );
\dout_if_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[24]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(14),
      I5 => \dout_reg[31]_1\(13),
      O => \dout_if_reg_reg[31]\(24)
    );
\dout_if_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^ram_arr_reg\,
      I4 => \dout_reg[25]\,
      I5 => \dout_if_reg[28]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(25)
    );
\dout_if_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[26]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(15),
      I5 => \dout_reg[31]_1\(14),
      O => \dout_if_reg_reg[31]\(26)
    );
\dout_if_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[27]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(16),
      I5 => \dout_reg[31]_1\(15),
      O => \dout_if_reg_reg[31]\(27)
    );
\dout_if_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^ram_arr_reg\,
      I4 => \dout_if_reg[28]_i_2_n_0\,
      I5 => \dout_if_reg[28]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(28)
    );
\dout_if_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \dout_if_reg[28]_i_4_n_0\,
      I1 => \dout_if_reg[28]_i_5_n_0\,
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_reg[28]_0\(9),
      I4 => \^q\(0),
      I5 => \dout_reg[28]_1\(9),
      O => \dout_if_reg[28]_i_2_n_0\
    );
\dout_if_reg[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_if_reg[8]_i_2_n_0\,
      I4 => \^q\(3),
      O => \dout_if_reg[28]_i_3_n_0\
    );
\dout_if_reg[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AAAAAAAA"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \dout_reg[31]_1\(16),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^dout_reg[0]_1\,
      I5 => \^q\(7),
      O => \dout_if_reg[28]_i_4_n_0\
    );
\dout_if_reg[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC00AA00000000"
    )
        port map (
      I0 => \dout_reg[28]\(4),
      I1 => \^q\(7),
      I2 => \dout_reg[31]_0\(17),
      I3 => \^dout_reg[0]_1\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \dout_if_reg[28]_i_5_n_0\
    );
\dout_if_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[29]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(18),
      I5 => \dout_reg[31]_1\(17),
      O => \dout_if_reg_reg[31]\(29)
    );
\dout_if_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => \dout_if_reg[2]_i_2_n_0\,
      I1 => \^dout_if_reg_reg[9]\,
      I2 => \dout_reg[2]\,
      I3 => \dout_if_reg[17]_i_2_n_0\,
      I4 => \dout_if_reg[2]_i_4_n_0\,
      O => \dout_if_reg_reg[31]\(2)
    );
\dout_if_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \dout_reg[2]_0\,
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_reg[28]_0\(1),
      I4 => \^q\(0),
      I5 => \dout_reg[28]_1\(1),
      O => \dout_if_reg[2]_i_2_n_0\
    );
\dout_if_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FE0000FFFFFFFF"
    )
        port map (
      I0 => \^dout_reg[0]_1\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \dout_if_reg[8]_i_2_n_0\,
      I5 => \^p_2_in\,
      O => \dout_if_reg[2]_i_4_n_0\
    );
\dout_if_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[30]\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(19),
      I5 => \dout_reg[31]_1\(18),
      O => \dout_if_reg_reg[31]\(30)
    );
\dout_if_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA028A0222020202"
    )
        port map (
      I0 => \dout[13]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \dout_reg[31]_2\,
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \dout_reg[31]_0\(20),
      I5 => \dout_reg[31]_1\(19),
      O => \dout_if_reg_reg[31]\(31)
    );
\dout_if_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AAAA"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \aaddr_r_reg[2]_rep_1\,
      I2 => \^dout_if_reg_reg[9]\,
      I3 => \dout_if_reg[3]_i_3_n_0\,
      I4 => \dout_if_reg[28]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(3)
    );
\dout_if_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \dout_if_reg[3]_i_6_n_0\,
      I1 => \dout_reg[3]\,
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_reg[28]_0\(2),
      I4 => \^q\(0),
      I5 => \dout_reg[28]_1\(2),
      O => \dout_if_reg[3]_i_3_n_0\
    );
\dout_if_reg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D5555"
    )
        port map (
      I0 => \^q\(7),
      I1 => \dout_reg[13]_3\(0),
      I2 => \^q\(1),
      I3 => \^dout_reg[0]_1\,
      I4 => \^q\(0),
      O => \dout_if_reg_reg[3]\
    );
\dout_if_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDFF"
    )
        port map (
      I0 => \dout_reg[13]_5\(0),
      I1 => \^q\(1),
      I2 => \^dout_reg[0]_1\,
      I3 => \^q\(0),
      I4 => \^q\(7),
      O => \dout_if_reg[3]_i_6_n_0\
    );
\dout_if_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2A200000"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \aaddr_r_reg[2]_rep_0\,
      I2 => \^q\(7),
      I3 => \dout_reg[4]\,
      I4 => \^dout_if_reg_reg[9]\,
      I5 => \dout_if_reg[10]_i_2_n_0\,
      O => \dout_if_reg_reg[31]\(4)
    );
\dout_if_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A800000"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_reg[5]\,
      I2 => \^q\(7),
      I3 => \dout_reg[5]_0\,
      I4 => \^dout_if_reg_reg[9]\,
      I5 => \dout_if_reg[10]_i_2_n_0\,
      O => \dout_if_reg_reg[31]\(5)
    );
\dout_if_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A800000"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_reg[6]\,
      I2 => \^q\(7),
      I3 => \dout_reg[6]_0\,
      I4 => \^dout_if_reg_reg[9]\,
      I5 => \dout_if_reg[10]_i_2_n_0\,
      O => \dout_if_reg_reg[31]\(6)
    );
\dout_if_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880008888"
    )
        port map (
      I0 => \dout_if_reg[7]_i_2_n_0\,
      I1 => \dout[13]_i_3_n_0\,
      I2 => \dout_reg[31]_1\(0),
      I3 => \^dout_if_reg_reg[7]\,
      I4 => \^q\(7),
      I5 => \dout_if_reg[7]_i_3_n_0\,
      O => \dout_if_reg_reg[31]\(7)
    );
\dout_if_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEEEEEEEEE"
    )
        port map (
      I0 => \dout_if_reg[7]_i_4_n_0\,
      I1 => \dout_if_reg[7]_i_5_n_0\,
      I2 => \dout_reg[28]_0\(3),
      I3 => \^q\(0),
      I4 => \dout_reg[28]_1\(3),
      I5 => \^dout_reg[0]_1\,
      O => \dout_if_reg[7]_i_2_n_0\
    );
\dout_if_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => \^dout_reg[0]_1\,
      I1 => \dout_reg[11]_0\(4),
      I2 => \^q\(0),
      I3 => \dout_reg[11]_0\(0),
      I4 => \dout_if_reg[7]_i_6_n_0\,
      O => \dout_if_reg[7]_i_3_n_0\
    );
\dout_if_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^dout_reg[0]_1\,
      I4 => \dout_reg[28]\(0),
      O => \dout_if_reg[7]_i_4_n_0\
    );
\dout_if_reg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => \dout_reg[13]_5\(1),
      I1 => \^dout_reg[0]_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \dout_reg[31]_0\(0),
      O => \dout_if_reg[7]_i_5_n_0\
    );
\dout_if_reg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00380008"
    )
        port map (
      I0 => \dout_reg[13]_3\(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^dout_reg[0]_1\,
      I4 => \dout_reg[11]_1\(0),
      O => \dout_if_reg[7]_i_6_n_0\
    );
\dout_if_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800AAAA"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_if_reg[8]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \dout_if_reg[8]_i_3_n_0\,
      I4 => \dout_if_reg_reg[8]_i_4_n_0\,
      O => \dout_if_reg_reg[31]\(8)
    );
\dout_if_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => \dout_if_reg[8]_i_2_n_0\
    );
\dout_if_reg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \dout_if_reg[8]_i_3_n_0\
    );
\dout_if_reg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \dout_reg[8]_0\,
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_reg[28]_0\(4),
      I4 => \^q\(0),
      I5 => \dout_reg[28]_1\(4),
      O => \dout_if_reg[8]_i_5_n_0\
    );
\dout_if_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \^dout_if_reg_reg[9]\,
      I1 => \dout_reg[8]\,
      I2 => \^dout_reg[0]_1\,
      I3 => \dout_reg[11]_0\(1),
      I4 => \^q\(0),
      I5 => \dout_reg[11]_0\(5),
      O => \dout_if_reg[8]_i_6_n_0\
    );
\dout_if_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A800000"
    )
        port map (
      I0 => \^p_2_in\,
      I1 => \dout_reg[9]\,
      I2 => \^q\(7),
      I3 => \dout_reg[9]_0\,
      I4 => \^dout_if_reg_reg[9]\,
      I5 => \dout_if_reg[10]_i_2_n_0\,
      O => \dout_if_reg_reg[31]\(9)
    );
\dout_if_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^dout_reg[0]_1\,
      I2 => \^q\(6),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \^dout_if_reg_reg[9]\
    );
\dout_if_reg_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_if_reg[0]_i_4_n_0\,
      I1 => \dout_reg[0]_3\,
      O => \dout_if_reg_reg[0]_i_3_n_0\,
      S => \^q\(7)
    );
\dout_if_reg_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_if_reg[10]_i_4_n_0\,
      I1 => \dout_if_reg[10]_i_5_n_0\,
      O => \dout_if_reg_reg[10]_i_3_n_0\,
      S => \^q\(7)
    );
\dout_if_reg_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_if_reg[8]_i_5_n_0\,
      I1 => \dout_if_reg[8]_i_6_n_0\,
      O => \dout_if_reg_reg[8]_i_4_n_0\,
      S => \^q\(7)
    );
\fifo_data_r[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => b_rdata_valid_r_reg_1,
      I1 => b_live_read_r,
      I2 => \^b_aready_r_reg\,
      I3 => \^q\(16),
      I4 => \^q\(15),
      O => \fifo_data_r_reg[0][0]\
    );
\fifo_iter_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55556555"
    )
        port map (
      I0 => \fifo_iter_r_reg[0]_1\(0),
      I1 => \^fifo_iter_r_reg[0]_0\,
      I2 => \^ram_arr_reg\,
      I3 => onchip_mem_INSTR_b_aready_out_wire,
      I4 => \^fifo_iter_r_reg[0]\,
      I5 => \fifo_iter_r_reg[0]_2\,
      O => D(0)
    );
\fifo_iter_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      I2 => \^ram_arr_reg\,
      I3 => onchip_mem_INSTR_b_aready_out_wire,
      I4 => \^fifo_iter_r_reg[0]\,
      O => \fifo_iter_r_reg[1]\
    );
\read_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => \read_cnt_r_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => read_cnt_r(0)
    );
\read_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009F90"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[0]\,
      I1 => \read_cnt_r_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => s_axi_arlen(1),
      I4 => \^out\(2),
      O => read_cnt_r(1)
    );
\read_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A9FFA900"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[2]\,
      I1 => \read_cnt_r_reg_n_0_[1]\,
      I2 => \read_cnt_r_reg_n_0_[0]\,
      I3 => \^out\(1),
      I4 => s_axi_arlen(2),
      I5 => \^out\(2),
      O => read_cnt_r(2)
    );
\read_cnt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009F90"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[3]\,
      I1 => \read_cnt_r[3]_i_2_n_0\,
      I2 => \^out\(1),
      I3 => s_axi_arlen(3),
      I4 => \^out\(2),
      O => read_cnt_r(3)
    );
\read_cnt_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[2]\,
      I1 => \read_cnt_r_reg_n_0_[1]\,
      I2 => \read_cnt_r_reg_n_0_[0]\,
      O => \read_cnt_r[3]_i_2_n_0\
    );
\read_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009F90"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[4]\,
      I1 => \read_cnt_r[4]_i_2_n_0\,
      I2 => \^out\(1),
      I3 => s_axi_arlen(4),
      I4 => \^out\(2),
      O => read_cnt_r(4)
    );
\read_cnt_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[3]\,
      I1 => \read_cnt_r_reg_n_0_[0]\,
      I2 => \read_cnt_r_reg_n_0_[1]\,
      I3 => \read_cnt_r_reg_n_0_[2]\,
      O => \read_cnt_r[4]_i_2_n_0\
    );
\read_cnt_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009F90"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[5]\,
      I1 => \read_cnt_r[5]_i_2_n_0\,
      I2 => \^out\(1),
      I3 => s_axi_arlen(5),
      I4 => \^out\(2),
      O => read_cnt_r(5)
    );
\read_cnt_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[4]\,
      I1 => \read_cnt_r_reg_n_0_[2]\,
      I2 => \read_cnt_r_reg_n_0_[1]\,
      I3 => \read_cnt_r_reg_n_0_[0]\,
      I4 => \read_cnt_r_reg_n_0_[3]\,
      O => \read_cnt_r[5]_i_2_n_0\
    );
\read_cnt_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009F90"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[6]\,
      I1 => \read_cnt_r[7]_i_4_n_0\,
      I2 => \^out\(1),
      I3 => s_axi_arlen(6),
      I4 => \^out\(2),
      O => read_cnt_r(6)
    );
\read_cnt_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000800"
    )
        port map (
      I0 => rstx,
      I1 => \^read_cnt_r_reg[0]_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_arvalid,
      I4 => \^out\(1),
      I5 => \read_cnt_r[7]_i_3_n_0\,
      O => \read_cnt_r[7]_i_1_n_0\
    );
\read_cnt_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE2222E"
    )
        port map (
      I0 => s_axi_arlen(7),
      I1 => \^out\(1),
      I2 => \read_cnt_r_reg_n_0_[6]\,
      I3 => \read_cnt_r[7]_i_4_n_0\,
      I4 => \read_cnt_r_reg_n_0_[7]\,
      I5 => \^out\(2),
      O => read_cnt_r(7)
    );
\read_cnt_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE00"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[7]\,
      I1 => \read_cnt_r_reg_n_0_[6]\,
      I2 => \read_cnt_r[7]_i_4_n_0\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^awren_r_reg_0\,
      O => \read_cnt_r[7]_i_3_n_0\
    );
\read_cnt_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \read_cnt_r_reg_n_0_[5]\,
      I1 => \read_cnt_r_reg_n_0_[3]\,
      I2 => \read_cnt_r_reg_n_0_[0]\,
      I3 => \read_cnt_r_reg_n_0_[1]\,
      I4 => \read_cnt_r_reg_n_0_[2]\,
      I5 => \read_cnt_r_reg_n_0_[4]\,
      O => \read_cnt_r[7]_i_4_n_0\
    );
\read_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \read_cnt_r[7]_i_1_n_0\,
      D => read_cnt_r(0),
      Q => \read_cnt_r_reg_n_0_[0]\,
      R => '0'
    );
\read_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \read_cnt_r[7]_i_1_n_0\,
      D => read_cnt_r(1),
      Q => \read_cnt_r_reg_n_0_[1]\,
      R => '0'
    );
\read_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \read_cnt_r[7]_i_1_n_0\,
      D => read_cnt_r(2),
      Q => \read_cnt_r_reg_n_0_[2]\,
      R => '0'
    );
\read_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \read_cnt_r[7]_i_1_n_0\,
      D => read_cnt_r(3),
      Q => \read_cnt_r_reg_n_0_[3]\,
      R => '0'
    );
\read_cnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \read_cnt_r[7]_i_1_n_0\,
      D => read_cnt_r(4),
      Q => \read_cnt_r_reg_n_0_[4]\,
      R => '0'
    );
\read_cnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \read_cnt_r[7]_i_1_n_0\,
      D => read_cnt_r(5),
      Q => \read_cnt_r_reg_n_0_[5]\,
      R => '0'
    );
\read_cnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \read_cnt_r[7]_i_1_n_0\,
      D => read_cnt_r(6),
      Q => \read_cnt_r_reg_n_0_[6]\,
      R => '0'
    );
\read_cnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \read_cnt_r[7]_i_1_n_0\,
      D => read_cnt_r(7),
      Q => \read_cnt_r_reg_n_0_[7]\,
      R => '0'
    );
\rready_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAAAAAAAAA"
    )
        port map (
      I0 => s_axi_arready_r,
      I1 => rready_r_i_3_n_0,
      I2 => s_axi_wready_r_i_2_n_0,
      I3 => rready_r_i_4_n_0,
      I4 => rready_r_i_5_n_0,
      I5 => \^out\(0),
      O => rready_r
    );
rready_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => s_axi_awvalid,
      I3 => s_axi_arvalid,
      I4 => \^out\(1),
      O => s_axi_arready_r
    );
rready_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => \^s_axi_wready_r_reg_0\,
      I2 => \s_axi_rdata_r[31]_i_5_n_0\,
      O => rready_r_i_3_n_0
    );
rready_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^s_axi_wready_r_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      O => rready_r_i_4_n_0
    );
rready_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      O => rready_r_i_5_n_0
    );
rready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rready_r,
      Q => \^b_aready_r_reg\,
      R => SR(0)
    );
rvalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF000F44"
    )
        port map (
      I0 => \^fifo_iter_r_reg[0]\,
      I1 => \^ram_arr_reg\,
      I2 => \^b_aready_r_reg\,
      I3 => ctrl_rvalid,
      I4 => \^q\(16),
      I5 => \^q\(15),
      O => rvalid_r_reg
    );
s_axi_arready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_arready_r_reg_0,
      Q => s_axi_arready,
      R => SR(0)
    );
s_axi_awready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state_reg[2]_0\,
      Q => s_axi_awready,
      R => SR(0)
    );
\s_axi_bid_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => s_axi_wready_r_i_2_n_0,
      I1 => s_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(1),
      O => \^e\(0)
    );
\s_axi_bid_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[0]\,
      Q => s_axi_bid(0),
      R => SR(0)
    );
\s_axi_bid_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[10]\,
      Q => s_axi_bid(10),
      R => SR(0)
    );
\s_axi_bid_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[11]\,
      Q => s_axi_bid(11),
      R => SR(0)
    );
\s_axi_bid_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[1]\,
      Q => s_axi_bid(1),
      R => SR(0)
    );
\s_axi_bid_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[2]\,
      Q => s_axi_bid(2),
      R => SR(0)
    );
\s_axi_bid_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[3]\,
      Q => s_axi_bid(3),
      R => SR(0)
    );
\s_axi_bid_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[4]\,
      Q => s_axi_bid(4),
      R => SR(0)
    );
\s_axi_bid_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[5]\,
      Q => s_axi_bid(5),
      R => SR(0)
    );
\s_axi_bid_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[6]\,
      Q => s_axi_bid(6),
      R => SR(0)
    );
\s_axi_bid_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[7]\,
      Q => s_axi_bid(7),
      R => SR(0)
    );
\s_axi_bid_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[8]\,
      Q => s_axi_bid(8),
      R => SR(0)
    );
\s_axi_bid_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \transaction_r_reg_n_0_[9]\,
      Q => s_axi_bid(9),
      R => SR(0)
    );
s_axi_bvalid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => s_axi_wvalid,
      I3 => \^s_axi_wready\,
      O => s_axi_bvalid_r
    );
s_axi_bvalid_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      O => \^read_cnt_r_reg[0]_0\
    );
s_axi_bvalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_0\,
      Q => \^s_axi_bvalid\,
      R => SR(0)
    );
\s_axi_rdata_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[0]\,
      I5 => \bustraces_reg_reg[0]\,
      O => s_axi_rdata_r1_in(0)
    );
\s_axi_rdata_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[10]\,
      I5 => \bustraces_reg_reg[10]\,
      O => s_axi_rdata_r1_in(10)
    );
\s_axi_rdata_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[11]\,
      I5 => \bustraces_reg_reg[11]\,
      O => s_axi_rdata_r1_in(11)
    );
\s_axi_rdata_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[12]\,
      I5 => \bustraces_reg_reg[12]\,
      O => s_axi_rdata_r1_in(12)
    );
\s_axi_rdata_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[13]\,
      I5 => \bustraces_reg_reg[13]\,
      O => s_axi_rdata_r1_in(13)
    );
\s_axi_rdata_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[14]\,
      I5 => \bustraces_reg_reg[14]\,
      O => s_axi_rdata_r1_in(14)
    );
\s_axi_rdata_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[15]\,
      I5 => \bustraces_reg_reg[15]\,
      O => s_axi_rdata_r1_in(15)
    );
\s_axi_rdata_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[16]\,
      I5 => \bustraces_reg_reg[16]\,
      O => s_axi_rdata_r1_in(16)
    );
\s_axi_rdata_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[17]\,
      I5 => \bustraces_reg_reg[17]\,
      O => s_axi_rdata_r1_in(17)
    );
\s_axi_rdata_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[18]\,
      I5 => \bustraces_reg_reg[18]\,
      O => s_axi_rdata_r1_in(18)
    );
\s_axi_rdata_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[19]\,
      I5 => \bustraces_reg_reg[19]\,
      O => s_axi_rdata_r1_in(19)
    );
\s_axi_rdata_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[1]\,
      I5 => \bustraces_reg_reg[1]\,
      O => s_axi_rdata_r1_in(1)
    );
\s_axi_rdata_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[20]\,
      I5 => \bustraces_reg_reg[20]\,
      O => s_axi_rdata_r1_in(20)
    );
\s_axi_rdata_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[21]\,
      I5 => \bustraces_reg_reg[21]\,
      O => s_axi_rdata_r1_in(21)
    );
\s_axi_rdata_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[22]\,
      I5 => \bustraces_reg_reg[22]\,
      O => s_axi_rdata_r1_in(22)
    );
\s_axi_rdata_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[23]\,
      I5 => \bustraces_reg_reg[23]\,
      O => s_axi_rdata_r1_in(23)
    );
\s_axi_rdata_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[24]\,
      I5 => \bustraces_reg_reg[24]\,
      O => s_axi_rdata_r1_in(24)
    );
\s_axi_rdata_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[25]\,
      I5 => \bustraces_reg_reg[25]\,
      O => s_axi_rdata_r1_in(25)
    );
\s_axi_rdata_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[26]\,
      I5 => \bustraces_reg_reg[26]\,
      O => s_axi_rdata_r1_in(26)
    );
\s_axi_rdata_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[27]\,
      I5 => \bustraces_reg_reg[27]\,
      O => s_axi_rdata_r1_in(27)
    );
\s_axi_rdata_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[28]\,
      I5 => \bustraces_reg_reg[28]\,
      O => s_axi_rdata_r1_in(28)
    );
\s_axi_rdata_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[29]\,
      I5 => \dout_if_reg_reg[29]\,
      O => s_axi_rdata_r1_in(29)
    );
\s_axi_rdata_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[2]\,
      I5 => \bustraces_reg_reg[2]\,
      O => s_axi_rdata_r1_in(2)
    );
\s_axi_rdata_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[30]\,
      I5 => \dout_if_reg_reg[30]\,
      O => s_axi_rdata_r1_in(30)
    );
\s_axi_rdata_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAEFAAEFAA"
    )
        port map (
      I0 => \s_axi_rdata_r[31]_i_3_n_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      I3 => \s_axi_rdata_r[31]_i_4_n_0\,
      I4 => \^s_axi_wready_r_reg_0\,
      I5 => \s_axi_rdata_r[31]_i_5_n_0\,
      O => \s_axi_rdata_r[31]_i_1_n_0\
    );
\s_axi_rdata_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[31]\,
      I5 => \bustraces_reg_reg[31]\,
      O => s_axi_rdata_r1_in(31)
    );
\s_axi_rdata_r[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \^s_axi_wready_r_reg_0\,
      I4 => \^s_axi_rvalid\,
      I5 => s_axi_rready,
      O => \s_axi_rdata_r[31]_i_3_n_0\
    );
\s_axi_rdata_r[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => \s_axi_rdata_r[31]_i_4_n_0\
    );
\s_axi_rdata_r[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FF11FF03FFDDFF"
    )
        port map (
      I0 => ctrl_rvalid,
      I1 => \^q\(15),
      I2 => onchip_mem_data_b_rvalid_out_wire,
      I3 => \^b_aready_r_reg\,
      I4 => \^q\(16),
      I5 => onchip_mem_INSTR_b_rvalid_out_wire,
      O => \s_axi_rdata_r[31]_i_5_n_0\
    );
\s_axi_rdata_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[3]\,
      I5 => \bustraces_reg_reg[3]\,
      O => s_axi_rdata_r1_in(3)
    );
\s_axi_rdata_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[4]\,
      I5 => \bustraces_reg_reg[4]\,
      O => s_axi_rdata_r1_in(4)
    );
\s_axi_rdata_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[5]\,
      I5 => \bustraces_reg_reg[5]\,
      O => s_axi_rdata_r1_in(5)
    );
\s_axi_rdata_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[6]\,
      I5 => \bustraces_reg_reg[6]\,
      O => s_axi_rdata_r1_in(6)
    );
\s_axi_rdata_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[7]\,
      I5 => \bustraces_reg_reg[7]\,
      O => s_axi_rdata_r1_in(7)
    );
\s_axi_rdata_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[8]\,
      I5 => \bustraces_reg_reg[8]\,
      O => s_axi_rdata_r1_in(8)
    );
\s_axi_rdata_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F0F00111F0000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      I4 => \stall_data_r_reg_n_0_[9]\,
      I5 => \bustraces_reg_reg[9]\,
      O => s_axi_rdata_r1_in(9)
    );
\s_axi_rdata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(0),
      Q => s_axi_rdata(0),
      R => SR(0)
    );
\s_axi_rdata_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(10),
      Q => s_axi_rdata(10),
      R => SR(0)
    );
\s_axi_rdata_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(11),
      Q => s_axi_rdata(11),
      R => SR(0)
    );
\s_axi_rdata_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(12),
      Q => s_axi_rdata(12),
      R => SR(0)
    );
\s_axi_rdata_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(13),
      Q => s_axi_rdata(13),
      R => SR(0)
    );
\s_axi_rdata_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(14),
      Q => s_axi_rdata(14),
      R => SR(0)
    );
\s_axi_rdata_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(15),
      Q => s_axi_rdata(15),
      R => SR(0)
    );
\s_axi_rdata_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(16),
      Q => s_axi_rdata(16),
      R => SR(0)
    );
\s_axi_rdata_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(17),
      Q => s_axi_rdata(17),
      R => SR(0)
    );
\s_axi_rdata_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(18),
      Q => s_axi_rdata(18),
      R => SR(0)
    );
\s_axi_rdata_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(19),
      Q => s_axi_rdata(19),
      R => SR(0)
    );
\s_axi_rdata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(1),
      Q => s_axi_rdata(1),
      R => SR(0)
    );
\s_axi_rdata_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(20),
      Q => s_axi_rdata(20),
      R => SR(0)
    );
\s_axi_rdata_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(21),
      Q => s_axi_rdata(21),
      R => SR(0)
    );
\s_axi_rdata_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(22),
      Q => s_axi_rdata(22),
      R => SR(0)
    );
\s_axi_rdata_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(23),
      Q => s_axi_rdata(23),
      R => SR(0)
    );
\s_axi_rdata_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(24),
      Q => s_axi_rdata(24),
      R => SR(0)
    );
\s_axi_rdata_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(25),
      Q => s_axi_rdata(25),
      R => SR(0)
    );
\s_axi_rdata_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(26),
      Q => s_axi_rdata(26),
      R => SR(0)
    );
\s_axi_rdata_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(27),
      Q => s_axi_rdata(27),
      R => SR(0)
    );
\s_axi_rdata_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(28),
      Q => s_axi_rdata(28),
      R => SR(0)
    );
\s_axi_rdata_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(29),
      Q => s_axi_rdata(29),
      R => SR(0)
    );
\s_axi_rdata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(2),
      Q => s_axi_rdata(2),
      R => SR(0)
    );
\s_axi_rdata_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(30),
      Q => s_axi_rdata(30),
      R => SR(0)
    );
\s_axi_rdata_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(31),
      Q => s_axi_rdata(31),
      R => SR(0)
    );
\s_axi_rdata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(3),
      Q => s_axi_rdata(3),
      R => SR(0)
    );
\s_axi_rdata_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(4),
      Q => s_axi_rdata(4),
      R => SR(0)
    );
\s_axi_rdata_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(5),
      Q => s_axi_rdata(5),
      R => SR(0)
    );
\s_axi_rdata_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(6),
      Q => s_axi_rdata(6),
      R => SR(0)
    );
\s_axi_rdata_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(7),
      Q => s_axi_rdata(7),
      R => SR(0)
    );
\s_axi_rdata_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(8),
      Q => s_axi_rdata(8),
      R => SR(0)
    );
\s_axi_rdata_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \s_axi_rdata_r[31]_i_1_n_0\,
      D => s_axi_rdata_r1_in(9),
      Q => s_axi_rdata(9),
      R => SR(0)
    );
\s_axi_rid_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \^s_axi_rid_r_reg[0]_0\,
      O => s_axi_rid_r
    );
\s_axi_rid_r[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      I2 => \^s_axi_wready_r_reg_0\,
      I3 => \s_axi_rdata_r[31]_i_5_n_0\,
      O => \^s_axi_rid_r_reg[0]_0\
    );
\s_axi_rid_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[0]\,
      Q => s_axi_rid(0),
      R => SR(0)
    );
\s_axi_rid_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[10]\,
      Q => s_axi_rid(10),
      R => SR(0)
    );
\s_axi_rid_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[11]\,
      Q => s_axi_rid(11),
      R => SR(0)
    );
\s_axi_rid_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[1]\,
      Q => s_axi_rid(1),
      R => SR(0)
    );
\s_axi_rid_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[2]\,
      Q => s_axi_rid(2),
      R => SR(0)
    );
\s_axi_rid_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[3]\,
      Q => s_axi_rid(3),
      R => SR(0)
    );
\s_axi_rid_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[4]\,
      Q => s_axi_rid(4),
      R => SR(0)
    );
\s_axi_rid_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[5]\,
      Q => s_axi_rid(5),
      R => SR(0)
    );
\s_axi_rid_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[6]\,
      Q => s_axi_rid(6),
      R => SR(0)
    );
\s_axi_rid_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[7]\,
      Q => s_axi_rid(7),
      R => SR(0)
    );
\s_axi_rid_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[8]\,
      Q => s_axi_rid(8),
      R => SR(0)
    );
\s_axi_rid_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_axi_rid_r,
      D => \transaction_r_reg_n_0_[9]\,
      Q => s_axi_rid(9),
      R => SR(0)
    );
s_axi_rlast_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000AC000"
    )
        port map (
      I0 => s_axi_rlast_r_i_2_n_0,
      I1 => \^s_axi_rid_r_reg[0]_0\,
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => s_axi_wready_r_i_2_n_0,
      O => s_axi_rlast_r
    );
s_axi_rlast_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      I2 => \^s_axi_wready_r_reg_0\,
      O => s_axi_rlast_r_i_2_n_0
    );
s_axi_rlast_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_rlast_r,
      Q => s_axi_rlast,
      R => SR(0)
    );
s_axi_rvalid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FE00000004000"
    )
        port map (
      I0 => \s_axi_rdata_r[31]_i_5_n_0\,
      I1 => rready_r_i_4_n_0,
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => s_axi_rvalid_r_i_3_n_0,
      O => s_axi_rvalid_r_reg_0
    );
s_axi_rvalid_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_wready_r_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      O => s_axi_rvalid_r_i_3_n_0
    );
s_axi_rvalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_state_reg[2]_1\,
      Q => \^s_axi_rvalid\,
      R => SR(0)
    );
s_axi_wready_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F7F7F7"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => s_axi_wvalid,
      I2 => s_axi_wready_r_i_2_n_0,
      I3 => \^s_axi_wready_r_reg_0\,
      I4 => \^ram_arr_reg\,
      I5 => s_axi_wready_r_i_3_n_0,
      O => s_axi_wready_r
    );
s_axi_wready_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \burst_cnt_r_reg_n_0_[3]\,
      I1 => \burst_cnt_r_reg_n_0_[4]\,
      I2 => \burst_cnt_r_reg_n_0_[1]\,
      I3 => \burst_cnt_r_reg_n_0_[2]\,
      I4 => s_axi_wready_r_i_4_n_0,
      O => s_axi_wready_r_i_2_n_0
    );
s_axi_wready_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => \^out\(1),
      O => s_axi_wready_r_i_3_n_0
    );
s_axi_wready_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \burst_cnt_r_reg_n_0_[6]\,
      I1 => \burst_cnt_r_reg_n_0_[5]\,
      I2 => \burst_cnt_r_reg_n_0_[7]\,
      I3 => \burst_cnt_r_reg_n_0_[0]\,
      O => s_axi_wready_r_i_4_n_0
    );
s_axi_wready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_wready_r,
      Q => \^s_axi_wready\,
      R => SR(0)
    );
\stall_addr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(0),
      Q => stall_addr_r(0),
      R => SR(0)
    );
\stall_addr_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(10),
      Q => stall_addr_r(10),
      R => SR(0)
    );
\stall_addr_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(11),
      Q => stall_addr_r(11),
      R => SR(0)
    );
\stall_addr_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(12),
      Q => stall_addr_r(12),
      R => SR(0)
    );
\stall_addr_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(13),
      Q => stall_addr_r(13),
      R => SR(0)
    );
\stall_addr_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(14),
      Q => stall_addr_r(14),
      R => SR(0)
    );
\stall_addr_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(15),
      Q => stall_addr_r(15),
      R => SR(0)
    );
\stall_addr_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(16),
      Q => stall_addr_r(16),
      R => SR(0)
    );
\stall_addr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(1),
      Q => stall_addr_r(1),
      R => SR(0)
    );
\stall_addr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(2),
      Q => stall_addr_r(2),
      R => SR(0)
    );
\stall_addr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(3),
      Q => stall_addr_r(3),
      R => SR(0)
    );
\stall_addr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(4),
      Q => stall_addr_r(4),
      R => SR(0)
    );
\stall_addr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(5),
      Q => stall_addr_r(5),
      R => SR(0)
    );
\stall_addr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(6),
      Q => stall_addr_r(6),
      R => SR(0)
    );
\stall_addr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(7),
      Q => stall_addr_r(7),
      R => SR(0)
    );
\stall_addr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(8),
      Q => stall_addr_r(8),
      R => SR(0)
    );
\stall_addr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => p_1_in(9),
      Q => stall_addr_r(9),
      R => SR(0)
    );
\stall_data_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \bustraces_reg_reg[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(0)
    );
\stall_data_r[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \bustraces_reg_reg[10]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(10)
    );
\stall_data_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \bustraces_reg_reg[11]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(11)
    );
\stall_data_r[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \bustraces_reg_reg[12]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(12)
    );
\stall_data_r[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \bustraces_reg_reg[13]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(13)
    );
\stall_data_r[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => \bustraces_reg_reg[14]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(14)
    );
\stall_data_r[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => \bustraces_reg_reg[15]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(15)
    );
\stall_data_r[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => \bustraces_reg_reg[16]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(16)
    );
\stall_data_r[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => \bustraces_reg_reg[17]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(17)
    );
\stall_data_r[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \bustraces_reg_reg[18]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(18)
    );
\stall_data_r[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \bustraces_reg_reg[19]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(19)
    );
\stall_data_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \bustraces_reg_reg[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(1)
    );
\stall_data_r[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \bustraces_reg_reg[20]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(20)
    );
\stall_data_r[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \bustraces_reg_reg[21]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(21)
    );
\stall_data_r[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => \bustraces_reg_reg[22]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(22)
    );
\stall_data_r[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => \bustraces_reg_reg[23]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(23)
    );
\stall_data_r[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => \bustraces_reg_reg[24]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(24)
    );
\stall_data_r[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => \bustraces_reg_reg[25]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(25)
    );
\stall_data_r[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => \bustraces_reg_reg[26]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(26)
    );
\stall_data_r[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => \bustraces_reg_reg[27]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(27)
    );
\stall_data_r[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \bustraces_reg_reg[28]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(28)
    );
\stall_data_r[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => \dout_if_reg_reg[29]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(29)
    );
\stall_data_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \bustraces_reg_reg[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(2)
    );
\stall_data_r[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => \dout_if_reg_reg[30]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(30)
    );
\stall_data_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => stall_strb_r,
      I1 => \stall_data_r[31]_i_3_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => \^stall_data_r_reg[0]_0\(0)
    );
\stall_data_r[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \bustraces_reg_reg[31]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(31)
    );
\stall_data_r[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      I2 => \^s_axi_wready_r_reg_0\,
      I3 => \s_axi_rdata_r[31]_i_5_n_0\,
      O => \stall_data_r[31]_i_3_n_0\
    );
\stall_data_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \bustraces_reg_reg[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(3)
    );
\stall_data_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \bustraces_reg_reg[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(4)
    );
\stall_data_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \bustraces_reg_reg[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(5)
    );
\stall_data_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \bustraces_reg_reg[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(6)
    );
\stall_data_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \bustraces_reg_reg[7]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(7)
    );
\stall_data_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \bustraces_reg_reg[8]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(8)
    );
\stall_data_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \bustraces_reg_reg[9]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => stall_data_r(9)
    );
\stall_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(0),
      Q => \stall_data_r_reg_n_0_[0]\,
      R => SR(0)
    );
\stall_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(10),
      Q => \stall_data_r_reg_n_0_[10]\,
      R => SR(0)
    );
\stall_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(11),
      Q => \stall_data_r_reg_n_0_[11]\,
      R => SR(0)
    );
\stall_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(12),
      Q => \stall_data_r_reg_n_0_[12]\,
      R => SR(0)
    );
\stall_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(13),
      Q => \stall_data_r_reg_n_0_[13]\,
      R => SR(0)
    );
\stall_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(14),
      Q => \stall_data_r_reg_n_0_[14]\,
      R => SR(0)
    );
\stall_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(15),
      Q => \stall_data_r_reg_n_0_[15]\,
      R => SR(0)
    );
\stall_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(16),
      Q => \stall_data_r_reg_n_0_[16]\,
      R => SR(0)
    );
\stall_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(17),
      Q => \stall_data_r_reg_n_0_[17]\,
      R => SR(0)
    );
\stall_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(18),
      Q => \stall_data_r_reg_n_0_[18]\,
      R => SR(0)
    );
\stall_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(19),
      Q => \stall_data_r_reg_n_0_[19]\,
      R => SR(0)
    );
\stall_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(1),
      Q => \stall_data_r_reg_n_0_[1]\,
      R => SR(0)
    );
\stall_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(20),
      Q => \stall_data_r_reg_n_0_[20]\,
      R => SR(0)
    );
\stall_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(21),
      Q => \stall_data_r_reg_n_0_[21]\,
      R => SR(0)
    );
\stall_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(22),
      Q => \stall_data_r_reg_n_0_[22]\,
      R => SR(0)
    );
\stall_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(23),
      Q => \stall_data_r_reg_n_0_[23]\,
      R => SR(0)
    );
\stall_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(24),
      Q => \stall_data_r_reg_n_0_[24]\,
      R => SR(0)
    );
\stall_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(25),
      Q => \stall_data_r_reg_n_0_[25]\,
      R => SR(0)
    );
\stall_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(26),
      Q => \stall_data_r_reg_n_0_[26]\,
      R => SR(0)
    );
\stall_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(27),
      Q => \stall_data_r_reg_n_0_[27]\,
      R => SR(0)
    );
\stall_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(28),
      Q => \stall_data_r_reg_n_0_[28]\,
      R => SR(0)
    );
\stall_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(29),
      Q => \stall_data_r_reg_n_0_[29]\,
      R => SR(0)
    );
\stall_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(2),
      Q => \stall_data_r_reg_n_0_[2]\,
      R => SR(0)
    );
\stall_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(30),
      Q => \stall_data_r_reg_n_0_[30]\,
      R => SR(0)
    );
\stall_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(31),
      Q => \stall_data_r_reg_n_0_[31]\,
      R => SR(0)
    );
\stall_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(3),
      Q => \stall_data_r_reg_n_0_[3]\,
      R => SR(0)
    );
\stall_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(4),
      Q => \stall_data_r_reg_n_0_[4]\,
      R => SR(0)
    );
\stall_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(5),
      Q => \stall_data_r_reg_n_0_[5]\,
      R => SR(0)
    );
\stall_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(6),
      Q => \stall_data_r_reg_n_0_[6]\,
      R => SR(0)
    );
\stall_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(7),
      Q => \stall_data_r_reg_n_0_[7]\,
      R => SR(0)
    );
\stall_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(8),
      Q => \stall_data_r_reg_n_0_[8]\,
      R => SR(0)
    );
\stall_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stall_data_r_reg[0]_0\(0),
      D => stall_data_r(9),
      Q => \stall_data_r_reg_n_0_[9]\,
      R => SR(0)
    );
stall_data_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF44044404"
    )
        port map (
      I0 => \stall_strb_r[3]_i_2_n_0\,
      I1 => \^out\(0),
      I2 => \stall_strb_r[3]_i_3_n_0\,
      I3 => \burst_cnt_r[7]_i_4_n_0\,
      I4 => stall_data_valid_r_i_3_n_0,
      I5 => \^out\(1),
      O => stall_data_valid_r_reg_0
    );
stall_data_valid_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FAFFFFF3FAF0000"
    )
        port map (
      I0 => \s_axi_rdata_r[31]_i_5_n_0\,
      I1 => \^s_axi_wready_r_reg_0\,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      I4 => \^out\(0),
      I5 => \aaddr_r[16]_i_4_n_0\,
      O => stall_data_valid_r_i_3_n_0
    );
stall_data_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_rvalid_r_reg_1,
      Q => \^s_axi_wready_r_reg_0\,
      R => SR(0)
    );
\stall_strb_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \stall_strb_r[3]_i_2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => s_axi_wvalid,
      I4 => \^s_axi_wready\,
      I5 => \^out\(0),
      O => stall_strb_r
    );
\stall_strb_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \^s_axi_wready_r_reg_0\,
      I1 => \^ram_arr_reg\,
      I2 => \stall_strb_r[3]_i_3_n_0\,
      O => \stall_strb_r[3]_i_2_n_0\
    );
\stall_strb_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"035F0350"
    )
        port map (
      I0 => onchip_mem_data_b_aready_out_wire,
      I1 => onchip_mem_INSTR_b_aready_out_wire,
      I2 => \^q\(16),
      I3 => \^q\(15),
      I4 => ctrl_rvalid,
      O => \stall_strb_r[3]_i_3_n_0\
    );
\stall_strb_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => s_axi_wstrb(0),
      Q => \stall_strb_r_reg_n_0_[0]\,
      R => SR(0)
    );
\stall_strb_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => s_axi_wstrb(1),
      Q => \stall_strb_r_reg_n_0_[1]\,
      R => SR(0)
    );
\stall_strb_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => s_axi_wstrb(2),
      Q => \stall_strb_r_reg_n_0_[2]\,
      R => SR(0)
    );
\stall_strb_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => stall_strb_r,
      D => s_axi_wstrb(3),
      Q => \stall_strb_r_reg_n_0_[3]\,
      R => SR(0)
    );
\transaction_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(0),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(0),
      O => \transaction_r[0]_i_1_n_0\
    );
\transaction_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(10),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(10),
      O => \transaction_r[10]_i_1_n_0\
    );
\transaction_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => s_axi_awvalid,
      I3 => s_axi_arvalid,
      I4 => \^out\(0),
      O => transaction_r
    );
\transaction_r[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(11),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(11),
      O => \transaction_r[11]_i_2_n_0\
    );
\transaction_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(1),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(1),
      O => \transaction_r[1]_i_1_n_0\
    );
\transaction_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(2),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(2),
      O => \transaction_r[2]_i_1_n_0\
    );
\transaction_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(3),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(3),
      O => \transaction_r[3]_i_1_n_0\
    );
\transaction_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(4),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(4),
      O => \transaction_r[4]_i_1_n_0\
    );
\transaction_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(5),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(5),
      O => \transaction_r[5]_i_1_n_0\
    );
\transaction_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(6),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(6),
      O => \transaction_r[6]_i_1_n_0\
    );
\transaction_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(7),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(7),
      O => \transaction_r[7]_i_1_n_0\
    );
\transaction_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(8),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(8),
      O => \transaction_r[8]_i_1_n_0\
    );
\transaction_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awid(9),
      I1 => s_axi_awvalid,
      I2 => s_axi_arid(9),
      O => \transaction_r[9]_i_1_n_0\
    );
\transaction_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[0]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[0]\,
      R => SR(0)
    );
\transaction_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[10]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[10]\,
      R => SR(0)
    );
\transaction_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[11]_i_2_n_0\,
      Q => \transaction_r_reg_n_0_[11]\,
      R => SR(0)
    );
\transaction_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[1]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[1]\,
      R => SR(0)
    );
\transaction_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[2]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[2]\,
      R => SR(0)
    );
\transaction_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[3]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[3]\,
      R => SR(0)
    );
\transaction_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[4]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[4]\,
      R => SR(0)
    );
\transaction_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[5]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[5]\,
      R => SR(0)
    );
\transaction_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[6]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[6]\,
      R => SR(0)
    );
\transaction_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[7]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[7]\,
      R => SR(0)
    );
\transaction_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[8]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[8]\,
      R => SR(0)
    );
\transaction_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => transaction_r,
      D => \transaction_r[9]_i_1_n_0\,
      Q => \transaction_r_reg_n_0_[9]\,
      R => SR(0)
    );
tta_continue_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^dout_reg[31]\(1),
      I1 => \dout[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \^ram_arr_reg_0\,
      I4 => \^dout_reg[0]_1\,
      O => tta_continue_reg
    );
tta_forcebreak_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^dout_reg[31]\(2),
      I1 => \dout[0]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \^ram_arr_reg_0\,
      I4 => \^dout_reg[0]_1\,
      O => tta_forcebreak_reg
    );
\wrap_mask_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F44444444444"
    )
        port map (
      I0 => \wrap_mask_r[0]_i_2_n_0\,
      I1 => \wrap_mask_r[8]_i_2_n_0\,
      I2 => s_axi_awvalid,
      I3 => \wrap_mask_r[0]_i_3_n_0\,
      I4 => s_axi_awsize(2),
      I5 => \wrap_mask_r[11]_i_5_n_0\,
      O => \wrap_mask_r[0]_i_1_n_0\
    );
\wrap_mask_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_awvalid,
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(1),
      O => \wrap_mask_r[0]_i_2_n_0\
    );
\wrap_mask_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => s_axi_awlen(3),
      I1 => s_axi_awlen(2),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(1),
      I5 => s_axi_awlen(0),
      O => \wrap_mask_r[0]_i_3_n_0\
    );
\wrap_mask_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEAAAAAAAEAAA"
    )
        port map (
      I0 => \wrap_mask_r[10]_i_2_n_0\,
      I1 => s_axi_awvalid,
      I2 => \wrap_mask_r[10]_i_3_n_0\,
      I3 => s_axi_awsize(2),
      I4 => \wrap_mask_r[10]_i_4_n_0\,
      I5 => \wrap_mask_r[10]_i_5_n_0\,
      O => \wrap_mask_r[10]_i_1_n_0\
    );
\wrap_mask_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA002A00"
    )
        port map (
      I0 => \wrap_mask_r[10]_i_6_n_0\,
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(2),
      I4 => \wrap_mask_r[2]_i_5_n_0\,
      I5 => s_axi_awvalid,
      O => \wrap_mask_r[10]_i_2_n_0\
    );
\wrap_mask_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => s_axi_awlen(5),
      I1 => s_axi_awlen(4),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(7),
      I5 => s_axi_awlen(6),
      O => \wrap_mask_r[10]_i_3_n_0\
    );
\wrap_mask_r[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(0),
      O => \wrap_mask_r[10]_i_4_n_0\
    );
\wrap_mask_r[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => s_axi_awlen(1),
      I1 => s_axi_awlen(0),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(3),
      I5 => s_axi_awlen(2),
      O => \wrap_mask_r[10]_i_5_n_0\
    );
\wrap_mask_r[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => s_axi_arlen(5),
      I1 => s_axi_arlen(4),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(7),
      I5 => s_axi_arlen(6),
      O => \wrap_mask_r[10]_i_6_n_0\
    );
\wrap_mask_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \wrap_mask_r[11]_i_2_n_0\,
      I1 => \wrap_mask_r[11]_i_3_n_0\,
      I2 => \wrap_mask_r[11]_i_4_n_0\,
      I3 => \wrap_mask_r[13]_i_3_n_0\,
      I4 => \wrap_mask_r[11]_i_5_n_0\,
      I5 => \wrap_mask_r[11]_i_6_n_0\,
      O => \wrap_mask_r[11]_i_1_n_0\
    );
\wrap_mask_r[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(0),
      O => \wrap_mask_r[11]_i_2_n_0\
    );
\wrap_mask_r[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arsize(2),
      O => \wrap_mask_r[11]_i_3_n_0\
    );
\wrap_mask_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(4),
      I1 => s_axi_arlen(5),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(6),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(7),
      O => \wrap_mask_r[11]_i_4_n_0\
    );
\wrap_mask_r[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awsize(1),
      I1 => s_axi_awsize(0),
      O => \wrap_mask_r[11]_i_5_n_0\
    );
\wrap_mask_r[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(4),
      I1 => s_axi_awlen(5),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(6),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(7),
      O => \wrap_mask_r[11]_i_6_n_0\
    );
\wrap_mask_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(2),
      I3 => \wrap_mask_r[12]_i_2_n_0\,
      I4 => \wrap_mask_r[12]_i_3_n_0\,
      I5 => \wrap_mask_r[12]_i_4_n_0\,
      O => \wrap_mask_r[12]_i_1_n_0\
    );
\wrap_mask_r[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \wrap_mask_r[12]_i_5_n_0\,
      I1 => s_axi_arsize(2),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(1),
      I4 => \wrap_mask_r[12]_i_6_n_0\,
      O => \wrap_mask_r[12]_i_2_n_0\
    );
\wrap_mask_r[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awvalid,
      I2 => s_axi_awsize(1),
      O => \wrap_mask_r[12]_i_3_n_0\
    );
\wrap_mask_r[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \wrap_mask_r[12]_i_7_n_0\,
      I1 => s_axi_awsize(2),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(1),
      I4 => \wrap_mask_r[0]_i_3_n_0\,
      O => \wrap_mask_r[12]_i_4_n_0\
    );
\wrap_mask_r[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => s_axi_arlen(7),
      I1 => s_axi_arlen(6),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(5),
      I5 => s_axi_arlen(4),
      O => \wrap_mask_r[12]_i_5_n_0\
    );
\wrap_mask_r[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => s_axi_arlen(3),
      I1 => s_axi_arlen(2),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(1),
      I5 => s_axi_arlen(0),
      O => \wrap_mask_r[12]_i_6_n_0\
    );
\wrap_mask_r[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => s_axi_awlen(7),
      I1 => s_axi_awlen(6),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awlen(5),
      I5 => s_axi_awlen(4),
      O => \wrap_mask_r[12]_i_7_n_0\
    );
\wrap_mask_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005400000000"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awvalid,
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => rstx,
      O => \wrap_mask_r[13]_i_1_n_0\
    );
\wrap_mask_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => s_axi_awsize(0),
      I1 => s_axi_awsize(1),
      I2 => \wrap_mask_r[13]_i_3_n_0\,
      I3 => \wrap_mask_r[13]_i_4_n_0\,
      I4 => \wrap_mask_r[13]_i_5_n_0\,
      I5 => \wrap_mask_r[13]_i_6_n_0\,
      O => \wrap_mask_r[13]_i_2_n_0\
    );
\wrap_mask_r[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_awsize(2),
      O => \wrap_mask_r[13]_i_3_n_0\
    );
\wrap_mask_r[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(6),
      I1 => s_axi_awlen(7),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(4),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(5),
      O => \wrap_mask_r[13]_i_4_n_0\
    );
\wrap_mask_r[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arsize(1),
      I3 => s_axi_awvalid,
      O => \wrap_mask_r[13]_i_5_n_0\
    );
\wrap_mask_r[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(6),
      I1 => s_axi_arlen(7),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(4),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(5),
      O => \wrap_mask_r[13]_i_6_n_0\
    );
\wrap_mask_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awvalid,
      I2 => \wrap_mask_r[1]_i_2_n_0\,
      I3 => s_axi_awsize(1),
      I4 => \wrap_mask_r[1]_i_3_n_0\,
      I5 => \wrap_mask_r[1]_i_4_n_0\,
      O => \wrap_mask_r[1]_i_1_n_0\
    );
\wrap_mask_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen(0),
      I1 => s_axi_awsize(0),
      I2 => s_axi_awlen(1),
      O => \wrap_mask_r[1]_i_2_n_0\
    );
\wrap_mask_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(2),
      O => \wrap_mask_r[1]_i_3_n_0\
    );
\wrap_mask_r[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => s_axi_arsize(0),
      I2 => s_axi_arlen(1),
      O => \wrap_mask_r[1]_i_4_n_0\
    );
\wrap_mask_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101010"
    )
        port map (
      I0 => \wrap_mask_r[10]_i_4_n_0\,
      I1 => \wrap_mask_r[2]_i_2_n_0\,
      I2 => \wrap_mask_r[10]_i_5_n_0\,
      I3 => \wrap_mask_r[2]_i_3_n_0\,
      I4 => \wrap_mask_r[2]_i_4_n_0\,
      I5 => \wrap_mask_r[2]_i_5_n_0\,
      O => \wrap_mask_r[2]_i_1_n_0\
    );
\wrap_mask_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_awsize(2),
      I1 => s_axi_awvalid,
      O => \wrap_mask_r[2]_i_2_n_0\
    );
\wrap_mask_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_arsize(1),
      I1 => s_axi_arsize(0),
      O => \wrap_mask_r[2]_i_3_n_0\
    );
\wrap_mask_r[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arsize(2),
      O => \wrap_mask_r[2]_i_4_n_0\
    );
\wrap_mask_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => s_axi_arlen(1),
      I1 => s_axi_arlen(0),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arlen(3),
      I5 => s_axi_arlen(2),
      O => \wrap_mask_r[2]_i_5_n_0\
    );
\wrap_mask_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F440044"
    )
        port map (
      I0 => s_axi_arsize(2),
      I1 => \wrap_mask_r[3]_i_2_n_0\,
      I2 => s_axi_awsize(2),
      I3 => s_axi_awvalid,
      I4 => \wrap_mask_r[3]_i_3_n_0\,
      O => \wrap_mask_r[3]_i_1_n_0\
    );
\wrap_mask_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(0),
      I1 => s_axi_arlen(1),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(2),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(3),
      O => \wrap_mask_r[3]_i_2_n_0\
    );
\wrap_mask_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(0),
      I1 => s_axi_awlen(1),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(2),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(3),
      O => \wrap_mask_r[3]_i_3_n_0\
    );
\wrap_mask_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAFFFF02AA0000"
    )
        port map (
      I0 => \wrap_mask_r[12]_i_4_n_0\,
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(0),
      I3 => s_axi_awsize(2),
      I4 => s_axi_awvalid,
      I5 => \wrap_mask_r[4]_i_2_n_0\,
      O => \wrap_mask_r[4]_i_1_n_0\
    );
\wrap_mask_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AAAAC"
    )
        port map (
      I0 => \wrap_mask_r[12]_i_6_n_0\,
      I1 => \wrap_mask_r[12]_i_5_n_0\,
      I2 => s_axi_arsize(1),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arsize(2),
      O => \wrap_mask_r[4]_i_2_n_0\
    );
\wrap_mask_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AACFFFF0AAC0000"
    )
        port map (
      I0 => \wrap_mask_r[5]_i_2_n_0\,
      I1 => \wrap_mask_r[13]_i_4_n_0\,
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(2),
      I4 => s_axi_awvalid,
      I5 => \wrap_mask_r[5]_i_3_n_0\,
      O => \wrap_mask_r[5]_i_1_n_0\
    );
\wrap_mask_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_awlen(2),
      I1 => s_axi_awlen(3),
      I2 => s_axi_awsize(1),
      I3 => s_axi_awlen(0),
      I4 => s_axi_awsize(0),
      I5 => s_axi_awlen(1),
      O => \wrap_mask_r[5]_i_2_n_0\
    );
\wrap_mask_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => \wrap_mask_r[9]_i_4_n_0\,
      I1 => \wrap_mask_r[13]_i_6_n_0\,
      I2 => s_axi_arsize(1),
      I3 => s_axi_arsize(2),
      O => \wrap_mask_r[5]_i_3_n_0\
    );
\wrap_mask_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AACACAC"
    )
        port map (
      I0 => \wrap_mask_r[2]_i_5_n_0\,
      I1 => \wrap_mask_r[10]_i_6_n_0\,
      I2 => s_axi_arsize(2),
      I3 => s_axi_arsize(0),
      I4 => s_axi_arsize(1),
      O => \wrap_mask_r[6]_i_2_n_0\
    );
\wrap_mask_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCACCAA"
    )
        port map (
      I0 => \wrap_mask_r[10]_i_3_n_0\,
      I1 => \wrap_mask_r[10]_i_5_n_0\,
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(2),
      I4 => s_axi_awsize(0),
      O => \wrap_mask_r[6]_i_3_n_0\
    );
\wrap_mask_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACACAC0"
    )
        port map (
      I0 => \wrap_mask_r[11]_i_4_n_0\,
      I1 => \wrap_mask_r[3]_i_2_n_0\,
      I2 => s_axi_arsize(2),
      I3 => s_axi_arsize(1),
      I4 => s_axi_arsize(0),
      O => \wrap_mask_r[7]_i_2_n_0\
    );
\wrap_mask_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACACAC0"
    )
        port map (
      I0 => \wrap_mask_r[11]_i_6_n_0\,
      I1 => \wrap_mask_r[3]_i_3_n_0\,
      I2 => s_axi_awsize(2),
      I3 => s_axi_awsize(1),
      I4 => s_axi_awsize(0),
      O => \wrap_mask_r[7]_i_3_n_0\
    );
\wrap_mask_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5400"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arsize(1),
      I2 => s_axi_arsize(2),
      I3 => \wrap_mask_r[8]_i_2_n_0\,
      I4 => \wrap_mask_r[8]_i_3_n_0\,
      O => \wrap_mask_r[8]_i_1_n_0\
    );
\wrap_mask_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \wrap_mask_r[12]_i_6_n_0\,
      I1 => s_axi_arsize(2),
      I2 => s_axi_arsize(0),
      I3 => s_axi_arsize(1),
      I4 => \wrap_mask_r[12]_i_5_n_0\,
      O => \wrap_mask_r[8]_i_2_n_0\
    );
\wrap_mask_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888CC0C088800000"
    )
        port map (
      I0 => \wrap_mask_r[0]_i_3_n_0\,
      I1 => s_axi_awvalid,
      I2 => s_axi_awsize(1),
      I3 => s_axi_awsize(0),
      I4 => s_axi_awsize(2),
      I5 => \wrap_mask_r[12]_i_7_n_0\,
      O => \wrap_mask_r[8]_i_3_n_0\
    );
\wrap_mask_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wrap_mask_r[9]_i_2_n_0\,
      I1 => \wrap_mask_r[9]_i_3_n_0\,
      O => \wrap_mask_r[9]_i_1_n_0\
    );
\wrap_mask_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300202030300000"
    )
        port map (
      I0 => s_axi_arsize(0),
      I1 => s_axi_awvalid,
      I2 => \wrap_mask_r[13]_i_6_n_0\,
      I3 => \wrap_mask_r[9]_i_4_n_0\,
      I4 => s_axi_arsize(2),
      I5 => s_axi_arsize(1),
      O => \wrap_mask_r[9]_i_2_n_0\
    );
\wrap_mask_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E828E02000000000"
    )
        port map (
      I0 => \wrap_mask_r[13]_i_4_n_0\,
      I1 => s_axi_awsize(1),
      I2 => s_axi_awsize(2),
      I3 => \wrap_mask_r[5]_i_2_n_0\,
      I4 => s_axi_awsize(0),
      I5 => s_axi_awvalid,
      O => \wrap_mask_r[9]_i_3_n_0\
    );
\wrap_mask_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => s_axi_arlen(2),
      I1 => s_axi_arlen(3),
      I2 => s_axi_arsize(1),
      I3 => s_axi_arlen(0),
      I4 => s_axi_arsize(0),
      I5 => s_axi_arlen(1),
      O => \wrap_mask_r[9]_i_4_n_0\
    );
\wrap_mask_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[0]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[0]\,
      R => '0'
    );
\wrap_mask_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[10]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[10]\,
      R => '0'
    );
\wrap_mask_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[11]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[11]\,
      R => '0'
    );
\wrap_mask_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[12]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[12]\,
      R => '0'
    );
\wrap_mask_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[13]_i_2_n_0\,
      Q => \wrap_mask_r_reg_n_0_[13]\,
      R => '0'
    );
\wrap_mask_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[1]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[1]\,
      R => '0'
    );
\wrap_mask_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[2]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[2]\,
      R => '0'
    );
\wrap_mask_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[3]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[3]\,
      R => '0'
    );
\wrap_mask_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[4]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[4]\,
      R => '0'
    );
\wrap_mask_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[5]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[5]\,
      R => '0'
    );
\wrap_mask_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r_reg[6]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[6]\,
      R => '0'
    );
\wrap_mask_r_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wrap_mask_r[6]_i_2_n_0\,
      I1 => \wrap_mask_r[6]_i_3_n_0\,
      O => \wrap_mask_r_reg[6]_i_1_n_0\,
      S => s_axi_awvalid
    );
\wrap_mask_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r_reg[7]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[7]\,
      R => '0'
    );
\wrap_mask_r_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wrap_mask_r[7]_i_2_n_0\,
      I1 => \wrap_mask_r[7]_i_3_n_0\,
      O => \wrap_mask_r_reg[7]_i_1_n_0\,
      S => s_axi_awvalid
    );
\wrap_mask_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[8]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[8]\,
      R => '0'
    );
\wrap_mask_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \wrap_mask_r[13]_i_1_n_0\,
      D => \wrap_mask_r[9]_i_1_n_0\,
      Q => \wrap_mask_r_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_tta_core_decoder is
  port (
    \o1reg_reg[1]\ : out STD_LOGIC;
    \o1reg_reg[1]_0\ : out STD_LOGIC;
    \o1reg_reg[1]_1\ : out STD_LOGIC;
    inst_decoder_rf_RF_wr_load_wire : out STD_LOGIC;
    inst_decoder_rf_bool_wr_load_wire : out STD_LOGIC;
    inst_decoder_pc_opcode_wire : out STD_LOGIC;
    decode_fill_lock_reg : out STD_LOGIC;
    locked : out STD_LOGIC;
    \reg_reg[1][0]\ : out STD_LOGIC;
    inst_decoder_rf_bool_rd_opc_wire : out STD_LOGIC;
    inst_decoder_B1_src_sel_wire : out STD_LOGIC_VECTOR ( 2 downto 0 );
    inst_decoder_fu_lsu_opc_wire : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \opc_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \opc1reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 2 downto 0 );
    socket_RF_i1_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipeline_r_reg[0][addr_low][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    awren_r_reg : out STD_LOGIC;
    \pc_update_generate_0.pc_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \aaddr_r_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \o1reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \o1reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \o1reg_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pc_next_r_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ra_block.return_addr_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adata_r_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o1reg_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o1reg_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \T1opc_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \simm_B1_reg_reg[31]_0\ : out STD_LOGIC;
    \adata_r_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \o1_data_r_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \simm_B1_reg_reg[31]_1\ : out STD_LOGIC;
    \pipeline_r_reg[0][operation][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipeline_r[0][sign_extend]0_out\ : out STD_LOGIC;
    \o1temp_reg[16]\ : out STD_LOGIC;
    avalid_r_reg : out STD_LOGIC;
    \astrb_r_reg[3]\ : out STD_LOGIC;
    \astrb_r_reg[2]\ : out STD_LOGIC;
    \astrb_r_reg[1]\ : out STD_LOGIC;
    \astrb_r_reg[0]\ : out STD_LOGIC;
    mem_en_lock_r0 : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.reset_lock_reg\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    fu_gcu_ra_load_reg0 : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]\ : in STD_LOGIC;
    fu_lsu_in2_load_reg0 : in STD_LOGIC;
    fu_arith_opc_reg0 : in STD_LOGIC;
    fu_arith_in2_load_reg0 : in STD_LOGIC;
    fu_logic_opc_reg0 : in STD_LOGIC;
    fu_logic_in2_load_reg0 : in STD_LOGIC;
    fu_shifter_opc_reg0 : in STD_LOGIC;
    fu_shifter_in2_load_reg0 : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]_0\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_0\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]\ : in STD_LOGIC;
    decode_fill_lock_reg_reg_0 : in STD_LOGIC;
    post_decode_merged_glock_r_reg_0 : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[2]_0\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[1]_0\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_0\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_1\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_1\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_2\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_0\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_2\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_1\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_3\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_2\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_4\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_3\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_3\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_5\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[8]\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[7]\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \t1reg_reg[4]\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_1\ : in STD_LOGIC;
    \t1reg_reg[4]_0\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_2\ : in STD_LOGIC;
    data_rd_out : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \opc1reg_reg[1]_0\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_3\ : in STD_LOGIC;
    \t1reg_reg[4]_1\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_4\ : in STD_LOGIC;
    \t1reg_reg[4]_2\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_5\ : in STD_LOGIC;
    \opc1reg_reg[1]_1\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_6\ : in STD_LOGIC;
    \opc1reg_reg[1]_2\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_7\ : in STD_LOGIC;
    \opc1reg_reg[1]_3\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_8\ : in STD_LOGIC;
    \opc1reg_reg[1]_4\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_9\ : in STD_LOGIC;
    \opc1reg_reg[1]_5\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_10\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[1]_1\ : in STD_LOGIC;
    \result_r_reg[16]\ : in STD_LOGIC;
    \opc1reg_reg[1]_6\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[1]_2\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]\ : in STD_LOGIC;
    \opc1reg_reg[1]_7\ : in STD_LOGIC;
    \opc1reg_reg[1]_8\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_11\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_12\ : in STD_LOGIC;
    \t1reg_reg[4]_3\ : in STD_LOGIC;
    \reg_reg[1][0]_0\ : in STD_LOGIC;
    \ra_block.return_addr_reg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ra_source : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rstx : in STD_LOGIC;
    tta_reset : in STD_LOGIC;
    \dout_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \t1reg_reg[4]_4\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_13\ : in STD_LOGIC;
    \t1reg_reg[4]_5\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_14\ : in STD_LOGIC;
    \t1reg_reg[4]_6\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_15\ : in STD_LOGIC;
    \t1reg_reg[4]_7\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_16\ : in STD_LOGIC;
    \opc1reg_reg[1]_9\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_17\ : in STD_LOGIC;
    \o1temp_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \o1temp_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \o1temp_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \t1reg_reg[4]_8\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_18\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \pc_update_generate_0.pc_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_update_generate_0.pc_prev_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pc_update_generate_0.pc_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    \opc1reg_reg[1]_10\ : in STD_LOGIC;
    \reg_reg[0][0]\ : in STD_LOGIC;
    \opc_reg_reg[0]\ : in STD_LOGIC;
    \result_r_reg[4]\ : in STD_LOGIC;
    \reg_reg[1][0]_1\ : in STD_LOGIC;
    \opc1reg_reg[1]_11\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_19\ : in STD_LOGIC;
    \opc_reg_reg[1]\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \opc_reg_reg[0]_0\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_1\ : in STD_LOGIC;
    \opc_reg_reg[0]_1\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_2\ : in STD_LOGIC;
    \opc_reg_reg[0]_2\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_3\ : in STD_LOGIC;
    \opc_reg_reg[0]_3\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_4\ : in STD_LOGIC;
    \opc_reg_reg[0]_4\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_5\ : in STD_LOGIC;
    \opc_reg_reg[0]_5\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_6\ : in STD_LOGIC;
    \opc1reg_reg[1]_12\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_7\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[1]_3\ : in STD_LOGIC;
    \opc_reg_reg[0]_6\ : in STD_LOGIC;
    \opc1reg_reg[1]_13\ : in STD_LOGIC;
    \rdata_r_reg[6]\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[1]_4\ : in STD_LOGIC;
    \opc_reg_reg[0]_7\ : in STD_LOGIC;
    \opc1reg_reg[1]_14\ : in STD_LOGIC;
    \result_r_reg[5]\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[1]_5\ : in STD_LOGIC;
    \opc_reg_reg[0]_8\ : in STD_LOGIC;
    \opc1reg_reg[1]_15\ : in STD_LOGIC;
    \result_r_reg[31]\ : in STD_LOGIC;
    \opc_reg_reg[0]_9\ : in STD_LOGIC;
    \opc_reg_reg[0]_10\ : in STD_LOGIC;
    \result_r_reg[30]\ : in STD_LOGIC;
    \opc_reg_reg[0]_11\ : in STD_LOGIC;
    \result_r_reg[29]\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_20\ : in STD_LOGIC;
    \T1opc_reg_reg[0]\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_21\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_22\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_0\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_23\ : in STD_LOGIC;
    \opc_reg_reg[0]_12\ : in STD_LOGIC;
    \result_r_reg[26]\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_24\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_1\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_25\ : in STD_LOGIC;
    \opc_reg_reg[0]_13\ : in STD_LOGIC;
    \result_r_reg[24]\ : in STD_LOGIC;
    \o1reg_reg[31]_4\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_2\ : in STD_LOGIC;
    \result_r_reg[23]\ : in STD_LOGIC;
    \opc_reg_reg[0]_14\ : in STD_LOGIC;
    \t1reg_reg[4]_9\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_3\ : in STD_LOGIC;
    \result_r_reg[22]\ : in STD_LOGIC;
    \opc_reg_reg[0]_15\ : in STD_LOGIC;
    \t1reg_reg[4]_10\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_4\ : in STD_LOGIC;
    \result_r_reg[21]\ : in STD_LOGIC;
    \opc_reg_reg[0]_16\ : in STD_LOGIC;
    \t1reg_reg[4]_11\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_5\ : in STD_LOGIC;
    \result_r_reg[20]\ : in STD_LOGIC;
    \opc_reg_reg[0]_17\ : in STD_LOGIC;
    \opc1reg_reg[1]_16\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[0]_26\ : in STD_LOGIC;
    \t1reg_reg[4]_12\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_6\ : in STD_LOGIC;
    \result_r_reg[19]\ : in STD_LOGIC;
    \opc_reg_reg[0]_18\ : in STD_LOGIC;
    \t1reg_reg[4]_13\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_7\ : in STD_LOGIC;
    \result_r_reg[18]\ : in STD_LOGIC;
    \opc_reg_reg[0]_19\ : in STD_LOGIC;
    \o1reg_reg[31]_5\ : in STD_LOGIC;
    \T1opc_reg_reg[0]_8\ : in STD_LOGIC;
    \result_r_reg[17]\ : in STD_LOGIC;
    \opc_reg_reg[0]_20\ : in STD_LOGIC;
    \opc_reg_reg[0]_21\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_8\ : in STD_LOGIC;
    \opc_reg_reg[0]_22\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_9\ : in STD_LOGIC;
    \opc1reg_reg[1]_17\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_10\ : in STD_LOGIC;
    \B1_src_sel_reg_reg[1]_6\ : in STD_LOGIC;
    \opc_reg_reg[0]_23\ : in STD_LOGIC;
    \opc_reg_reg[0]_24\ : in STD_LOGIC;
    \pipeline_r_reg[2][operation][0]_11\ : in STD_LOGIC;
    \opc_reg_reg[0]_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_fu_lsu_avalid_out_wire : in STD_LOGIC;
    onchip_mem_data_a_aready_out_wire : in STD_LOGIC;
    core_fu_lsu_astrb_out_wire : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_tta_core_decoder : entity is "tta_core_decoder";
end toplevel_tta_core_toplevel_0_0_tta_core_decoder;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_tta_core_decoder is
  signal \aaddr_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \aaddr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \aaddr_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \aaddr_r[9]_i_5_n_0\ : STD_LOGIC;
  signal \adata_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[24]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[25]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[26]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[26]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[27]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[28]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[28]_i_4_n_0\ : STD_LOGIC;
  signal \adata_r[29]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[29]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[30]_i_2_n_0\ : STD_LOGIC;
  signal \adata_r[30]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \adata_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \adata_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \^adata_r_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \astrb_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \astrb_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \astrb_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \astrb_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \astrb_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \astrb_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \astrb_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \fu_lsu/astrb_r\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^inst_decoder_b1_src_sel_wire\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal inst_decoder_fu_arith_in1t_load_wire : STD_LOGIC;
  signal inst_decoder_fu_logic_in1t_load_wire : STD_LOGIC;
  signal inst_decoder_fu_lsu_in1t_load_wire : STD_LOGIC;
  signal inst_decoder_fu_lsu_in2_load_wire : STD_LOGIC;
  signal \^inst_decoder_fu_lsu_opc_wire\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal inst_decoder_fu_shifter_in1t_load_wire : STD_LOGIC;
  signal inst_decoder_pc_load_wire : STD_LOGIC;
  signal \^inst_decoder_pc_opcode_wire\ : STD_LOGIC;
  signal inst_decoder_ra_load_wire : STD_LOGIC;
  signal \^inst_decoder_rf_bool_wr_load_wire\ : STD_LOGIC;
  signal inst_decoder_simm_B1_wire : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \o1_data_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[17]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[18]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[18]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[20]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[21]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[22]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[22]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[23]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \o1_data_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \o1_data_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \o1_data_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \o1_data_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \o1_data_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \^o1_data_r_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^o1reg_reg[1]\ : STD_LOGIC;
  signal \^o1reg_reg[1]_0\ : STD_LOGIC;
  signal \^o1reg_reg[1]_1\ : STD_LOGIC;
  signal \o1temp[0]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[0]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[12]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[12]_i_5_n_0\ : STD_LOGIC;
  signal \o1temp[13]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[13]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[14]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[14]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[15]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[16]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[24]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[24]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[25]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[25]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[26]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[26]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[27]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[27]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[28]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[28]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[29]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[29]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_2_n_0\ : STD_LOGIC;
  signal \o1temp[30]_i_3_n_0\ : STD_LOGIC;
  signal \o1temp[31]_i_3_n_0\ : STD_LOGIC;
  signal \pc_update_generate_0.pc_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \pc_update_generate_0.pc_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \pc_update_generate_0.pc_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \^reg_reg[1][0]\ : STD_LOGIC;
  signal \^socket_rf_i1_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \T1opc_reg[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \aaddr_r[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \aaddr_r[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \aaddr_r[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \adata_r[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \adata_r[15]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \adata_r[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \adata_r[23]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \adata_r[24]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \adata_r[24]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \adata_r[25]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \adata_r[25]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \adata_r[26]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \adata_r[26]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \adata_r[27]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \adata_r[27]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \adata_r[28]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \adata_r[28]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \adata_r[29]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \adata_r[29]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \adata_r[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \adata_r[30]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \adata_r[30]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \adata_r[31]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \adata_r[31]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \adata_r[31]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \adata_r[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \adata_r[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \adata_r[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \adata_r[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \adata_r[7]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \adata_r[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \astrb_r[1]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \astrb_r[2]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \astrb_r[2]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \astrb_r[3]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \astrb_r[3]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \astrb_r[3]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of avalid_r_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of awren_r_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \o1_data_r[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \o1_data_r[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \o1_data_r[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \o1_data_r[12]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \o1_data_r[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \o1_data_r[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \o1_data_r[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \o1_data_r[16]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \o1_data_r[19]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \o1_data_r[1]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \o1_data_r[24]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \o1_data_r[25]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \o1_data_r[26]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \o1_data_r[27]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \o1_data_r[28]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \o1_data_r[29]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \o1_data_r[30]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \o1_data_r[31]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \o1_data_r[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \o1_data_r[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \o1_data_r[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \o1_data_r[9]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \o1reg[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \o1reg[0]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \o1reg[0]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \o1reg[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \o1reg[10]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \o1reg[10]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \o1reg[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \o1reg[11]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \o1reg[11]_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \o1reg[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \o1reg[12]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \o1reg[12]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \o1reg[13]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \o1reg[13]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \o1reg[13]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o1reg[14]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \o1reg[14]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \o1reg[14]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \o1reg[15]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \o1reg[15]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \o1reg[15]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \o1reg[16]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \o1reg[16]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \o1reg[16]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \o1reg[17]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \o1reg[17]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \o1reg[17]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \o1reg[18]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \o1reg[18]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \o1reg[18]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \o1reg[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \o1reg[19]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \o1reg[19]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \o1reg[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \o1reg[1]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \o1reg[1]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \o1reg[20]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \o1reg[20]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \o1reg[20]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \o1reg[21]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \o1reg[21]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \o1reg[21]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \o1reg[22]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \o1reg[22]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \o1reg[22]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \o1reg[23]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \o1reg[23]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \o1reg[23]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o1reg[24]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \o1reg[24]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \o1reg[24]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \o1reg[25]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \o1reg[25]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \o1reg[25]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \o1reg[26]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \o1reg[26]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \o1reg[26]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \o1reg[27]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \o1reg[27]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \o1reg[27]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \o1reg[28]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \o1reg[28]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \o1reg[28]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \o1reg[29]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \o1reg[29]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \o1reg[29]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \o1reg[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \o1reg[2]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \o1reg[2]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \o1reg[30]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \o1reg[30]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \o1reg[30]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \o1reg[31]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \o1reg[31]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \o1reg[31]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \o1reg[31]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \o1reg[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \o1reg[3]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \o1reg[3]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \o1reg[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \o1reg[4]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \o1reg[4]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \o1reg[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \o1reg[5]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \o1reg[5]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \o1reg[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \o1reg[6]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \o1reg[6]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \o1reg[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \o1reg[7]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \o1reg[7]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \o1reg[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \o1reg[8]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \o1reg[8]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \o1reg[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \o1reg[9]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \o1reg[9]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pc_next_r[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pc_next_r[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pc_next_r[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pc_next_r[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pc_next_r[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \pc_next_r[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pc_next_r[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pc_next_r[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pc_next_r[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pc_next_r[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pc_next_r[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pc_next_r[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pc_next_r[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pipeline_r[0][addr_low][0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pipeline_r[0][addr_low][1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pipeline_r[0][operation][0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pipeline_r[0][operation][1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pipeline_r[0][operation][2]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pipeline_r[0][sign_extend]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[13]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ra_block.return_addr_reg[9]_i_1\ : label is "soft_lutpair57";
begin
  \adata_r_reg[31]\(0) <= \^adata_r_reg[31]\(0);
  inst_decoder_B1_src_sel_wire(2 downto 0) <= \^inst_decoder_b1_src_sel_wire\(2 downto 0);
  inst_decoder_fu_lsu_opc_wire(2 downto 0) <= \^inst_decoder_fu_lsu_opc_wire\(2 downto 0);
  inst_decoder_pc_opcode_wire <= \^inst_decoder_pc_opcode_wire\;
  inst_decoder_rf_bool_wr_load_wire <= \^inst_decoder_rf_bool_wr_load_wire\;
  \o1_data_r_reg[31]\(31 downto 0) <= \^o1_data_r_reg[31]\(31 downto 0);
  \o1reg_reg[1]\ <= \^o1reg_reg[1]\;
  \o1reg_reg[1]_0\ <= \^o1reg_reg[1]_0\;
  \o1reg_reg[1]_1\ <= \^o1reg_reg[1]_1\;
  \reg_reg[1][0]\ <= \^reg_reg[1][0]\;
  socket_RF_i1_data(31 downto 0) <= \^socket_rf_i1_data\(31 downto 0);
\B1_src_sel_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B1_src_sel_reg_reg[0]_0\,
      Q => \^inst_decoder_b1_src_sel_wire\(0),
      R => '0'
    );
\B1_src_sel_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B1_src_sel_reg_reg[1]_0\,
      Q => \^inst_decoder_b1_src_sel_wire\(1),
      R => '0'
    );
\B1_src_sel_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B1_src_sel_reg_reg[2]_0\,
      Q => \^inst_decoder_b1_src_sel_wire\(2),
      R => '0'
    );
\T1opc_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_decoder_fu_logic_in1t_load_wire,
      I1 => p_1_in,
      O => \T1opc_reg_reg[1]\(0)
    );
\aaddr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \aaddr_r[0]_i_2_n_0\,
      O => \aaddr_r_reg[9]\(0)
    );
\aaddr_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454455555555"
    )
        port map (
      I0 => \o1_data_r[2]_i_4_n_0\,
      I1 => \^inst_decoder_b1_src_sel_wire\(2),
      I2 => \B1_src_sel_reg_reg[1]_6\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_10\,
      I5 => \opc1reg_reg[1]_17\,
      O => \aaddr_r[0]_i_2_n_0\
    );
\aaddr_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABAA00000000"
    )
        port map (
      I0 => \aaddr_r[1]_i_2__0_n_0\,
      I1 => \aaddr_r[1]_i_3_n_0\,
      I2 => \t1reg_reg[4]_8\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_18\,
      I5 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \aaddr_r_reg[9]\(1)
    );
\aaddr_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(2),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(3),
      I4 => inst_decoder_simm_B1_wire(3),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \aaddr_r[1]_i_2__0_n_0\
    );
\aaddr_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_24\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_11\,
      O => \aaddr_r[1]_i_3_n_0\
    );
\aaddr_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF551000000000"
    )
        port map (
      I0 => \aaddr_r[2]_i_2_n_0\,
      I1 => \t1reg_reg[4]_4\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \B1_src_sel_reg_reg[0]_13\,
      I4 => \aaddr_r[2]_i_5_n_0\,
      I5 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \aaddr_r_reg[9]\(2)
    );
\aaddr_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \result_r_reg[4]\,
      O => \aaddr_r[2]_i_2_n_0\
    );
\aaddr_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(3),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(4),
      I4 => inst_decoder_simm_B1_wire(4),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \aaddr_r[2]_i_5_n_0\
    );
\aaddr_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \aaddr_r[3]_i_2_n_0\,
      O => \aaddr_r_reg[9]\(3)
    );
\aaddr_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBBBA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \B1_src_sel_reg_reg[1]_5\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \result_r_reg[5]\,
      I4 => \opc1reg_reg[1]_14\,
      I5 => \o1_data_r[5]_i_2_n_0\,
      O => \aaddr_r[3]_i_2_n_0\
    );
\aaddr_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \aaddr_r[4]_i_2_n_0\,
      O => \aaddr_r_reg[9]\(4)
    );
\aaddr_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454455555555"
    )
        port map (
      I0 => \o1_data_r[6]_i_4_n_0\,
      I1 => \^inst_decoder_b1_src_sel_wire\(2),
      I2 => \B1_src_sel_reg_reg[1]_4\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \rdata_r_reg[6]\,
      I5 => \opc1reg_reg[1]_13\,
      O => \aaddr_r[4]_i_2_n_0\
    );
\aaddr_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \aaddr_r[5]_i_2_n_0\,
      O => \aaddr_r_reg[9]\(5)
    );
\aaddr_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBBBA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \B1_src_sel_reg_reg[1]_3\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \pipeline_r_reg[2][operation][0]_7\,
      I4 => \opc1reg_reg[1]_12\,
      I5 => \o1_data_r[7]_i_2_n_0\,
      O => \aaddr_r[5]_i_2_n_0\
    );
\aaddr_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABAA00000000"
    )
        port map (
      I0 => \aaddr_r[6]_i_2__0_n_0\,
      I1 => \aaddr_r[6]_i_3_n_0\,
      I2 => \opc1reg_reg[1]_9\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_17\,
      I5 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \aaddr_r_reg[9]\(6)
    );
\aaddr_r[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(7),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(8),
      I4 => inst_decoder_simm_B1_wire(8),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \aaddr_r[6]_i_2__0_n_0\
    );
\aaddr_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_5\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_6\,
      O => \aaddr_r[6]_i_3_n_0\
    );
\aaddr_r[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF551000000000"
    )
        port map (
      I0 => \aaddr_r[7]_i_2_n_0\,
      I1 => \t1reg_reg[4]_7\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \B1_src_sel_reg_reg[0]_16\,
      I4 => \aaddr_r[7]_i_5_n_0\,
      I5 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \aaddr_r_reg[9]\(7)
    );
\aaddr_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_4\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_5\,
      O => \aaddr_r[7]_i_2_n_0\
    );
\aaddr_r[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(8),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(9),
      I4 => inst_decoder_simm_B1_wire(9),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \aaddr_r[7]_i_5_n_0\
    );
\aaddr_r[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF551000000000"
    )
        port map (
      I0 => \aaddr_r[8]_i_2_n_0\,
      I1 => \t1reg_reg[4]_6\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \B1_src_sel_reg_reg[0]_15\,
      I4 => \aaddr_r[8]_i_5_n_0\,
      I5 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \aaddr_r_reg[9]\(8)
    );
\aaddr_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_3\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_4\,
      O => \aaddr_r[8]_i_2_n_0\
    );
\aaddr_r[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(9),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(10),
      I4 => inst_decoder_simm_B1_wire(10),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \aaddr_r[8]_i_5_n_0\
    );
\aaddr_r[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF551000000000"
    )
        port map (
      I0 => \aaddr_r[9]_i_2_n_0\,
      I1 => \t1reg_reg[4]_5\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \B1_src_sel_reg_reg[0]_14\,
      I4 => \aaddr_r[9]_i_5_n_0\,
      I5 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \aaddr_r_reg[9]\(9)
    );
\aaddr_r[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_2\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_3\,
      O => \aaddr_r[9]_i_2_n_0\
    );
\aaddr_r[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(10),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(11),
      I4 => inst_decoder_simm_B1_wire(11),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \aaddr_r[9]_i_5_n_0\
    );
\adata_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o1_data_r_reg[31]\(0),
      I1 => \adata_r[7]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(0)
    );
\adata_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(10),
      I2 => \adata_r[15]_i_2_n_0\,
      I3 => \^o1_data_r_reg[31]\(2),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[3]_i_4_n_0\,
      O => \adata_r_reg[31]_0\(10)
    );
\adata_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(11),
      I2 => \adata_r[15]_i_2_n_0\,
      I3 => \^o1_data_r_reg[31]\(3),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[3]_i_4_n_0\,
      O => \adata_r_reg[31]_0\(11)
    );
\adata_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(12),
      I2 => \adata_r[15]_i_2_n_0\,
      I3 => \^o1_data_r_reg[31]\(4),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[3]_i_4_n_0\,
      O => \adata_r_reg[31]_0\(12)
    );
\adata_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(13),
      I2 => \adata_r[15]_i_2_n_0\,
      I3 => \^o1_data_r_reg[31]\(5),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[3]_i_4_n_0\,
      O => \adata_r_reg[31]_0\(13)
    );
\adata_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(14),
      I2 => \adata_r[15]_i_2_n_0\,
      I3 => \^o1_data_r_reg[31]\(6),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[3]_i_4_n_0\,
      O => \adata_r_reg[31]_0\(14)
    );
\adata_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AAAA80008000"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \astrb_r[3]_i_4_n_0\,
      I2 => \^o1_data_r_reg[31]\(7),
      I3 => \^socket_rf_i1_data\(0),
      I4 => \adata_r[15]_i_2_n_0\,
      I5 => \^o1_data_r_reg[31]\(15),
      O => \adata_r_reg[31]_0\(15)
    );
\adata_r[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I2 => \astrb_r[1]_i_2_n_0\,
      O => \adata_r[15]_i_2_n_0\
    );
\adata_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(0),
      I2 => \adata_r[23]_i_2_n_0\,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I5 => \^o1_data_r_reg[31]\(16),
      O => \adata_r_reg[31]_0\(16)
    );
\adata_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA020202020202"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \o1_data_r[1]_i_2_n_0\,
      I2 => \adata_r[23]_i_2_n_0\,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I5 => \^o1_data_r_reg[31]\(17),
      O => \adata_r_reg[31]_0\(17)
    );
\adata_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(2),
      I2 => \adata_r[23]_i_2_n_0\,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I5 => \^o1_data_r_reg[31]\(18),
      O => \adata_r_reg[31]_0\(18)
    );
\adata_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808AA08080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(3),
      I2 => \adata_r[23]_i_2_n_0\,
      I3 => \adata_r[19]_i_2_n_0\,
      I4 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I5 => \^inst_decoder_fu_lsu_opc_wire\(1),
      O => \adata_r_reg[31]_0\(19)
    );
\adata_r[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"545400FF"
    )
        port map (
      I0 => \o1_data_r[19]_i_3_n_0\,
      I1 => \adata_r[19]_i_3_n_0\,
      I2 => \^inst_decoder_b1_src_sel_wire\(2),
      I3 => Q(19),
      I4 => inst_decoder_fu_lsu_in2_load_wire,
      O => \adata_r[19]_i_2_n_0\
    );
\adata_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202030302F2F3F30"
    )
        port map (
      I0 => \t1reg_reg[4]_12\,
      I1 => \T1opc_reg_reg[0]_6\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \result_r_reg[19]\,
      I4 => \^inst_decoder_b1_src_sel_wire\(0),
      I5 => \opc_reg_reg[0]_18\,
      O => \adata_r[19]_i_3_n_0\
    );
\adata_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \adata_r[1]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(1)
    );
\adata_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDF8BDF8BDF"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(1),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \^inst_decoder_fu_lsu_opc_wire\(0),
      O => \adata_r[1]_i_2_n_0\
    );
\adata_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(4),
      I2 => \adata_r[23]_i_2_n_0\,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I5 => \^o1_data_r_reg[31]\(20),
      O => \adata_r_reg[31]_0\(20)
    );
\adata_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(5),
      I2 => \adata_r[23]_i_2_n_0\,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I5 => \^o1_data_r_reg[31]\(21),
      O => \adata_r_reg[31]_0\(21)
    );
\adata_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(6),
      I2 => \adata_r[23]_i_2_n_0\,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I5 => \^o1_data_r_reg[31]\(22),
      O => \adata_r_reg[31]_0\(22)
    );
\adata_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA080808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(7),
      I2 => \adata_r[23]_i_2_n_0\,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I5 => \^o1_data_r_reg[31]\(23),
      O => \adata_r_reg[31]_0\(23)
    );
\adata_r[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FA"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I1 => \^socket_rf_i1_data\(0),
      I2 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      O => \adata_r[23]_i_2_n_0\
    );
\adata_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808080AAAAAAAA"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \astrb_r[1]_i_2_n_0\,
      I2 => \^o1_data_r_reg[31]\(8),
      I3 => \adata_r[24]_i_2_n_0\,
      I4 => \astrb_r[1]_i_3_n_0\,
      I5 => \adata_r[24]_i_3_n_0\,
      O => \adata_r_reg[31]_0\(24)
    );
\adata_r[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(0),
      O => \adata_r[24]_i_2_n_0\
    );
\adata_r[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I2 => Q(24),
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => \^socket_rf_i1_data\(24),
      O => \adata_r[24]_i_3_n_0\
    );
\adata_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88AAAA8A888A88"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \adata_r[25]_i_2_n_0\,
      I2 => \o1_data_r[25]_i_2_n_0\,
      I3 => \adata_r[28]_i_2_n_0\,
      I4 => \adata_r[25]_i_3_n_0\,
      I5 => \astrb_r[1]_i_3_n_0\,
      O => \adata_r_reg[31]_0\(25)
    );
\adata_r[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(9),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(9),
      I3 => \astrb_r[1]_i_2_n_0\,
      O => \adata_r[25]_i_2_n_0\
    );
\adata_r[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFF"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(1),
      I3 => \^socket_rf_i1_data\(0),
      O => \adata_r[25]_i_3_n_0\
    );
\adata_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8A8A8A8A8"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \adata_r[26]_i_2_n_0\,
      I2 => \adata_r[26]_i_3_n_0\,
      I3 => \^o1_data_r_reg[31]\(2),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[1]_i_3_n_0\,
      O => \adata_r_reg[31]_0\(26)
    );
\adata_r[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => Q(26),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(26),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      O => \adata_r[26]_i_2_n_0\
    );
\adata_r[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(10),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(10),
      I3 => \astrb_r[1]_i_2_n_0\,
      O => \adata_r[26]_i_3_n_0\
    );
\adata_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \o1_data_r[27]_i_2_n_0\,
      I2 => \adata_r[28]_i_2_n_0\,
      I3 => \adata_r[27]_i_2_n_0\,
      I4 => \adata_r[27]_i_3_n_0\,
      I5 => \astrb_r[1]_i_3_n_0\,
      O => \adata_r_reg[31]_0\(27)
    );
\adata_r[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(11),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(11),
      I3 => \astrb_r[1]_i_2_n_0\,
      O => \adata_r[27]_i_2_n_0\
    );
\adata_r[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => Q(3),
      I2 => inst_decoder_fu_lsu_in2_load_wire,
      I3 => \^socket_rf_i1_data\(3),
      O => \adata_r[27]_i_3_n_0\
    );
\adata_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \o1_data_r[28]_i_2_n_0\,
      I2 => \adata_r[28]_i_2_n_0\,
      I3 => \adata_r[28]_i_3_n_0\,
      I4 => \adata_r[28]_i_4_n_0\,
      I5 => \astrb_r[1]_i_3_n_0\,
      O => \adata_r_reg[31]_0\(28)
    );
\adata_r[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(0),
      O => \adata_r[28]_i_2_n_0\
    );
\adata_r[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(12),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(12),
      I3 => \astrb_r[1]_i_2_n_0\,
      O => \adata_r[28]_i_3_n_0\
    );
\adata_r[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => Q(4),
      I2 => inst_decoder_fu_lsu_in2_load_wire,
      I3 => \^socket_rf_i1_data\(4),
      O => \adata_r[28]_i_4_n_0\
    );
\adata_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8A8A8A8A8"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \adata_r[29]_i_2_n_0\,
      I2 => \adata_r[29]_i_3_n_0\,
      I3 => \^o1_data_r_reg[31]\(5),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[1]_i_3_n_0\,
      O => \adata_r_reg[31]_0\(29)
    );
\adata_r[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(13),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(13),
      I3 => \astrb_r[1]_i_2_n_0\,
      O => \adata_r[29]_i_2_n_0\
    );
\adata_r[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => Q(29),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(29),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      O => \adata_r[29]_i_3_n_0\
    );
\adata_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(2),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(2),
      I3 => \adata_r[7]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(2)
    );
\adata_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8A8A8A8A8"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \adata_r[30]_i_2_n_0\,
      I2 => \adata_r[30]_i_3_n_0\,
      I3 => \^o1_data_r_reg[31]\(6),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[1]_i_3_n_0\,
      O => \adata_r_reg[31]_0\(30)
    );
\adata_r[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => Q(30),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(30),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      O => \adata_r[30]_i_2_n_0\
    );
\adata_r[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(14),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(14),
      I3 => \astrb_r[1]_i_2_n_0\,
      O => \adata_r[30]_i_3_n_0\
    );
\adata_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880AAAA"
    )
        port map (
      I0 => p_1_in,
      I1 => \^inst_decoder_fu_lsu_opc_wire\(2),
      I2 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I4 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \^adata_r_reg[31]\(0)
    );
\adata_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8A8A8A8A8"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \adata_r[31]_i_3_n_0\,
      I2 => \adata_r[31]_i_4_n_0\,
      I3 => \^o1_data_r_reg[31]\(7),
      I4 => \^socket_rf_i1_data\(0),
      I5 => \astrb_r[1]_i_3_n_0\,
      O => \adata_r_reg[31]_0\(31)
    );
\adata_r[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(15),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(15),
      I3 => \astrb_r[1]_i_2_n_0\,
      O => \adata_r[31]_i_3_n_0\
    );
\adata_r[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => Q(31),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(31),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I4 => \^inst_decoder_fu_lsu_opc_wire\(1),
      O => \adata_r[31]_i_4_n_0\
    );
\adata_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o1_data_r_reg[31]\(3),
      I1 => \adata_r[7]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(3)
    );
\adata_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o1_data_r_reg[31]\(4),
      I1 => \adata_r[7]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(4)
    );
\adata_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(5),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(5),
      I3 => \adata_r[7]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(5)
    );
\adata_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(6),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(6),
      I3 => \adata_r[7]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(6)
    );
\adata_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(7),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \^socket_rf_i1_data\(7),
      I3 => \adata_r[7]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(7)
    );
\adata_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AFFFFF"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I1 => \^socket_rf_i1_data\(0),
      I2 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I3 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I4 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \adata_r[7]_i_2_n_0\
    );
\adata_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(8),
      I2 => \adata_r[15]_i_2_n_0\,
      I3 => \astrb_r[3]_i_4_n_0\,
      I4 => \adata_r[24]_i_2_n_0\,
      O => \adata_r_reg[31]_0\(8)
    );
\adata_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^o1_data_r_reg[31]\(9),
      I2 => \adata_r[15]_i_2_n_0\,
      I3 => \^socket_rf_i1_data\(0),
      I4 => \o1_data_r[1]_i_2_n_0\,
      I5 => \astrb_r[3]_i_4_n_0\,
      O => \adata_r_reg[31]_0\(9)
    );
\astrb_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F33773340004400"
    )
        port map (
      I0 => \astrb_r[1]_i_2_n_0\,
      I1 => \^adata_r_reg[31]\(0),
      I2 => \astrb_r[0]_i_2_n_0\,
      I3 => inst_decoder_fu_lsu_in1t_load_wire,
      I4 => \astrb_r[2]_i_2_n_0\,
      I5 => core_fu_lsu_astrb_out_wire(0),
      O => \astrb_r_reg[0]\
    );
\astrb_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => \^socket_rf_i1_data\(0),
      O => \astrb_r[0]_i_2_n_0\
    );
\astrb_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F333300400000"
    )
        port map (
      I0 => \astrb_r[1]_i_2_n_0\,
      I1 => p_1_in,
      I2 => \astrb_r[3]_i_3_n_0\,
      I3 => \astrb_r[1]_i_3_n_0\,
      I4 => inst_decoder_fu_lsu_in1t_load_wire,
      I5 => core_fu_lsu_astrb_out_wire(1),
      O => \astrb_r_reg[1]\
    );
\astrb_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004454"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I1 => \B1_src_sel_reg_reg[0]_12\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \t1reg_reg[4]_3\,
      I4 => \pc_update_generate_0.pc_reg[1]_i_4_n_0\,
      I5 => \pc_update_generate_0.pc_reg[1]_i_3_n_0\,
      O => \astrb_r[1]_i_2_n_0\
    );
\astrb_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I2 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      O => \astrb_r[1]_i_3_n_0\
    );
\astrb_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBB08888888"
    )
        port map (
      I0 => \fu_lsu/astrb_r\(3),
      I1 => \^adata_r_reg[31]\(0),
      I2 => inst_decoder_fu_lsu_in1t_load_wire,
      I3 => \astrb_r[2]_i_2_n_0\,
      I4 => \astrb_r[2]_i_3_n_0\,
      I5 => core_fu_lsu_astrb_out_wire(2),
      O => \astrb_r_reg[2]\
    );
\astrb_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(0),
      O => \astrb_r[2]_i_2_n_0\
    );
\astrb_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      O => \astrb_r[2]_i_3_n_0\
    );
\astrb_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => \fu_lsu/astrb_r\(3),
      I1 => p_1_in,
      I2 => \astrb_r[3]_i_3_n_0\,
      I3 => \astrb_r[3]_i_4_n_0\,
      I4 => inst_decoder_fu_lsu_in1t_load_wire,
      I5 => core_fu_lsu_astrb_out_wire(3),
      O => \astrb_r_reg[3]\
    );
\astrb_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I2 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      O => \fu_lsu/astrb_r\(3)
    );
\astrb_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA0"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(2),
      I1 => \^socket_rf_i1_data\(0),
      I2 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(0),
      O => \astrb_r[3]_i_3_n_0\
    );
\astrb_r[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I2 => \^inst_decoder_fu_lsu_opc_wire\(1),
      O => \astrb_r[3]_i_4_n_0\
    );
avalid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => p_1_in,
      I2 => core_fu_lsu_avalid_out_wire,
      I3 => onchip_mem_data_a_aready_out_wire,
      O => avalid_r_reg
    );
awren_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I2 => \^inst_decoder_fu_lsu_opc_wire\(2),
      I3 => inst_decoder_fu_lsu_in1t_load_wire,
      O => awren_r_reg
    );
decode_fill_lock_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decode_fill_lock_reg_reg_0,
      Q => decode_fill_lock_reg,
      R => '0'
    );
fu_arith_in1t_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => fu_arith_opc_reg0,
      Q => inst_decoder_fu_arith_in1t_load_wire,
      R => mem_en_lock_r0
    );
fu_arith_in2_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => fu_arith_in2_load_reg0,
      Q => \^o1reg_reg[1]\,
      R => mem_en_lock_r0
    );
\fu_arith_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_2\,
      Q => \opc_reg_reg[2]\(0),
      R => mem_en_lock_r0
    );
\fu_arith_opc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_0\,
      Q => \opc_reg_reg[2]\(1),
      R => mem_en_lock_r0
    );
\fu_arith_opc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_2\,
      Q => \opc_reg_reg[2]\(2),
      R => mem_en_lock_r0
    );
\fu_gcu_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]\,
      Q => \^inst_decoder_pc_opcode_wire\,
      R => mem_en_lock_r0
    );
fu_gcu_pc_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]\,
      Q => inst_decoder_pc_load_wire,
      R => mem_en_lock_r0
    );
fu_gcu_ra_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => fu_gcu_ra_load_reg0,
      Q => inst_decoder_ra_load_wire,
      R => mem_en_lock_r0
    );
fu_logic_in1t_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => fu_logic_opc_reg0,
      Q => inst_decoder_fu_logic_in1t_load_wire,
      R => mem_en_lock_r0
    );
fu_logic_in2_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => fu_logic_in2_load_reg0,
      Q => \^o1reg_reg[1]_0\,
      R => mem_en_lock_r0
    );
\fu_logic_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_3\,
      Q => D(0),
      R => mem_en_lock_r0
    );
\fu_logic_opc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_1\,
      Q => D(1),
      R => mem_en_lock_r0
    );
fu_lsu_in1t_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]\,
      Q => inst_decoder_fu_lsu_in1t_load_wire,
      R => mem_en_lock_r0
    );
fu_lsu_in2_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => fu_lsu_in2_load_reg0,
      Q => inst_decoder_fu_lsu_in2_load_wire,
      R => mem_en_lock_r0
    );
\fu_lsu_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_1\,
      Q => \^inst_decoder_fu_lsu_opc_wire\(0),
      R => mem_en_lock_r0
    );
\fu_lsu_opc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]\,
      Q => \^inst_decoder_fu_lsu_opc_wire\(1),
      R => mem_en_lock_r0
    );
\fu_lsu_opc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_1\,
      Q => \^inst_decoder_fu_lsu_opc_wire\(2),
      R => mem_en_lock_r0
    );
fu_shifter_in1t_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => fu_shifter_opc_reg0,
      Q => inst_decoder_fu_shifter_in1t_load_wire,
      R => mem_en_lock_r0
    );
fu_shifter_in2_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => fu_shifter_in2_load_reg0,
      Q => \^o1reg_reg[1]_1\,
      R => mem_en_lock_r0
    );
\fu_shifter_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_4\,
      Q => \opc1reg_reg[1]\(0),
      R => mem_en_lock_r0
    );
\fu_shifter_opc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_2\,
      Q => \opc1reg_reg[1]\(1),
      R => mem_en_lock_r0
    );
\o1_data_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(0),
      O => \^o1_data_r_reg[31]\(0)
    );
\o1_data_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(10),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(10),
      O => \^o1_data_r_reg[31]\(10)
    );
\o1_data_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(11),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(11),
      O => \^o1_data_r_reg[31]\(11)
    );
\o1_data_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(12),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(12),
      O => \^o1_data_r_reg[31]\(12)
    );
\o1_data_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(13),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(13),
      O => \^o1_data_r_reg[31]\(13)
    );
\o1_data_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(14),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(14),
      O => \^o1_data_r_reg[31]\(14)
    );
\o1_data_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(15),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(15),
      O => \^o1_data_r_reg[31]\(15)
    );
\o1_data_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(16),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(16),
      O => \^o1_data_r_reg[31]\(16)
    );
\o1_data_r[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \o1_data_r[17]_i_2_n_0\,
      I1 => \o1_data_r[17]_i_3_n_0\,
      I2 => \^inst_decoder_b1_src_sel_wire\(2),
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(17),
      O => \^o1_data_r_reg[31]\(17)
    );
\o1_data_r[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(16),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(17),
      O => \o1_data_r[17]_i_2_n_0\
    );
\o1_data_r[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202030302F2F3F30"
    )
        port map (
      I0 => \o1reg_reg[31]_5\,
      I1 => \T1opc_reg_reg[0]_8\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \result_r_reg[17]\,
      I4 => \^inst_decoder_b1_src_sel_wire\(0),
      I5 => \opc_reg_reg[0]_20\,
      O => \o1_data_r[17]_i_3_n_0\
    );
\o1_data_r[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \o1_data_r[18]_i_2_n_0\,
      I1 => \o1_data_r[18]_i_3_n_0\,
      I2 => \^inst_decoder_b1_src_sel_wire\(2),
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(18),
      O => \^o1_data_r_reg[31]\(18)
    );
\o1_data_r[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(17),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(18),
      O => \o1_data_r[18]_i_2_n_0\
    );
\o1_data_r[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202030302F2F3F30"
    )
        port map (
      I0 => \t1reg_reg[4]_13\,
      I1 => \T1opc_reg_reg[0]_7\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \result_r_reg[18]\,
      I4 => \^inst_decoder_b1_src_sel_wire\(0),
      I5 => \opc_reg_reg[0]_19\,
      O => \o1_data_r[18]_i_3_n_0\
    );
\o1_data_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in2_load_wire,
      I1 => Q(19),
      I2 => \o1_data_r[19]_i_2_n_0\,
      O => \^o1_data_r_reg[31]\(19)
    );
\o1_data_r[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554540"
    )
        port map (
      I0 => \o1_data_r[19]_i_3_n_0\,
      I1 => \opc1reg_reg[1]_16\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \B1_src_sel_reg_reg[0]_26\,
      I4 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1_data_r[19]_i_2_n_0\
    );
\o1_data_r[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(18),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(19),
      O => \o1_data_r[19]_i_3_n_0\
    );
\o1_data_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o1_data_r[1]_i_2_n_0\,
      O => \^o1_data_r_reg[31]\(1)
    );
\o1_data_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => Q(1),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      O => \o1_data_r[1]_i_2_n_0\
    );
\o1_data_r[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \o1_data_r[20]_i_2_n_0\,
      I1 => \o1_data_r[20]_i_3_n_0\,
      I2 => \^inst_decoder_b1_src_sel_wire\(2),
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(20),
      O => \^o1_data_r_reg[31]\(20)
    );
\o1_data_r[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(19),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(20),
      O => \o1_data_r[20]_i_2_n_0\
    );
\o1_data_r[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202030302F2F3F30"
    )
        port map (
      I0 => \t1reg_reg[4]_11\,
      I1 => \T1opc_reg_reg[0]_5\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \result_r_reg[20]\,
      I4 => \^inst_decoder_b1_src_sel_wire\(0),
      I5 => \opc_reg_reg[0]_17\,
      O => \o1_data_r[20]_i_3_n_0\
    );
\o1_data_r[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \o1_data_r[21]_i_2_n_0\,
      I1 => \o1_data_r[21]_i_3_n_0\,
      I2 => \^inst_decoder_b1_src_sel_wire\(2),
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(21),
      O => \^o1_data_r_reg[31]\(21)
    );
\o1_data_r[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(20),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(21),
      O => \o1_data_r[21]_i_2_n_0\
    );
\o1_data_r[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202030302F2F3F30"
    )
        port map (
      I0 => \t1reg_reg[4]_10\,
      I1 => \T1opc_reg_reg[0]_4\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \result_r_reg[21]\,
      I4 => \^inst_decoder_b1_src_sel_wire\(0),
      I5 => \opc_reg_reg[0]_16\,
      O => \o1_data_r[21]_i_3_n_0\
    );
\o1_data_r[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \o1_data_r[22]_i_2_n_0\,
      I1 => \o1_data_r[22]_i_3_n_0\,
      I2 => \^inst_decoder_b1_src_sel_wire\(2),
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(22),
      O => \^o1_data_r_reg[31]\(22)
    );
\o1_data_r[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(21),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(22),
      O => \o1_data_r[22]_i_2_n_0\
    );
\o1_data_r[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202030302F2F3F30"
    )
        port map (
      I0 => \t1reg_reg[4]_9\,
      I1 => \T1opc_reg_reg[0]_3\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \result_r_reg[22]\,
      I4 => \^inst_decoder_b1_src_sel_wire\(0),
      I5 => \opc_reg_reg[0]_15\,
      O => \o1_data_r[22]_i_3_n_0\
    );
\o1_data_r[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \o1_data_r[23]_i_2_n_0\,
      I1 => \o1_data_r[23]_i_3_n_0\,
      I2 => \^inst_decoder_b1_src_sel_wire\(2),
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(23),
      O => \^o1_data_r_reg[31]\(23)
    );
\o1_data_r[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(22),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(23),
      O => \o1_data_r[23]_i_2_n_0\
    );
\o1_data_r[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202030302F2F3F30"
    )
        port map (
      I0 => \o1reg_reg[31]_4\,
      I1 => \T1opc_reg_reg[0]_2\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \result_r_reg[23]\,
      I4 => \^inst_decoder_b1_src_sel_wire\(0),
      I5 => \opc_reg_reg[0]_14\,
      O => \o1_data_r[23]_i_3_n_0\
    );
\o1_data_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(24),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(24),
      O => \^o1_data_r_reg[31]\(24)
    );
\o1_data_r[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o1_data_r[25]_i_2_n_0\,
      O => \^o1_data_r_reg[31]\(25)
    );
\o1_data_r[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \o1temp[25]_i_2_n_0\,
      I1 => Q(25),
      I2 => inst_decoder_fu_lsu_in2_load_wire,
      O => \o1_data_r[25]_i_2_n_0\
    );
\o1_data_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(26),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(26),
      O => \^o1_data_r_reg[31]\(26)
    );
\o1_data_r[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o1_data_r[27]_i_2_n_0\,
      O => \^o1_data_r_reg[31]\(27)
    );
\o1_data_r[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \o1temp[27]_i_2_n_0\,
      I1 => Q(27),
      I2 => inst_decoder_fu_lsu_in2_load_wire,
      O => \o1_data_r[27]_i_2_n_0\
    );
\o1_data_r[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o1_data_r[28]_i_2_n_0\,
      O => \^o1_data_r_reg[31]\(28)
    );
\o1_data_r[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \o1temp[28]_i_2_n_0\,
      I1 => Q(28),
      I2 => inst_decoder_fu_lsu_in2_load_wire,
      O => \o1_data_r[28]_i_2_n_0\
    );
\o1_data_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(29),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(29),
      O => \^o1_data_r_reg[31]\(29)
    );
\o1_data_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => \opc1reg_reg[1]_17\,
      I1 => \o1_data_r[2]_i_3_n_0\,
      I2 => \o1_data_r[2]_i_4_n_0\,
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(2),
      O => \^o1_data_r_reg[31]\(2)
    );
\o1_data_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_23\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_10\,
      O => \o1_data_r[2]_i_3_n_0\
    );
\o1_data_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(1),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(2),
      I4 => inst_decoder_simm_B1_wire(2),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1_data_r[2]_i_4_n_0\
    );
\o1_data_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(30),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(30),
      O => \^o1_data_r_reg[31]\(30)
    );
\o1_data_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(31),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(31),
      O => \^o1_data_r_reg[31]\(31)
    );
\o1_data_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(3),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(3),
      O => \^o1_data_r_reg[31]\(3)
    );
\o1_data_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(4),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(4),
      O => \^o1_data_r_reg[31]\(4)
    );
\o1_data_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \o1_data_r[5]_i_2_n_0\,
      I1 => \opc1reg_reg[1]_14\,
      I2 => \o1_data_r[5]_i_4_n_0\,
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(5),
      O => \^o1_data_r_reg[31]\(5)
    );
\o1_data_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(4),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(5),
      I4 => inst_decoder_simm_B1_wire(5),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1_data_r[5]_i_2_n_0\
    );
\o1_data_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_8\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \result_r_reg[5]\,
      O => \o1_data_r[5]_i_4_n_0\
    );
\o1_data_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF200"
    )
        port map (
      I0 => \opc1reg_reg[1]_13\,
      I1 => \o1_data_r[6]_i_3_n_0\,
      I2 => \o1_data_r[6]_i_4_n_0\,
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(6),
      O => \^o1_data_r_reg[31]\(6)
    );
\o1_data_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_7\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \rdata_r_reg[6]\,
      O => \o1_data_r[6]_i_3_n_0\
    );
\o1_data_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(5),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(6),
      I4 => inst_decoder_simm_B1_wire(6),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1_data_r[6]_i_4_n_0\
    );
\o1_data_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \o1_data_r[7]_i_2_n_0\,
      I1 => \opc1reg_reg[1]_12\,
      I2 => \o1_data_r[7]_i_4_n_0\,
      I3 => inst_decoder_fu_lsu_in2_load_wire,
      I4 => Q(7),
      O => \^o1_data_r_reg[31]\(7)
    );
\o1_data_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(6),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(7),
      I4 => inst_decoder_simm_B1_wire(7),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1_data_r[7]_i_2_n_0\
    );
\o1_data_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_6\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_7\,
      O => \o1_data_r[7]_i_4_n_0\
    );
\o1_data_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(8),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(8),
      O => \^o1_data_r_reg[31]\(8)
    );
\o1_data_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(9),
      I1 => inst_decoder_fu_lsu_in2_load_wire,
      I2 => Q(9),
      O => \^o1_data_r_reg[31]\(9)
    );
\o1reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(0),
      O => \o1reg_reg[31]_1\(0)
    );
\o1reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(0),
      O => \o1reg_reg[31]_0\(0)
    );
\o1reg[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(0),
      O => \o1reg_reg[31]\(0)
    );
\o1reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(10),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(10),
      O => \o1reg_reg[31]_1\(10)
    );
\o1reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(10),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(10),
      O => \o1reg_reg[31]_0\(10)
    );
\o1reg[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(10),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(10),
      O => \o1reg_reg[31]\(10)
    );
\o1reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(11),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(11),
      O => \o1reg_reg[31]_1\(11)
    );
\o1reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(11),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(11),
      O => \o1reg_reg[31]_0\(11)
    );
\o1reg[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(11),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(11),
      O => \o1reg_reg[31]\(11)
    );
\o1reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(12),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(12),
      O => \o1reg_reg[31]\(12)
    );
\o1reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(12),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(12),
      O => \o1reg_reg[31]_0\(12)
    );
\o1reg[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(12),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(12),
      O => \o1reg_reg[31]_1\(12)
    );
\o1reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(13),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(13),
      O => \o1reg_reg[31]\(13)
    );
\o1reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(13),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(13),
      O => \o1reg_reg[31]_0\(13)
    );
\o1reg[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(13),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(13),
      O => \o1reg_reg[31]_1\(13)
    );
\o1reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(14),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(14),
      O => \o1reg_reg[31]\(14)
    );
\o1reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(14),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(14),
      O => \o1reg_reg[31]_0\(14)
    );
\o1reg[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(14),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(14),
      O => \o1reg_reg[31]_1\(14)
    );
\o1reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(15),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(15),
      O => \o1reg_reg[31]\(15)
    );
\o1reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(15),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(15),
      O => \o1reg_reg[31]_0\(15)
    );
\o1reg[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(15),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(15),
      O => \o1reg_reg[31]_1\(15)
    );
\o1reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(16),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(16),
      O => \o1reg_reg[31]\(16)
    );
\o1reg[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(16),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(16),
      O => \o1reg_reg[31]_0\(16)
    );
\o1reg[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(16),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(16),
      O => \o1reg_reg[31]_1\(16)
    );
\o1reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(17),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(17),
      O => \o1reg_reg[31]\(17)
    );
\o1reg[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(17),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(17),
      O => \o1reg_reg[31]_0\(17)
    );
\o1reg[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(17),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(17),
      O => \o1reg_reg[31]_1\(17)
    );
\o1reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(18),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(18),
      O => \o1reg_reg[31]\(18)
    );
\o1reg[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(18),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(18),
      O => \o1reg_reg[31]_0\(18)
    );
\o1reg[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(18),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(18),
      O => \o1reg_reg[31]_1\(18)
    );
\o1reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1_data_r[19]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(19),
      O => \o1reg_reg[31]_1\(19)
    );
\o1reg[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1_data_r[19]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(19),
      O => \o1reg_reg[31]_0\(19)
    );
\o1reg[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1_data_r[19]_i_2_n_0\,
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(19),
      O => \o1reg_reg[31]\(19)
    );
\o1reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(1),
      O => \o1reg_reg[31]\(1)
    );
\o1reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(1),
      O => \o1reg_reg[31]_0\(1)
    );
\o1reg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(1),
      O => \o1reg_reg[31]_1\(1)
    );
\o1reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(20),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(20),
      O => \o1reg_reg[31]\(20)
    );
\o1reg[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(20),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(20),
      O => \o1reg_reg[31]_0\(20)
    );
\o1reg[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(20),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(20),
      O => \o1reg_reg[31]_1\(20)
    );
\o1reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(21),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(21),
      O => \o1reg_reg[31]\(21)
    );
\o1reg[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(21),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(21),
      O => \o1reg_reg[31]_0\(21)
    );
\o1reg[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(21),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(21),
      O => \o1reg_reg[31]_1\(21)
    );
\o1reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(22),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(22),
      O => \o1reg_reg[31]\(22)
    );
\o1reg[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(22),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(22),
      O => \o1reg_reg[31]_0\(22)
    );
\o1reg[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(22),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(22),
      O => \o1reg_reg[31]_1\(22)
    );
\o1reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(23),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(23),
      O => \o1reg_reg[31]\(23)
    );
\o1reg[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(23),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(23),
      O => \o1reg_reg[31]_0\(23)
    );
\o1reg[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(23),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(23),
      O => \o1reg_reg[31]_1\(23)
    );
\o1reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(24),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(24),
      O => \o1reg_reg[31]\(24)
    );
\o1reg[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(24),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(24),
      O => \o1reg_reg[31]_0\(24)
    );
\o1reg[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(24),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(24),
      O => \o1reg_reg[31]_1\(24)
    );
\o1reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[25]_i_2_n_0\,
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(25),
      O => \o1reg_reg[31]\(25)
    );
\o1reg[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[25]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(25),
      O => \o1reg_reg[31]_0\(25)
    );
\o1reg[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[25]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(25),
      O => \o1reg_reg[31]_1\(25)
    );
\o1reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(26),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(26),
      O => \o1reg_reg[31]\(26)
    );
\o1reg[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(26),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(26),
      O => \o1reg_reg[31]_0\(26)
    );
\o1reg[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(26),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(26),
      O => \o1reg_reg[31]_1\(26)
    );
\o1reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[27]_i_2_n_0\,
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(27),
      O => \o1reg_reg[31]\(27)
    );
\o1reg[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[27]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(27),
      O => \o1reg_reg[31]_0\(27)
    );
\o1reg[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[27]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(27),
      O => \o1reg_reg[31]_1\(27)
    );
\o1reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[28]_i_2_n_0\,
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(28),
      O => \o1reg_reg[31]\(28)
    );
\o1reg[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[28]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(28),
      O => \o1reg_reg[31]_0\(28)
    );
\o1reg[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \o1temp[28]_i_2_n_0\,
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(28),
      O => \o1reg_reg[31]_1\(28)
    );
\o1reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(29),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(29),
      O => \o1reg_reg[31]\(29)
    );
\o1reg[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(29),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(29),
      O => \o1reg_reg[31]_0\(29)
    );
\o1reg[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(29),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(29),
      O => \o1reg_reg[31]_1\(29)
    );
\o1reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(2),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(2),
      O => \o1reg_reg[31]_1\(2)
    );
\o1reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(2),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(2),
      O => \o1reg_reg[31]_0\(2)
    );
\o1reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(2),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(2),
      O => \o1reg_reg[31]\(2)
    );
\o1reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(30),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(30),
      O => \o1reg_reg[31]\(30)
    );
\o1reg[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(30),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(30),
      O => \o1reg_reg[31]_0\(30)
    );
\o1reg[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(30),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(30),
      O => \o1reg_reg[31]_1\(30)
    );
\o1reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_decoder_fu_arith_in1t_load_wire,
      I1 => p_1_in,
      O => \o1reg_reg[31]_2\(0)
    );
\o1reg[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_decoder_fu_shifter_in1t_load_wire,
      I1 => p_1_in,
      O => \o1reg_reg[31]_3\(0)
    );
\o1reg[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(31),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(31),
      O => \o1reg_reg[31]_1\(31)
    );
\o1reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(31),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(31),
      O => \o1reg_reg[31]\(31)
    );
\o1reg[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(31),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(31),
      O => \o1reg_reg[31]_0\(31)
    );
\o1reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(3),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(3),
      O => \o1reg_reg[31]_1\(3)
    );
\o1reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(3),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(3),
      O => \o1reg_reg[31]_0\(3)
    );
\o1reg[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(3),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(3),
      O => \o1reg_reg[31]\(3)
    );
\o1reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(4),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(4),
      O => \o1reg_reg[31]_1\(4)
    );
\o1reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(4),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(4),
      O => \o1reg_reg[31]_0\(4)
    );
\o1reg[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(4),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(4),
      O => \o1reg_reg[31]\(4)
    );
\o1reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(5),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(5),
      O => \o1reg_reg[31]_1\(5)
    );
\o1reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(5),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(5),
      O => \o1reg_reg[31]_0\(5)
    );
\o1reg[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(5),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(5),
      O => \o1reg_reg[31]\(5)
    );
\o1reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(6),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(6),
      O => \o1reg_reg[31]_1\(6)
    );
\o1reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(6),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(6),
      O => \o1reg_reg[31]_0\(6)
    );
\o1reg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(6),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(6),
      O => \o1reg_reg[31]\(6)
    );
\o1reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(7),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(7),
      O => \o1reg_reg[31]_1\(7)
    );
\o1reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(7),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(7),
      O => \o1reg_reg[31]_0\(7)
    );
\o1reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(7),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(7),
      O => \o1reg_reg[31]\(7)
    );
\o1reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(8),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(8),
      O => \o1reg_reg[31]_1\(8)
    );
\o1reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(8),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(8),
      O => \o1reg_reg[31]_0\(8)
    );
\o1reg[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(8),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(8),
      O => \o1reg_reg[31]\(8)
    );
\o1reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(9),
      I1 => \^o1reg_reg[1]_0\,
      I2 => \o1temp_reg[31]_1\(9),
      O => \o1reg_reg[31]_1\(9)
    );
\o1reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(9),
      I1 => \^o1reg_reg[1]_1\,
      I2 => \o1temp_reg[31]_0\(9),
      O => \o1reg_reg[31]_0\(9)
    );
\o1reg[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(9),
      I1 => \^o1reg_reg[1]\,
      I2 => \o1temp_reg[31]\(9),
      O => \o1reg_reg[31]\(9)
    );
\o1temp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
        port map (
      I0 => \o1temp[0]_i_2_n_0\,
      I1 => \o1temp[0]_i_3_n_0\,
      I2 => \opc1reg_reg[1]_11\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_19\,
      O => \^socket_rf_i1_data\(0)
    );
\o1temp[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \reg_reg[1][0]_0\,
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \ra_block.return_addr_reg_reg[13]_0\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => inst_decoder_simm_B1_wire(0),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1temp[0]_i_2_n_0\
    );
\o1temp[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \opc_reg_reg[1]\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \pipeline_r_reg[2][operation][0]_0\(0),
      I4 => \^inst_decoder_b1_src_sel_wire\(1),
      O => \o1temp[0]_i_3_n_0\
    );
\o1temp[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEFE"
    )
        port map (
      I0 => \aaddr_r[8]_i_5_n_0\,
      I1 => \B1_src_sel_reg_reg[0]_15\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \t1reg_reg[4]_6\,
      I4 => \aaddr_r[8]_i_2_n_0\,
      O => \^socket_rf_i1_data\(10)
    );
\o1temp[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEFE"
    )
        port map (
      I0 => \aaddr_r[9]_i_5_n_0\,
      I1 => \B1_src_sel_reg_reg[0]_14\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \t1reg_reg[4]_5\,
      I4 => \aaddr_r[9]_i_2_n_0\,
      O => \^socket_rf_i1_data\(11)
    );
\o1temp[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5510"
    )
        port map (
      I0 => \o1temp[12]_i_2_n_0\,
      I1 => \t1reg_reg[4]_0\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \B1_src_sel_reg_reg[0]_2\,
      I4 => \o1temp[12]_i_5_n_0\,
      O => \^socket_rf_i1_data\(12)
    );
\o1temp[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_1\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_2\,
      O => \o1temp[12]_i_2_n_0\
    );
\o1temp[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(11),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(12),
      I4 => inst_decoder_simm_B1_wire(12),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1temp[12]_i_5_n_0\
    );
\o1temp[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
        port map (
      I0 => \o1temp[13]_i_2_n_0\,
      I1 => \o1temp[13]_i_3_n_0\,
      I2 => \t1reg_reg[4]\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_1\,
      O => \^socket_rf_i1_data\(13)
    );
\o1temp[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(12),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(13),
      I4 => inst_decoder_simm_B1_wire(13),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1temp[13]_i_2_n_0\
    );
\o1temp[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_0\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_1\,
      O => \o1temp[13]_i_3_n_0\
    );
\o1temp[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
        port map (
      I0 => \o1temp[14]_i_2_n_0\,
      I1 => \o1temp[14]_i_3_n_0\,
      I2 => \opc1reg_reg[1]_8\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_11\,
      O => \^socket_rf_i1_data\(14)
    );
\o1temp[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(13),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(14),
      O => \o1temp[14]_i_2_n_0\
    );
\o1temp[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_21\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_8\,
      O => \o1temp[14]_i_3_n_0\
    );
\o1temp[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBAAAAAAAA"
    )
        port map (
      I0 => \o1temp[15]_i_2_n_0\,
      I1 => \^inst_decoder_b1_src_sel_wire\(2),
      I2 => \B1_src_sel_reg_reg[1]_2\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]\,
      I5 => \opc1reg_reg[1]_7\,
      O => \^socket_rf_i1_data\(15)
    );
\o1temp[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(14),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(15),
      O => \o1temp[15]_i_2_n_0\
    );
\o1temp[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBAAAAAAAA"
    )
        port map (
      I0 => \o1temp[16]_i_2_n_0\,
      I1 => \^inst_decoder_b1_src_sel_wire\(2),
      I2 => \B1_src_sel_reg_reg[1]_1\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \result_r_reg[16]\,
      I5 => \opc1reg_reg[1]_6\,
      O => \^socket_rf_i1_data\(16)
    );
\o1temp[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(15),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(16),
      O => \o1temp[16]_i_2_n_0\
    );
\o1temp[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => \opc_reg_reg[0]_25\(0),
      O => \o1temp_reg[16]\
    );
\o1temp[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"838083800000FFFF"
    )
        port map (
      I0 => inst_decoder_simm_B1_wire(17),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => data_rd_out(16),
      I4 => \o1_data_r[17]_i_3_n_0\,
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \^socket_rf_i1_data\(17)
    );
\o1temp[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \o1_data_r[18]_i_2_n_0\,
      I1 => \opc1reg_reg[1]_5\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \B1_src_sel_reg_reg[0]_10\,
      I4 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \^socket_rf_i1_data\(18)
    );
\o1temp[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o1_data_r[19]_i_2_n_0\,
      O => \^socket_rf_i1_data\(19)
    );
\o1temp[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      O => \^socket_rf_i1_data\(1)
    );
\o1temp[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \o1_data_r[20]_i_2_n_0\,
      I1 => \opc1reg_reg[1]_4\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \B1_src_sel_reg_reg[0]_9\,
      I4 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \^socket_rf_i1_data\(20)
    );
\o1temp[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \o1_data_r[21]_i_2_n_0\,
      I1 => \opc1reg_reg[1]_3\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \B1_src_sel_reg_reg[0]_8\,
      I4 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \^socket_rf_i1_data\(21)
    );
\o1temp[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \o1_data_r[22]_i_2_n_0\,
      I1 => \opc1reg_reg[1]_2\,
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \B1_src_sel_reg_reg[0]_7\,
      I4 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \^socket_rf_i1_data\(22)
    );
\o1temp[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"838083800000FFFF"
    )
        port map (
      I0 => inst_decoder_simm_B1_wire(23),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => data_rd_out(22),
      I4 => \o1_data_r[23]_i_3_n_0\,
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \^socket_rf_i1_data\(23)
    );
\o1temp[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
        port map (
      I0 => \o1temp[24]_i_2_n_0\,
      I1 => \o1temp[24]_i_3_n_0\,
      I2 => \opc1reg_reg[1]_1\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_6\,
      O => \^socket_rf_i1_data\(24)
    );
\o1temp[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(23),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(24),
      O => \o1temp[24]_i_2_n_0\
    );
\o1temp[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_13\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \result_r_reg[24]\,
      O => \o1temp[24]_i_3_n_0\
    );
\o1temp[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o1temp[25]_i_2_n_0\,
      O => \^socket_rf_i1_data\(25)
    );
\o1temp[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501550100"
    )
        port map (
      I0 => \o1temp[25]_i_3_n_0\,
      I1 => \B1_src_sel_reg_reg[0]_24\,
      I2 => \T1opc_reg_reg[0]_1\,
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => \B1_src_sel_reg_reg[0]_25\,
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1temp[25]_i_2_n_0\
    );
\o1temp[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(24),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(25),
      O => \o1temp[25]_i_3_n_0\
    );
\o1temp[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
        port map (
      I0 => \o1temp[26]_i_2_n_0\,
      I1 => \o1temp[26]_i_3_n_0\,
      I2 => \t1reg_reg[4]_2\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_5\,
      O => \^socket_rf_i1_data\(26)
    );
\o1temp[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(25),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(26),
      O => \o1temp[26]_i_2_n_0\
    );
\o1temp[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_12\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \result_r_reg[26]\,
      O => \o1temp[26]_i_3_n_0\
    );
\o1temp[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o1temp[27]_i_2_n_0\,
      O => \^socket_rf_i1_data\(27)
    );
\o1temp[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501550100"
    )
        port map (
      I0 => \o1temp[27]_i_3_n_0\,
      I1 => \B1_src_sel_reg_reg[0]_22\,
      I2 => \T1opc_reg_reg[0]_0\,
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => \B1_src_sel_reg_reg[0]_23\,
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1temp[27]_i_2_n_0\
    );
\o1temp[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(26),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(27),
      O => \o1temp[27]_i_3_n_0\
    );
\o1temp[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o1temp[28]_i_2_n_0\,
      O => \^socket_rf_i1_data\(28)
    );
\o1temp[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501550100"
    )
        port map (
      I0 => \o1temp[28]_i_3_n_0\,
      I1 => \B1_src_sel_reg_reg[0]_20\,
      I2 => \T1opc_reg_reg[0]\,
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => \B1_src_sel_reg_reg[0]_21\,
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1temp[28]_i_2_n_0\
    );
\o1temp[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(27),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(28),
      O => \o1temp[28]_i_3_n_0\
    );
\o1temp[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
        port map (
      I0 => \o1temp[29]_i_2_n_0\,
      I1 => \o1temp[29]_i_3_n_0\,
      I2 => \t1reg_reg[4]_1\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_4\,
      O => \^socket_rf_i1_data\(29)
    );
\o1temp[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(28),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(29),
      O => \o1temp[29]_i_2_n_0\
    );
\o1temp[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_11\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \result_r_reg[29]\,
      O => \o1temp[29]_i_3_n_0\
    );
\o1temp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000AA02"
    )
        port map (
      I0 => \opc1reg_reg[1]_17\,
      I1 => \pipeline_r_reg[2][operation][0]_10\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \B1_src_sel_reg_reg[1]_6\,
      I4 => \^inst_decoder_b1_src_sel_wire\(2),
      I5 => \o1_data_r[2]_i_4_n_0\,
      O => \^socket_rf_i1_data\(2)
    );
\o1temp[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABAA"
    )
        port map (
      I0 => \o1temp[30]_i_2_n_0\,
      I1 => \o1temp[30]_i_3_n_0\,
      I2 => \opc1reg_reg[1]_0\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_3\,
      O => \^socket_rf_i1_data\(30)
    );
\o1temp[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => data_rd_out(29),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \^inst_decoder_b1_src_sel_wire\(1),
      I4 => inst_decoder_simm_B1_wire(30),
      O => \o1temp[30]_i_2_n_0\
    );
\o1temp[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_10\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \result_r_reg[30]\,
      O => \o1temp[30]_i_3_n_0\
    );
\o1temp[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF83800000"
    )
        port map (
      I0 => inst_decoder_simm_B1_wire(31),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => data_rd_out(30),
      I4 => \^inst_decoder_b1_src_sel_wire\(2),
      I5 => \o1temp[31]_i_3_n_0\,
      O => \^socket_rf_i1_data\(31)
    );
\o1temp[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA02"
    )
        port map (
      I0 => \opc1reg_reg[1]_15\,
      I1 => \result_r_reg[31]\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \opc_reg_reg[0]_9\,
      I4 => \^inst_decoder_b1_src_sel_wire\(1),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \o1temp[31]_i_3_n_0\
    );
\o1temp[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00AE"
    )
        port map (
      I0 => \B1_src_sel_reg_reg[0]_18\,
      I1 => \^inst_decoder_b1_src_sel_wire\(0),
      I2 => \t1reg_reg[4]_8\,
      I3 => \aaddr_r[1]_i_3_n_0\,
      I4 => \aaddr_r[1]_i_2__0_n_0\,
      O => \^socket_rf_i1_data\(3)
    );
\o1temp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEFE"
    )
        port map (
      I0 => \aaddr_r[2]_i_5_n_0\,
      I1 => \B1_src_sel_reg_reg[0]_13\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \t1reg_reg[4]_4\,
      I4 => \aaddr_r[2]_i_2_n_0\,
      O => \^socket_rf_i1_data\(4)
    );
\o1temp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBAAAB"
    )
        port map (
      I0 => \o1_data_r[5]_i_2_n_0\,
      I1 => \opc1reg_reg[1]_14\,
      I2 => \result_r_reg[5]\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[1]_5\,
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \^socket_rf_i1_data\(5)
    );
\o1temp[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000AA02"
    )
        port map (
      I0 => \opc1reg_reg[1]_13\,
      I1 => \rdata_r_reg[6]\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \B1_src_sel_reg_reg[1]_4\,
      I4 => \^inst_decoder_b1_src_sel_wire\(2),
      I5 => \o1_data_r[6]_i_4_n_0\,
      O => \^socket_rf_i1_data\(6)
    );
\o1temp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBAAAB"
    )
        port map (
      I0 => \o1_data_r[7]_i_2_n_0\,
      I1 => \opc1reg_reg[1]_12\,
      I2 => \pipeline_r_reg[2][operation][0]_7\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[1]_3\,
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \^socket_rf_i1_data\(7)
    );
\o1temp[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00AE"
    )
        port map (
      I0 => \B1_src_sel_reg_reg[0]_17\,
      I1 => \^inst_decoder_b1_src_sel_wire\(0),
      I2 => \opc1reg_reg[1]_9\,
      I3 => \aaddr_r[6]_i_3_n_0\,
      I4 => \aaddr_r[6]_i_2__0_n_0\,
      O => \^socket_rf_i1_data\(8)
    );
\o1temp[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEFE"
    )
        port map (
      I0 => \aaddr_r[7]_i_5_n_0\,
      I1 => \B1_src_sel_reg_reg[0]_16\,
      I2 => \^inst_decoder_b1_src_sel_wire\(0),
      I3 => \t1reg_reg[4]_7\,
      I4 => \aaddr_r[7]_i_2_n_0\,
      O => \^socket_rf_i1_data\(9)
    );
\pc_next_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BBB8B"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => inst_decoder_pc_load_wire,
      I2 => \pc_update_generate_0.pc_prev_reg_reg[0]\(0),
      I3 => p_0_in,
      I4 => \pc_update_generate_0.pc_reg_reg[0]_0\(0),
      O => \pc_next_r_reg[13]\(0)
    );
\pc_next_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(10),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(9),
      O => \pc_next_r_reg[13]\(10)
    );
\pc_next_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(11),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(10),
      O => \pc_next_r_reg[13]\(11)
    );
\pc_next_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(12),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(11),
      O => \pc_next_r_reg[13]\(12)
    );
\pc_next_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(13),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(12),
      O => \pc_next_r_reg[13]\(13)
    );
\pc_next_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(0),
      O => \pc_next_r_reg[13]\(1)
    );
\pc_next_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(2),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(1),
      O => \pc_next_r_reg[13]\(2)
    );
\pc_next_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(3),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(2),
      O => \pc_next_r_reg[13]\(3)
    );
\pc_next_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(4),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(3),
      O => \pc_next_r_reg[13]\(4)
    );
\pc_next_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(5),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(4),
      O => \pc_next_r_reg[13]\(5)
    );
\pc_next_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(6),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(5),
      O => \pc_next_r_reg[13]\(6)
    );
\pc_next_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(7),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(6),
      O => \pc_next_r_reg[13]\(7)
    );
\pc_next_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(8),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(7),
      O => \pc_next_r_reg[13]\(8)
    );
\pc_next_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(9),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(8),
      O => \pc_next_r_reg[13]\(9)
    );
\pc_update_generate_0.pc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8BFF00008B00"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => inst_decoder_pc_load_wire,
      I2 => \pc_update_generate_0.pc_reg_reg[0]\(0),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(0),
      O => \pc_update_generate_0.pc_reg_reg[13]\(0)
    );
\pc_update_generate_0.pc_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(10),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(9),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(10),
      O => \pc_update_generate_0.pc_reg_reg[13]\(10)
    );
\pc_update_generate_0.pc_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(11),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(10),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(11),
      O => \pc_update_generate_0.pc_reg_reg[13]\(11)
    );
\pc_update_generate_0.pc_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(12),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(11),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(12),
      O => \pc_update_generate_0.pc_reg_reg[13]\(12)
    );
\pc_update_generate_0.pc_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(13),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(12),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(13),
      O => \pc_update_generate_0.pc_reg_reg[13]\(13)
    );
\pc_update_generate_0.pc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF74FF00007400"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(0),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(1),
      O => \pc_update_generate_0.pc_reg_reg[13]\(1)
    );
\pc_update_generate_0.pc_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44445455"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_3_n_0\,
      I1 => \pc_update_generate_0.pc_reg[1]_i_4_n_0\,
      I2 => \t1reg_reg[4]_3\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \B1_src_sel_reg_reg[0]_12\,
      O => \pc_update_generate_0.pc_reg[1]_i_2_n_0\
    );
\pc_update_generate_0.pc_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(0),
      I1 => data_rd_out(0),
      I2 => \^inst_decoder_b1_src_sel_wire\(1),
      I3 => \ra_block.return_addr_reg_reg[13]_0\(1),
      I4 => inst_decoder_simm_B1_wire(1),
      I5 => \^inst_decoder_b1_src_sel_wire\(2),
      O => \pc_update_generate_0.pc_reg[1]_i_3_n_0\
    );
\pc_update_generate_0.pc_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \^inst_decoder_b1_src_sel_wire\(2),
      I1 => \^inst_decoder_b1_src_sel_wire\(1),
      I2 => \opc_reg_reg[0]_22\,
      I3 => \^inst_decoder_b1_src_sel_wire\(0),
      I4 => \pipeline_r_reg[2][operation][0]_9\,
      O => \pc_update_generate_0.pc_reg[1]_i_4_n_0\
    );
\pc_update_generate_0.pc_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(2),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(1),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(2),
      O => \pc_update_generate_0.pc_reg_reg[13]\(2)
    );
\pc_update_generate_0.pc_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(3),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(2),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(3),
      O => \pc_update_generate_0.pc_reg_reg[13]\(3)
    );
\pc_update_generate_0.pc_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(4),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(3),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(4),
      O => \pc_update_generate_0.pc_reg_reg[13]\(4)
    );
\pc_update_generate_0.pc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(5),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(4),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(5),
      O => \pc_update_generate_0.pc_reg_reg[13]\(5)
    );
\pc_update_generate_0.pc_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(6),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(5),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(6),
      O => \pc_update_generate_0.pc_reg_reg[13]\(6)
    );
\pc_update_generate_0.pc_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(7),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(6),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(7),
      O => \pc_update_generate_0.pc_reg_reg[13]\(7)
    );
\pc_update_generate_0.pc_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(8),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(7),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(8),
      O => \pc_update_generate_0.pc_reg_reg[13]\(8)
    );
\pc_update_generate_0.pc_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^socket_rf_i1_data\(9),
      I1 => inst_decoder_pc_load_wire,
      I2 => ra_source(8),
      I3 => rstx,
      I4 => tta_reset,
      I5 => \dout_reg[13]\(9),
      O => \pc_update_generate_0.pc_reg_reg[13]\(9)
    );
\pipeline_r[0][addr_low][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57000000"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(2),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I2 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I3 => inst_decoder_fu_lsu_in1t_load_wire,
      I4 => \^socket_rf_i1_data\(0),
      O => \pipeline_r_reg[0][addr_low][1]\(0)
    );
\pipeline_r[0][addr_low][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005700"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(2),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I2 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I3 => inst_decoder_fu_lsu_in1t_load_wire,
      I4 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      O => \pipeline_r_reg[0][addr_low][1]\(1)
    );
\pipeline_r[0][operation][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E090"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I1 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I2 => inst_decoder_fu_lsu_in1t_load_wire,
      I3 => \^inst_decoder_fu_lsu_opc_wire\(2),
      O => \pipeline_r_reg[0][operation][2]\(0)
    );
\pipeline_r[0][operation][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      I1 => \^inst_decoder_fu_lsu_opc_wire\(1),
      I2 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(2),
      O => \pipeline_r_reg[0][operation][2]\(1)
    );
\pipeline_r[0][operation][2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_decoder_fu_lsu_in1t_load_wire,
      O => \pipeline_r_reg[0][operation][2]\(2)
    );
\pipeline_r[0][sign_extend]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \^inst_decoder_fu_lsu_opc_wire\(2),
      I1 => inst_decoder_fu_lsu_in1t_load_wire,
      I2 => \^inst_decoder_fu_lsu_opc_wire\(0),
      I3 => \^inst_decoder_fu_lsu_opc_wire\(1),
      O => \pipeline_r[0][sign_extend]0_out\
    );
post_decode_merged_glock_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => post_decode_merged_glock_r_reg_0,
      Q => locked,
      R => '0'
    );
\ra_block.return_addr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^socket_rf_i1_data\(0),
      I1 => inst_decoder_ra_load_wire,
      I2 => \pc_update_generate_0.pc_reg_reg[0]_0\(0),
      O => \ra_block.return_addr_reg_reg[13]\(0)
    );
\ra_block.return_addr_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(10),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(9),
      O => \ra_block.return_addr_reg_reg[13]\(10)
    );
\ra_block.return_addr_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(11),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(10),
      O => \ra_block.return_addr_reg_reg[13]\(11)
    );
\ra_block.return_addr_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(12),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(11),
      O => \ra_block.return_addr_reg_reg[13]\(12)
    );
\ra_block.return_addr_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => inst_decoder_pc_load_wire,
      I1 => \^inst_decoder_pc_opcode_wire\,
      I2 => inst_decoder_ra_load_wire,
      I3 => p_0_in,
      O => E(0)
    );
\ra_block.return_addr_reg[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(13),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(12),
      O => \ra_block.return_addr_reg_reg[13]\(13)
    );
\ra_block.return_addr_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \pc_update_generate_0.pc_reg[1]_i_2_n_0\,
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(0),
      O => \ra_block.return_addr_reg_reg[13]\(1)
    );
\ra_block.return_addr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(2),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(1),
      O => \ra_block.return_addr_reg_reg[13]\(2)
    );
\ra_block.return_addr_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(3),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(2),
      O => \ra_block.return_addr_reg_reg[13]\(3)
    );
\ra_block.return_addr_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(4),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(3),
      O => \ra_block.return_addr_reg_reg[13]\(4)
    );
\ra_block.return_addr_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(5),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(4),
      O => \ra_block.return_addr_reg_reg[13]\(5)
    );
\ra_block.return_addr_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(6),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(5),
      O => \ra_block.return_addr_reg_reg[13]\(6)
    );
\ra_block.return_addr_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(7),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(6),
      O => \ra_block.return_addr_reg_reg[13]\(7)
    );
\ra_block.return_addr_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(8),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(7),
      O => \ra_block.return_addr_reg_reg[13]\(8)
    );
\ra_block.return_addr_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^socket_rf_i1_data\(9),
      I1 => inst_decoder_ra_load_wire,
      I2 => ra_source(8),
      O => \ra_block.return_addr_reg_reg[13]\(9)
    );
\rf_RF_rd_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]_0\,
      Q => ADDRA(0),
      R => mem_en_lock_r0
    );
\rf_RF_rd_opc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[7]\,
      Q => ADDRA(1),
      R => mem_en_lock_r0
    );
\rf_RF_rd_opc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[8]\,
      Q => ADDRA(2),
      R => mem_en_lock_r0
    );
rf_RF_wr_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]_0\,
      Q => inst_decoder_rf_RF_wr_load_wire,
      R => mem_en_lock_r0
    );
\rf_RF_wr_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_5\,
      Q => ADDRD(0),
      R => mem_en_lock_r0
    );
\rf_RF_wr_opc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_3\,
      Q => ADDRD(1),
      R => mem_en_lock_r0
    );
\rf_RF_wr_opc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_3\,
      Q => ADDRD(2),
      R => mem_en_lock_r0
    );
\rf_bool_rd_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]\,
      Q => inst_decoder_rf_bool_rd_opc_wire,
      R => mem_en_lock_r0
    );
rf_bool_wr_load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_0\,
      Q => \^inst_decoder_rf_bool_wr_load_wire\,
      R => mem_en_lock_r0
    );
\rf_bool_wr_opc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0\,
      Q => \^reg_reg[1][0]\,
      R => mem_en_lock_r0
    );
\simm_B1_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D00FFFF0DFF"
    )
        port map (
      I0 => \opc1reg_reg[1]_10\,
      I1 => \o1temp[0]_i_3_n_0\,
      I2 => \o1temp[0]_i_2_n_0\,
      I3 => \^inst_decoder_rf_bool_wr_load_wire\,
      I4 => \^reg_reg[1][0]\,
      I5 => \reg_reg[0][0]\,
      O => \simm_B1_reg_reg[31]_0\
    );
\simm_B1_reg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFFBA000000"
    )
        port map (
      I0 => \o1temp[0]_i_2_n_0\,
      I1 => \o1temp[0]_i_3_n_0\,
      I2 => \opc1reg_reg[1]_10\,
      I3 => \^inst_decoder_rf_bool_wr_load_wire\,
      I4 => \^reg_reg[1][0]\,
      I5 => \reg_reg[1][0]_1\,
      O => \simm_B1_reg_reg[31]_1\
    );
\simm_B1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(0),
      Q => inst_decoder_simm_B1_wire(0),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(10),
      Q => inst_decoder_simm_B1_wire(10),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(11),
      Q => inst_decoder_simm_B1_wire(11),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(12),
      Q => inst_decoder_simm_B1_wire(12),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(13),
      Q => inst_decoder_simm_B1_wire(13),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(14),
      Q => inst_decoder_simm_B1_wire(14),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(15),
      Q => inst_decoder_simm_B1_wire(15),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(16),
      Q => inst_decoder_simm_B1_wire(16),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(17),
      Q => inst_decoder_simm_B1_wire(17),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(18),
      Q => inst_decoder_simm_B1_wire(18),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(19),
      Q => inst_decoder_simm_B1_wire(19),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(1),
      Q => inst_decoder_simm_B1_wire(1),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(20),
      Q => inst_decoder_simm_B1_wire(20),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(21),
      Q => inst_decoder_simm_B1_wire(21),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(22),
      Q => inst_decoder_simm_B1_wire(22),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(23),
      Q => inst_decoder_simm_B1_wire(23),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(24),
      Q => inst_decoder_simm_B1_wire(24),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(25),
      Q => inst_decoder_simm_B1_wire(25),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(26),
      Q => inst_decoder_simm_B1_wire(26),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(27),
      Q => inst_decoder_simm_B1_wire(27),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(28),
      Q => inst_decoder_simm_B1_wire(28),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(29),
      Q => inst_decoder_simm_B1_wire(29),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(2),
      Q => inst_decoder_simm_B1_wire(2),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(30),
      Q => inst_decoder_simm_B1_wire(30),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(31),
      Q => inst_decoder_simm_B1_wire(31),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(3),
      Q => inst_decoder_simm_B1_wire(3),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(4),
      Q => inst_decoder_simm_B1_wire(4),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(5),
      Q => inst_decoder_simm_B1_wire(5),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(6),
      Q => inst_decoder_simm_B1_wire(6),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(7),
      Q => inst_decoder_simm_B1_wire(7),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(8),
      Q => inst_decoder_simm_B1_wire(8),
      R => mem_en_lock_r0
    );
\simm_B1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0),
      D => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(9),
      Q => inst_decoder_simm_B1_wire(9),
      R => mem_en_lock_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_tta_core_ifetch is
  port (
    mem_en_lock_r : out STD_LOGIC;
    core_db_cyclecnt_wire : out STD_LOGIC_VECTOR ( 63 downto 0 );
    core_db_lockcnt_wire : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ra_source : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_block_registered_generate.fetch_block.reset_lock_reg_0\ : out STD_LOGIC;
    reset_lock : out STD_LOGIC;
    rf_bool_wr_load_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 34 downto 0 );
    fu_logic_in2_load_reg_reg : out STD_LOGIC;
    fu_gcu_pc_load_reg_reg : out STD_LOGIC;
    fu_shifter_in2_load_reg_reg : out STD_LOGIC;
    \rf_RF_rd_opc_reg_reg[0]\ : out STD_LOGIC;
    fu_lsu_in1t_load_reg_reg : out STD_LOGIC;
    rf_RF_wr_load_reg_reg : out STD_LOGIC;
    \simm_B1_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \pc_update_generate_0.pc_prev_reg_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \pc_update_generate_0.pc_prev_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    fu_lsu_in2_load_reg0 : out STD_LOGIC;
    fu_gcu_ra_load_reg0 : out STD_LOGIC;
    fu_logic_in2_load_reg0 : out STD_LOGIC;
    fu_arith_in2_load_reg0 : out STD_LOGIC;
    fu_shifter_in2_load_reg0 : out STD_LOGIC;
    fu_arith_opc_reg0 : out STD_LOGIC;
    fu_shifter_opc_reg0 : out STD_LOGIC;
    fu_logic_opc_reg0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lockrq_bpcc_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lockrq_bpcc_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B1_src_sel_reg_reg[2]\ : out STD_LOGIC;
    \B1_src_sel_reg_reg[1]\ : out STD_LOGIC;
    \B1_src_sel_reg_reg[0]\ : out STD_LOGIC;
    \fu_lsu_opc_reg_reg[2]\ : out STD_LOGIC;
    \fu_lsu_opc_reg_reg[1]\ : out STD_LOGIC;
    \fu_lsu_opc_reg_reg[0]\ : out STD_LOGIC;
    \fu_arith_opc_reg_reg[2]\ : out STD_LOGIC;
    \fu_arith_opc_reg_reg[1]\ : out STD_LOGIC;
    \fu_arith_opc_reg_reg[0]\ : out STD_LOGIC;
    \fu_logic_opc_reg_reg[1]\ : out STD_LOGIC;
    \fu_logic_opc_reg_reg[0]\ : out STD_LOGIC;
    \fu_shifter_opc_reg_reg[1]\ : out STD_LOGIC;
    \fu_shifter_opc_reg_reg[0]\ : out STD_LOGIC;
    \rf_RF_wr_opc_reg_reg[2]\ : out STD_LOGIC;
    \rf_RF_wr_opc_reg_reg[1]\ : out STD_LOGIC;
    \rf_RF_wr_opc_reg_reg[0]\ : out STD_LOGIC;
    \rf_RF_rd_opc_reg_reg[2]\ : out STD_LOGIC;
    \rf_RF_rd_opc_reg_reg[1]\ : out STD_LOGIC;
    \rf_RF_rd_opc_reg_reg[0]_0\ : out STD_LOGIC;
    \o1temp_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    mem_en_lock_r0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    lockcnt_r : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]_0\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\ : in STD_LOGIC;
    tta_reset_reg : in STD_LOGIC;
    rf_bool_wr_load_reg_reg_0 : in STD_LOGIC;
    rf_bool_wr_load_reg_reg_1 : in STD_LOGIC;
    \stepn_target_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    inst_decoder_B1_src_sel_wire : in STD_LOGIC_VECTOR ( 2 downto 0 );
    inst_decoder_fu_lsu_opc_wire : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fu_arith_opc_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fu_logic_opc_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fu_shifter_opc_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    fu_gcu_pc_load_reg_reg_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    fu_gcu_pc_load_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    fu_gcu_ra_load_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \a_rdata_r_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_tta_core_ifetch : entity is "tta_core_ifetch";
end toplevel_tta_core_toplevel_0_0_tta_core_ifetch;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_tta_core_ifetch is
  signal \B1_src_sel_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \B1_src_sel_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \B1_src_sel_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \B1_src_sel_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \B1_src_sel_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^core_db_cyclecnt_wire\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^core_db_lockcnt_wire\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \debug_counters.cyclecnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.cyclecnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \debug_counters.lockcnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \fetch_block_registered_generate.fetch_block.reset_lock_i_1_n_0\ : STD_LOGIC;
  signal \^fetch_block_registered_generate.fetch_block.reset_lock_reg_0\ : STD_LOGIC;
  signal \^fu_logic_in2_load_reg_reg\ : STD_LOGIC;
  signal \fu_logic_opc_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal fu_lsu_in1t_load_reg_i_2_n_0 : STD_LOGIC;
  signal \^fu_shifter_in2_load_reg_reg\ : STD_LOGIC;
  signal \fu_shifter_opc_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal inst_fetch_fetchblock_wire : STD_LOGIC_VECTOR ( 41 downto 1 );
  signal pc_prev_reg : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \^pc_update_generate_0.pc_prev_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pc_update_generate_0.pc_prev_reg_reg[13]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \plusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal plusOp_carry_i_1_n_0 : STD_LOGIC;
  signal plusOp_carry_i_2_n_0 : STD_LOGIC;
  signal plusOp_carry_i_3_n_0 : STD_LOGIC;
  signal plusOp_carry_i_4_n_0 : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^reset_lock\ : STD_LOGIC;
  signal \^rf_rf_rd_opc_reg_reg[0]\ : STD_LOGIC;
  signal \simm_B1_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_debug_counters.cyclecnt_r_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_debug_counters.lockcnt_r_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B1_src_sel_reg[2]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \B1_src_sel_reg[2]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of fu_arith_in1t_load_reg_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of fu_arith_in2_load_reg_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of fu_gcu_pc_load_reg_i_2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of fu_gcu_pc_load_reg_i_3 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of fu_gcu_ra_load_reg_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of fu_gcu_ra_load_reg_i_2 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of fu_logic_in1t_load_reg_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of fu_logic_in2_load_reg_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \fu_logic_opc_reg[1]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of fu_lsu_in1t_load_reg_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of fu_lsu_in2_load_reg_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of fu_shifter_in1t_load_reg_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of fu_shifter_in2_load_reg_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \fu_shifter_opc_reg[1]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rf_RF_rd_opc_reg[2]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of rf_RF_wr_load_reg_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of rf_bool_wr_load_reg_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \simm_B1_reg[31]_i_1\ : label is "soft_lutpair127";
begin
  D(0) <= \^d\(0);
  Q(34 downto 0) <= \^q\(34 downto 0);
  core_db_cyclecnt_wire(63 downto 0) <= \^core_db_cyclecnt_wire\(63 downto 0);
  core_db_lockcnt_wire(63 downto 0) <= \^core_db_lockcnt_wire\(63 downto 0);
  \fetch_block_registered_generate.fetch_block.reset_lock_reg_0\ <= \^fetch_block_registered_generate.fetch_block.reset_lock_reg_0\;
  fu_logic_in2_load_reg_reg <= \^fu_logic_in2_load_reg_reg\;
  fu_shifter_in2_load_reg_reg <= \^fu_shifter_in2_load_reg_reg\;
  \pc_update_generate_0.pc_prev_reg_reg[0]_0\(0) <= \^pc_update_generate_0.pc_prev_reg_reg[0]_0\(0);
  \pc_update_generate_0.pc_prev_reg_reg[13]_0\(13 downto 0) <= \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(13 downto 0);
  reset_lock <= \^reset_lock\;
  \rf_RF_rd_opc_reg_reg[0]\ <= \^rf_rf_rd_opc_reg_reg[0]\;
\B1_src_sel_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFAAAA2A00AAAA"
    )
        port map (
      I0 => \B1_src_sel_reg[0]_i_2_n_0\,
      I1 => \B1_src_sel_reg[2]_i_3_n_0\,
      I2 => \B1_src_sel_reg[2]_i_4_n_0\,
      I3 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I4 => tta_reset_reg,
      I5 => inst_decoder_B1_src_sel_wire(0),
      O => \B1_src_sel_reg_reg[0]\
    );
\B1_src_sel_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A080A080A080A0"
    )
        port map (
      I0 => tta_reset_reg,
      I1 => \^q\(32),
      I2 => \simm_B1_reg[31]_i_2_n_0\,
      I3 => inst_fetch_fetchblock_wire(38),
      I4 => \^q\(33),
      I5 => \^q\(34),
      O => \B1_src_sel_reg[0]_i_2_n_0\
    );
\B1_src_sel_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFAAAA2A00AAAA"
    )
        port map (
      I0 => \B1_src_sel_reg[1]_i_2_n_0\,
      I1 => \B1_src_sel_reg[2]_i_3_n_0\,
      I2 => \B1_src_sel_reg[2]_i_4_n_0\,
      I3 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I4 => tta_reset_reg,
      I5 => inst_decoder_B1_src_sel_wire(1),
      O => \B1_src_sel_reg_reg[1]\
    );
\B1_src_sel_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => tta_reset_reg,
      I1 => \simm_B1_reg[31]_i_2_n_0\,
      I2 => inst_fetch_fetchblock_wire(38),
      I3 => \^q\(34),
      I4 => \^q\(33),
      I5 => \^q\(32),
      O => \B1_src_sel_reg[1]_i_2_n_0\
    );
\B1_src_sel_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFAAAA2A00AAAA"
    )
        port map (
      I0 => \B1_src_sel_reg[2]_i_2_n_0\,
      I1 => \B1_src_sel_reg[2]_i_3_n_0\,
      I2 => \B1_src_sel_reg[2]_i_4_n_0\,
      I3 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I4 => tta_reset_reg,
      I5 => inst_decoder_B1_src_sel_wire(2),
      O => \B1_src_sel_reg_reg[2]\
    );
\B1_src_sel_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C0C0CCC00000000"
    )
        port map (
      I0 => \^q\(32),
      I1 => tta_reset_reg,
      I2 => inst_fetch_fetchblock_wire(38),
      I3 => \^q\(34),
      I4 => \^q\(33),
      I5 => \simm_B1_reg[31]_i_2_n_0\,
      O => \B1_src_sel_reg[2]_i_2_n_0\
    );
\B1_src_sel_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF55FF55"
    )
        port map (
      I0 => \simm_B1_reg[31]_i_2_n_0\,
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => inst_fetch_fetchblock_wire(38),
      I4 => \^q\(34),
      O => \B1_src_sel_reg[2]_i_3_n_0\
    );
\B1_src_sel_reg[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^q\(33),
      I2 => inst_fetch_fetchblock_wire(38),
      I3 => \simm_B1_reg[31]_i_2_n_0\,
      O => \B1_src_sel_reg[2]_i_4_n_0\
    );
RAM_ARR_reg_0_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(6),
      I1 => p_0_in,
      I2 => pc_prev_reg(6),
      O => ADDRARDADDR(5)
    );
RAM_ARR_reg_0_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(5),
      I1 => p_0_in,
      I2 => pc_prev_reg(5),
      O => ADDRARDADDR(4)
    );
RAM_ARR_reg_0_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(4),
      I1 => p_0_in,
      I2 => pc_prev_reg(4),
      O => ADDRARDADDR(3)
    );
RAM_ARR_reg_0_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(3),
      I1 => p_0_in,
      I2 => pc_prev_reg(3),
      O => ADDRARDADDR(2)
    );
RAM_ARR_reg_0_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(2),
      I1 => p_0_in,
      I2 => pc_prev_reg(2),
      O => ADDRARDADDR(1)
    );
RAM_ARR_reg_0_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(1),
      I1 => p_0_in,
      I2 => pc_prev_reg(1),
      O => ADDRARDADDR(0)
    );
RAM_ARR_reg_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(13),
      I1 => p_0_in,
      I2 => pc_prev_reg(13),
      O => ADDRARDADDR(12)
    );
RAM_ARR_reg_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(12),
      I1 => p_0_in,
      I2 => pc_prev_reg(12),
      O => ADDRARDADDR(11)
    );
RAM_ARR_reg_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(11),
      I1 => p_0_in,
      I2 => pc_prev_reg(11),
      O => ADDRARDADDR(10)
    );
RAM_ARR_reg_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(10),
      I1 => p_0_in,
      I2 => pc_prev_reg(10),
      O => ADDRARDADDR(9)
    );
RAM_ARR_reg_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(9),
      I1 => p_0_in,
      I2 => pc_prev_reg(9),
      O => ADDRARDADDR(8)
    );
RAM_ARR_reg_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(8),
      I1 => p_0_in,
      I2 => pc_prev_reg(8),
      O => ADDRARDADDR(7)
    );
RAM_ARR_reg_0_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(7),
      I1 => p_0_in,
      I2 => pc_prev_reg(7),
      O => ADDRARDADDR(6)
    );
\debug_counters.cyclecnt_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(0),
      O => \debug_counters.cyclecnt_r[0]_i_2_n_0\
    );
\debug_counters.cyclecnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[0]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(0),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \debug_counters.cyclecnt_r_reg[0]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[0]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[0]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \debug_counters.cyclecnt_r_reg[0]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[0]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[0]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^core_db_cyclecnt_wire\(3 downto 1),
      S(0) => \debug_counters.cyclecnt_r[0]_i_2_n_0\
    );
\debug_counters.cyclecnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[8]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(10),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[8]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(11),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[12]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(12),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[8]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[12]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[12]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[12]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[12]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[12]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[12]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(15 downto 12)
    );
\debug_counters.cyclecnt_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[12]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(13),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[12]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(14),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[12]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(15),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[16]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(16),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[12]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[16]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[16]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[16]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[16]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[16]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[16]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[16]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(19 downto 16)
    );
\debug_counters.cyclecnt_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[16]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(17),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[16]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(18),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[16]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(19),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[0]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(1),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[20]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(20),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[16]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[20]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[20]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[20]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[20]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[20]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[20]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[20]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(23 downto 20)
    );
\debug_counters.cyclecnt_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[20]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(21),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[20]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(22),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[20]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(23),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[24]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(24),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[20]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[24]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[24]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[24]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[24]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[24]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[24]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[24]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(27 downto 24)
    );
\debug_counters.cyclecnt_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[24]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(25),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[24]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(26),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[24]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(27),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[28]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(28),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[24]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[28]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[28]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[28]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[28]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[28]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[28]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[28]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(31 downto 28)
    );
\debug_counters.cyclecnt_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[28]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(29),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[0]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(2),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[28]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(30),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[28]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(31),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[32]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(32),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[28]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[32]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[32]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[32]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[32]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[32]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[32]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[32]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(35 downto 32)
    );
\debug_counters.cyclecnt_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[32]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(33),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[32]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(34),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[32]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(35),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[36]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(36),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[32]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[36]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[36]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[36]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[36]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[36]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[36]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[36]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(39 downto 36)
    );
\debug_counters.cyclecnt_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[36]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(37),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[36]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(38),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[36]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(39),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[0]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(3),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[40]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(40),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[36]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[40]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[40]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[40]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[40]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[40]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[40]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[40]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(43 downto 40)
    );
\debug_counters.cyclecnt_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[40]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(41),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[40]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(42),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[40]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(43),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[44]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(44),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[40]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[44]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[44]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[44]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[44]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[44]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[44]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[44]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(47 downto 44)
    );
\debug_counters.cyclecnt_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[44]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(45),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[44]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(46),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[44]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(47),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[48]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(48),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[44]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[48]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[48]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[48]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[48]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[48]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[48]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[48]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(51 downto 48)
    );
\debug_counters.cyclecnt_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[48]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(49),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[4]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(4),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[0]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[4]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[4]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[4]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[4]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[4]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[4]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(7 downto 4)
    );
\debug_counters.cyclecnt_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[48]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(50),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[48]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(51),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[52]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(52),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[48]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[52]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[52]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[52]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[52]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[52]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[52]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[52]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(55 downto 52)
    );
\debug_counters.cyclecnt_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[52]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(53),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[52]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(54),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[52]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(55),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[56]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(56),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[52]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[56]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[56]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[56]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[56]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[56]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[56]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[56]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(59 downto 56)
    );
\debug_counters.cyclecnt_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[56]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(57),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[56]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(58),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[56]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(59),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[4]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(5),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[60]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(60),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[56]_i_1_n_0\,
      CO(3) => \NLW_debug_counters.cyclecnt_r_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \debug_counters.cyclecnt_r_reg[60]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[60]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[60]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[60]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[60]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[60]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(63 downto 60)
    );
\debug_counters.cyclecnt_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[60]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(61),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[60]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(62),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[60]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(63),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[4]_i_1_n_5\,
      Q => \^core_db_cyclecnt_wire\(6),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[4]_i_1_n_4\,
      Q => \^core_db_cyclecnt_wire\(7),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[8]_i_1_n_7\,
      Q => \^core_db_cyclecnt_wire\(8),
      R => mem_en_lock_r0
    );
\debug_counters.cyclecnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.cyclecnt_r_reg[4]_i_1_n_0\,
      CO(3) => \debug_counters.cyclecnt_r_reg[8]_i_1_n_0\,
      CO(2) => \debug_counters.cyclecnt_r_reg[8]_i_1_n_1\,
      CO(1) => \debug_counters.cyclecnt_r_reg[8]_i_1_n_2\,
      CO(0) => \debug_counters.cyclecnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.cyclecnt_r_reg[8]_i_1_n_4\,
      O(2) => \debug_counters.cyclecnt_r_reg[8]_i_1_n_5\,
      O(1) => \debug_counters.cyclecnt_r_reg[8]_i_1_n_6\,
      O(0) => \debug_counters.cyclecnt_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^core_db_cyclecnt_wire\(11 downto 8)
    );
\debug_counters.cyclecnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \debug_counters.cyclecnt_r_reg[8]_i_1_n_6\,
      Q => \^core_db_cyclecnt_wire\(9),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^core_db_lockcnt_wire\(0),
      O => \debug_counters.lockcnt_r[0]_i_3_n_0\
    );
\debug_counters.lockcnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[0]_i_2_n_7\,
      Q => \^core_db_lockcnt_wire\(0),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \debug_counters.lockcnt_r_reg[0]_i_2_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[0]_i_2_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[0]_i_2_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \debug_counters.lockcnt_r_reg[0]_i_2_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[0]_i_2_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[0]_i_2_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => \^core_db_lockcnt_wire\(3 downto 1),
      S(0) => \debug_counters.lockcnt_r[0]_i_3_n_0\
    );
\debug_counters.lockcnt_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[8]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(10),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[8]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(11),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[12]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(12),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[8]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[12]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[12]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[12]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[12]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[12]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[12]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(15 downto 12)
    );
\debug_counters.lockcnt_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[12]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(13),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[12]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(14),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[12]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(15),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[16]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(16),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[12]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[16]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[16]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[16]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[16]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[16]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[16]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[16]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(19 downto 16)
    );
\debug_counters.lockcnt_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[16]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(17),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[16]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(18),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[16]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(19),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[0]_i_2_n_6\,
      Q => \^core_db_lockcnt_wire\(1),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[20]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(20),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[16]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[20]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[20]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[20]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[20]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[20]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[20]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[20]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(23 downto 20)
    );
\debug_counters.lockcnt_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[20]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(21),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[20]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(22),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[20]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(23),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[24]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(24),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[20]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[24]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[24]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[24]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[24]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[24]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[24]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[24]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(27 downto 24)
    );
\debug_counters.lockcnt_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[24]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(25),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[24]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(26),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[24]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(27),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[28]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(28),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[24]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[28]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[28]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[28]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[28]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[28]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[28]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[28]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(31 downto 28)
    );
\debug_counters.lockcnt_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[28]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(29),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[0]_i_2_n_5\,
      Q => \^core_db_lockcnt_wire\(2),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[28]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(30),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[28]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(31),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[32]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(32),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[28]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[32]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[32]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[32]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[32]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[32]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[32]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[32]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(35 downto 32)
    );
\debug_counters.lockcnt_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[32]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(33),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[32]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(34),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[32]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(35),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[36]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(36),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[32]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[36]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[36]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[36]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[36]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[36]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[36]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[36]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(39 downto 36)
    );
\debug_counters.lockcnt_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[36]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(37),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[36]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(38),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[36]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(39),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[0]_i_2_n_4\,
      Q => \^core_db_lockcnt_wire\(3),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[40]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(40),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[36]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[40]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[40]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[40]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[40]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[40]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[40]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[40]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(43 downto 40)
    );
\debug_counters.lockcnt_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[40]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(41),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[40]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(42),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[40]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(43),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[44]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(44),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[40]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[44]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[44]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[44]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[44]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[44]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[44]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[44]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(47 downto 44)
    );
\debug_counters.lockcnt_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[44]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(45),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[44]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(46),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[44]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(47),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[48]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(48),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[44]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[48]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[48]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[48]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[48]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[48]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[48]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[48]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(51 downto 48)
    );
\debug_counters.lockcnt_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[48]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(49),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[4]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(4),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[0]_i_2_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[4]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[4]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[4]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[4]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[4]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[4]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(7 downto 4)
    );
\debug_counters.lockcnt_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[48]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(50),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[48]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(51),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[52]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(52),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[48]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[52]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[52]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[52]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[52]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[52]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[52]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[52]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(55 downto 52)
    );
\debug_counters.lockcnt_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[52]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(53),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[52]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(54),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[52]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(55),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[56]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(56),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[52]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[56]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[56]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[56]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[56]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[56]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[56]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[56]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(59 downto 56)
    );
\debug_counters.lockcnt_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[56]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(57),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[56]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(58),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[56]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(59),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[4]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(5),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[60]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(60),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[56]_i_1_n_0\,
      CO(3) => \NLW_debug_counters.lockcnt_r_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \debug_counters.lockcnt_r_reg[60]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[60]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[60]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[60]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[60]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[60]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(63 downto 60)
    );
\debug_counters.lockcnt_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[60]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(61),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[60]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(62),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[60]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(63),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[4]_i_1_n_5\,
      Q => \^core_db_lockcnt_wire\(6),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[4]_i_1_n_4\,
      Q => \^core_db_lockcnt_wire\(7),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[8]_i_1_n_7\,
      Q => \^core_db_lockcnt_wire\(8),
      R => mem_en_lock_r0
    );
\debug_counters.lockcnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \debug_counters.lockcnt_r_reg[4]_i_1_n_0\,
      CO(3) => \debug_counters.lockcnt_r_reg[8]_i_1_n_0\,
      CO(2) => \debug_counters.lockcnt_r_reg[8]_i_1_n_1\,
      CO(1) => \debug_counters.lockcnt_r_reg[8]_i_1_n_2\,
      CO(0) => \debug_counters.lockcnt_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \debug_counters.lockcnt_r_reg[8]_i_1_n_4\,
      O(2) => \debug_counters.lockcnt_r_reg[8]_i_1_n_5\,
      O(1) => \debug_counters.lockcnt_r_reg[8]_i_1_n_6\,
      O(0) => \debug_counters.lockcnt_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^core_db_lockcnt_wire\(11 downto 8)
    );
\debug_counters.lockcnt_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => lockcnt_r,
      D => \debug_counters.lockcnt_r_reg[8]_i_1_n_6\,
      Q => \^core_db_lockcnt_wire\(9),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(0),
      Q => \^q\(0),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(10),
      Q => \^q\(7),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(11),
      Q => \^q\(8),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(12),
      Q => \^q\(9),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(13),
      Q => \^q\(10),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(14),
      Q => \^q\(11),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(15),
      Q => \^q\(12),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(16),
      Q => \^q\(13),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(17),
      Q => \^q\(14),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(18),
      Q => \^q\(15),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(19),
      Q => \^q\(16),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(1),
      Q => inst_fetch_fetchblock_wire(1),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(20),
      Q => \^q\(17),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(21),
      Q => \^q\(18),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(22),
      Q => \^q\(19),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(23),
      Q => \^q\(20),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(24),
      Q => \^q\(21),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(25),
      Q => \^q\(22),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(26),
      Q => \^q\(23),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(27),
      Q => \^q\(24),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(28),
      Q => \^q\(25),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(29),
      Q => \^q\(26),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(2),
      Q => \^q\(1),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(30),
      Q => \^q\(27),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(31),
      Q => \^q\(28),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(32),
      Q => \^q\(29),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(33),
      Q => \^q\(30),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(34),
      Q => \^q\(31),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(35),
      Q => \^q\(32),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(36),
      Q => \^q\(33),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(37),
      Q => \^q\(34),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(38),
      Q => inst_fetch_fetchblock_wire(38),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(39),
      Q => inst_fetch_fetchblock_wire(39),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(3),
      Q => \^q\(2),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(40),
      Q => inst_fetch_fetchblock_wire(40),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(41),
      Q => inst_fetch_fetchblock_wire(41),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(4),
      Q => inst_fetch_fetchblock_wire(4),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(5),
      Q => inst_fetch_fetchblock_wire(5),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(6),
      Q => \^q\(3),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(7),
      Q => \^q\(4),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(8),
      Q => \^q\(5),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.instruction_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \a_rdata_r_reg[41]\(9),
      Q => \^q\(6),
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]_0\,
      Q => \^fetch_block_registered_generate.fetch_block.reset_lock_reg_0\,
      R => mem_en_lock_r0
    );
\fetch_block_registered_generate.fetch_block.reset_lock_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^reset_lock\,
      I1 => p_0_in,
      I2 => \^fetch_block_registered_generate.fetch_block.reset_lock_reg_0\,
      O => \fetch_block_registered_generate.fetch_block.reset_lock_i_1_n_0\
    );
\fetch_block_registered_generate.fetch_block.reset_lock_reg\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \fetch_block_registered_generate.fetch_block.reset_lock_i_1_n_0\,
      Q => \^reset_lock\,
      S => mem_en_lock_r0
    );
fu_arith_in1t_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => fu_lsu_in1t_load_reg_i_2_n_0,
      I2 => inst_fetch_fetchblock_wire(4),
      O => fu_arith_opc_reg0
    );
fu_arith_in2_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^fu_shifter_in2_load_reg_reg\,
      I2 => \^q\(2),
      O => fu_arith_in2_load_reg0
    );
\fu_arith_opc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => fu_lsu_in1t_load_reg_i_2_n_0,
      I4 => \^q\(2),
      I5 => \fu_arith_opc_reg_reg[2]_0\(0),
      O => \fu_arith_opc_reg_reg[0]\
    );
\fu_arith_opc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(1),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => fu_lsu_in1t_load_reg_i_2_n_0,
      I4 => \^q\(2),
      I5 => \fu_arith_opc_reg_reg[2]_0\(1),
      O => \fu_arith_opc_reg_reg[1]\
    );
\fu_arith_opc_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => fu_lsu_in1t_load_reg_i_2_n_0,
      I4 => \^q\(2),
      I5 => \fu_arith_opc_reg_reg[2]_0\(2),
      O => \fu_arith_opc_reg_reg[2]\
    );
fu_gcu_pc_load_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^fu_shifter_in2_load_reg_reg\,
      I2 => \^q\(2),
      O => fu_gcu_pc_load_reg_reg
    );
fu_gcu_pc_load_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \simm_B1_reg[31]_i_2_n_0\,
      I1 => inst_fetch_fetchblock_wire(5),
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => inst_fetch_fetchblock_wire(1),
      O => \^fu_shifter_in2_load_reg_reg\
    );
fu_gcu_ra_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^fu_logic_in2_load_reg_reg\,
      O => fu_gcu_ra_load_reg0
    );
fu_gcu_ra_load_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(5),
      I1 => inst_fetch_fetchblock_wire(4),
      I2 => inst_fetch_fetchblock_wire(1),
      I3 => \simm_B1_reg[31]_i_2_n_0\,
      O => \^fu_logic_in2_load_reg_reg\
    );
fu_logic_in1t_load_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => fu_lsu_in1t_load_reg_i_2_n_0,
      O => fu_logic_opc_reg0
    );
fu_logic_in2_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^fu_logic_in2_load_reg_reg\,
      O => fu_logic_in2_load_reg0
    );
\fu_logic_opc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => fu_lsu_in1t_load_reg_i_2_n_0,
      I3 => inst_fetch_fetchblock_wire(4),
      I4 => \fu_logic_opc_reg[1]_i_2_n_0\,
      I5 => \fu_logic_opc_reg_reg[1]_0\(0),
      O => \fu_logic_opc_reg_reg[0]\
    );
\fu_logic_opc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(1),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => fu_lsu_in1t_load_reg_i_2_n_0,
      I3 => inst_fetch_fetchblock_wire(4),
      I4 => \fu_logic_opc_reg[1]_i_2_n_0\,
      I5 => \fu_logic_opc_reg_reg[1]_0\(1),
      O => \fu_logic_opc_reg_reg[1]\
    );
\fu_logic_opc_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \fu_logic_opc_reg[1]_i_2_n_0\
    );
fu_lsu_in1t_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => fu_lsu_in1t_load_reg_i_2_n_0,
      I2 => inst_fetch_fetchblock_wire(4),
      O => fu_lsu_in1t_load_reg_reg
    );
fu_lsu_in1t_load_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(5),
      I1 => \simm_B1_reg[31]_i_2_n_0\,
      O => fu_lsu_in1t_load_reg_i_2_n_0
    );
fu_lsu_in2_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^fu_logic_in2_load_reg_reg\,
      I2 => \^q\(2),
      O => fu_lsu_in2_load_reg0
    );
\fu_lsu_opc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => fu_lsu_in1t_load_reg_i_2_n_0,
      I4 => \^q\(2),
      I5 => inst_decoder_fu_lsu_opc_wire(0),
      O => \fu_lsu_opc_reg_reg[0]\
    );
\fu_lsu_opc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(1),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => fu_lsu_in1t_load_reg_i_2_n_0,
      I4 => \^q\(2),
      I5 => inst_decoder_fu_lsu_opc_wire(1),
      O => \fu_lsu_opc_reg_reg[1]\
    );
\fu_lsu_opc_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^q\(1),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => fu_lsu_in1t_load_reg_i_2_n_0,
      I4 => \^q\(2),
      I5 => inst_decoder_fu_lsu_opc_wire(2),
      O => \fu_lsu_opc_reg_reg[2]\
    );
fu_shifter_in1t_load_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => inst_fetch_fetchblock_wire(4),
      I3 => fu_lsu_in1t_load_reg_i_2_n_0,
      O => fu_shifter_opc_reg0
    );
fu_shifter_in2_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^fu_shifter_in2_load_reg_reg\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => fu_shifter_in2_load_reg0
    );
\fu_shifter_opc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => fu_lsu_in1t_load_reg_i_2_n_0,
      I3 => inst_fetch_fetchblock_wire(4),
      I4 => \fu_shifter_opc_reg[1]_i_2_n_0\,
      I5 => \fu_shifter_opc_reg_reg[1]_0\(0),
      O => \fu_shifter_opc_reg_reg[0]\
    );
\fu_shifter_opc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(1),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => fu_lsu_in1t_load_reg_i_2_n_0,
      I3 => inst_fetch_fetchblock_wire(4),
      I4 => \fu_shifter_opc_reg[1]_i_2_n_0\,
      I5 => \fu_shifter_opc_reg_reg[1]_0\(1),
      O => \fu_shifter_opc_reg_reg[1]\
    );
\fu_shifter_opc_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \fu_shifter_opc_reg[1]_i_2_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(21),
      I1 => \stepn_target_reg[29]\(21),
      I2 => \^core_db_cyclecnt_wire\(22),
      I3 => \stepn_target_reg[29]\(22),
      I4 => \stepn_target_reg[29]\(23),
      I5 => \^core_db_cyclecnt_wire\(23),
      O => lockrq_bpcc_reg(3)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(18),
      I1 => \stepn_target_reg[29]\(18),
      I2 => \^core_db_cyclecnt_wire\(19),
      I3 => \stepn_target_reg[29]\(19),
      I4 => \stepn_target_reg[29]\(20),
      I5 => \^core_db_cyclecnt_wire\(20),
      O => lockrq_bpcc_reg(2)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(15),
      I1 => \stepn_target_reg[29]\(15),
      I2 => \^core_db_cyclecnt_wire\(16),
      I3 => \stepn_target_reg[29]\(16),
      I4 => \stepn_target_reg[29]\(17),
      I5 => \^core_db_cyclecnt_wire\(17),
      O => lockrq_bpcc_reg(1)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(14),
      I1 => \stepn_target_reg[29]\(14),
      I2 => \^core_db_cyclecnt_wire\(12),
      I3 => \stepn_target_reg[29]\(12),
      I4 => \stepn_target_reg[29]\(13),
      I5 => \^core_db_cyclecnt_wire\(13),
      O => lockrq_bpcc_reg(0)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(28),
      I1 => \stepn_target_reg[29]\(28),
      I2 => \^core_db_cyclecnt_wire\(27),
      I3 => \stepn_target_reg[29]\(27),
      I4 => \stepn_target_reg[29]\(29),
      I5 => \^core_db_cyclecnt_wire\(29),
      O => lockrq_bpcc_reg_0(1)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(24),
      I1 => \stepn_target_reg[29]\(24),
      I2 => \^core_db_cyclecnt_wire\(25),
      I3 => \stepn_target_reg[29]\(25),
      I4 => \stepn_target_reg[29]\(26),
      I5 => \^core_db_cyclecnt_wire\(26),
      O => lockrq_bpcc_reg_0(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(11),
      I1 => \stepn_target_reg[29]\(11),
      I2 => \^core_db_cyclecnt_wire\(9),
      I3 => \stepn_target_reg[29]\(9),
      I4 => \stepn_target_reg[29]\(10),
      I5 => \^core_db_cyclecnt_wire\(10),
      O => S(3)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(6),
      I1 => \stepn_target_reg[29]\(6),
      I2 => \^core_db_cyclecnt_wire\(7),
      I3 => \stepn_target_reg[29]\(7),
      I4 => \stepn_target_reg[29]\(8),
      I5 => \^core_db_cyclecnt_wire\(8),
      O => S(2)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(3),
      I1 => \stepn_target_reg[29]\(3),
      I2 => \^core_db_cyclecnt_wire\(4),
      I3 => \stepn_target_reg[29]\(4),
      I4 => \stepn_target_reg[29]\(5),
      I5 => \^core_db_cyclecnt_wire\(5),
      O => S(1)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^core_db_cyclecnt_wire\(2),
      I1 => \stepn_target_reg[29]\(2),
      I2 => \^core_db_cyclecnt_wire\(0),
      I3 => \stepn_target_reg[29]\(0),
      I4 => \stepn_target_reg[29]\(1),
      I5 => \^core_db_cyclecnt_wire\(1),
      O => S(0)
    );
mem_en_lock_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_en_lock_r0,
      Q => mem_en_lock_r,
      R => '0'
    );
\pc_update_generate_0.pc_prev_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(0),
      I1 => p_0_in,
      I2 => \^pc_update_generate_0.pc_prev_reg_reg[0]_0\(0),
      O => \^d\(0)
    );
\pc_update_generate_0.pc_prev_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[0]_0\(0),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(10),
      Q => pc_prev_reg(10),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(11),
      Q => pc_prev_reg(11),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(12),
      Q => pc_prev_reg(12),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(13),
      Q => pc_prev_reg(13),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(1),
      Q => pc_prev_reg(1),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(2),
      Q => pc_prev_reg(2),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(3),
      Q => pc_prev_reg(3),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(4),
      Q => pc_prev_reg(4),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(5),
      Q => pc_prev_reg(5),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(6),
      Q => pc_prev_reg(6),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(7),
      Q => pc_prev_reg(7),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(8),
      Q => pc_prev_reg(8),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_prev_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(9),
      Q => pc_prev_reg(9),
      R => mem_en_lock_r0
    );
\pc_update_generate_0.pc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(0),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(0),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(10),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(10),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(11),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(11),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(12),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(12),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(13),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(13),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(1),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(1),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(2),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(2),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(3),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(3),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(4),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(4),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(5),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(5),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(6),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(6),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(7),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(7),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(8),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(8),
      R => '0'
    );
\pc_update_generate_0.pc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => fu_gcu_pc_load_reg_reg_0(9),
      Q => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(9),
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^d\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ra_source(3 downto 0),
      S(3) => plusOp_carry_i_1_n_0,
      S(2) => plusOp_carry_i_2_n_0,
      S(1) => plusOp_carry_i_3_n_0,
      S(0) => plusOp_carry_i_4_n_0
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ra_source(7 downto 4),
      S(3) => \plusOp_carry__0_i_1_n_0\,
      S(2) => \plusOp_carry__0_i_2_n_0\,
      S(1) => \plusOp_carry__0_i_3_n_0\,
      S(0) => \plusOp_carry__0_i_4_n_0\
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(8),
      I1 => p_0_in,
      I2 => pc_prev_reg(8),
      O => \plusOp_carry__0_i_1_n_0\
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(7),
      I1 => p_0_in,
      I2 => pc_prev_reg(7),
      O => \plusOp_carry__0_i_2_n_0\
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(6),
      I1 => p_0_in,
      I2 => pc_prev_reg(6),
      O => \plusOp_carry__0_i_3_n_0\
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(5),
      I1 => p_0_in,
      I2 => pc_prev_reg(5),
      O => \plusOp_carry__0_i_4_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ra_source(11 downto 8),
      S(3) => \plusOp_carry__1_i_1_n_0\,
      S(2) => \plusOp_carry__1_i_2_n_0\,
      S(1) => \plusOp_carry__1_i_3_n_0\,
      S(0) => \plusOp_carry__1_i_4_n_0\
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(12),
      I1 => p_0_in,
      I2 => pc_prev_reg(12),
      O => \plusOp_carry__1_i_1_n_0\
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(11),
      I1 => p_0_in,
      I2 => pc_prev_reg(11),
      O => \plusOp_carry__1_i_2_n_0\
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(10),
      I1 => p_0_in,
      I2 => pc_prev_reg(10),
      O => \plusOp_carry__1_i_3_n_0\
    );
\plusOp_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(9),
      I1 => p_0_in,
      I2 => pc_prev_reg(9),
      O => \plusOp_carry__1_i_4_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => ra_source(12),
      S(3 downto 1) => B"000",
      S(0) => \plusOp_carry__2_i_1_n_0\
    );
\plusOp_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(13),
      I1 => p_0_in,
      I2 => pc_prev_reg(13),
      O => \plusOp_carry__2_i_1_n_0\
    );
plusOp_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(4),
      I1 => p_0_in,
      I2 => pc_prev_reg(4),
      O => plusOp_carry_i_1_n_0
    );
plusOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(3),
      I1 => p_0_in,
      I2 => pc_prev_reg(3),
      O => plusOp_carry_i_2_n_0
    );
plusOp_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(2),
      I1 => p_0_in,
      I2 => pc_prev_reg(2),
      O => plusOp_carry_i_3_n_0
    );
plusOp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pc_update_generate_0.pc_prev_reg_reg[13]_0\(1),
      I1 => p_0_in,
      I2 => pc_prev_reg(1),
      O => plusOp_carry_i_4_n_0
    );
\ra_block.return_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(0),
      Q => \o1temp_reg[13]\(0),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(10),
      Q => \o1temp_reg[13]\(10),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(11),
      Q => \o1temp_reg[13]\(11),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(12),
      Q => \o1temp_reg[13]\(12),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(13),
      Q => \o1temp_reg[13]\(13),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(1),
      Q => \o1temp_reg[13]\(1),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(2),
      Q => \o1temp_reg[13]\(2),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(3),
      Q => \o1temp_reg[13]\(3),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(4),
      Q => \o1temp_reg[13]\(4),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(5),
      Q => \o1temp_reg[13]\(5),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(6),
      Q => \o1temp_reg[13]\(6),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(7),
      Q => \o1temp_reg[13]\(7),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(8),
      Q => \o1temp_reg[13]\(8),
      R => mem_en_lock_r0
    );
\ra_block.return_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => fu_gcu_pc_load_reg_reg_1(0),
      D => fu_gcu_ra_load_reg_reg(9),
      Q => \o1temp_reg[13]\(9),
      R => mem_en_lock_r0
    );
\rf_RF_rd_opc_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(32),
      I2 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I3 => \^rf_rf_rd_opc_reg_reg[0]\,
      I4 => ADDRA(0),
      O => \rf_RF_rd_opc_reg_reg[0]_0\
    );
\rf_RF_rd_opc_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(32),
      I2 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I3 => \^rf_rf_rd_opc_reg_reg[0]\,
      I4 => ADDRA(1),
      O => \rf_RF_rd_opc_reg_reg[1]\
    );
\rf_RF_rd_opc_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(32),
      I2 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I3 => \^rf_rf_rd_opc_reg_reg[0]\,
      I4 => ADDRA(2),
      O => \rf_RF_rd_opc_reg_reg[2]\
    );
\rf_RF_rd_opc_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(33),
      I1 => inst_fetch_fetchblock_wire(38),
      I2 => \^q\(34),
      I3 => \simm_B1_reg[31]_i_2_n_0\,
      O => \^rf_rf_rd_opc_reg_reg[0]\
    );
rf_RF_wr_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => inst_fetch_fetchblock_wire(4),
      I2 => fu_lsu_in1t_load_reg_i_2_n_0,
      O => rf_RF_wr_load_reg_reg
    );
\rf_RF_wr_opc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => fu_lsu_in1t_load_reg_i_2_n_0,
      I3 => inst_fetch_fetchblock_wire(4),
      I4 => \^q\(2),
      I5 => ADDRD(0),
      O => \rf_RF_wr_opc_reg_reg[0]\
    );
\rf_RF_wr_opc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(1),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => fu_lsu_in1t_load_reg_i_2_n_0,
      I3 => inst_fetch_fetchblock_wire(4),
      I4 => \^q\(2),
      I5 => ADDRD(1),
      O => \rf_RF_wr_opc_reg_reg[1]\
    );
\rf_RF_wr_opc_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      I2 => fu_lsu_in1t_load_reg_i_2_n_0,
      I3 => inst_fetch_fetchblock_wire(4),
      I4 => \^q\(2),
      I5 => ADDRD(2),
      O => \rf_RF_wr_opc_reg_reg[2]\
    );
rf_bool_wr_load_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^fu_logic_in2_load_reg_reg\,
      I2 => \^q\(2),
      O => rf_bool_wr_load_reg_reg
    );
\simm_B1_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(38),
      I1 => \simm_B1_reg[31]_i_2_n_0\,
      I2 => \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\,
      O => \simm_B1_reg_reg[31]\(0)
    );
\simm_B1_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF03E277"
    )
        port map (
      I0 => rf_bool_wr_load_reg_reg_0,
      I1 => inst_fetch_fetchblock_wire(39),
      I2 => rf_bool_wr_load_reg_reg_1,
      I3 => inst_fetch_fetchblock_wire(40),
      I4 => inst_fetch_fetchblock_wire(41),
      O => \simm_B1_reg[31]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram is
  port (
    b_live_read_r : out STD_LOGIC;
    onchip_mem_INSTR_b_aready_out_wire : out STD_LOGIC;
    b_live_read_r_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    \o1temp_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    \o1temp_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o1temp_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    decode_fill_lock_reg_reg : out STD_LOGIC;
    fu_shifter_in2_load_reg_reg : out STD_LOGIC;
    \s_axi_rdata_r_reg[10]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[11]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[12]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[13]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[14]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[15]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[16]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[17]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[18]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[19]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[20]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[21]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[22]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[23]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[24]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[25]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[26]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[27]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[28]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[29]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[30]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[31]\ : out STD_LOGIC;
    \lockrq_bppc_reg[1]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[9]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[8]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[7]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[6]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[5]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[4]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[3]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[2]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[1]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[0]\ : out STD_LOGIC;
    onchip_mem_INSTR_b_rvalid_out_wire : out STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    tta_reset : in STD_LOGIC;
    a_aready_r_reg_0 : in STD_LOGIC;
    mem_en_lock_r : in STD_LOGIC;
    clk : in STD_LOGIC;
    rstx_0 : in STD_LOGIC;
    b_rdata_valid_r_reg_0 : in STD_LOGIC;
    tta_accel_0_data_b_awren_out_wire : in STD_LOGIC;
    b_enable : in STD_LOGIC;
    \aaddr_r_reg[16]\ : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    b_live_read_r_reg_1 : in STD_LOGIC;
    rstx : in STD_LOGIC;
    inst_decoder_fu_logic_in2_load_wire : in STD_LOGIC;
    inst_decoder_fu_shifter_in2_load_wire : in STD_LOGIC;
    inst_decoder_fu_arith_in2_load_wire : in STD_LOGIC;
    decode_fill_lock_reg : in STD_LOGIC;
    reset_lock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \fifo_data_r_reg[0]_3\ : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \aaddr_r_reg[1]_rep\ : in STD_LOGIC;
    \adata_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b_live_read_r_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \astrb_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram : entity is "xilinx_dp_blockram";
end toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram is
  signal RAM_ARR_reg_0_0_i_1_n_0 : STD_LOGIC;
  signal \a_aready_r_i_1__0_n_0\ : STD_LOGIC;
  signal a_live_read_r : STD_LOGIC;
  signal a_live_read_r3_out : STD_LOGIC;
  signal a_ram_rdata_r : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \a_rdata_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_rdata_r_reg_n_0_[9]\ : STD_LOGIC;
  signal a_rdata_valid_r : STD_LOGIC;
  signal \a_rdata_valid_r_i_1__0_n_0\ : STD_LOGIC;
  signal a_rdata_valid_r_reg_n_0 : STD_LOGIC;
  signal \^b_live_read_r\ : STD_LOGIC;
  signal b_live_read_r1_out : STD_LOGIC;
  signal \^b_live_read_r_reg_0\ : STD_LOGIC;
  signal b_ram_rdata_r : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \b_rdata_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_rdata_r_reg_n_0_[9]\ : STD_LOGIC;
  signal b_strb : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^fu_shifter_in2_load_reg_reg\ : STD_LOGIC;
  signal onchip_mem_INSTR_a_aready_out_wire : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_0_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_0_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_0_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_2_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_2_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_2_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_2_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_2_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_2_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_2_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_2_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_2_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_2_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_2_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_2_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_2_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_2_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_2_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_2_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_2_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_2_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_2_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_2_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_2_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_2_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_2_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_2_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_2_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_3_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_3_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_3_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_3_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_3_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_3_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_3_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_3_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_3_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_3_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_3_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_3_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_3_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_3_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_3_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_3_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_3_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_3_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_3_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_3_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_3_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_3_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_3_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_3_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_3_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_4_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_4_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_4_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_4_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_4_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_4_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_4_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_4_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_4_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_4_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_4_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_4_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_4_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_4_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_4_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_4_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_4_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_4_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_4_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_4_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_4_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_4_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_4_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_4_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_4_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_RAM_ARR_reg_5_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_5_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_5_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_5_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_5_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_5_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_5_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_5_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_RAM_ARR_reg_5_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_5_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_5_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_5_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_0_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_0_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_0_0 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_ARR_reg_0_0 : label is 786432;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_ARR_reg_0_0 : label is "RAM_ARR";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_ARR_reg_0_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_ARR_reg_0_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_ARR_reg_0_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_ARR_reg_0_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_0_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_0_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_0_1 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_0_1 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_0_1 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_0_1 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_0_1 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_0_1 : label is 2;
  attribute bram_slice_end of RAM_ARR_reg_0_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_0_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_0_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_0_2 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_0_2 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_0_2 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_0_2 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_0_2 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_0_2 : label is 4;
  attribute bram_slice_end of RAM_ARR_reg_0_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_0_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_0_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_0_3 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_0_3 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_0_3 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_0_3 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_0_3 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_0_3 : label is 6;
  attribute bram_slice_end of RAM_ARR_reg_0_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_1_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_1_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_1_0 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_1_0 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_1_0 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_1_0 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_1_0 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_1_0 : label is 0;
  attribute bram_slice_end of RAM_ARR_reg_1_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_1_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_1_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_1_1 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_1_1 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_1_1 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_1_1 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_1_1 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_1_1 : label is 2;
  attribute bram_slice_end of RAM_ARR_reg_1_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_1_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_1_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_1_2 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_1_2 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_1_2 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_1_2 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_1_2 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_1_2 : label is 4;
  attribute bram_slice_end of RAM_ARR_reg_1_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_1_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_1_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_1_3 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_1_3 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_1_3 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_1_3 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_1_3 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_1_3 : label is 6;
  attribute bram_slice_end of RAM_ARR_reg_1_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_2_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_2_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_2_0 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_2_0 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_2_0 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_2_0 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_2_0 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_2_0 : label is 0;
  attribute bram_slice_end of RAM_ARR_reg_2_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_2_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_2_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_2_1 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_2_1 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_2_1 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_2_1 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_2_1 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_2_1 : label is 2;
  attribute bram_slice_end of RAM_ARR_reg_2_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_2_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_2_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_2_2 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_2_2 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_2_2 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_2_2 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_2_2 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_2_2 : label is 4;
  attribute bram_slice_end of RAM_ARR_reg_2_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_2_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_2_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_2_3 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_2_3 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_2_3 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_2_3 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_2_3 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_2_3 : label is 6;
  attribute bram_slice_end of RAM_ARR_reg_2_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_3_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_3_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_3_0 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_3_0 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_3_0 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_3_0 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_3_0 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_3_0 : label is 0;
  attribute bram_slice_end of RAM_ARR_reg_3_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_3_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_3_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_3_1 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_3_1 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_3_1 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_3_1 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_3_1 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_3_1 : label is 2;
  attribute bram_slice_end of RAM_ARR_reg_3_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_3_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_3_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_3_2 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_3_2 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_3_2 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_3_2 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_3_2 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_3_2 : label is 4;
  attribute bram_slice_end of RAM_ARR_reg_3_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_3_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_3_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_3_3 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_3_3 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_3_3 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_3_3 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_3_3 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_3_3 : label is 6;
  attribute bram_slice_end of RAM_ARR_reg_3_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_4_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_4_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_4_0 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_4_0 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_4_0 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_4_0 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_4_0 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_4_0 : label is 0;
  attribute bram_slice_end of RAM_ARR_reg_4_0 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_4_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_4_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_4_1 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_4_1 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_4_1 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_4_1 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_4_1 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_4_1 : label is 2;
  attribute bram_slice_end of RAM_ARR_reg_4_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_4_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_4_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_4_2 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_4_2 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_4_2 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_4_2 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_4_2 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_4_2 : label is 4;
  attribute bram_slice_end of RAM_ARR_reg_4_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_4_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_4_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_4_3 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_4_3 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_4_3 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_4_3 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_4_3 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_4_3 : label is 6;
  attribute bram_slice_end of RAM_ARR_reg_4_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg_5_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg_5_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg_5_0 : label is "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RAM_ARR_reg_5_0 : label is 786432;
  attribute RTL_RAM_NAME of RAM_ARR_reg_5_0 : label is "RAM_ARR";
  attribute bram_addr_begin of RAM_ARR_reg_5_0 : label is 0;
  attribute bram_addr_end of RAM_ARR_reg_5_0 : label is 16383;
  attribute bram_slice_begin of RAM_ARR_reg_5_0 : label is 0;
  attribute bram_slice_end of RAM_ARR_reg_5_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_aready_r_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \a_rdata_valid_r_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of decode_fill_lock_reg_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[12]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[13]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[14]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[15]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[16]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[17]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[18]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[19]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[20]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[21]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[22]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[23]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[24]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[25]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[26]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[27]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[28]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[29]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[30]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[31]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[32]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[33]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[34]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[35]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[36]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[37]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[38]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[39]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[40]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[41]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[8]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \fetch_block_registered_generate.fetch_block.instruction_reg[9]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of fu_gcu_pc_load_reg_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \lockrq_bppc[1]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \o1temp[31]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \o1temp[31]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pipeline_r[0][operation][2]_i_1\ : label is "soft_lutpair136";
begin
  b_live_read_r <= \^b_live_read_r\;
  b_live_read_r_reg_0 <= \^b_live_read_r_reg_0\;
  fu_shifter_in2_load_reg_reg <= \^fu_shifter_in2_load_reg_reg\;
  p_0_in <= \^p_0_in\;
  p_1_in <= \^p_1_in\;
RAM_ARR_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_0_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_0_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(1 downto 0),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_0_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(1 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(0),
      WEBWE(2) => b_strb(0),
      WEBWE(1) => b_strb(0),
      WEBWE(0) => b_strb(0)
    );
RAM_ARR_reg_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => onchip_mem_INSTR_a_aready_out_wire,
      I1 => a_aready_r_reg_0,
      I2 => mem_en_lock_r,
      O => RAM_ARR_reg_0_0_i_1_n_0
    );
RAM_ARR_reg_0_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => b_enable,
      I1 => \astrb_r_reg[3]\(0),
      I2 => Q(0),
      I3 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(0)
    );
RAM_ARR_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_0_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(3 downto 2),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_0_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(3 downto 2),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_0_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(3 downto 2),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(0),
      WEBWE(2) => b_strb(0),
      WEBWE(1) => b_strb(0),
      WEBWE(0) => b_strb(0)
    );
RAM_ARR_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => Q(14 downto 1),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_0_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(5 downto 4),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_0_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(5 downto 4),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_0_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(5 downto 4),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(0),
      WEBWE(2) => b_strb(0),
      WEBWE(1) => b_strb(0),
      WEBWE(0) => b_strb(0)
    );
RAM_ARR_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => Q(14 downto 1),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_0_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(7 downto 6),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_0_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(7 downto 6),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_0_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(7 downto 6),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(0),
      WEBWE(2) => b_strb(0),
      WEBWE(1) => b_strb(0),
      WEBWE(0) => b_strb(0)
    );
RAM_ARR_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => Q(14 downto 1),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(9 downto 8),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_1_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(9 downto 8),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_1_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(9 downto 8),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(1),
      WEBWE(2) => b_strb(1),
      WEBWE(1) => b_strb(1),
      WEBWE(0) => b_strb(1)
    );
RAM_ARR_reg_1_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => b_enable,
      I1 => \astrb_r_reg[3]\(1),
      I2 => Q(0),
      I3 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(1)
    );
RAM_ARR_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(11 downto 10),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_1_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(11 downto 10),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_1_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(11 downto 10),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(1),
      WEBWE(2) => b_strb(1),
      WEBWE(1) => b_strb(1),
      WEBWE(0) => b_strb(1)
    );
RAM_ARR_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(13 downto 12),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_1_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(13 downto 12),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_1_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(13 downto 12),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(1),
      WEBWE(2) => b_strb(1),
      WEBWE(1) => b_strb(1),
      WEBWE(0) => b_strb(1)
    );
RAM_ARR_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(15 downto 14),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_1_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(15 downto 14),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_1_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(15 downto 14),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(1),
      WEBWE(2) => b_strb(1),
      WEBWE(1) => b_strb(1),
      WEBWE(0) => b_strb(1)
    );
RAM_ARR_reg_2_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_2_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_2_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_2_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(17 downto 16),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_2_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(17 downto 16),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_2_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(17 downto 16),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_2_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_2_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_2_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_2_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_2_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_2_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_2_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(2),
      WEBWE(2) => b_strb(2),
      WEBWE(1) => b_strb(2),
      WEBWE(0) => b_strb(2)
    );
RAM_ARR_reg_2_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => b_enable,
      I1 => \astrb_r_reg[3]\(2),
      I2 => Q(0),
      I3 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(2)
    );
RAM_ARR_reg_2_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_2_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_2_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_2_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(19 downto 18),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_2_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(19 downto 18),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_2_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(19 downto 18),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_2_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_2_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_2_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_2_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_2_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_2_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_2_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(2),
      WEBWE(2) => b_strb(2),
      WEBWE(1) => b_strb(2),
      WEBWE(0) => b_strb(2)
    );
RAM_ARR_reg_2_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_2_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_2_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_2_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(21 downto 20),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_2_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(21 downto 20),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_2_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(21 downto 20),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_2_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_2_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_2_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_2_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_2_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_2_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_2_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(2),
      WEBWE(2) => b_strb(2),
      WEBWE(1) => b_strb(2),
      WEBWE(0) => b_strb(2)
    );
RAM_ARR_reg_2_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_2_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_2_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_2_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(23 downto 22),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_2_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(23 downto 22),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_2_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(23 downto 22),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_2_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_2_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_2_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_2_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_2_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_2_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_2_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(2),
      WEBWE(2) => b_strb(2),
      WEBWE(1) => b_strb(2),
      WEBWE(0) => b_strb(2)
    );
RAM_ARR_reg_3_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_3_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_3_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_3_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(25 downto 24),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_3_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(25 downto 24),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_3_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(25 downto 24),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_3_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_3_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_3_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_3_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_3_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_3_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_3_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(3),
      WEBWE(2) => b_strb(3),
      WEBWE(1) => b_strb(3),
      WEBWE(0) => b_strb(3)
    );
RAM_ARR_reg_3_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => b_enable,
      I1 => \astrb_r_reg[3]\(3),
      I2 => Q(0),
      I3 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(3)
    );
RAM_ARR_reg_3_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_3_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_3_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_3_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(27 downto 26),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_3_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(27 downto 26),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_3_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(27 downto 26),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_3_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_3_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_3_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_3_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_3_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_3_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_3_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(3),
      WEBWE(2) => b_strb(3),
      WEBWE(1) => b_strb(3),
      WEBWE(0) => b_strb(3)
    );
RAM_ARR_reg_3_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_3_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_3_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_3_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(29 downto 28),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_3_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(29 downto 28),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_3_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(29 downto 28),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_3_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_3_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_3_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_3_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_3_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_3_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_3_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(3),
      WEBWE(2) => b_strb(3),
      WEBWE(1) => b_strb(3),
      WEBWE(0) => b_strb(3)
    );
RAM_ARR_reg_3_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_3_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_3_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_3_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(31 downto 30),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_3_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(31 downto 30),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_3_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(31 downto 30),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_3_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_3_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_3_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_3_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_3_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_3_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_3_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(3),
      WEBWE(2) => b_strb(3),
      WEBWE(1) => b_strb(3),
      WEBWE(0) => b_strb(3)
    );
RAM_ARR_reg_4_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_4_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_4_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_4_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_4_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(33 downto 32),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_4_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(33 downto 32),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_4_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_4_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_4_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_4_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_4_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_4_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_4_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(4),
      WEBWE(2) => b_strb(4),
      WEBWE(1) => b_strb(4),
      WEBWE(0) => b_strb(4)
    );
RAM_ARR_reg_4_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => b_enable,
      I1 => Q(0),
      I2 => \astrb_r_reg[3]\(0),
      I3 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(4)
    );
RAM_ARR_reg_4_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => Q(14 downto 2),
      ADDRBWRADDR(1) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_4_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_4_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_4_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(3 downto 2),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_4_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(35 downto 34),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_4_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(35 downto 34),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_4_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_4_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_4_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_4_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_4_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_4_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_4_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(4),
      WEBWE(2) => b_strb(4),
      WEBWE(1) => b_strb(4),
      WEBWE(0) => b_strb(4)
    );
RAM_ARR_reg_4_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => Q(14 downto 1),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_4_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_4_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_4_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(5 downto 4),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_4_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(37 downto 36),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_4_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(37 downto 36),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_4_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_4_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_4_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_4_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_4_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_4_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_4_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(4),
      WEBWE(2) => b_strb(4),
      WEBWE(1) => b_strb(4),
      WEBWE(0) => b_strb(4)
    );
RAM_ARR_reg_4_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => Q(14 downto 1),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_4_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_4_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_4_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(7 downto 6),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_4_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(39 downto 38),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_4_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(39 downto 38),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_4_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_4_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_4_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_4_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_4_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_4_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_4_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(4),
      WEBWE(2) => b_strb(4),
      WEBWE(1) => b_strb(4),
      WEBWE(0) => b_strb(4)
    );
RAM_ARR_reg_5_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => Q(14 downto 1),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_5_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_5_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_5_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => \adata_r_reg[31]\(9 downto 8),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_RAM_ARR_reg_5_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => a_ram_rdata_r(41 downto 40),
      DOBDO(31 downto 2) => NLW_RAM_ARR_reg_5_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => b_ram_rdata_r(41 downto 40),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_5_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_5_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_5_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RAM_ARR_reg_0_0_i_1_n_0,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_5_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_5_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_5_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_5_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => b_strb(5),
      WEBWE(2) => b_strb(5),
      WEBWE(1) => b_strb(5),
      WEBWE(0) => b_strb(5)
    );
RAM_ARR_reg_5_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => b_enable,
      I1 => Q(0),
      I2 => \astrb_r_reg[3]\(1),
      I3 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(5)
    );
\a_aready_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABFF"
    )
        port map (
      I0 => tta_reset,
      I1 => a_aready_r_reg_0,
      I2 => mem_en_lock_r,
      I3 => a_rdata_valid_r_reg_n_0,
      I4 => a_live_read_r,
      O => \a_aready_r_i_1__0_n_0\
    );
a_aready_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx_0,
      D => \a_aready_r_i_1__0_n_0\,
      Q => onchip_mem_INSTR_a_aready_out_wire
    );
a_live_read_r0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754030003000300"
    )
        port map (
      I0 => tta_reset,
      I1 => a_aready_r_reg_0,
      I2 => mem_en_lock_r,
      I3 => onchip_mem_INSTR_a_aready_out_wire,
      I4 => a_live_read_r,
      I5 => a_rdata_valid_r_reg_n_0,
      O => a_live_read_r3_out
    );
a_live_read_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx_0,
      D => a_live_read_r3_out,
      Q => a_live_read_r
    );
\a_rdata_r[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB005400"
    )
        port map (
      I0 => tta_reset,
      I1 => a_aready_r_reg_0,
      I2 => mem_en_lock_r,
      I3 => a_live_read_r,
      I4 => a_rdata_valid_r_reg_n_0,
      O => a_rdata_valid_r
    );
\a_rdata_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(0),
      Q => \a_rdata_r_reg_n_0_[0]\
    );
\a_rdata_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(10),
      Q => \a_rdata_r_reg_n_0_[10]\
    );
\a_rdata_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(11),
      Q => \a_rdata_r_reg_n_0_[11]\
    );
\a_rdata_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(12),
      Q => \a_rdata_r_reg_n_0_[12]\
    );
\a_rdata_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(13),
      Q => \a_rdata_r_reg_n_0_[13]\
    );
\a_rdata_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(14),
      Q => \a_rdata_r_reg_n_0_[14]\
    );
\a_rdata_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(15),
      Q => \a_rdata_r_reg_n_0_[15]\
    );
\a_rdata_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(16),
      Q => \a_rdata_r_reg_n_0_[16]\
    );
\a_rdata_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(17),
      Q => \a_rdata_r_reg_n_0_[17]\
    );
\a_rdata_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(18),
      Q => \a_rdata_r_reg_n_0_[18]\
    );
\a_rdata_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(19),
      Q => \a_rdata_r_reg_n_0_[19]\
    );
\a_rdata_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(1),
      Q => \a_rdata_r_reg_n_0_[1]\
    );
\a_rdata_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(20),
      Q => \a_rdata_r_reg_n_0_[20]\
    );
\a_rdata_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(21),
      Q => \a_rdata_r_reg_n_0_[21]\
    );
\a_rdata_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(22),
      Q => \a_rdata_r_reg_n_0_[22]\
    );
\a_rdata_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(23),
      Q => \a_rdata_r_reg_n_0_[23]\
    );
\a_rdata_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(24),
      Q => \a_rdata_r_reg_n_0_[24]\
    );
\a_rdata_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(25),
      Q => \a_rdata_r_reg_n_0_[25]\
    );
\a_rdata_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(26),
      Q => \a_rdata_r_reg_n_0_[26]\
    );
\a_rdata_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(27),
      Q => \a_rdata_r_reg_n_0_[27]\
    );
\a_rdata_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(28),
      Q => \a_rdata_r_reg_n_0_[28]\
    );
\a_rdata_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(29),
      Q => \a_rdata_r_reg_n_0_[29]\
    );
\a_rdata_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(2),
      Q => \a_rdata_r_reg_n_0_[2]\
    );
\a_rdata_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(30),
      Q => \a_rdata_r_reg_n_0_[30]\
    );
\a_rdata_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(31),
      Q => \a_rdata_r_reg_n_0_[31]\
    );
\a_rdata_r_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(32),
      Q => \a_rdata_r_reg_n_0_[32]\
    );
\a_rdata_r_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(33),
      Q => \a_rdata_r_reg_n_0_[33]\
    );
\a_rdata_r_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(34),
      Q => \a_rdata_r_reg_n_0_[34]\
    );
\a_rdata_r_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(35),
      Q => \a_rdata_r_reg_n_0_[35]\
    );
\a_rdata_r_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(36),
      Q => \a_rdata_r_reg_n_0_[36]\
    );
\a_rdata_r_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(37),
      Q => \a_rdata_r_reg_n_0_[37]\
    );
\a_rdata_r_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(38),
      Q => \a_rdata_r_reg_n_0_[38]\
    );
\a_rdata_r_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(39),
      Q => \a_rdata_r_reg_n_0_[39]\
    );
\a_rdata_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(3),
      Q => \a_rdata_r_reg_n_0_[3]\
    );
\a_rdata_r_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(40),
      Q => \a_rdata_r_reg_n_0_[40]\
    );
\a_rdata_r_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(41),
      Q => \a_rdata_r_reg_n_0_[41]\
    );
\a_rdata_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(4),
      Q => \a_rdata_r_reg_n_0_[4]\
    );
\a_rdata_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(5),
      Q => \a_rdata_r_reg_n_0_[5]\
    );
\a_rdata_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(6),
      Q => \a_rdata_r_reg_n_0_[6]\
    );
\a_rdata_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(7),
      Q => \a_rdata_r_reg_n_0_[7]\
    );
\a_rdata_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(8),
      Q => \a_rdata_r_reg_n_0_[8]\
    );
\a_rdata_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx_0,
      D => a_ram_rdata_r(9),
      Q => \a_rdata_r_reg_n_0_[9]\
    );
\a_rdata_valid_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF545400"
    )
        port map (
      I0 => tta_reset,
      I1 => a_aready_r_reg_0,
      I2 => mem_en_lock_r,
      I3 => a_live_read_r,
      I4 => a_rdata_valid_r_reg_n_0,
      O => \a_rdata_valid_r_i_1__0_n_0\
    );
a_rdata_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx_0,
      D => \a_rdata_valid_r_i_1__0_n_0\,
      Q => a_rdata_valid_r_reg_n_0
    );
b_aready_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx_0,
      D => b_rdata_valid_r_reg_0,
      Q => onchip_mem_INSTR_b_aready_out_wire
    );
b_live_read_r0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F444F444"
    )
        port map (
      I0 => tta_accel_0_data_b_awren_out_wire,
      I1 => b_enable,
      I2 => \^b_live_read_r\,
      I3 => \^b_live_read_r_reg_0\,
      I4 => \aaddr_r_reg[16]\,
      I5 => axi_rready,
      O => b_live_read_r1_out
    );
b_live_read_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx_0,
      D => b_live_read_r1_out,
      Q => \^b_live_read_r\
    );
\b_rdata_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(0),
      Q => \b_rdata_r_reg_n_0_[0]\
    );
\b_rdata_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(10),
      Q => \b_rdata_r_reg_n_0_[10]\
    );
\b_rdata_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(11),
      Q => \b_rdata_r_reg_n_0_[11]\
    );
\b_rdata_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(12),
      Q => \b_rdata_r_reg_n_0_[12]\
    );
\b_rdata_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(13),
      Q => \b_rdata_r_reg_n_0_[13]\
    );
\b_rdata_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(14),
      Q => \b_rdata_r_reg_n_0_[14]\
    );
\b_rdata_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(15),
      Q => \b_rdata_r_reg_n_0_[15]\
    );
\b_rdata_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(16),
      Q => \b_rdata_r_reg_n_0_[16]\
    );
\b_rdata_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(17),
      Q => \b_rdata_r_reg_n_0_[17]\
    );
\b_rdata_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(18),
      Q => \b_rdata_r_reg_n_0_[18]\
    );
\b_rdata_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(19),
      Q => \b_rdata_r_reg_n_0_[19]\
    );
\b_rdata_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(1),
      Q => \b_rdata_r_reg_n_0_[1]\
    );
\b_rdata_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(20),
      Q => \b_rdata_r_reg_n_0_[20]\
    );
\b_rdata_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(21),
      Q => \b_rdata_r_reg_n_0_[21]\
    );
\b_rdata_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(22),
      Q => \b_rdata_r_reg_n_0_[22]\
    );
\b_rdata_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(23),
      Q => \b_rdata_r_reg_n_0_[23]\
    );
\b_rdata_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(24),
      Q => \b_rdata_r_reg_n_0_[24]\
    );
\b_rdata_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(25),
      Q => \b_rdata_r_reg_n_0_[25]\
    );
\b_rdata_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(26),
      Q => \b_rdata_r_reg_n_0_[26]\
    );
\b_rdata_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(27),
      Q => \b_rdata_r_reg_n_0_[27]\
    );
\b_rdata_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(28),
      Q => \b_rdata_r_reg_n_0_[28]\
    );
\b_rdata_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(29),
      Q => \b_rdata_r_reg_n_0_[29]\
    );
\b_rdata_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(2),
      Q => \b_rdata_r_reg_n_0_[2]\
    );
\b_rdata_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(30),
      Q => \b_rdata_r_reg_n_0_[30]\
    );
\b_rdata_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(31),
      Q => \b_rdata_r_reg_n_0_[31]\
    );
\b_rdata_r_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(32),
      Q => \b_rdata_r_reg_n_0_[32]\
    );
\b_rdata_r_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(33),
      Q => \b_rdata_r_reg_n_0_[33]\
    );
\b_rdata_r_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(34),
      Q => \b_rdata_r_reg_n_0_[34]\
    );
\b_rdata_r_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(35),
      Q => \b_rdata_r_reg_n_0_[35]\
    );
\b_rdata_r_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(36),
      Q => \b_rdata_r_reg_n_0_[36]\
    );
\b_rdata_r_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(37),
      Q => \b_rdata_r_reg_n_0_[37]\
    );
\b_rdata_r_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(38),
      Q => \b_rdata_r_reg_n_0_[38]\
    );
\b_rdata_r_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(39),
      Q => \b_rdata_r_reg_n_0_[39]\
    );
\b_rdata_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(3),
      Q => \b_rdata_r_reg_n_0_[3]\
    );
\b_rdata_r_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(40),
      Q => \b_rdata_r_reg_n_0_[40]\
    );
\b_rdata_r_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(41),
      Q => \b_rdata_r_reg_n_0_[41]\
    );
\b_rdata_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(4),
      Q => \b_rdata_r_reg_n_0_[4]\
    );
\b_rdata_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(5),
      Q => \b_rdata_r_reg_n_0_[5]\
    );
\b_rdata_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(6),
      Q => \b_rdata_r_reg_n_0_[6]\
    );
\b_rdata_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(7),
      Q => \b_rdata_r_reg_n_0_[7]\
    );
\b_rdata_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(8),
      Q => \b_rdata_r_reg_n_0_[8]\
    );
\b_rdata_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => b_live_read_r_reg_2(0),
      CLR => rstx_0,
      D => b_ram_rdata_r(9),
      Q => \b_rdata_r_reg_n_0_[9]\
    );
b_rdata_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx_0,
      D => b_live_read_r_reg_1,
      Q => \^b_live_read_r_reg_0\
    );
decode_fill_lock_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^fu_shifter_in2_load_reg_reg\,
      I1 => decode_fill_lock_reg,
      I2 => rstx,
      O => decode_fill_lock_reg_reg
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[0]\,
      I1 => a_ram_rdata_r(0),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(0)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[10]\,
      I1 => a_ram_rdata_r(10),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(10)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[11]\,
      I1 => a_ram_rdata_r(11),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(11)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[12]\,
      I1 => a_ram_rdata_r(12),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(12)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[13]\,
      I1 => a_ram_rdata_r(13),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(13)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[14]\,
      I1 => a_ram_rdata_r(14),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(14)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[15]\,
      I1 => a_ram_rdata_r(15),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(15)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[16]\,
      I1 => a_ram_rdata_r(16),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(16)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[17]\,
      I1 => a_ram_rdata_r(17),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(17)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[18]\,
      I1 => a_ram_rdata_r(18),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(18)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[19]\,
      I1 => a_ram_rdata_r(19),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(19)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[1]\,
      I1 => a_ram_rdata_r(1),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(1)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[20]\,
      I1 => a_ram_rdata_r(20),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(20)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[21]\,
      I1 => a_ram_rdata_r(21),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(21)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[22]\,
      I1 => a_ram_rdata_r(22),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(22)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[23]\,
      I1 => a_ram_rdata_r(23),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(23)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[24]\,
      I1 => a_ram_rdata_r(24),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(24)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[25]\,
      I1 => a_ram_rdata_r(25),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(25)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[26]\,
      I1 => a_ram_rdata_r(26),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(26)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[27]\,
      I1 => a_ram_rdata_r(27),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(27)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[28]\,
      I1 => a_ram_rdata_r(28),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(28)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[29]\,
      I1 => a_ram_rdata_r(29),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(29)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[2]\,
      I1 => a_ram_rdata_r(2),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(2)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[30]\,
      I1 => a_ram_rdata_r(30),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(30)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[31]\,
      I1 => a_ram_rdata_r(31),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(31)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[32]\,
      I1 => a_ram_rdata_r(32),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(32)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[33]\,
      I1 => a_ram_rdata_r(33),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(33)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[34]\,
      I1 => a_ram_rdata_r(34),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(34)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[35]\,
      I1 => a_ram_rdata_r(35),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(35)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[36]\,
      I1 => a_ram_rdata_r(36),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(36)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[37]\,
      I1 => a_ram_rdata_r(37),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(37)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[38]\,
      I1 => a_ram_rdata_r(38),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(38)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[39]\,
      I1 => a_ram_rdata_r(39),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(39)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[3]\,
      I1 => a_ram_rdata_r(3),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(3)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[40]\,
      I1 => a_ram_rdata_r(40),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(40)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[41]\,
      I1 => a_ram_rdata_r(41),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(41)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[4]\,
      I1 => a_ram_rdata_r(4),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(4)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[5]\,
      I1 => a_ram_rdata_r(5),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(5)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[6]\,
      I1 => a_ram_rdata_r(6),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(6)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[7]\,
      I1 => a_ram_rdata_r(7),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(7)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[8]\,
      I1 => a_ram_rdata_r(8),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(8)
    );
\fetch_block_registered_generate.fetch_block.instruction_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \a_rdata_r_reg_n_0_[9]\,
      I1 => a_ram_rdata_r(9),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(9)
    );
fu_gcu_pc_load_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => reset_lock,
      I1 => a_rdata_valid_r_reg_n_0,
      I2 => a_live_read_r,
      I3 => onchip_mem_INSTR_a_aready_out_wire,
      I4 => a_aready_r_reg_0,
      O => \^fu_shifter_in2_load_reg_reg\
    );
\lockrq_bppc[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => a_rdata_valid_r_reg_n_0,
      I1 => a_live_read_r,
      I2 => onchip_mem_INSTR_a_aready_out_wire,
      O => \lockrq_bppc_reg[1]\
    );
\o1temp[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => inst_decoder_fu_logic_in2_load_wire,
      O => \o1temp_reg[31]\(0)
    );
\o1temp[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => inst_decoder_fu_shifter_in2_load_wire,
      O => \o1temp_reg[31]_0\(0)
    );
\o1temp[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => inst_decoder_fu_arith_in2_load_wire,
      O => \o1temp_reg[31]_1\(0)
    );
\pc_update_generate_0.pc_prev_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => mem_en_lock_r,
      I1 => a_rdata_valid_r_reg_n_0,
      I2 => a_live_read_r,
      I3 => onchip_mem_INSTR_a_aready_out_wire,
      I4 => a_aready_r_reg_0,
      O => \^p_0_in\
    );
\pc_update_generate_0.pc_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => tta_reset,
      I2 => rstx,
      O => E(0)
    );
\pipeline_r[0][operation][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fu_shifter_in2_load_reg_reg\,
      I1 => decode_fill_lock_reg,
      O => \^p_1_in\
    );
\s_axi_rdata_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[32]\,
      I1 => b_ram_rdata_r(32),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[0]\,
      I4 => b_ram_rdata_r(0),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[0]\
    );
\s_axi_rdata_r[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(10),
      I2 => \b_rdata_r_reg_n_0_[10]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[10]\
    );
\s_axi_rdata_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(11),
      I2 => \b_rdata_r_reg_n_0_[11]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[11]\
    );
\s_axi_rdata_r[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(12),
      I2 => \b_rdata_r_reg_n_0_[12]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[12]\
    );
\s_axi_rdata_r[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(13),
      I2 => \b_rdata_r_reg_n_0_[13]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[13]\
    );
\s_axi_rdata_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(14),
      I2 => \b_rdata_r_reg_n_0_[14]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[14]\
    );
\s_axi_rdata_r[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(15),
      I2 => \b_rdata_r_reg_n_0_[15]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[15]\
    );
\s_axi_rdata_r[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(16),
      I2 => \b_rdata_r_reg_n_0_[16]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[16]\
    );
\s_axi_rdata_r[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(17),
      I2 => \b_rdata_r_reg_n_0_[17]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[17]\
    );
\s_axi_rdata_r[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(18),
      I2 => \b_rdata_r_reg_n_0_[18]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[18]\
    );
\s_axi_rdata_r[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(19),
      I2 => \b_rdata_r_reg_n_0_[19]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[19]\
    );
\s_axi_rdata_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[33]\,
      I1 => b_ram_rdata_r(33),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[1]\,
      I4 => b_ram_rdata_r(1),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[1]\
    );
\s_axi_rdata_r[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(20),
      I2 => \b_rdata_r_reg_n_0_[20]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[20]\
    );
\s_axi_rdata_r[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(21),
      I2 => \b_rdata_r_reg_n_0_[21]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[21]\
    );
\s_axi_rdata_r[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(22),
      I2 => \b_rdata_r_reg_n_0_[22]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[22]\
    );
\s_axi_rdata_r[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(23),
      I2 => \b_rdata_r_reg_n_0_[23]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[23]\
    );
\s_axi_rdata_r[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(24),
      I2 => \b_rdata_r_reg_n_0_[24]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[24]\
    );
\s_axi_rdata_r[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(25),
      I2 => \b_rdata_r_reg_n_0_[25]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[25]\
    );
\s_axi_rdata_r[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(26),
      I2 => \b_rdata_r_reg_n_0_[26]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[26]\
    );
\s_axi_rdata_r[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(27),
      I2 => \b_rdata_r_reg_n_0_[27]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[27]\
    );
\s_axi_rdata_r[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(28),
      I2 => \b_rdata_r_reg_n_0_[28]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[28]\
    );
\s_axi_rdata_r[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(29),
      I2 => \b_rdata_r_reg_n_0_[29]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[29]\
    );
\s_axi_rdata_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[34]\,
      I1 => b_ram_rdata_r(34),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[2]\,
      I4 => b_ram_rdata_r(2),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[2]\
    );
\s_axi_rdata_r[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(30),
      I2 => \b_rdata_r_reg_n_0_[30]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[30]\
    );
\s_axi_rdata_r[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E40000"
    )
        port map (
      I0 => \^b_live_read_r_reg_0\,
      I1 => b_ram_rdata_r(31),
      I2 => \b_rdata_r_reg_n_0_[31]\,
      I3 => Q(16),
      I4 => Q(15),
      I5 => \fifo_data_r_reg[0]_3\,
      O => \s_axi_rdata_r_reg[31]\
    );
\s_axi_rdata_r[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^b_live_read_r\,
      I1 => \^b_live_read_r_reg_0\,
      O => onchip_mem_INSTR_b_rvalid_out_wire
    );
\s_axi_rdata_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[35]\,
      I1 => b_ram_rdata_r(35),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[3]\,
      I4 => b_ram_rdata_r(3),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[3]\
    );
\s_axi_rdata_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[36]\,
      I1 => b_ram_rdata_r(36),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[4]\,
      I4 => b_ram_rdata_r(4),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[4]\
    );
\s_axi_rdata_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[37]\,
      I1 => b_ram_rdata_r(37),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[5]\,
      I4 => b_ram_rdata_r(5),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[5]\
    );
\s_axi_rdata_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[38]\,
      I1 => b_ram_rdata_r(38),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[6]\,
      I4 => b_ram_rdata_r(6),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[6]\
    );
\s_axi_rdata_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[39]\,
      I1 => b_ram_rdata_r(39),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[7]\,
      I4 => b_ram_rdata_r(7),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[7]\
    );
\s_axi_rdata_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[40]\,
      I1 => b_ram_rdata_r(40),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[8]\,
      I4 => b_ram_rdata_r(8),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[8]\
    );
\s_axi_rdata_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \b_rdata_r_reg_n_0_[41]\,
      I1 => b_ram_rdata_r(41),
      I2 => \fifo_data_r_reg[0]_3\,
      I3 => \b_rdata_r_reg_n_0_[9]\,
      I4 => b_ram_rdata_r(9),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram__parameterized1\ is
  port (
    onchip_mem_data_a_aready_out_wire : out STD_LOGIC;
    b_live_read_r : out STD_LOGIC;
    onchip_mem_data_b_aready_out_wire : out STD_LOGIC;
    b_live_read_r_reg_0 : out STD_LOGIC;
    \debug_counters.cyclecnt_r_reg[0]\ : out STD_LOGIC;
    \rdata_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_r_reg[0]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[1]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[2]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[3]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[4]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[5]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[6]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[7]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[8]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[9]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[10]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[11]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[12]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[13]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[14]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[15]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[16]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[17]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[18]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[19]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[20]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[21]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[22]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[23]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[24]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[25]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[26]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[27]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[28]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[29]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[30]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[31]\ : out STD_LOGIC;
    onchip_mem_data_b_rvalid_out_wire : out STD_LOGIC;
    \rdata_r_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    a_enable : in STD_LOGIC;
    b_enable : in STD_LOGIC;
    \aaddr_r_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \aaddr_r_reg[1]_rep\ : in STD_LOGIC;
    \adata_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \adata_r_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rstx : in STD_LOGIC;
    \aaddr_r_reg[15]\ : in STD_LOGIC;
    tta_accel_0_data_b_awren_out_wire : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    \aaddr_r_reg[15]_0\ : in STD_LOGIC;
    core_fu_lsu_awren_out_wire : in STD_LOGIC;
    core_fu_lsu_avalid_out_wire : in STD_LOGIC;
    core_fu_lsu_rready_out_wire : in STD_LOGIC;
    b_live_read_r_reg_1 : in STD_LOGIC;
    tta_accel_0_core_db_lockrq_wire : in STD_LOGIC;
    \b_rdata_r_reg[32]\ : in STD_LOGIC;
    \b_rdata_r_reg[33]\ : in STD_LOGIC;
    \b_rdata_r_reg[34]\ : in STD_LOGIC;
    \b_rdata_r_reg[35]\ : in STD_LOGIC;
    \b_rdata_r_reg[36]\ : in STD_LOGIC;
    \b_rdata_r_reg[37]\ : in STD_LOGIC;
    \b_rdata_r_reg[38]\ : in STD_LOGIC;
    \b_rdata_r_reg[39]\ : in STD_LOGIC;
    \b_rdata_r_reg[40]\ : in STD_LOGIC;
    \b_rdata_r_reg[41]\ : in STD_LOGIC;
    b_rdata_valid_r_reg_0 : in STD_LOGIC;
    b_rdata_valid_r_reg_1 : in STD_LOGIC;
    b_rdata_valid_r_reg_2 : in STD_LOGIC;
    b_rdata_valid_r_reg_3 : in STD_LOGIC;
    b_rdata_valid_r_reg_4 : in STD_LOGIC;
    b_rdata_valid_r_reg_5 : in STD_LOGIC;
    b_rdata_valid_r_reg_6 : in STD_LOGIC;
    b_rdata_valid_r_reg_7 : in STD_LOGIC;
    b_rdata_valid_r_reg_8 : in STD_LOGIC;
    b_rdata_valid_r_reg_9 : in STD_LOGIC;
    b_rdata_valid_r_reg_10 : in STD_LOGIC;
    b_rdata_valid_r_reg_11 : in STD_LOGIC;
    b_rdata_valid_r_reg_12 : in STD_LOGIC;
    b_rdata_valid_r_reg_13 : in STD_LOGIC;
    b_rdata_valid_r_reg_14 : in STD_LOGIC;
    b_rdata_valid_r_reg_15 : in STD_LOGIC;
    b_rdata_valid_r_reg_16 : in STD_LOGIC;
    b_rdata_valid_r_reg_17 : in STD_LOGIC;
    b_rdata_valid_r_reg_18 : in STD_LOGIC;
    b_rdata_valid_r_reg_19 : in STD_LOGIC;
    b_rdata_valid_r_reg_20 : in STD_LOGIC;
    b_rdata_valid_r_reg_21 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_avalid : in STD_LOGIC;
    \astrb_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    core_fu_lsu_astrb_out_wire : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram__parameterized1\ : entity is "xilinx_dp_blockram";
end \toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram__parameterized1\;

architecture STRUCTURE of \toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram__parameterized1\ is
  signal RAM_ARR_reg_i_6_n_0 : STD_LOGIC;
  signal a_aready_r_i_1_n_0 : STD_LOGIC;
  signal a_live_read_r : STD_LOGIC;
  signal a_live_read_r3_out : STD_LOGIC;
  signal a_ram_rdata_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_rdata_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal a_rdata_valid_r : STD_LOGIC;
  signal a_rdata_valid_r_i_1_n_0 : STD_LOGIC;
  signal a_rdata_valid_r_reg_n_0 : STD_LOGIC;
  signal \^b_live_read_r\ : STD_LOGIC;
  signal b_live_read_r1_out : STD_LOGIC;
  signal \^b_live_read_r_reg_0\ : STD_LOGIC;
  signal b_ram_rdata_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal b_rdata_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal b_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^onchip_mem_data_a_aready_out_wire\ : STD_LOGIC;
  signal \^onchip_mem_data_b_aready_out_wire\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal NLW_RAM_ARR_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_ARR_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_ARR_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_ARR_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_ARR_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_ARR_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_ARR_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_ARR_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_ARR_reg : label is "RAM_ARR";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_ARR_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_ARR_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_ARR_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_ARR_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of a_aready_r_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of a_rdata_valid_r_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rdata_r[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rdata_r[10]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rdata_r[11]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rdata_r[12]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rdata_r[13]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rdata_r[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rdata_r[15]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rdata_r[16]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rdata_r[17]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rdata_r[18]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rdata_r[19]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rdata_r[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rdata_r[20]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rdata_r[21]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rdata_r[22]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rdata_r[23]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rdata_r[24]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rdata_r[25]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rdata_r[26]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rdata_r[27]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rdata_r[28]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rdata_r[29]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rdata_r[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rdata_r[31]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rdata_r[31]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rdata_r[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rdata_r[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rdata_r[5]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rdata_r[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rdata_r[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rdata_r[8]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rdata_r[9]_i_1\ : label is "soft_lutpair165";
begin
  b_live_read_r <= \^b_live_read_r\;
  b_live_read_r_reg_0 <= \^b_live_read_r_reg_0\;
  onchip_mem_data_a_aready_out_wire <= \^onchip_mem_data_a_aready_out_wire\;
  onchip_mem_data_b_aready_out_wire <= \^onchip_mem_data_b_aready_out_wire\;
RAM_ARR_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \aaddr_r_reg[9]\(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 7) => Q(8 downto 1),
      ADDRBWRADDR(6) => \aaddr_r_reg[1]_rep\,
      ADDRBWRADDR(5) => Q(0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_ARR_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_ARR_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_RAM_ARR_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \adata_r_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => \adata_r_reg[31]_0\(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => a_ram_rdata_r(31 downto 0),
      DOBDO(31 downto 0) => b_ram_rdata_r(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_ARR_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_ARR_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_ARR_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => a_enable,
      ENBWREN => b_enable,
      INJECTDBITERR => NLW_RAM_ARR_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_ARR_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_ARR_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_ARR_reg_SBITERR_UNCONNECTED,
      WEA(3) => p_2_in,
      WEA(2) => p_6_in,
      WEA(1) => p_4_in,
      WEA(0) => RAM_ARR_reg_i_6_n_0,
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => b_strb(3 downto 0)
    );
RAM_ARR_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^onchip_mem_data_b_aready_out_wire\,
      I1 => axi_avalid,
      I2 => Q(10),
      I3 => Q(9),
      I4 => \astrb_r_reg[3]\(0),
      I5 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(0)
    );
RAM_ARR_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^onchip_mem_data_a_aready_out_wire\,
      I1 => core_fu_lsu_avalid_out_wire,
      I2 => core_fu_lsu_astrb_out_wire(3),
      I3 => core_fu_lsu_awren_out_wire,
      O => p_2_in
    );
RAM_ARR_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^onchip_mem_data_a_aready_out_wire\,
      I1 => core_fu_lsu_avalid_out_wire,
      I2 => core_fu_lsu_astrb_out_wire(2),
      I3 => core_fu_lsu_awren_out_wire,
      O => p_6_in
    );
RAM_ARR_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^onchip_mem_data_a_aready_out_wire\,
      I1 => core_fu_lsu_avalid_out_wire,
      I2 => core_fu_lsu_astrb_out_wire(1),
      I3 => core_fu_lsu_awren_out_wire,
      O => p_4_in
    );
RAM_ARR_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^onchip_mem_data_a_aready_out_wire\,
      I1 => core_fu_lsu_avalid_out_wire,
      I2 => core_fu_lsu_astrb_out_wire(0),
      I3 => core_fu_lsu_awren_out_wire,
      O => RAM_ARR_reg_i_6_n_0
    );
RAM_ARR_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^onchip_mem_data_b_aready_out_wire\,
      I1 => axi_avalid,
      I2 => Q(10),
      I3 => Q(9),
      I4 => \astrb_r_reg[3]\(3),
      I5 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(3)
    );
RAM_ARR_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^onchip_mem_data_b_aready_out_wire\,
      I1 => axi_avalid,
      I2 => Q(10),
      I3 => Q(9),
      I4 => \astrb_r_reg[3]\(2),
      I5 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(2)
    );
RAM_ARR_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^onchip_mem_data_b_aready_out_wire\,
      I1 => axi_avalid,
      I2 => Q(10),
      I3 => Q(9),
      I4 => \astrb_r_reg[3]\(1),
      I5 => tta_accel_0_data_b_awren_out_wire,
      O => b_strb(1)
    );
a_aready_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => core_fu_lsu_rready_out_wire,
      I1 => a_rdata_valid_r_reg_n_0,
      I2 => a_live_read_r,
      O => a_aready_r_i_1_n_0
    );
a_aready_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => a_aready_r_i_1_n_0,
      Q => \^onchip_mem_data_a_aready_out_wire\
    );
a_live_read_r0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => core_fu_lsu_awren_out_wire,
      I1 => core_fu_lsu_avalid_out_wire,
      I2 => \^onchip_mem_data_a_aready_out_wire\,
      I3 => a_live_read_r,
      I4 => a_rdata_valid_r_reg_n_0,
      I5 => core_fu_lsu_rready_out_wire,
      O => a_live_read_r3_out
    );
a_live_read_r0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444444F4"
    )
        port map (
      I0 => \^onchip_mem_data_a_aready_out_wire\,
      I1 => core_fu_lsu_avalid_out_wire,
      I2 => core_fu_lsu_rready_out_wire,
      I3 => a_rdata_valid_r_reg_n_0,
      I4 => a_live_read_r,
      I5 => tta_accel_0_core_db_lockrq_wire,
      O => \debug_counters.cyclecnt_r_reg[0]\
    );
a_live_read_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => a_live_read_r3_out,
      Q => a_live_read_r
    );
\a_rdata_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => a_live_read_r,
      I1 => core_fu_lsu_rready_out_wire,
      I2 => a_rdata_valid_r_reg_n_0,
      O => a_rdata_valid_r
    );
\a_rdata_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(0),
      Q => a_rdata_r(0)
    );
\a_rdata_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(10),
      Q => a_rdata_r(10)
    );
\a_rdata_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(11),
      Q => a_rdata_r(11)
    );
\a_rdata_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(12),
      Q => a_rdata_r(12)
    );
\a_rdata_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(13),
      Q => a_rdata_r(13)
    );
\a_rdata_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(14),
      Q => a_rdata_r(14)
    );
\a_rdata_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(15),
      Q => a_rdata_r(15)
    );
\a_rdata_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(16),
      Q => a_rdata_r(16)
    );
\a_rdata_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(17),
      Q => a_rdata_r(17)
    );
\a_rdata_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(18),
      Q => a_rdata_r(18)
    );
\a_rdata_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(19),
      Q => a_rdata_r(19)
    );
\a_rdata_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(1),
      Q => a_rdata_r(1)
    );
\a_rdata_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(20),
      Q => a_rdata_r(20)
    );
\a_rdata_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(21),
      Q => a_rdata_r(21)
    );
\a_rdata_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(22),
      Q => a_rdata_r(22)
    );
\a_rdata_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(23),
      Q => a_rdata_r(23)
    );
\a_rdata_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(24),
      Q => a_rdata_r(24)
    );
\a_rdata_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(25),
      Q => a_rdata_r(25)
    );
\a_rdata_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(26),
      Q => a_rdata_r(26)
    );
\a_rdata_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(27),
      Q => a_rdata_r(27)
    );
\a_rdata_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(28),
      Q => a_rdata_r(28)
    );
\a_rdata_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(29),
      Q => a_rdata_r(29)
    );
\a_rdata_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(2),
      Q => a_rdata_r(2)
    );
\a_rdata_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(30),
      Q => a_rdata_r(30)
    );
\a_rdata_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(31),
      Q => a_rdata_r(31)
    );
\a_rdata_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(3),
      Q => a_rdata_r(3)
    );
\a_rdata_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(4),
      Q => a_rdata_r(4)
    );
\a_rdata_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(5),
      Q => a_rdata_r(5)
    );
\a_rdata_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(6),
      Q => a_rdata_r(6)
    );
\a_rdata_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(7),
      Q => a_rdata_r(7)
    );
\a_rdata_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(8),
      Q => a_rdata_r(8)
    );
\a_rdata_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => a_rdata_valid_r,
      CLR => rstx,
      D => a_ram_rdata_r(9),
      Q => a_rdata_r(9)
    );
a_rdata_valid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => a_live_read_r,
      I1 => a_rdata_valid_r_reg_n_0,
      I2 => core_fu_lsu_rready_out_wire,
      O => a_rdata_valid_r_i_1_n_0
    );
a_rdata_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => a_rdata_valid_r_i_1_n_0,
      Q => a_rdata_valid_r_reg_n_0
    );
b_aready_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => \aaddr_r_reg[15]\,
      Q => \^onchip_mem_data_b_aready_out_wire\
    );
b_live_read_r0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4444444F444"
    )
        port map (
      I0 => tta_accel_0_data_b_awren_out_wire,
      I1 => b_enable,
      I2 => \^b_live_read_r\,
      I3 => \^b_live_read_r_reg_0\,
      I4 => axi_rready,
      I5 => \aaddr_r_reg[15]_0\,
      O => b_live_read_r1_out
    );
b_live_read_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => b_live_read_r1_out,
      Q => \^b_live_read_r\
    );
\b_rdata_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(0),
      Q => b_rdata_r(0)
    );
\b_rdata_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(10),
      Q => b_rdata_r(10)
    );
\b_rdata_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(11),
      Q => b_rdata_r(11)
    );
\b_rdata_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(12),
      Q => b_rdata_r(12)
    );
\b_rdata_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(13),
      Q => b_rdata_r(13)
    );
\b_rdata_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(14),
      Q => b_rdata_r(14)
    );
\b_rdata_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(15),
      Q => b_rdata_r(15)
    );
\b_rdata_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(16),
      Q => b_rdata_r(16)
    );
\b_rdata_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(17),
      Q => b_rdata_r(17)
    );
\b_rdata_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(18),
      Q => b_rdata_r(18)
    );
\b_rdata_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(19),
      Q => b_rdata_r(19)
    );
\b_rdata_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(1),
      Q => b_rdata_r(1)
    );
\b_rdata_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(20),
      Q => b_rdata_r(20)
    );
\b_rdata_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(21),
      Q => b_rdata_r(21)
    );
\b_rdata_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(22),
      Q => b_rdata_r(22)
    );
\b_rdata_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(23),
      Q => b_rdata_r(23)
    );
\b_rdata_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(24),
      Q => b_rdata_r(24)
    );
\b_rdata_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(25),
      Q => b_rdata_r(25)
    );
\b_rdata_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(26),
      Q => b_rdata_r(26)
    );
\b_rdata_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(27),
      Q => b_rdata_r(27)
    );
\b_rdata_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(28),
      Q => b_rdata_r(28)
    );
\b_rdata_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(29),
      Q => b_rdata_r(29)
    );
\b_rdata_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(2),
      Q => b_rdata_r(2)
    );
\b_rdata_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(30),
      Q => b_rdata_r(30)
    );
\b_rdata_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(31),
      Q => b_rdata_r(31)
    );
\b_rdata_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(3),
      Q => b_rdata_r(3)
    );
\b_rdata_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(4),
      Q => b_rdata_r(4)
    );
\b_rdata_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(5),
      Q => b_rdata_r(5)
    );
\b_rdata_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(6),
      Q => b_rdata_r(6)
    );
\b_rdata_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(7),
      Q => b_rdata_r(7)
    );
\b_rdata_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(8),
      Q => b_rdata_r(8)
    );
\b_rdata_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => b_ram_rdata_r(9),
      Q => b_rdata_r(9)
    );
b_rdata_valid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rstx,
      D => b_live_read_r_reg_1,
      Q => \^b_live_read_r_reg_0\
    );
\rdata_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(0),
      I1 => a_ram_rdata_r(0),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(0)
    );
\rdata_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(10),
      I1 => a_ram_rdata_r(10),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(10)
    );
\rdata_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(11),
      I1 => a_ram_rdata_r(11),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(11)
    );
\rdata_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(12),
      I1 => a_ram_rdata_r(12),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(12)
    );
\rdata_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(13),
      I1 => a_ram_rdata_r(13),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(13)
    );
\rdata_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(14),
      I1 => a_ram_rdata_r(14),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(14)
    );
\rdata_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(15),
      I1 => a_ram_rdata_r(15),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(15)
    );
\rdata_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(16),
      I1 => a_ram_rdata_r(16),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(16)
    );
\rdata_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(17),
      I1 => a_ram_rdata_r(17),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(17)
    );
\rdata_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(18),
      I1 => a_ram_rdata_r(18),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(18)
    );
\rdata_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(19),
      I1 => a_ram_rdata_r(19),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(19)
    );
\rdata_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(1),
      I1 => a_ram_rdata_r(1),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(1)
    );
\rdata_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(20),
      I1 => a_ram_rdata_r(20),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(20)
    );
\rdata_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(21),
      I1 => a_ram_rdata_r(21),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(21)
    );
\rdata_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(22),
      I1 => a_ram_rdata_r(22),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(22)
    );
\rdata_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(23),
      I1 => a_ram_rdata_r(23),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(23)
    );
\rdata_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(24),
      I1 => a_ram_rdata_r(24),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(24)
    );
\rdata_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(25),
      I1 => a_ram_rdata_r(25),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(25)
    );
\rdata_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(26),
      I1 => a_ram_rdata_r(26),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(26)
    );
\rdata_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(27),
      I1 => a_ram_rdata_r(27),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(27)
    );
\rdata_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(28),
      I1 => a_ram_rdata_r(28),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(28)
    );
\rdata_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(29),
      I1 => a_ram_rdata_r(29),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(29)
    );
\rdata_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(2),
      I1 => a_ram_rdata_r(2),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(2)
    );
\rdata_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(30),
      I1 => a_ram_rdata_r(30),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(30)
    );
\rdata_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => core_fu_lsu_rready_out_wire,
      I1 => a_rdata_valid_r_reg_n_0,
      I2 => a_live_read_r,
      O => \rdata_r_reg[0]\(0)
    );
\rdata_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(31),
      I1 => a_ram_rdata_r(31),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(31)
    );
\rdata_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(3),
      I1 => a_ram_rdata_r(3),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(3)
    );
\rdata_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(4),
      I1 => a_ram_rdata_r(4),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(4)
    );
\rdata_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(5),
      I1 => a_ram_rdata_r(5),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(5)
    );
\rdata_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(6),
      I1 => a_ram_rdata_r(6),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(6)
    );
\rdata_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(7),
      I1 => a_ram_rdata_r(7),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(7)
    );
\rdata_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(8),
      I1 => a_ram_rdata_r(8),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(8)
    );
\rdata_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => a_rdata_r(9),
      I1 => a_ram_rdata_r(9),
      I2 => a_rdata_valid_r_reg_n_0,
      O => \rdata_r_reg[31]\(9)
    );
\s_axi_rdata_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[32]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(0),
      I4 => b_ram_rdata_r(0),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[0]\
    );
\s_axi_rdata_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_0,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(10),
      I4 => b_ram_rdata_r(10),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[10]\
    );
\s_axi_rdata_r[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_1,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(11),
      I4 => b_ram_rdata_r(11),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[11]\
    );
\s_axi_rdata_r[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_2,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(12),
      I4 => b_ram_rdata_r(12),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[12]\
    );
\s_axi_rdata_r[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_3,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(13),
      I4 => b_ram_rdata_r(13),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[13]\
    );
\s_axi_rdata_r[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_4,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(14),
      I4 => b_ram_rdata_r(14),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[14]\
    );
\s_axi_rdata_r[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_5,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(15),
      I4 => b_ram_rdata_r(15),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[15]\
    );
\s_axi_rdata_r[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_6,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(16),
      I4 => b_ram_rdata_r(16),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[16]\
    );
\s_axi_rdata_r[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_7,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(17),
      I4 => b_ram_rdata_r(17),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[17]\
    );
\s_axi_rdata_r[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_8,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(18),
      I4 => b_ram_rdata_r(18),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[18]\
    );
\s_axi_rdata_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_9,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(19),
      I4 => b_ram_rdata_r(19),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[19]\
    );
\s_axi_rdata_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[33]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(1),
      I4 => b_ram_rdata_r(1),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[1]\
    );
\s_axi_rdata_r[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_10,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(20),
      I4 => b_ram_rdata_r(20),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[20]\
    );
\s_axi_rdata_r[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_11,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(21),
      I4 => b_ram_rdata_r(21),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[21]\
    );
\s_axi_rdata_r[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_12,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(22),
      I4 => b_ram_rdata_r(22),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[22]\
    );
\s_axi_rdata_r[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_13,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(23),
      I4 => b_ram_rdata_r(23),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[23]\
    );
\s_axi_rdata_r[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_14,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(24),
      I4 => b_ram_rdata_r(24),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[24]\
    );
\s_axi_rdata_r[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_15,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(25),
      I4 => b_ram_rdata_r(25),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[25]\
    );
\s_axi_rdata_r[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_16,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(26),
      I4 => b_ram_rdata_r(26),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[26]\
    );
\s_axi_rdata_r[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_17,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(27),
      I4 => b_ram_rdata_r(27),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[27]\
    );
\s_axi_rdata_r[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_18,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(28),
      I4 => b_ram_rdata_r(28),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[28]\
    );
\s_axi_rdata_r[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_19,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(29),
      I4 => b_ram_rdata_r(29),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[29]\
    );
\s_axi_rdata_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[34]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(2),
      I4 => b_ram_rdata_r(2),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[2]\
    );
\s_axi_rdata_r[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_20,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(30),
      I4 => b_ram_rdata_r(30),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[30]\
    );
\s_axi_rdata_r[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^b_live_read_r\,
      I1 => \^b_live_read_r_reg_0\,
      O => onchip_mem_data_b_rvalid_out_wire
    );
\s_axi_rdata_r[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABABAAAAA"
    )
        port map (
      I0 => b_rdata_valid_r_reg_21,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(31),
      I4 => b_ram_rdata_r(31),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[31]\
    );
\s_axi_rdata_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[35]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(3),
      I4 => b_ram_rdata_r(3),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[3]\
    );
\s_axi_rdata_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[36]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(4),
      I4 => b_ram_rdata_r(4),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[4]\
    );
\s_axi_rdata_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[37]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(5),
      I4 => b_ram_rdata_r(5),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[5]\
    );
\s_axi_rdata_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[38]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(6),
      I4 => b_ram_rdata_r(6),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[6]\
    );
\s_axi_rdata_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[39]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(7),
      I4 => b_ram_rdata_r(7),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[7]\
    );
\s_axi_rdata_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[40]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(8),
      I4 => b_ram_rdata_r(8),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[8]\
    );
\s_axi_rdata_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808380838380808"
    )
        port map (
      I0 => \b_rdata_r_reg[41]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => b_rdata_r(9),
      I4 => b_ram_rdata_r(9),
      I5 => \^b_live_read_r_reg_0\,
      O => \s_axi_rdata_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_dbregbank is
  port (
    tta_continue_reg_0 : out STD_LOGIC;
    \dout_reg[0]\ : out STD_LOGIC;
    tta_forcebreak_reg_0 : out STD_LOGIC;
    tta_reset_regval : out STD_LOGIC;
    \dout_if_reg_reg[0]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[3]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_r_reg[0]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[1]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[2]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[3]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[4]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[5]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[6]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[7]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[8]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[9]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[10]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[11]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[12]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[13]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[14]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[15]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[16]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[17]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[18]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[19]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[20]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[21]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[22]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[23]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[24]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[25]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[26]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[27]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[28]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[29]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[30]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[31]\ : out STD_LOGIC;
    \dout_if_reg_reg[1]_0\ : out STD_LOGIC;
    \pc_update_generate_0.pc_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_if_reg_reg[25]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[12]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[4]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[3]_1\ : out STD_LOGIC;
    \dout_if_reg_reg[30]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[27]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[24]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[22]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[19]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[16]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[15]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[14]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[17]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[18]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[20]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[21]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[23]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[26]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[29]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[31]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[13]_0\ : out STD_LOGIC;
    lockrq_bpcc_reg : out STD_LOGIC;
    lockrq_bpcc_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_if_reg_reg[31]_1\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    lockrq_bpcc_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lockrq_bpcc_reg_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \stepn_target_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[31]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \stepn_target_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \stepn_target_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \lockrq_bppc_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_if_reg_reg[11]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lockrq_bppc_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lockrq_bppc_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \lockrq_bppc_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_if_reg_reg[10]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[10]_1\ : out STD_LOGIC;
    \dout_if_reg_reg[9]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[9]_1\ : out STD_LOGIC;
    \dout_if_reg_reg[8]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[8]_1\ : out STD_LOGIC;
    \dout_if_reg_reg[6]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[6]_1\ : out STD_LOGIC;
    \dout_if_reg_reg[5]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[5]_1\ : out STD_LOGIC;
    \dout_if_reg_reg[4]_1\ : out STD_LOGIC;
    \dout_if_reg_reg[2]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[2]_1\ : out STD_LOGIC;
    \dout_if_reg_reg[0]_1\ : out STD_LOGIC;
    \stepn_target_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stepn_target_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_if_reg_reg[13]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_if_reg_reg[31]_2\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \dout_if_reg_reg[28]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \dout_if_reg_reg[28]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \adata_r_reg[1]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \adata_r_reg[2]\ : in STD_LOGIC;
    \adata_r_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    \aaddr_r_reg[1]\ : in STD_LOGIC;
    rstx : in STD_LOGIC;
    \aaddr_r_reg[15]\ : in STD_LOGIC;
    \aaddr_r_reg[16]\ : in STD_LOGIC;
    \aaddr_r_reg[15]_0\ : in STD_LOGIC;
    \aaddr_r_reg[15]_1\ : in STD_LOGIC;
    \aaddr_r_reg[15]_2\ : in STD_LOGIC;
    \aaddr_r_reg[15]_3\ : in STD_LOGIC;
    \aaddr_r_reg[15]_4\ : in STD_LOGIC;
    \aaddr_r_reg[15]_5\ : in STD_LOGIC;
    \aaddr_r_reg[15]_6\ : in STD_LOGIC;
    \aaddr_r_reg[15]_7\ : in STD_LOGIC;
    \aaddr_r_reg[15]_8\ : in STD_LOGIC;
    \aaddr_r_reg[15]_9\ : in STD_LOGIC;
    \aaddr_r_reg[15]_10\ : in STD_LOGIC;
    \aaddr_r_reg[15]_11\ : in STD_LOGIC;
    \aaddr_r_reg[15]_12\ : in STD_LOGIC;
    \aaddr_r_reg[15]_13\ : in STD_LOGIC;
    \aaddr_r_reg[15]_14\ : in STD_LOGIC;
    \aaddr_r_reg[15]_15\ : in STD_LOGIC;
    \aaddr_r_reg[15]_16\ : in STD_LOGIC;
    \aaddr_r_reg[15]_17\ : in STD_LOGIC;
    \aaddr_r_reg[15]_18\ : in STD_LOGIC;
    \aaddr_r_reg[15]_19\ : in STD_LOGIC;
    \aaddr_r_reg[15]_20\ : in STD_LOGIC;
    \aaddr_r_reg[15]_21\ : in STD_LOGIC;
    \aaddr_r_reg[15]_22\ : in STD_LOGIC;
    \aaddr_r_reg[15]_23\ : in STD_LOGIC;
    \aaddr_r_reg[15]_24\ : in STD_LOGIC;
    \aaddr_r_reg[15]_25\ : in STD_LOGIC;
    \aaddr_r_reg[15]_26\ : in STD_LOGIC;
    \aaddr_r_reg[15]_27\ : in STD_LOGIC;
    \aaddr_r_reg[15]_28\ : in STD_LOGIC;
    \aaddr_r_reg[15]_29\ : in STD_LOGIC;
    \aaddr_r_reg[15]_30\ : in STD_LOGIC;
    \aaddr_r_reg[1]_0\ : in STD_LOGIC;
    \aaddr_r_reg[2]_rep_0\ : in STD_LOGIC;
    \aaddr_r_reg[7]\ : in STD_LOGIC;
    a_rdata_valid_r_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_db_cyclecnt_wire : in STD_LOGIC_VECTOR ( 63 downto 0 );
    plusOp : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pc_next_r_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    bp_hit : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adata_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \aaddr_r_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    \simm_B1_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \aaddr_r_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_db_lockcnt_wire : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \aaddr_r_reg[7]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_dbregbank : entity is "dbregbank";
end toplevel_tta_core_toplevel_0_0_dbregbank;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_dbregbank is
  signal addr_delay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bp4_1 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal bp_ena : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bustraces_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal creg_tta_debug_bp0_n_10 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_22 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_25 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_26 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_27 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_29 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_30 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_31 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_32 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_33 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_34 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_35 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_76 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_78 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_79 : STD_LOGIC;
  signal creg_tta_debug_bp0_n_80 : STD_LOGIC;
  signal creg_tta_debug_ctrl_n_11 : STD_LOGIC;
  signal creg_tta_pc_start_n_15 : STD_LOGIC;
  signal creg_tta_pc_start_n_16 : STD_LOGIC;
  signal cyclecnt_r : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \dbcontrol[130]_2\ : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal \dbstatus[0]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dbstatus[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal dout_if_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dout_if_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^dout_if_reg_reg[31]_1\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^dout_reg[0]\ : STD_LOGIC;
  signal \^pc_update_generate_0.pc_reg_reg[13]\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \s_axi_rdata_r[31]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[31]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[31]_i_13_n_0\ : STD_LOGIC;
  signal sreg_tta_cyclecnt_high_n_1 : STD_LOGIC;
  signal sreg_tta_cyclecnt_high_n_15 : STD_LOGIC;
  signal sreg_tta_cyclecnt_high_n_3 : STD_LOGIC;
  signal sreg_tta_cyclecnt_high_n_31 : STD_LOGIC;
  signal sreg_tta_cyclecnt_high_n_4 : STD_LOGIC;
  signal sreg_tta_cyclecnt_high_n_5 : STD_LOGIC;
  signal sreg_tta_cyclecnt_high_n_7 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_10 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_11 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_12 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_14 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_15 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_16 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_17 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_18 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_19 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_20 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_21 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_30 : STD_LOGIC;
  signal sreg_tta_lockcnt_high_n_5 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_0 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_1 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_10 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_11 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_12 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_13 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_14 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_15 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_16 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_17 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_2 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_22 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_25 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_26 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_27 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_30 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_4 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_5 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_6 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_7 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_8 : STD_LOGIC;
  signal sreg_tta_lockcnt_n_9 : STD_LOGIC;
  signal \^stepn_target_reg[31]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^tta_reset_regval\ : STD_LOGIC;
begin
  \dout_if_reg_reg[11]_0\(4 downto 0) <= \^dout_if_reg_reg[11]_0\(4 downto 0);
  \dout_if_reg_reg[31]_1\(19 downto 0) <= \^dout_if_reg_reg[31]_1\(19 downto 0);
  \dout_reg[0]\ <= \^dout_reg[0]\;
  \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0) <= \^pc_update_generate_0.pc_reg_reg[13]\(13 downto 0);
  \stepn_target_reg[31]\(4 downto 0) <= \^stepn_target_reg[31]\(4 downto 0);
  tta_reset_regval <= \^tta_reset_regval\;
\addr_delay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_2_in,
      CLR => \^dout_reg[0]\,
      D => Q(0),
      Q => addr_delay(0)
    );
\addr_delay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_2_in,
      CLR => \^dout_reg[0]\,
      D => Q(1),
      Q => addr_delay(1)
    );
\addr_delay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_2_in,
      CLR => \^dout_reg[0]\,
      D => Q(2),
      Q => addr_delay(2)
    );
\addr_delay_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_2_in,
      CLR => \^dout_reg[0]\,
      D => Q(3),
      Q => addr_delay(3)
    );
\addr_delay_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_2_in,
      CLR => \^dout_reg[0]\,
      D => Q(4),
      Q => addr_delay(4)
    );
\addr_delay_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_2_in,
      CLR => \^dout_reg[0]\,
      D => Q(5),
      Q => addr_delay(5)
    );
\addr_delay_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_2_in,
      CLR => \^dout_reg[0]\,
      D => Q(6),
      Q => addr_delay(6)
    );
\addr_delay_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_2_in,
      CLR => \^dout_reg[0]\,
      D => Q(7),
      Q => addr_delay(7)
    );
\bustraces_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(0),
      Q => bustraces_reg(0)
    );
\bustraces_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(10),
      Q => bustraces_reg(10)
    );
\bustraces_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(11),
      Q => bustraces_reg(11)
    );
\bustraces_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(12),
      Q => bustraces_reg(12)
    );
\bustraces_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(13),
      Q => bustraces_reg(13)
    );
\bustraces_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(14),
      Q => bustraces_reg(14)
    );
\bustraces_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(15),
      Q => bustraces_reg(15)
    );
\bustraces_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(16),
      Q => bustraces_reg(16)
    );
\bustraces_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(17),
      Q => bustraces_reg(17)
    );
\bustraces_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(18),
      Q => bustraces_reg(18)
    );
\bustraces_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(19),
      Q => bustraces_reg(19)
    );
\bustraces_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(1),
      Q => bustraces_reg(1)
    );
\bustraces_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(20),
      Q => bustraces_reg(20)
    );
\bustraces_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(21),
      Q => bustraces_reg(21)
    );
\bustraces_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(22),
      Q => bustraces_reg(22)
    );
\bustraces_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(23),
      Q => bustraces_reg(23)
    );
\bustraces_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(24),
      Q => bustraces_reg(24)
    );
\bustraces_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(25),
      Q => bustraces_reg(25)
    );
\bustraces_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(26),
      Q => bustraces_reg(26)
    );
\bustraces_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(27),
      Q => bustraces_reg(27)
    );
\bustraces_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(28),
      Q => bustraces_reg(28)
    );
\bustraces_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(29),
      Q => bustraces_reg(29)
    );
\bustraces_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(2),
      Q => bustraces_reg(2)
    );
\bustraces_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(30),
      Q => bustraces_reg(30)
    );
\bustraces_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(31),
      Q => bustraces_reg(31)
    );
\bustraces_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(3),
      Q => bustraces_reg(3)
    );
\bustraces_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(4),
      Q => bustraces_reg(4)
    );
\bustraces_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(5),
      Q => bustraces_reg(5)
    );
\bustraces_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(6),
      Q => bustraces_reg(6)
    );
\bustraces_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(7),
      Q => bustraces_reg(7)
    );
\bustraces_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(8),
      Q => bustraces_reg(8)
    );
\bustraces_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \simm_B1_reg_reg[31]\(9),
      Q => bustraces_reg(9)
    );
creg_tta_debug_bp0: entity work.\toplevel_tta_core_toplevel_0_0_control_register__parameterized0\
     port map (
      DI(2) => DI(3),
      DI(1 downto 0) => DI(1 downto 0),
      Q(31 downto 26) => \^dout_if_reg_reg[31]_1\(19 downto 14),
      Q(25) => creg_tta_debug_bp0_n_10,
      Q(24 downto 14) => \^dout_if_reg_reg[31]_1\(13 downto 3),
      Q(13) => creg_tta_debug_bp0_n_22,
      Q(12 downto 11) => \^dout_if_reg_reg[31]_1\(2 downto 1),
      Q(10) => creg_tta_debug_bp0_n_25,
      Q(9) => creg_tta_debug_bp0_n_26,
      Q(8) => creg_tta_debug_bp0_n_27,
      Q(7) => \^dout_if_reg_reg[31]_1\(0),
      Q(6) => creg_tta_debug_bp0_n_29,
      Q(5) => creg_tta_debug_bp0_n_30,
      Q(4) => creg_tta_debug_bp0_n_31,
      Q(3) => creg_tta_debug_bp0_n_32,
      Q(2) => creg_tta_debug_bp0_n_33,
      Q(1) => creg_tta_debug_bp0_n_34,
      Q(0) => creg_tta_debug_bp0_n_35,
      S(3 downto 0) => S(3 downto 0),
      \aaddr_r_reg[1]\ => \aaddr_r_reg[1]\,
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep_0\,
      \aaddr_r_reg[7]\(2) => Q(7),
      \aaddr_r_reg[7]\(1 downto 0) => Q(1 downto 0),
      \aaddr_r_reg[8]\(0) => \aaddr_r_reg[8]_0\(0),
      \adata_r_reg[31]\(31 downto 0) => \adata_r_reg[31]\(31 downto 0),
      clk => clk,
      core_db_cyclecnt_wire(0) => core_db_cyclecnt_wire(0),
      \dout_if_reg_reg[0]\ => creg_tta_debug_bp0_n_80,
      \dout_if_reg_reg[10]\ => \dout_if_reg_reg[10]_1\,
      \dout_if_reg_reg[25]\ => \dout_if_reg_reg[25]_0\,
      \dout_if_reg_reg[5]\ => creg_tta_debug_bp0_n_79,
      \dout_if_reg_reg[6]\ => creg_tta_debug_bp0_n_78,
      \dout_if_reg_reg[8]\ => \dout_if_reg_reg[8]_1\,
      \dout_if_reg_reg[9]\ => creg_tta_debug_bp0_n_76,
      \dout_reg[0]_0\ => \^dout_reg[0]\,
      \dout_reg[10]_0\(5 downto 3) => \dbcontrol[130]_2\(10 downto 8),
      \dout_reg[10]_0\(2 downto 1) => \dbcontrol[130]_2\(6 downto 5),
      \dout_reg[10]_0\(0) => \^dout_if_reg_reg[11]_0\(0),
      \dout_reg[10]_1\(5 downto 3) => \^pc_update_generate_0.pc_reg_reg[13]\(10 downto 8),
      \dout_reg[10]_1\(2 downto 1) => \^pc_update_generate_0.pc_reg_reg[13]\(6 downto 5),
      \dout_reg[10]_1\(0) => \^pc_update_generate_0.pc_reg_reg[13]\(0),
      \dout_reg[25]_0\ => sreg_tta_lockcnt_high_n_5,
      \dout_reg[25]_1\(0) => sreg_tta_cyclecnt_high_n_15,
      \dout_reg[29]_0\(29) => cyclecnt_r(29),
      \dout_reg[29]_0\(28) => \^stepn_target_reg[31]\(4),
      \dout_reg[29]_0\(27 downto 14) => cyclecnt_r(27 downto 14),
      \dout_reg[29]_0\(13 downto 11) => \^stepn_target_reg[31]\(3 downto 1),
      \dout_reg[29]_0\(10 downto 8) => cyclecnt_r(10 downto 8),
      \dout_reg[29]_0\(7) => \^stepn_target_reg[31]\(0),
      \dout_reg[29]_0\(6 downto 0) => cyclecnt_r(6 downto 0),
      lockrq_bpcc_reg(3 downto 0) => lockrq_bpcc_reg_1(3 downto 0),
      lockrq_bpcc_reg_0(2 downto 0) => lockrq_bpcc_reg_2(2 downto 0),
      plusOp(30 downto 0) => plusOp(30 downto 0),
      rstx => rstx,
      \stepn_target_reg[11]\(3 downto 0) => \stepn_target_reg[11]\(3 downto 0),
      \stepn_target_reg[15]\(3 downto 0) => \stepn_target_reg[15]\(3 downto 0),
      \stepn_target_reg[19]\(3 downto 0) => \stepn_target_reg[19]\(3 downto 0),
      \stepn_target_reg[23]\(3 downto 0) => \stepn_target_reg[23]\(3 downto 0),
      \stepn_target_reg[27]\(3 downto 0) => \stepn_target_reg[27]\(3 downto 0),
      \stepn_target_reg[31]\(2 downto 0) => \stepn_target_reg[31]_0\(2 downto 0),
      \stepn_target_reg[3]\(0) => \stepn_target_reg[3]\(2),
      \stepn_target_reg[7]\(3 downto 0) => \stepn_target_reg[7]\(3 downto 0),
      tta_reset_regval => \^tta_reset_regval\
    );
\creg_tta_debug_bpn[1].debug_bpn_reg\: entity work.toplevel_tta_core_toplevel_0_0_control_register
     port map (
      Q(1) => bp4_1(16),
      Q(0) => bp4_1(14),
      \aaddr_r_reg[0]\(0) => \aaddr_r_reg[0]\(0),
      \aaddr_r_reg[1]\ => \aaddr_r_reg[1]\,
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep\,
      \aaddr_r_reg[7]\(1) => Q(7),
      \aaddr_r_reg[7]\(0) => Q(0),
      \adata_r_reg[13]\(13 downto 0) => \adata_r_reg[31]\(13 downto 0),
      clk => clk,
      \dout_if_reg_reg[0]\ => \dout_if_reg_reg[0]_0\,
      \dout_if_reg_reg[2]\ => \dout_if_reg_reg[2]_0\,
      \dout_reg[0]_0\ => creg_tta_debug_bp0_n_80,
      \dout_reg[2]_0\ => creg_tta_pc_start_n_16,
      \lockrq_bppc_reg[0]\(11 downto 10) => bp4_1(13 downto 12),
      \lockrq_bppc_reg[0]\(9 downto 8) => \dout_if_reg_reg[11]_1\(3 downto 2),
      \lockrq_bppc_reg[0]\(7) => bp4_1(9),
      \lockrq_bppc_reg[0]\(6 downto 5) => \dout_if_reg_reg[11]_1\(1 downto 0),
      \lockrq_bppc_reg[0]\(4 downto 1) => bp4_1(6 downto 3),
      \lockrq_bppc_reg[0]\(0) => bp4_1(1),
      \lockrq_bppc_reg[0]_0\(3 downto 0) => \lockrq_bppc_reg[0]\(3 downto 0),
      \lockrq_bppc_reg[0]_1\(0) => \lockrq_bppc_reg[0]_0\(0),
      \pc_next_r_reg[13]\(13 downto 0) => \pc_next_r_reg[13]\(13 downto 0),
      rstx => \^dout_reg[0]\
    );
\creg_tta_debug_bpn[2].debug_bpn_reg\: entity work.toplevel_tta_core_toplevel_0_0_control_register_0
     port map (
      Q(2) => Q(7),
      Q(1 downto 0) => Q(1 downto 0),
      \aaddr_r_reg[1]\ => \aaddr_r_reg[1]_0\,
      \aaddr_r_reg[1]_0\ => \aaddr_r_reg[1]\,
      \aaddr_r_reg[1]_1\(0) => \aaddr_r_reg[1]_1\(0),
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep\,
      \adata_r_reg[13]\(13 downto 0) => \adata_r_reg[31]\(13 downto 0),
      clk => clk,
      \dout_if_reg_reg[13]\ => \dout_if_reg_reg[13]_0\,
      \dout_if_reg_reg[1]\ => \dout_if_reg_reg[1]_0\,
      \dout_if_reg_reg[4]\ => \dout_if_reg_reg[4]_0\,
      \dout_if_reg_reg[5]\ => \dout_if_reg_reg[5]_1\,
      \dout_if_reg_reg[6]\ => \dout_if_reg_reg[6]_1\,
      \dout_if_reg_reg[9]\ => \dout_if_reg_reg[9]_1\,
      \dout_reg[13]_0\(5) => bp4_1(13),
      \dout_reg[13]_0\(4) => bp4_1(9),
      \dout_reg[13]_0\(3 downto 1) => bp4_1(6 downto 4),
      \dout_reg[13]_0\(0) => bp4_1(1),
      \dout_reg[13]_1\(0) => creg_tta_debug_bp0_n_22,
      \dout_reg[1]_0\(0) => \^pc_update_generate_0.pc_reg_reg[13]\(1),
      \dout_reg[1]_1\ => sreg_tta_cyclecnt_high_n_7,
      \dout_reg[1]_2\ => creg_tta_debug_ctrl_n_11,
      \dout_reg[4]_0\ => creg_tta_pc_start_n_15,
      \dout_reg[5]_0\ => creg_tta_debug_bp0_n_79,
      \dout_reg[6]_0\ => creg_tta_debug_bp0_n_78,
      \dout_reg[9]_0\ => creg_tta_debug_bp0_n_76,
      \lockrq_bppc_reg[1]\(7) => bp4_1(26),
      \lockrq_bppc_reg[1]\(6 downto 3) => \dout_if_reg_reg[11]_1\(7 downto 4),
      \lockrq_bppc_reg[1]\(2 downto 1) => bp4_1(17 downto 16),
      \lockrq_bppc_reg[1]\(0) => bp4_1(14),
      \lockrq_bppc_reg[1]_0\(3 downto 0) => \lockrq_bppc_reg[1]\(3 downto 0),
      \lockrq_bppc_reg[1]_1\(0) => \lockrq_bppc_reg[1]_0\(0),
      \pc_next_r_reg[13]\(13 downto 0) => \pc_next_r_reg[13]\(13 downto 0),
      rstx => \^dout_reg[0]\
    );
creg_tta_debug_cmd: entity work.\toplevel_tta_core_toplevel_0_0_control_register__parameterized2\
     port map (
      \adata_r_reg[0]\ => \adata_r_reg[0]\,
      clk => clk,
      rstx => \^dout_reg[0]\,
      tta_reset_regval => \^tta_reset_regval\
    );
creg_tta_debug_ctrl: entity work.\toplevel_tta_core_toplevel_0_0_control_register__parameterized1\
     port map (
      CO(0) => CO(0),
      Q(10) => \^dout_if_reg_reg[11]_0\(4),
      Q(9 downto 7) => \dbcontrol[130]_2\(10 downto 8),
      Q(6) => \^dout_if_reg_reg[11]_0\(3),
      Q(5 downto 4) => \dbcontrol[130]_2\(6 downto 5),
      Q(3 downto 2) => \^dout_if_reg_reg[11]_0\(2 downto 1),
      Q(1) => bp_ena(0),
      Q(0) => \^dout_if_reg_reg[11]_0\(0),
      a_rdata_valid_r_reg => a_rdata_valid_r_reg,
      \aaddr_r_reg[1]\(1 downto 0) => Q(1 downto 0),
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep\,
      \aaddr_r_reg[7]\ => \aaddr_r_reg[7]\,
      \aaddr_r_reg[8]\(0) => \aaddr_r_reg[8]\(0),
      \adata_r_reg[11]\(11 downto 0) => \adata_r_reg[31]\(11 downto 0),
      bp4_1(1) => bp4_1(17),
      bp4_1(0) => bp4_1(3),
      clk => clk,
      \dout_if_reg_reg[1]\ => creg_tta_debug_ctrl_n_11,
      \dout_if_reg_reg[3]\ => \dout_if_reg_reg[3]_1\,
      \dout_reg[31]\(0) => \dout_reg[31]\(0),
      \dout_reg[3]_0\(1) => creg_tta_debug_bp0_n_32,
      \dout_reg[3]_0\(0) => creg_tta_debug_bp0_n_34,
      lockrq_bpcc_reg => lockrq_bpcc_reg,
      lockrq_bpcc_reg_0 => lockrq_bpcc_reg_0,
      rstx => \^dout_reg[0]\
    );
creg_tta_pc_start: entity work.toplevel_tta_core_toplevel_0_0_control_register_1
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep\,
      \adata_r_reg[13]\(13 downto 0) => \adata_r_reg[31]\(13 downto 0),
      bp4_1(1) => bp4_1(26),
      bp4_1(0) => bp4_1(12),
      clk => clk,
      \dout_if_reg_reg[12]\ => \dout_if_reg_reg[12]_0\,
      \dout_if_reg_reg[2]\ => creg_tta_pc_start_n_16,
      \dout_if_reg_reg[4]\ => creg_tta_pc_start_n_15,
      \dout_reg[4]_0\(1) => \^dout_if_reg_reg[11]_0\(2),
      \dout_reg[4]_0\(0) => bp_ena(0),
      \dout_reg[4]_1\(1) => creg_tta_debug_bp0_n_31,
      \dout_reg[4]_1\(0) => creg_tta_debug_bp0_n_33,
      \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0) => \^pc_update_generate_0.pc_reg_reg[13]\(13 downto 0),
      rstx => \^dout_reg[0]\
    );
\dout_if_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(0),
      Q => dout_if_reg(0)
    );
\dout_if_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(10),
      Q => dout_if_reg(10)
    );
\dout_if_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(11),
      Q => dout_if_reg(11)
    );
\dout_if_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(12),
      Q => dout_if_reg(12)
    );
\dout_if_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(13),
      Q => dout_if_reg(13)
    );
\dout_if_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(14),
      Q => dout_if_reg(14)
    );
\dout_if_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(15),
      Q => dout_if_reg(15)
    );
\dout_if_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(16),
      Q => dout_if_reg(16)
    );
\dout_if_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(17),
      Q => dout_if_reg(17)
    );
\dout_if_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(18),
      Q => dout_if_reg(18)
    );
\dout_if_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(19),
      Q => dout_if_reg(19)
    );
\dout_if_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(1),
      Q => dout_if_reg(1)
    );
\dout_if_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(20),
      Q => dout_if_reg(20)
    );
\dout_if_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(21),
      Q => dout_if_reg(21)
    );
\dout_if_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(22),
      Q => dout_if_reg(22)
    );
\dout_if_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(23),
      Q => dout_if_reg(23)
    );
\dout_if_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(24),
      Q => dout_if_reg(24)
    );
\dout_if_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(25),
      Q => dout_if_reg(25)
    );
\dout_if_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(26),
      Q => dout_if_reg(26)
    );
\dout_if_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(27),
      Q => dout_if_reg(27)
    );
\dout_if_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(28),
      Q => dout_if_reg(28)
    );
\dout_if_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(29),
      Q => dout_if_reg(29)
    );
\dout_if_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(2),
      Q => dout_if_reg(2)
    );
\dout_if_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(30),
      Q => dout_if_reg(30)
    );
\dout_if_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(31),
      Q => dout_if_reg(31)
    );
\dout_if_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(3),
      Q => dout_if_reg(3)
    );
\dout_if_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(4),
      Q => dout_if_reg(4)
    );
\dout_if_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(5),
      Q => dout_if_reg(5)
    );
\dout_if_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(6),
      Q => dout_if_reg(6)
    );
\dout_if_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(7),
      Q => dout_if_reg(7)
    );
\dout_if_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(8),
      Q => dout_if_reg(8)
    );
\dout_if_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \aaddr_r_reg[7]_0\(9),
      Q => dout_if_reg(9)
    );
\s_axi_rdata_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(0),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(0),
      O => \s_axi_rdata_r_reg[0]\
    );
\s_axi_rdata_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_9\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(10),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(10),
      O => \s_axi_rdata_r_reg[10]\
    );
\s_axi_rdata_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_10\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(11),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(11),
      O => \s_axi_rdata_r_reg[11]\
    );
\s_axi_rdata_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_11\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(12),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(12),
      O => \s_axi_rdata_r_reg[12]\
    );
\s_axi_rdata_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_12\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(13),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(13),
      O => \s_axi_rdata_r_reg[13]\
    );
\s_axi_rdata_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_13\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(14),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(14),
      O => \s_axi_rdata_r_reg[14]\
    );
\s_axi_rdata_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_14\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(15),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(15),
      O => \s_axi_rdata_r_reg[15]\
    );
\s_axi_rdata_r[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_15\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(16),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(16),
      O => \s_axi_rdata_r_reg[16]\
    );
\s_axi_rdata_r[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_16\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(17),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(17),
      O => \s_axi_rdata_r_reg[17]\
    );
\s_axi_rdata_r[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_17\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(18),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(18),
      O => \s_axi_rdata_r_reg[18]\
    );
\s_axi_rdata_r[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_18\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(19),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(19),
      O => \s_axi_rdata_r_reg[19]\
    );
\s_axi_rdata_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_0\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(1),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(1),
      O => \s_axi_rdata_r_reg[1]\
    );
\s_axi_rdata_r[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_19\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(20),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(20),
      O => \s_axi_rdata_r_reg[20]\
    );
\s_axi_rdata_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_20\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(21),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(21),
      O => \s_axi_rdata_r_reg[21]\
    );
\s_axi_rdata_r[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_21\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(22),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(22),
      O => \s_axi_rdata_r_reg[22]\
    );
\s_axi_rdata_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_22\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(23),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(23),
      O => \s_axi_rdata_r_reg[23]\
    );
\s_axi_rdata_r[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_23\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(24),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(24),
      O => \s_axi_rdata_r_reg[24]\
    );
\s_axi_rdata_r[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_24\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(25),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(25),
      O => \s_axi_rdata_r_reg[25]\
    );
\s_axi_rdata_r[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_25\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(26),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(26),
      O => \s_axi_rdata_r_reg[26]\
    );
\s_axi_rdata_r[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_26\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(27),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(27),
      O => \s_axi_rdata_r_reg[27]\
    );
\s_axi_rdata_r[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_27\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(28),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(28),
      O => \s_axi_rdata_r_reg[28]\
    );
\s_axi_rdata_r[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAEFEAEA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_28\,
      I1 => dout_if_reg(29),
      I2 => \s_axi_rdata_r[31]_i_10_n_0\,
      I3 => \s_axi_rdata_r[31]_i_11_n_0\,
      I4 => bustraces_reg(29),
      I5 => \aaddr_r_reg[16]\,
      O => \s_axi_rdata_r_reg[29]\
    );
\s_axi_rdata_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_1\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(2),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(2),
      O => \s_axi_rdata_r_reg[2]\
    );
\s_axi_rdata_r[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAEFEAEA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_29\,
      I1 => dout_if_reg(30),
      I2 => \s_axi_rdata_r[31]_i_10_n_0\,
      I3 => \s_axi_rdata_r[31]_i_11_n_0\,
      I4 => bustraces_reg(30),
      I5 => \aaddr_r_reg[16]\,
      O => \s_axi_rdata_r_reg[30]\
    );
\s_axi_rdata_r[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => addr_delay(7),
      I1 => addr_delay(6),
      I2 => addr_delay(5),
      I3 => addr_delay(4),
      O => \s_axi_rdata_r[31]_i_10_n_0\
    );
\s_axi_rdata_r[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \s_axi_rdata_r[31]_i_13_n_0\,
      I1 => addr_delay(5),
      I2 => addr_delay(4),
      I3 => addr_delay(6),
      O => \s_axi_rdata_r[31]_i_11_n_0\
    );
\s_axi_rdata_r[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => addr_delay(0),
      I1 => addr_delay(5),
      I2 => addr_delay(3),
      I3 => addr_delay(4),
      I4 => addr_delay(1),
      I5 => addr_delay(2),
      O => \s_axi_rdata_r[31]_i_13_n_0\
    );
\s_axi_rdata_r[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_30\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(31),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(31),
      O => \s_axi_rdata_r_reg[31]\
    );
\s_axi_rdata_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_2\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(3),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(3),
      O => \s_axi_rdata_r_reg[3]\
    );
\s_axi_rdata_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_3\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(4),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(4),
      O => \s_axi_rdata_r_reg[4]\
    );
\s_axi_rdata_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_4\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(5),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(5),
      O => \s_axi_rdata_r_reg[5]\
    );
\s_axi_rdata_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_5\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(6),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(6),
      O => \s_axi_rdata_r_reg[6]\
    );
\s_axi_rdata_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_6\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(7),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(7),
      O => \s_axi_rdata_r_reg[7]\
    );
\s_axi_rdata_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_7\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(8),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(8),
      O => \s_axi_rdata_r_reg[8]\
    );
\s_axi_rdata_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFEEAAAAABAA"
    )
        port map (
      I0 => \aaddr_r_reg[15]_8\,
      I1 => \s_axi_rdata_r[31]_i_10_n_0\,
      I2 => \s_axi_rdata_r[31]_i_11_n_0\,
      I3 => bustraces_reg(9),
      I4 => \aaddr_r_reg[16]\,
      I5 => dout_if_reg(9),
      O => \s_axi_rdata_r_reg[9]\
    );
sreg_tta_cyclecnt: entity work.\toplevel_tta_core_toplevel_0_0_status_register__parameterized1\
     port map (
      DI(0) => DI(2),
      Q(29) => cyclecnt_r(29),
      Q(28) => \^stepn_target_reg[31]\(4),
      Q(27 downto 14) => cyclecnt_r(27 downto 14),
      Q(13 downto 11) => \^stepn_target_reg[31]\(3 downto 1),
      Q(10 downto 8) => cyclecnt_r(10 downto 8),
      Q(7) => \^stepn_target_reg[31]\(0),
      Q(6 downto 0) => cyclecnt_r(6 downto 0),
      \aaddr_r_reg[1]\(1 downto 0) => Q(1 downto 0),
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep\,
      clk => clk,
      core_db_cyclecnt_wire(31 downto 0) => core_db_cyclecnt_wire(31 downto 0),
      \dout_if_reg_reg[15]\ => \dout_if_reg_reg[15]_0\,
      \dout_if_reg_reg[16]\ => \dout_if_reg_reg[16]_0\,
      \dout_if_reg_reg[19]\ => \dout_if_reg_reg[19]_0\,
      \dout_if_reg_reg[22]\ => \dout_if_reg_reg[22]_0\,
      \dout_if_reg_reg[23]\ => \dout_if_reg_reg[23]_0\,
      \dout_if_reg_reg[24]\ => \dout_if_reg_reg[24]_0\,
      \dout_if_reg_reg[26]\ => \dout_if_reg_reg[26]_0\,
      \dout_if_reg_reg[27]\ => \dout_if_reg_reg[27]_0\,
      \dout_if_reg_reg[29]\ => \dout_if_reg_reg[29]_0\,
      \dout_if_reg_reg[30]\ => \dout_if_reg_reg[30]_0\,
      \dout_if_reg_reg[31]\ => \dout_if_reg_reg[31]_0\,
      \dout_if_reg_reg[3]\ => \dout_if_reg_reg[3]_0\,
      \dout_reg[31]_0\(10) => sreg_tta_lockcnt_high_n_10,
      \dout_reg[31]_0\(9) => sreg_tta_lockcnt_high_n_11,
      \dout_reg[31]_0\(8) => sreg_tta_lockcnt_high_n_12,
      \dout_reg[31]_0\(7) => sreg_tta_lockcnt_high_n_14,
      \dout_reg[31]_0\(6) => sreg_tta_lockcnt_high_n_15,
      \dout_reg[31]_0\(5) => sreg_tta_lockcnt_high_n_16,
      \dout_reg[31]_0\(4) => sreg_tta_lockcnt_high_n_17,
      \dout_reg[31]_0\(3) => sreg_tta_lockcnt_high_n_18,
      \dout_reg[31]_0\(2) => sreg_tta_lockcnt_high_n_19,
      \dout_reg[31]_0\(1) => sreg_tta_lockcnt_high_n_20,
      \dout_reg[31]_0\(0) => sreg_tta_lockcnt_high_n_21,
      \dout_reg[31]_1\(10) => sreg_tta_lockcnt_n_0,
      \dout_reg[31]_1\(9) => sreg_tta_lockcnt_n_1,
      \dout_reg[31]_1\(8) => sreg_tta_lockcnt_n_2,
      \dout_reg[31]_1\(7) => sreg_tta_lockcnt_n_4,
      \dout_reg[31]_1\(6) => sreg_tta_lockcnt_n_5,
      \dout_reg[31]_1\(5) => sreg_tta_lockcnt_n_7,
      \dout_reg[31]_1\(4) => sreg_tta_lockcnt_n_8,
      \dout_reg[31]_1\(3) => sreg_tta_lockcnt_n_9,
      \dout_reg[31]_1\(2) => sreg_tta_lockcnt_n_12,
      \dout_reg[31]_1\(1) => sreg_tta_lockcnt_n_15,
      \dout_reg[31]_1\(0) => sreg_tta_lockcnt_n_16,
      \dout_reg[31]_2\(31 downto 26) => \^dout_if_reg_reg[31]_1\(19 downto 14),
      \dout_reg[31]_2\(25) => creg_tta_debug_bp0_n_10,
      \dout_reg[31]_2\(24 downto 14) => \^dout_if_reg_reg[31]_1\(13 downto 3),
      \dout_reg[31]_2\(13) => creg_tta_debug_bp0_n_22,
      \dout_reg[31]_2\(12 downto 11) => \^dout_if_reg_reg[31]_1\(2 downto 1),
      \dout_reg[31]_2\(10) => creg_tta_debug_bp0_n_25,
      \dout_reg[31]_2\(9) => creg_tta_debug_bp0_n_26,
      \dout_reg[31]_2\(8) => creg_tta_debug_bp0_n_27,
      \dout_reg[31]_2\(7) => \^dout_if_reg_reg[31]_1\(0),
      \dout_reg[31]_2\(6) => creg_tta_debug_bp0_n_29,
      \dout_reg[31]_2\(5) => creg_tta_debug_bp0_n_30,
      \dout_reg[31]_2\(4) => creg_tta_debug_bp0_n_31,
      \dout_reg[31]_2\(3) => creg_tta_debug_bp0_n_32,
      \dout_reg[31]_2\(2) => creg_tta_debug_bp0_n_33,
      \dout_reg[31]_2\(1) => creg_tta_debug_bp0_n_34,
      \dout_reg[31]_2\(0) => creg_tta_debug_bp0_n_35,
      \dout_reg[3]_0\(0) => sreg_tta_cyclecnt_high_n_31,
      rstx => \^dout_reg[0]\,
      \stepn_target_reg[11]\(3 downto 0) => \stepn_target_reg[11]_0\(3 downto 0),
      \stepn_target_reg[15]\(3 downto 0) => \stepn_target_reg[15]_0\(3 downto 0),
      \stepn_target_reg[19]\(3 downto 0) => \stepn_target_reg[19]_0\(3 downto 0),
      \stepn_target_reg[23]\(3 downto 0) => \stepn_target_reg[23]_0\(3 downto 0),
      \stepn_target_reg[27]\(3 downto 0) => \stepn_target_reg[27]_0\(3 downto 0),
      \stepn_target_reg[31]\(3 downto 0) => \stepn_target_reg[31]_1\(3 downto 0),
      \stepn_target_reg[3]\(2) => \stepn_target_reg[3]\(3),
      \stepn_target_reg[3]\(1 downto 0) => \stepn_target_reg[3]\(1 downto 0),
      \stepn_target_reg[7]\(3 downto 0) => \stepn_target_reg[7]_0\(3 downto 0)
    );
sreg_tta_cyclecnt_high: entity work.\toplevel_tta_core_toplevel_0_0_status_register__parameterized1_2\
     port map (
      Q(8 downto 6) => cyclecnt_r(10 downto 8),
      Q(5 downto 3) => cyclecnt_r(6 downto 4),
      Q(2 downto 0) => cyclecnt_r(2 downto 0),
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep\,
      \aaddr_r_reg[7]\(2) => Q(7),
      \aaddr_r_reg[7]\(1 downto 0) => Q(1 downto 0),
      clk => clk,
      core_db_cyclecnt_wire(31 downto 0) => core_db_cyclecnt_wire(63 downto 32),
      \dout_if_reg_reg[0]\ => \dout_if_reg_reg[0]_1\,
      \dout_if_reg_reg[10]\ => \dout_if_reg_reg[10]_0\,
      \dout_if_reg_reg[1]\ => sreg_tta_cyclecnt_high_n_7,
      \dout_if_reg_reg[2]\ => \dout_if_reg_reg[2]_1\,
      \dout_if_reg_reg[31]\(22 downto 17) => \dout_if_reg_reg[31]_2\(20 downto 15),
      \dout_if_reg_reg[31]\(16) => sreg_tta_cyclecnt_high_n_15,
      \dout_if_reg_reg[31]\(15 downto 1) => \dout_if_reg_reg[31]_2\(14 downto 0),
      \dout_if_reg_reg[31]\(0) => sreg_tta_cyclecnt_high_n_31,
      \dout_if_reg_reg[4]\ => sreg_tta_cyclecnt_high_n_5,
      \dout_if_reg_reg[5]\ => sreg_tta_cyclecnt_high_n_4,
      \dout_if_reg_reg[6]\ => sreg_tta_cyclecnt_high_n_3,
      \dout_if_reg_reg[8]\ => \dout_if_reg_reg[8]_0\,
      \dout_if_reg_reg[9]\ => sreg_tta_cyclecnt_high_n_1,
      \dout_reg[10]_0\(8 downto 6) => \dbstatus[1]_1\(10 downto 8),
      \dout_reg[10]_0\(5 downto 3) => \dbstatus[1]_1\(6 downto 4),
      \dout_reg[10]_0\(2 downto 0) => \dbstatus[1]_1\(2 downto 0),
      \dout_reg[1]_0\(0) => sreg_tta_lockcnt_n_30,
      \dout_reg[1]_1\(0) => sreg_tta_lockcnt_high_n_30,
      \dout_reg[4]_0\(3) => \dbstatus[0]_0\(4),
      \dout_reg[4]_0\(2 downto 0) => \dbstatus[0]_0\(2 downto 0),
      rstx => \^dout_reg[0]\
    );
sreg_tta_lockcnt: entity work.\toplevel_tta_core_toplevel_0_0_status_register__parameterized1_3\
     port map (
      Q(31) => sreg_tta_lockcnt_n_0,
      Q(30) => sreg_tta_lockcnt_n_1,
      Q(29) => sreg_tta_lockcnt_n_2,
      Q(28) => \dout_if_reg_reg[28]_0\(9),
      Q(27) => sreg_tta_lockcnt_n_4,
      Q(26) => sreg_tta_lockcnt_n_5,
      Q(25) => sreg_tta_lockcnt_n_6,
      Q(24) => sreg_tta_lockcnt_n_7,
      Q(23) => sreg_tta_lockcnt_n_8,
      Q(22) => sreg_tta_lockcnt_n_9,
      Q(21) => sreg_tta_lockcnt_n_10,
      Q(20) => sreg_tta_lockcnt_n_11,
      Q(19) => sreg_tta_lockcnt_n_12,
      Q(18) => sreg_tta_lockcnt_n_13,
      Q(17) => sreg_tta_lockcnt_n_14,
      Q(16) => sreg_tta_lockcnt_n_15,
      Q(15) => sreg_tta_lockcnt_n_16,
      Q(14) => sreg_tta_lockcnt_n_17,
      Q(13 downto 10) => \dout_if_reg_reg[28]_0\(8 downto 5),
      Q(9) => sreg_tta_lockcnt_n_22,
      Q(8 downto 7) => \dout_if_reg_reg[28]_0\(4 downto 3),
      Q(6) => sreg_tta_lockcnt_n_25,
      Q(5) => sreg_tta_lockcnt_n_26,
      Q(4) => sreg_tta_lockcnt_n_27,
      Q(3 downto 2) => \dout_if_reg_reg[28]_0\(2 downto 1),
      Q(1) => sreg_tta_lockcnt_n_30,
      Q(0) => \dout_if_reg_reg[28]_0\(0),
      clk => clk,
      core_db_lockcnt_wire(31 downto 0) => core_db_lockcnt_wire(31 downto 0),
      rstx => \^dout_reg[0]\
    );
sreg_tta_lockcnt_high: entity work.\toplevel_tta_core_toplevel_0_0_status_register__parameterized1_4\
     port map (
      Q(9) => sreg_tta_lockcnt_n_6,
      Q(8) => sreg_tta_lockcnt_n_10,
      Q(7) => sreg_tta_lockcnt_n_11,
      Q(6) => sreg_tta_lockcnt_n_13,
      Q(5) => sreg_tta_lockcnt_n_14,
      Q(4) => sreg_tta_lockcnt_n_17,
      Q(3) => sreg_tta_lockcnt_n_22,
      Q(2) => sreg_tta_lockcnt_n_25,
      Q(1) => sreg_tta_lockcnt_n_26,
      Q(0) => sreg_tta_lockcnt_n_27,
      \aaddr_r_reg[1]\(1 downto 0) => Q(1 downto 0),
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep\,
      clk => clk,
      core_db_lockcnt_wire(31 downto 0) => core_db_lockcnt_wire(63 downto 32),
      \dout_if_reg_reg[14]\ => \dout_if_reg_reg[14]_0\,
      \dout_if_reg_reg[17]\ => \dout_if_reg_reg[17]_0\,
      \dout_if_reg_reg[18]\ => \dout_if_reg_reg[18]_0\,
      \dout_if_reg_reg[20]\ => \dout_if_reg_reg[20]_0\,
      \dout_if_reg_reg[21]\ => \dout_if_reg_reg[21]_0\,
      \dout_if_reg_reg[25]\ => sreg_tta_lockcnt_high_n_5,
      \dout_if_reg_reg[31]\(21) => sreg_tta_lockcnt_high_n_10,
      \dout_if_reg_reg[31]\(20) => sreg_tta_lockcnt_high_n_11,
      \dout_if_reg_reg[31]\(19) => sreg_tta_lockcnt_high_n_12,
      \dout_if_reg_reg[31]\(18) => \dout_if_reg_reg[28]_1\(9),
      \dout_if_reg_reg[31]\(17) => sreg_tta_lockcnt_high_n_14,
      \dout_if_reg_reg[31]\(16) => sreg_tta_lockcnt_high_n_15,
      \dout_if_reg_reg[31]\(15) => sreg_tta_lockcnt_high_n_16,
      \dout_if_reg_reg[31]\(14) => sreg_tta_lockcnt_high_n_17,
      \dout_if_reg_reg[31]\(13) => sreg_tta_lockcnt_high_n_18,
      \dout_if_reg_reg[31]\(12) => sreg_tta_lockcnt_high_n_19,
      \dout_if_reg_reg[31]\(11) => sreg_tta_lockcnt_high_n_20,
      \dout_if_reg_reg[31]\(10) => sreg_tta_lockcnt_high_n_21,
      \dout_if_reg_reg[31]\(9 downto 2) => \dout_if_reg_reg[28]_1\(8 downto 1),
      \dout_if_reg_reg[31]\(1) => sreg_tta_lockcnt_high_n_30,
      \dout_if_reg_reg[31]\(0) => \dout_if_reg_reg[28]_1\(0),
      \dout_if_reg_reg[4]\ => \dout_if_reg_reg[4]_1\,
      \dout_if_reg_reg[5]\ => \dout_if_reg_reg[5]_0\,
      \dout_if_reg_reg[6]\ => \dout_if_reg_reg[6]_0\,
      \dout_if_reg_reg[9]\ => \dout_if_reg_reg[9]_0\,
      \dout_reg[25]_0\(5) => cyclecnt_r(25),
      \dout_reg[25]_0\(4 downto 3) => cyclecnt_r(21 downto 20),
      \dout_reg[25]_0\(2 downto 1) => cyclecnt_r(18 downto 17),
      \dout_reg[25]_0\(0) => cyclecnt_r(14),
      \dout_reg[4]_0\ => sreg_tta_cyclecnt_high_n_5,
      \dout_reg[5]_0\ => sreg_tta_cyclecnt_high_n_4,
      \dout_reg[6]_0\ => sreg_tta_cyclecnt_high_n_3,
      \dout_reg[9]_0\ => sreg_tta_cyclecnt_high_n_1,
      rstx => \^dout_reg[0]\
    );
sreg_tta_pc: entity work.\toplevel_tta_core_toplevel_0_0_status_register__parameterized0\
     port map (
      D(13 downto 0) => D(13 downto 0),
      Q(13 downto 11) => \dout_if_reg_reg[13]_1\(4 downto 2),
      Q(10 downto 8) => \dbstatus[1]_1\(10 downto 8),
      Q(7) => \dout_if_reg_reg[13]_1\(1),
      Q(6 downto 4) => \dbstatus[1]_1\(6 downto 4),
      Q(3) => \dout_if_reg_reg[13]_1\(0),
      Q(2 downto 0) => \dbstatus[1]_1\(2 downto 0),
      clk => clk,
      rstx => \^dout_reg[0]\
    );
sreg_tta_status: entity work.toplevel_tta_core_toplevel_0_0_status_register
     port map (
      Q(3) => \dbstatus[0]_0\(4),
      Q(2 downto 0) => \dbstatus[0]_0\(2 downto 0),
      bp_hit(3 downto 0) => bp_hit(3 downto 0),
      clk => clk,
      rstx => \^dout_reg[0]\
    );
tta_continue_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \adata_r_reg[1]\,
      Q => tta_continue_reg_0
    );
tta_forcebreak_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^dout_reg[0]\,
      D => \adata_r_reg[2]\,
      Q => tta_forcebreak_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_fu_add_eq_gt_gtu_sub_always_1 is
  port (
    \o1temp_reg[17]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o1_data_r_reg[18]\ : out STD_LOGIC;
    \adata_r_reg[19]\ : out STD_LOGIC;
    \o1_data_r_reg[20]\ : out STD_LOGIC;
    \o1_data_r_reg[21]\ : out STD_LOGIC;
    \o1_data_r_reg[22]\ : out STD_LOGIC;
    \o1temp_reg[23]_0\ : out STD_LOGIC;
    \o1temp_reg[24]_0\ : out STD_LOGIC;
    \o1reg_reg[25]_0\ : out STD_LOGIC;
    \o1temp_reg[26]_0\ : out STD_LOGIC;
    \o1reg_reg[27]_0\ : out STD_LOGIC;
    \o1reg_reg[28]_0\ : out STD_LOGIC;
    \o1temp_reg[29]_0\ : out STD_LOGIC;
    \o1temp_reg[30]_0\ : out STD_LOGIC;
    \o1temp_reg[31]_0\ : out STD_LOGIC;
    \o1temp_reg[16]_0\ : out STD_LOGIC;
    \o1temp_reg[15]_0\ : out STD_LOGIC;
    \o1temp_reg[14]_0\ : out STD_LOGIC;
    \ra_block.return_addr_reg_reg[1]\ : out STD_LOGIC;
    \t1reg_reg[2]_0\ : out STD_LOGIC;
    \o1_data_r_reg[2]\ : out STD_LOGIC;
    \aaddr_r_reg[1]\ : out STD_LOGIC;
    \aaddr_r_reg[2]\ : out STD_LOGIC;
    \o1temp_reg[5]_0\ : out STD_LOGIC;
    \o1_data_r_reg[5]\ : out STD_LOGIC;
    \o1temp_reg[6]_0\ : out STD_LOGIC;
    \o1_data_r_reg[6]\ : out STD_LOGIC;
    \o1temp_reg[7]_0\ : out STD_LOGIC;
    \o1_data_r_reg[7]\ : out STD_LOGIC;
    \aaddr_r_reg[6]\ : out STD_LOGIC;
    \aaddr_r_reg[7]\ : out STD_LOGIC;
    \aaddr_r_reg[8]\ : out STD_LOGIC;
    \aaddr_r_reg[9]\ : out STD_LOGIC;
    \o1temp_reg[12]_0\ : out STD_LOGIC;
    \o1temp_reg[13]_0\ : out STD_LOGIC;
    \t1reg_reg[0]_0\ : out STD_LOGIC;
    \o1reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    inst_decoder_B1_src_sel_wire : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B1_src_sel_reg_reg[0]\ : in STD_LOGIC;
    fu_arith_in2_load_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    socket_RF_i1_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \fu_arith_opc_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_fu_add_eq_gt_gtu_sub_always_1 : entity is "fu_add_eq_gt_gtu_sub_always_1";
end toplevel_tta_core_toplevel_0_0_fu_add_eq_gt_gtu_sub_always_1;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_fu_add_eq_gt_gtu_sub_always_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \R0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \R0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \R0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \R0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \R0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \R0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \R0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal R0_carry_i_1_n_0 : STD_LOGIC;
  signal R0_carry_i_2_n_0 : STD_LOGIC;
  signal R0_carry_i_3_n_0 : STD_LOGIC;
  signal R0_carry_i_4_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal \gtOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \gtOp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \gtOp_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \gtOp_carry__2_i_8_n_0\ : STD_LOGIC;
  signal gtOp_carry_i_1_n_0 : STD_LOGIC;
  signal gtOp_carry_i_2_n_0 : STD_LOGIC;
  signal gtOp_carry_i_3_n_0 : STD_LOGIC;
  signal gtOp_carry_i_4_n_0 : STD_LOGIC;
  signal gtOp_carry_i_5_n_0 : STD_LOGIC;
  signal gtOp_carry_i_6_n_0 : STD_LOGIC;
  signal gtOp_carry_i_7_n_0 : STD_LOGIC;
  signal gtOp_carry_i_8_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__6_i_4_n_0\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal o1reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \o1temp[0]_i_10_n_0\ : STD_LOGIC;
  signal opc_reg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \plusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \t1reg_reg_n_0_[9]\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\R0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(21),
      I1 => \t1reg_reg_n_0_[21]\,
      I2 => o1reg(22),
      I3 => \t1reg_reg_n_0_[22]\,
      I4 => o1reg(23),
      I5 => \t1reg_reg_n_0_[23]\,
      O => \R0_carry__0_i_1_n_0\
    );
\R0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(18),
      I1 => \t1reg_reg_n_0_[18]\,
      I2 => o1reg(20),
      I3 => \t1reg_reg_n_0_[20]\,
      I4 => o1reg(19),
      I5 => \t1reg_reg_n_0_[19]\,
      O => \R0_carry__0_i_2_n_0\
    );
\R0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(15),
      I1 => \t1reg_reg_n_0_[15]\,
      I2 => o1reg(16),
      I3 => \t1reg_reg_n_0_[16]\,
      I4 => o1reg(17),
      I5 => \t1reg_reg_n_0_[17]\,
      O => \R0_carry__0_i_3_n_0\
    );
\R0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(12),
      I1 => \t1reg_reg_n_0_[12]\,
      I2 => o1reg(14),
      I3 => \t1reg_reg_n_0_[14]\,
      I4 => o1reg(13),
      I5 => \t1reg_reg_n_0_[13]\,
      O => \R0_carry__0_i_4_n_0\
    );
\R0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[31]\,
      I1 => o1reg(31),
      I2 => \t1reg_reg_n_0_[30]\,
      I3 => o1reg(30),
      O => \R0_carry__1_i_1_n_0\
    );
\R0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(27),
      I1 => \t1reg_reg_n_0_[27]\,
      I2 => o1reg(28),
      I3 => \t1reg_reg_n_0_[28]\,
      I4 => o1reg(29),
      I5 => \t1reg_reg_n_0_[29]\,
      O => \R0_carry__1_i_2_n_0\
    );
\R0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(24),
      I1 => \t1reg_reg_n_0_[24]\,
      I2 => o1reg(26),
      I3 => \t1reg_reg_n_0_[26]\,
      I4 => o1reg(25),
      I5 => \t1reg_reg_n_0_[25]\,
      O => \R0_carry__1_i_3_n_0\
    );
R0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(9),
      I1 => \t1reg_reg_n_0_[9]\,
      I2 => o1reg(10),
      I3 => \t1reg_reg_n_0_[10]\,
      I4 => o1reg(11),
      I5 => \t1reg_reg_n_0_[11]\,
      O => R0_carry_i_1_n_0
    );
R0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(6),
      I1 => \t1reg_reg_n_0_[6]\,
      I2 => o1reg(8),
      I3 => \t1reg_reg_n_0_[8]\,
      I4 => o1reg(7),
      I5 => \t1reg_reg_n_0_[7]\,
      O => R0_carry_i_2_n_0
    );
R0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(3),
      I1 => \t1reg_reg_n_0_[3]\,
      I2 => o1reg(4),
      I3 => \t1reg_reg_n_0_[4]\,
      I4 => o1reg(5),
      I5 => \t1reg_reg_n_0_[5]\,
      O => R0_carry_i_3_n_0
    );
R0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o1reg(0),
      I1 => \t1reg_reg_n_0_[0]\,
      I2 => o1reg(2),
      I3 => \t1reg_reg_n_0_[2]\,
      I4 => o1reg(1),
      I5 => \t1reg_reg_n_0_[1]\,
      O => R0_carry_i_4_n_0
    );
\aaddr_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(3),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(3),
      O => \aaddr_r_reg[1]\
    );
\aaddr_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(4),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(4),
      O => \aaddr_r_reg[2]\
    );
\aaddr_r[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(8),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(8),
      O => \aaddr_r_reg[6]\
    );
\aaddr_r[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(9),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(9),
      O => \aaddr_r_reg[7]\
    );
\aaddr_r[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(10),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(10),
      O => \aaddr_r_reg[8]\
    );
\aaddr_r[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(11),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(11),
      O => \aaddr_r_reg[9]\
    );
fu_arch: entity work.toplevel_tta_core_toplevel_0_0_add_eq_gt_gtu_sub_arith
     port map (
      CO(0) => data2,
      DI(3) => gtOp_carry_i_1_n_0,
      DI(2) => gtOp_carry_i_2_n_0,
      DI(1) => gtOp_carry_i_3_n_0,
      DI(0) => gtOp_carry_i_4_n_0,
      Q(30) => \t1reg_reg_n_0_[30]\,
      Q(29) => \t1reg_reg_n_0_[29]\,
      Q(28) => \t1reg_reg_n_0_[28]\,
      Q(27) => \t1reg_reg_n_0_[27]\,
      Q(26) => \t1reg_reg_n_0_[26]\,
      Q(25) => \t1reg_reg_n_0_[25]\,
      Q(24) => \t1reg_reg_n_0_[24]\,
      Q(23) => \t1reg_reg_n_0_[23]\,
      Q(22) => \t1reg_reg_n_0_[22]\,
      Q(21) => \t1reg_reg_n_0_[21]\,
      Q(20) => \t1reg_reg_n_0_[20]\,
      Q(19) => \t1reg_reg_n_0_[19]\,
      Q(18) => \t1reg_reg_n_0_[18]\,
      Q(17) => \t1reg_reg_n_0_[17]\,
      Q(16) => \t1reg_reg_n_0_[16]\,
      Q(15) => \t1reg_reg_n_0_[15]\,
      Q(14) => \t1reg_reg_n_0_[14]\,
      Q(13) => \t1reg_reg_n_0_[13]\,
      Q(12) => \t1reg_reg_n_0_[12]\,
      Q(11) => \t1reg_reg_n_0_[11]\,
      Q(10) => \t1reg_reg_n_0_[10]\,
      Q(9) => \t1reg_reg_n_0_[9]\,
      Q(8) => \t1reg_reg_n_0_[8]\,
      Q(7) => \t1reg_reg_n_0_[7]\,
      Q(6) => \t1reg_reg_n_0_[6]\,
      Q(5) => \t1reg_reg_n_0_[5]\,
      Q(4) => \t1reg_reg_n_0_[4]\,
      Q(3) => \t1reg_reg_n_0_[3]\,
      Q(2) => \t1reg_reg_n_0_[2]\,
      Q(1) => \t1reg_reg_n_0_[1]\,
      Q(0) => \t1reg_reg_n_0_[0]\,
      S(3) => \plusOp_carry_i_1__0_n_0\,
      S(2) => \plusOp_carry_i_2__0_n_0\,
      S(1) => \plusOp_carry_i_3__0_n_0\,
      S(0) => \plusOp_carry_i_4__0_n_0\,
      data0(31 downto 0) => data0(31 downto 0),
      data1(31 downto 0) => data1(31 downto 0),
      \o1reg_reg[11]\(3) => \plusOp_carry__1_i_1__0_n_0\,
      \o1reg_reg[11]\(2) => \plusOp_carry__1_i_2__0_n_0\,
      \o1reg_reg[11]\(1) => \plusOp_carry__1_i_3__0_n_0\,
      \o1reg_reg[11]\(0) => \plusOp_carry__1_i_4__0_n_0\,
      \o1reg_reg[15]\(3) => \plusOp_carry__2_i_1__0_n_0\,
      \o1reg_reg[15]\(2) => \plusOp_carry__2_i_2_n_0\,
      \o1reg_reg[15]\(1) => \plusOp_carry__2_i_3_n_0\,
      \o1reg_reg[15]\(0) => \plusOp_carry__2_i_4_n_0\,
      \o1reg_reg[15]_0\(3) => \gtOp_carry__0_i_1_n_0\,
      \o1reg_reg[15]_0\(2) => \gtOp_carry__0_i_2_n_0\,
      \o1reg_reg[15]_0\(1) => \gtOp_carry__0_i_3_n_0\,
      \o1reg_reg[15]_0\(0) => \gtOp_carry__0_i_4_n_0\,
      \o1reg_reg[15]_1\(3) => \i__carry__0_i_1_n_0\,
      \o1reg_reg[15]_1\(2) => \i__carry__0_i_2_n_0\,
      \o1reg_reg[15]_1\(1) => \i__carry__0_i_3_n_0\,
      \o1reg_reg[15]_1\(0) => \i__carry__0_i_4_n_0\,
      \o1reg_reg[19]\(3) => \plusOp_carry__3_i_1_n_0\,
      \o1reg_reg[19]\(2) => \plusOp_carry__3_i_2_n_0\,
      \o1reg_reg[19]\(1) => \plusOp_carry__3_i_3_n_0\,
      \o1reg_reg[19]\(0) => \plusOp_carry__3_i_4_n_0\,
      \o1reg_reg[21]\(3) => \R0_carry__0_i_1_n_0\,
      \o1reg_reg[21]\(2) => \R0_carry__0_i_2_n_0\,
      \o1reg_reg[21]\(1) => \R0_carry__0_i_3_n_0\,
      \o1reg_reg[21]\(0) => \R0_carry__0_i_4_n_0\,
      \o1reg_reg[23]\(3) => \plusOp_carry__4_i_1_n_0\,
      \o1reg_reg[23]\(2) => \plusOp_carry__4_i_2_n_0\,
      \o1reg_reg[23]\(1) => \plusOp_carry__4_i_3_n_0\,
      \o1reg_reg[23]\(0) => \plusOp_carry__4_i_4_n_0\,
      \o1reg_reg[23]_0\(3) => \gtOp_carry__1_i_1_n_0\,
      \o1reg_reg[23]_0\(2) => \gtOp_carry__1_i_2_n_0\,
      \o1reg_reg[23]_0\(1) => \gtOp_carry__1_i_3_n_0\,
      \o1reg_reg[23]_0\(0) => \gtOp_carry__1_i_4_n_0\,
      \o1reg_reg[23]_1\(3) => \i__carry__1_i_1_n_0\,
      \o1reg_reg[23]_1\(2) => \i__carry__1_i_2_n_0\,
      \o1reg_reg[23]_1\(1) => \i__carry__1_i_3_n_0\,
      \o1reg_reg[23]_1\(0) => \i__carry__1_i_4_n_0\,
      \o1reg_reg[27]\(3) => \plusOp_carry__5_i_1_n_0\,
      \o1reg_reg[27]\(2) => \plusOp_carry__5_i_2_n_0\,
      \o1reg_reg[27]\(1) => \plusOp_carry__5_i_3_n_0\,
      \o1reg_reg[27]\(0) => \plusOp_carry__5_i_4_n_0\,
      \o1reg_reg[30]\(3) => \gtOp_carry__2_i_1_n_0\,
      \o1reg_reg[30]\(2) => \gtOp_carry__2_i_2_n_0\,
      \o1reg_reg[30]\(1) => \gtOp_carry__2_i_3_n_0\,
      \o1reg_reg[30]\(0) => \gtOp_carry__2_i_4_n_0\,
      \o1reg_reg[30]_0\(3) => \i__carry__2_i_1_n_0\,
      \o1reg_reg[30]_0\(2) => \i__carry__2_i_2_n_0\,
      \o1reg_reg[30]_0\(1) => \i__carry__2_i_3_n_0\,
      \o1reg_reg[30]_0\(0) => \i__carry__2_i_4_n_0\,
      \o1reg_reg[31]\(3) => \minusOp_carry__6_i_1_n_0\,
      \o1reg_reg[31]\(2) => \minusOp_carry__6_i_2_n_0\,
      \o1reg_reg[31]\(1) => \minusOp_carry__6_i_3_n_0\,
      \o1reg_reg[31]\(0) => \minusOp_carry__6_i_4_n_0\,
      \o1reg_reg[7]\(3) => \plusOp_carry__0_i_1__0_n_0\,
      \o1reg_reg[7]\(2) => \plusOp_carry__0_i_2__0_n_0\,
      \o1reg_reg[7]\(1) => \plusOp_carry__0_i_3__0_n_0\,
      \o1reg_reg[7]\(0) => \plusOp_carry__0_i_4__0_n_0\,
      \o1reg_reg[7]_0\(3) => \i__carry_i_1_n_0\,
      \o1reg_reg[7]_0\(2) => \i__carry_i_2_n_0\,
      \o1reg_reg[7]_0\(1) => \i__carry_i_3_n_0\,
      \o1reg_reg[7]_0\(0) => \i__carry_i_4_n_0\,
      \o1reg_reg[9]\(3) => R0_carry_i_1_n_0,
      \o1reg_reg[9]\(2) => R0_carry_i_2_n_0,
      \o1reg_reg[9]\(1) => R0_carry_i_3_n_0,
      \o1reg_reg[9]\(0) => R0_carry_i_4_n_0,
      \t1reg_reg[0]\(0) => data3,
      \t1reg_reg[0]_0\(0) => data4,
      \t1reg_reg[11]\(3) => \minusOp_carry__1_i_1_n_0\,
      \t1reg_reg[11]\(2) => \minusOp_carry__1_i_2_n_0\,
      \t1reg_reg[11]\(1) => \minusOp_carry__1_i_3_n_0\,
      \t1reg_reg[11]\(0) => \minusOp_carry__1_i_4_n_0\,
      \t1reg_reg[15]\(3) => \minusOp_carry__2_i_1_n_0\,
      \t1reg_reg[15]\(2) => \minusOp_carry__2_i_2_n_0\,
      \t1reg_reg[15]\(1) => \minusOp_carry__2_i_3_n_0\,
      \t1reg_reg[15]\(0) => \minusOp_carry__2_i_4_n_0\,
      \t1reg_reg[15]_0\(3) => \gtOp_carry__0_i_5_n_0\,
      \t1reg_reg[15]_0\(2) => \gtOp_carry__0_i_6_n_0\,
      \t1reg_reg[15]_0\(1) => \gtOp_carry__0_i_7_n_0\,
      \t1reg_reg[15]_0\(0) => \gtOp_carry__0_i_8_n_0\,
      \t1reg_reg[15]_1\(3) => \i__carry__0_i_5_n_0\,
      \t1reg_reg[15]_1\(2) => \i__carry__0_i_6_n_0\,
      \t1reg_reg[15]_1\(1) => \i__carry__0_i_7_n_0\,
      \t1reg_reg[15]_1\(0) => \i__carry__0_i_8_n_0\,
      \t1reg_reg[19]\(3) => \minusOp_carry__3_i_1_n_0\,
      \t1reg_reg[19]\(2) => \minusOp_carry__3_i_2_n_0\,
      \t1reg_reg[19]\(1) => \minusOp_carry__3_i_3_n_0\,
      \t1reg_reg[19]\(0) => \minusOp_carry__3_i_4_n_0\,
      \t1reg_reg[23]\(3) => \minusOp_carry__4_i_1_n_0\,
      \t1reg_reg[23]\(2) => \minusOp_carry__4_i_2_n_0\,
      \t1reg_reg[23]\(1) => \minusOp_carry__4_i_3_n_0\,
      \t1reg_reg[23]\(0) => \minusOp_carry__4_i_4_n_0\,
      \t1reg_reg[23]_0\(3) => \gtOp_carry__1_i_5_n_0\,
      \t1reg_reg[23]_0\(2) => \gtOp_carry__1_i_6_n_0\,
      \t1reg_reg[23]_0\(1) => \gtOp_carry__1_i_7_n_0\,
      \t1reg_reg[23]_0\(0) => \gtOp_carry__1_i_8_n_0\,
      \t1reg_reg[23]_1\(3) => \i__carry__1_i_5_n_0\,
      \t1reg_reg[23]_1\(2) => \i__carry__1_i_6_n_0\,
      \t1reg_reg[23]_1\(1) => \i__carry__1_i_7_n_0\,
      \t1reg_reg[23]_1\(0) => \i__carry__1_i_8_n_0\,
      \t1reg_reg[27]\(3) => \minusOp_carry__5_i_1_n_0\,
      \t1reg_reg[27]\(2) => \minusOp_carry__5_i_2_n_0\,
      \t1reg_reg[27]\(1) => \minusOp_carry__5_i_3_n_0\,
      \t1reg_reg[27]\(0) => \minusOp_carry__5_i_4_n_0\,
      \t1reg_reg[31]\(3) => \plusOp_carry__6_i_1_n_0\,
      \t1reg_reg[31]\(2) => \plusOp_carry__6_i_2_n_0\,
      \t1reg_reg[31]\(1) => \plusOp_carry__6_i_3_n_0\,
      \t1reg_reg[31]\(0) => \plusOp_carry__6_i_4_n_0\,
      \t1reg_reg[31]_0\(2) => \R0_carry__1_i_1_n_0\,
      \t1reg_reg[31]_0\(1) => \R0_carry__1_i_2_n_0\,
      \t1reg_reg[31]_0\(0) => \R0_carry__1_i_3_n_0\,
      \t1reg_reg[31]_1\(3) => \gtOp_carry__2_i_5_n_0\,
      \t1reg_reg[31]_1\(2) => \gtOp_carry__2_i_6_n_0\,
      \t1reg_reg[31]_1\(1) => \gtOp_carry__2_i_7_n_0\,
      \t1reg_reg[31]_1\(0) => \gtOp_carry__2_i_8_n_0\,
      \t1reg_reg[31]_2\(3) => \i__carry__2_i_5_n_0\,
      \t1reg_reg[31]_2\(2) => \i__carry__2_i_6_n_0\,
      \t1reg_reg[31]_2\(1) => \i__carry__2_i_7_n_0\,
      \t1reg_reg[31]_2\(0) => \i__carry__2_i_8_n_0\,
      \t1reg_reg[3]\(3) => minusOp_carry_i_1_n_0,
      \t1reg_reg[3]\(2) => minusOp_carry_i_2_n_0,
      \t1reg_reg[3]\(1) => minusOp_carry_i_3_n_0,
      \t1reg_reg[3]\(0) => minusOp_carry_i_4_n_0,
      \t1reg_reg[7]\(3) => \minusOp_carry__0_i_1_n_0\,
      \t1reg_reg[7]\(2) => \minusOp_carry__0_i_2_n_0\,
      \t1reg_reg[7]\(1) => \minusOp_carry__0_i_3_n_0\,
      \t1reg_reg[7]\(0) => \minusOp_carry__0_i_4_n_0\,
      \t1reg_reg[7]_0\(3) => gtOp_carry_i_5_n_0,
      \t1reg_reg[7]_0\(2) => gtOp_carry_i_6_n_0,
      \t1reg_reg[7]_0\(1) => gtOp_carry_i_7_n_0,
      \t1reg_reg[7]_0\(0) => gtOp_carry_i_8_n_0,
      \t1reg_reg[7]_1\(3) => \i__carry_i_5_n_0\,
      \t1reg_reg[7]_1\(2) => \i__carry_i_6_n_0\,
      \t1reg_reg[7]_1\(1) => \i__carry_i_7_n_0\,
      \t1reg_reg[7]_1\(0) => \i__carry_i_8_n_0\
    );
\gtOp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(15),
      I1 => \t1reg_reg_n_0_[15]\,
      I2 => \t1reg_reg_n_0_[14]\,
      I3 => o1reg(14),
      O => \gtOp_carry__0_i_1_n_0\
    );
\gtOp_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(13),
      I1 => \t1reg_reg_n_0_[13]\,
      I2 => \t1reg_reg_n_0_[12]\,
      I3 => o1reg(12),
      O => \gtOp_carry__0_i_2_n_0\
    );
\gtOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(11),
      I1 => \t1reg_reg_n_0_[11]\,
      I2 => \t1reg_reg_n_0_[10]\,
      I3 => o1reg(10),
      O => \gtOp_carry__0_i_3_n_0\
    );
\gtOp_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(9),
      I1 => \t1reg_reg_n_0_[9]\,
      I2 => \t1reg_reg_n_0_[8]\,
      I3 => o1reg(8),
      O => \gtOp_carry__0_i_4_n_0\
    );
\gtOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[15]\,
      I1 => o1reg(15),
      I2 => \t1reg_reg_n_0_[14]\,
      I3 => o1reg(14),
      O => \gtOp_carry__0_i_5_n_0\
    );
\gtOp_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[13]\,
      I1 => o1reg(13),
      I2 => \t1reg_reg_n_0_[12]\,
      I3 => o1reg(12),
      O => \gtOp_carry__0_i_6_n_0\
    );
\gtOp_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[11]\,
      I1 => o1reg(11),
      I2 => \t1reg_reg_n_0_[10]\,
      I3 => o1reg(10),
      O => \gtOp_carry__0_i_7_n_0\
    );
\gtOp_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[9]\,
      I1 => o1reg(9),
      I2 => \t1reg_reg_n_0_[8]\,
      I3 => o1reg(8),
      O => \gtOp_carry__0_i_8_n_0\
    );
\gtOp_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(23),
      I1 => \t1reg_reg_n_0_[23]\,
      I2 => \t1reg_reg_n_0_[22]\,
      I3 => o1reg(22),
      O => \gtOp_carry__1_i_1_n_0\
    );
\gtOp_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(21),
      I1 => \t1reg_reg_n_0_[21]\,
      I2 => \t1reg_reg_n_0_[20]\,
      I3 => o1reg(20),
      O => \gtOp_carry__1_i_2_n_0\
    );
\gtOp_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(19),
      I1 => \t1reg_reg_n_0_[19]\,
      I2 => \t1reg_reg_n_0_[18]\,
      I3 => o1reg(18),
      O => \gtOp_carry__1_i_3_n_0\
    );
\gtOp_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(17),
      I1 => \t1reg_reg_n_0_[17]\,
      I2 => \t1reg_reg_n_0_[16]\,
      I3 => o1reg(16),
      O => \gtOp_carry__1_i_4_n_0\
    );
\gtOp_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[23]\,
      I1 => o1reg(23),
      I2 => \t1reg_reg_n_0_[22]\,
      I3 => o1reg(22),
      O => \gtOp_carry__1_i_5_n_0\
    );
\gtOp_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[21]\,
      I1 => o1reg(21),
      I2 => \t1reg_reg_n_0_[20]\,
      I3 => o1reg(20),
      O => \gtOp_carry__1_i_6_n_0\
    );
\gtOp_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[19]\,
      I1 => o1reg(19),
      I2 => \t1reg_reg_n_0_[18]\,
      I3 => o1reg(18),
      O => \gtOp_carry__1_i_7_n_0\
    );
\gtOp_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[17]\,
      I1 => o1reg(17),
      I2 => \t1reg_reg_n_0_[16]\,
      I3 => o1reg(16),
      O => \gtOp_carry__1_i_8_n_0\
    );
\gtOp_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => o1reg(30),
      I1 => \t1reg_reg_n_0_[30]\,
      I2 => o1reg(31),
      I3 => \t1reg_reg_n_0_[31]\,
      O => \gtOp_carry__2_i_1_n_0\
    );
\gtOp_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(29),
      I1 => \t1reg_reg_n_0_[29]\,
      I2 => \t1reg_reg_n_0_[28]\,
      I3 => o1reg(28),
      O => \gtOp_carry__2_i_2_n_0\
    );
\gtOp_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(27),
      I1 => \t1reg_reg_n_0_[27]\,
      I2 => \t1reg_reg_n_0_[26]\,
      I3 => o1reg(26),
      O => \gtOp_carry__2_i_3_n_0\
    );
\gtOp_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(25),
      I1 => \t1reg_reg_n_0_[25]\,
      I2 => \t1reg_reg_n_0_[24]\,
      I3 => o1reg(24),
      O => \gtOp_carry__2_i_4_n_0\
    );
\gtOp_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[31]\,
      I1 => o1reg(31),
      I2 => \t1reg_reg_n_0_[30]\,
      I3 => o1reg(30),
      O => \gtOp_carry__2_i_5_n_0\
    );
\gtOp_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[29]\,
      I1 => o1reg(29),
      I2 => \t1reg_reg_n_0_[28]\,
      I3 => o1reg(28),
      O => \gtOp_carry__2_i_6_n_0\
    );
\gtOp_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[27]\,
      I1 => o1reg(27),
      I2 => \t1reg_reg_n_0_[26]\,
      I3 => o1reg(26),
      O => \gtOp_carry__2_i_7_n_0\
    );
\gtOp_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[25]\,
      I1 => o1reg(25),
      I2 => \t1reg_reg_n_0_[24]\,
      I3 => o1reg(24),
      O => \gtOp_carry__2_i_8_n_0\
    );
gtOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(7),
      I1 => \t1reg_reg_n_0_[7]\,
      I2 => \t1reg_reg_n_0_[6]\,
      I3 => o1reg(6),
      O => gtOp_carry_i_1_n_0
    );
gtOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(5),
      I1 => \t1reg_reg_n_0_[5]\,
      I2 => \t1reg_reg_n_0_[4]\,
      I3 => o1reg(4),
      O => gtOp_carry_i_2_n_0
    );
gtOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(3),
      I1 => \t1reg_reg_n_0_[3]\,
      I2 => \t1reg_reg_n_0_[2]\,
      I3 => o1reg(2),
      O => gtOp_carry_i_3_n_0
    );
gtOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(1),
      I1 => \t1reg_reg_n_0_[1]\,
      I2 => \t1reg_reg_n_0_[0]\,
      I3 => o1reg(0),
      O => gtOp_carry_i_4_n_0
    );
gtOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[7]\,
      I1 => o1reg(7),
      I2 => \t1reg_reg_n_0_[6]\,
      I3 => o1reg(6),
      O => gtOp_carry_i_5_n_0
    );
gtOp_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[5]\,
      I1 => o1reg(5),
      I2 => \t1reg_reg_n_0_[4]\,
      I3 => o1reg(4),
      O => gtOp_carry_i_6_n_0
    );
gtOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[3]\,
      I1 => o1reg(3),
      I2 => \t1reg_reg_n_0_[2]\,
      I3 => o1reg(2),
      O => gtOp_carry_i_7_n_0
    );
gtOp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[1]\,
      I1 => o1reg(1),
      I2 => \t1reg_reg_n_0_[0]\,
      I3 => o1reg(0),
      O => gtOp_carry_i_8_n_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(15),
      I1 => \t1reg_reg_n_0_[15]\,
      I2 => \t1reg_reg_n_0_[14]\,
      I3 => o1reg(14),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(13),
      I1 => \t1reg_reg_n_0_[13]\,
      I2 => \t1reg_reg_n_0_[12]\,
      I3 => o1reg(12),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(11),
      I1 => \t1reg_reg_n_0_[11]\,
      I2 => \t1reg_reg_n_0_[10]\,
      I3 => o1reg(10),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(9),
      I1 => \t1reg_reg_n_0_[9]\,
      I2 => \t1reg_reg_n_0_[8]\,
      I3 => o1reg(8),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[15]\,
      I1 => o1reg(15),
      I2 => \t1reg_reg_n_0_[14]\,
      I3 => o1reg(14),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[13]\,
      I1 => o1reg(13),
      I2 => \t1reg_reg_n_0_[12]\,
      I3 => o1reg(12),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[11]\,
      I1 => o1reg(11),
      I2 => \t1reg_reg_n_0_[10]\,
      I3 => o1reg(10),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[9]\,
      I1 => o1reg(9),
      I2 => \t1reg_reg_n_0_[8]\,
      I3 => o1reg(8),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(23),
      I1 => \t1reg_reg_n_0_[23]\,
      I2 => \t1reg_reg_n_0_[22]\,
      I3 => o1reg(22),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(21),
      I1 => \t1reg_reg_n_0_[21]\,
      I2 => \t1reg_reg_n_0_[20]\,
      I3 => o1reg(20),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(19),
      I1 => \t1reg_reg_n_0_[19]\,
      I2 => \t1reg_reg_n_0_[18]\,
      I3 => o1reg(18),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(17),
      I1 => \t1reg_reg_n_0_[17]\,
      I2 => \t1reg_reg_n_0_[16]\,
      I3 => o1reg(16),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[23]\,
      I1 => o1reg(23),
      I2 => \t1reg_reg_n_0_[22]\,
      I3 => o1reg(22),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[21]\,
      I1 => o1reg(21),
      I2 => \t1reg_reg_n_0_[20]\,
      I3 => o1reg(20),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[19]\,
      I1 => o1reg(19),
      I2 => \t1reg_reg_n_0_[18]\,
      I3 => o1reg(18),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[17]\,
      I1 => o1reg(17),
      I2 => \t1reg_reg_n_0_[16]\,
      I3 => o1reg(16),
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => o1reg(30),
      I1 => \t1reg_reg_n_0_[30]\,
      I2 => o1reg(31),
      I3 => \t1reg_reg_n_0_[31]\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(29),
      I1 => \t1reg_reg_n_0_[29]\,
      I2 => \t1reg_reg_n_0_[28]\,
      I3 => o1reg(28),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(27),
      I1 => \t1reg_reg_n_0_[27]\,
      I2 => \t1reg_reg_n_0_[26]\,
      I3 => o1reg(26),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(25),
      I1 => \t1reg_reg_n_0_[25]\,
      I2 => \t1reg_reg_n_0_[24]\,
      I3 => o1reg(24),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[31]\,
      I1 => o1reg(31),
      I2 => \t1reg_reg_n_0_[30]\,
      I3 => o1reg(30),
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[29]\,
      I1 => o1reg(29),
      I2 => \t1reg_reg_n_0_[28]\,
      I3 => o1reg(28),
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[27]\,
      I1 => o1reg(27),
      I2 => \t1reg_reg_n_0_[26]\,
      I3 => o1reg(26),
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[25]\,
      I1 => o1reg(25),
      I2 => \t1reg_reg_n_0_[24]\,
      I3 => o1reg(24),
      O => \i__carry__2_i_8_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(7),
      I1 => \t1reg_reg_n_0_[7]\,
      I2 => \t1reg_reg_n_0_[6]\,
      I3 => o1reg(6),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(5),
      I1 => \t1reg_reg_n_0_[5]\,
      I2 => \t1reg_reg_n_0_[4]\,
      I3 => o1reg(4),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(3),
      I1 => \t1reg_reg_n_0_[3]\,
      I2 => \t1reg_reg_n_0_[2]\,
      I3 => o1reg(2),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => o1reg(1),
      I1 => \t1reg_reg_n_0_[1]\,
      I2 => \t1reg_reg_n_0_[0]\,
      I3 => o1reg(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[7]\,
      I1 => o1reg(7),
      I2 => \t1reg_reg_n_0_[6]\,
      I3 => o1reg(6),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[5]\,
      I1 => o1reg(5),
      I2 => \t1reg_reg_n_0_[4]\,
      I3 => o1reg(4),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[3]\,
      I1 => o1reg(3),
      I2 => \t1reg_reg_n_0_[2]\,
      I3 => o1reg(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1reg_reg_n_0_[1]\,
      I1 => o1reg(1),
      I2 => \t1reg_reg_n_0_[0]\,
      I3 => o1reg(0),
      O => \i__carry_i_8_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[7]\,
      I1 => o1reg(7),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[6]\,
      I1 => o1reg(6),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[5]\,
      I1 => o1reg(5),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[4]\,
      I1 => o1reg(4),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[11]\,
      I1 => o1reg(11),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[10]\,
      I1 => o1reg(10),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[9]\,
      I1 => o1reg(9),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[8]\,
      I1 => o1reg(8),
      O => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[15]\,
      I1 => o1reg(15),
      O => \minusOp_carry__2_i_1_n_0\
    );
\minusOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[14]\,
      I1 => o1reg(14),
      O => \minusOp_carry__2_i_2_n_0\
    );
\minusOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[13]\,
      I1 => o1reg(13),
      O => \minusOp_carry__2_i_3_n_0\
    );
\minusOp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[12]\,
      I1 => o1reg(12),
      O => \minusOp_carry__2_i_4_n_0\
    );
\minusOp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[19]\,
      I1 => o1reg(19),
      O => \minusOp_carry__3_i_1_n_0\
    );
\minusOp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[18]\,
      I1 => o1reg(18),
      O => \minusOp_carry__3_i_2_n_0\
    );
\minusOp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[17]\,
      I1 => o1reg(17),
      O => \minusOp_carry__3_i_3_n_0\
    );
\minusOp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[16]\,
      I1 => o1reg(16),
      O => \minusOp_carry__3_i_4_n_0\
    );
\minusOp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[23]\,
      I1 => o1reg(23),
      O => \minusOp_carry__4_i_1_n_0\
    );
\minusOp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[22]\,
      I1 => o1reg(22),
      O => \minusOp_carry__4_i_2_n_0\
    );
\minusOp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[21]\,
      I1 => o1reg(21),
      O => \minusOp_carry__4_i_3_n_0\
    );
\minusOp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[20]\,
      I1 => o1reg(20),
      O => \minusOp_carry__4_i_4_n_0\
    );
\minusOp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[27]\,
      I1 => o1reg(27),
      O => \minusOp_carry__5_i_1_n_0\
    );
\minusOp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[26]\,
      I1 => o1reg(26),
      O => \minusOp_carry__5_i_2_n_0\
    );
\minusOp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[25]\,
      I1 => o1reg(25),
      O => \minusOp_carry__5_i_3_n_0\
    );
\minusOp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[24]\,
      I1 => o1reg(24),
      O => \minusOp_carry__5_i_4_n_0\
    );
\minusOp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => o1reg(31),
      I1 => \t1reg_reg_n_0_[31]\,
      O => \minusOp_carry__6_i_1_n_0\
    );
\minusOp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[30]\,
      I1 => o1reg(30),
      O => \minusOp_carry__6_i_2_n_0\
    );
\minusOp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[29]\,
      I1 => o1reg(29),
      O => \minusOp_carry__6_i_3_n_0\
    );
\minusOp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[28]\,
      I1 => o1reg(28),
      O => \minusOp_carry__6_i_4_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[3]\,
      I1 => o1reg(3),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[2]\,
      I1 => o1reg(2),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[1]\,
      I1 => o1reg(1),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1reg_reg_n_0_[0]\,
      I1 => o1reg(0),
      O => minusOp_carry_i_4_n_0
    );
\o1_data_r[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(17),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(17),
      O => \o1temp_reg[17]_0\
    );
\o1_data_r[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(18),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(18),
      O => \o1_data_r_reg[18]\
    );
\o1_data_r[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(19),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(19),
      O => \adata_r_reg[19]\
    );
\o1_data_r[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(20),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(20),
      O => \o1_data_r_reg[20]\
    );
\o1_data_r[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(21),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(21),
      O => \o1_data_r_reg[21]\
    );
\o1_data_r[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(22),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(22),
      O => \o1_data_r_reg[22]\
    );
\o1_data_r[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(23),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(23),
      O => \o1temp_reg[23]_0\
    );
\o1_data_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(2),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(2),
      O => \o1_data_r_reg[2]\
    );
\o1_data_r[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(5),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(5),
      O => \o1_data_r_reg[5]\
    );
\o1_data_r[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(6),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(6),
      O => \o1_data_r_reg[6]\
    );
\o1_data_r[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(7),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(7),
      O => \o1_data_r_reg[7]\
    );
\o1reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(0),
      Q => o1reg(0)
    );
\o1reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(10),
      Q => o1reg(10)
    );
\o1reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(11),
      Q => o1reg(11)
    );
\o1reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(12),
      Q => o1reg(12)
    );
\o1reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(13),
      Q => o1reg(13)
    );
\o1reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(14),
      Q => o1reg(14)
    );
\o1reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(15),
      Q => o1reg(15)
    );
\o1reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(16),
      Q => o1reg(16)
    );
\o1reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(17),
      Q => o1reg(17)
    );
\o1reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(18),
      Q => o1reg(18)
    );
\o1reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(19),
      Q => o1reg(19)
    );
\o1reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(1),
      Q => o1reg(1)
    );
\o1reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(20),
      Q => o1reg(20)
    );
\o1reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(21),
      Q => o1reg(21)
    );
\o1reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(22),
      Q => o1reg(22)
    );
\o1reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(23),
      Q => o1reg(23)
    );
\o1reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(24),
      Q => o1reg(24)
    );
\o1reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(25),
      Q => o1reg(25)
    );
\o1reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(26),
      Q => o1reg(26)
    );
\o1reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(27),
      Q => o1reg(27)
    );
\o1reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(28),
      Q => o1reg(28)
    );
\o1reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(29),
      Q => o1reg(29)
    );
\o1reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(2),
      Q => o1reg(2)
    );
\o1reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(30),
      Q => o1reg(30)
    );
\o1reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(31),
      Q => o1reg(31)
    );
\o1reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(3),
      Q => o1reg(3)
    );
\o1reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(4),
      Q => o1reg(4)
    );
\o1reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(5),
      Q => o1reg(5)
    );
\o1reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(6),
      Q => o1reg(6)
    );
\o1reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(7),
      Q => o1reg(7)
    );
\o1reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(8),
      Q => o1reg(8)
    );
\o1reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => D(9),
      Q => o1reg(9)
    );
\o1temp[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data4,
      I1 => data3,
      I2 => opc_reg(1),
      I3 => data2,
      I4 => \^q\(0),
      I5 => data0(0),
      O => \o1temp[0]_i_10_n_0\
    );
\o1temp[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACA0A0A3A0A"
    )
        port map (
      I0 => \o1temp[0]_i_10_n_0\,
      I1 => opc_reg(1),
      I2 => opc_reg(2),
      I3 => data1(0),
      I4 => \^q\(0),
      I5 => data4,
      O => \t1reg_reg[0]_0\
    );
\o1temp[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(12),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(12),
      O => \o1temp_reg[12]_0\
    );
\o1temp[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(13),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(13),
      O => \o1temp_reg[13]_0\
    );
\o1temp[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(14),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(14),
      O => \o1temp_reg[14]_0\
    );
\o1temp[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(1),
      I1 => data0(15),
      I2 => opc_reg(1),
      I3 => opc_reg(2),
      I4 => data1(15),
      I5 => \B1_src_sel_reg_reg[0]\,
      O => \o1temp_reg[15]_0\
    );
\o1temp[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(1),
      I1 => data0(16),
      I2 => opc_reg(1),
      I3 => opc_reg(2),
      I4 => data1(16),
      I5 => \B1_src_sel_reg_reg[0]\,
      O => \o1temp_reg[16]_0\
    );
\o1temp[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(24),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(24),
      O => \o1temp_reg[24]_0\
    );
\o1temp[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(25),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(25),
      O => \o1reg_reg[25]_0\
    );
\o1temp[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(26),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(26),
      O => \o1temp_reg[26]_0\
    );
\o1temp[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(27),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(27),
      O => \o1reg_reg[27]_0\
    );
\o1temp[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(28),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(28),
      O => \o1reg_reg[28]_0\
    );
\o1temp[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(29),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(29),
      O => \o1temp_reg[29]_0\
    );
\o1temp[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(1),
      I1 => data0(2),
      I2 => opc_reg(1),
      I3 => opc_reg(2),
      I4 => data1(2),
      I5 => \B1_src_sel_reg_reg[0]\,
      O => \t1reg_reg[2]_0\
    );
\o1temp[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(30),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(30),
      O => \o1temp_reg[30]_0\
    );
\o1temp[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(31),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(31),
      O => \o1temp_reg[31]_0\
    );
\o1temp[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(1),
      I1 => data0(5),
      I2 => opc_reg(1),
      I3 => opc_reg(2),
      I4 => data1(5),
      I5 => \B1_src_sel_reg_reg[0]\,
      O => \o1temp_reg[5]_0\
    );
\o1temp[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(1),
      I1 => data0(6),
      I2 => opc_reg(1),
      I3 => opc_reg(2),
      I4 => data1(6),
      I5 => \B1_src_sel_reg_reg[0]\,
      O => \o1temp_reg[6]_0\
    );
\o1temp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => inst_decoder_B1_src_sel_wire(1),
      I1 => data0(7),
      I2 => opc_reg(1),
      I3 => opc_reg(2),
      I4 => data1(7),
      I5 => \B1_src_sel_reg_reg[0]\,
      O => \o1temp_reg[7]_0\
    );
\o1temp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(0),
      Q => \o1reg_reg[31]_0\(0)
    );
\o1temp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(10),
      Q => \o1reg_reg[31]_0\(10)
    );
\o1temp_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(11),
      Q => \o1reg_reg[31]_0\(11)
    );
\o1temp_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(12),
      Q => \o1reg_reg[31]_0\(12)
    );
\o1temp_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(13),
      Q => \o1reg_reg[31]_0\(13)
    );
\o1temp_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(14),
      Q => \o1reg_reg[31]_0\(14)
    );
\o1temp_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(15),
      Q => \o1reg_reg[31]_0\(15)
    );
\o1temp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(16),
      Q => \o1reg_reg[31]_0\(16)
    );
\o1temp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(17),
      Q => \o1reg_reg[31]_0\(17)
    );
\o1temp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(18),
      Q => \o1reg_reg[31]_0\(18)
    );
\o1temp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(19),
      Q => \o1reg_reg[31]_0\(19)
    );
\o1temp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(1),
      Q => \o1reg_reg[31]_0\(1)
    );
\o1temp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(20),
      Q => \o1reg_reg[31]_0\(20)
    );
\o1temp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(21),
      Q => \o1reg_reg[31]_0\(21)
    );
\o1temp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(22),
      Q => \o1reg_reg[31]_0\(22)
    );
\o1temp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(23),
      Q => \o1reg_reg[31]_0\(23)
    );
\o1temp_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(24),
      Q => \o1reg_reg[31]_0\(24)
    );
\o1temp_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(25),
      Q => \o1reg_reg[31]_0\(25)
    );
\o1temp_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(26),
      Q => \o1reg_reg[31]_0\(26)
    );
\o1temp_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(27),
      Q => \o1reg_reg[31]_0\(27)
    );
\o1temp_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(28),
      Q => \o1reg_reg[31]_0\(28)
    );
\o1temp_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(29),
      Q => \o1reg_reg[31]_0\(29)
    );
\o1temp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(2),
      Q => \o1reg_reg[31]_0\(2)
    );
\o1temp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(30),
      Q => \o1reg_reg[31]_0\(30)
    );
\o1temp_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(31),
      Q => \o1reg_reg[31]_0\(31)
    );
\o1temp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(3),
      Q => \o1reg_reg[31]_0\(3)
    );
\o1temp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(4),
      Q => \o1reg_reg[31]_0\(4)
    );
\o1temp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(5),
      Q => \o1reg_reg[31]_0\(5)
    );
\o1temp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(6),
      Q => \o1reg_reg[31]_0\(6)
    );
\o1temp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(7),
      Q => \o1reg_reg[31]_0\(7)
    );
\o1temp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(8),
      Q => \o1reg_reg[31]_0\(8)
    );
\o1temp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => fu_arith_in2_load_reg_reg(0),
      CLR => rstx,
      D => socket_RF_i1_data(9),
      Q => \o1reg_reg[31]_0\(9)
    );
\opc_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \fu_arith_opc_reg_reg[2]\(0),
      Q => \^q\(0)
    );
\opc_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \fu_arith_opc_reg_reg[2]\(1),
      Q => opc_reg(1)
    );
\opc_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => \fu_arith_opc_reg_reg[2]\(2),
      Q => opc_reg(2)
    );
\pc_update_generate_0.pc_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \^q\(0),
      I1 => inst_decoder_B1_src_sel_wire(0),
      I2 => data1(1),
      I3 => opc_reg(2),
      I4 => opc_reg(1),
      I5 => data0(1),
      O => \ra_block.return_addr_reg_reg[1]\
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(7),
      I1 => \t1reg_reg_n_0_[7]\,
      O => \plusOp_carry__0_i_1__0_n_0\
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(6),
      I1 => \t1reg_reg_n_0_[6]\,
      O => \plusOp_carry__0_i_2__0_n_0\
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(5),
      I1 => \t1reg_reg_n_0_[5]\,
      O => \plusOp_carry__0_i_3__0_n_0\
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(4),
      I1 => \t1reg_reg_n_0_[4]\,
      O => \plusOp_carry__0_i_4__0_n_0\
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(11),
      I1 => \t1reg_reg_n_0_[11]\,
      O => \plusOp_carry__1_i_1__0_n_0\
    );
\plusOp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(10),
      I1 => \t1reg_reg_n_0_[10]\,
      O => \plusOp_carry__1_i_2__0_n_0\
    );
\plusOp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(9),
      I1 => \t1reg_reg_n_0_[9]\,
      O => \plusOp_carry__1_i_3__0_n_0\
    );
\plusOp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(8),
      I1 => \t1reg_reg_n_0_[8]\,
      O => \plusOp_carry__1_i_4__0_n_0\
    );
\plusOp_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(15),
      I1 => \t1reg_reg_n_0_[15]\,
      O => \plusOp_carry__2_i_1__0_n_0\
    );
\plusOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(14),
      I1 => \t1reg_reg_n_0_[14]\,
      O => \plusOp_carry__2_i_2_n_0\
    );
\plusOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(13),
      I1 => \t1reg_reg_n_0_[13]\,
      O => \plusOp_carry__2_i_3_n_0\
    );
\plusOp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(12),
      I1 => \t1reg_reg_n_0_[12]\,
      O => \plusOp_carry__2_i_4_n_0\
    );
\plusOp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(19),
      I1 => \t1reg_reg_n_0_[19]\,
      O => \plusOp_carry__3_i_1_n_0\
    );
\plusOp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(18),
      I1 => \t1reg_reg_n_0_[18]\,
      O => \plusOp_carry__3_i_2_n_0\
    );
\plusOp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(17),
      I1 => \t1reg_reg_n_0_[17]\,
      O => \plusOp_carry__3_i_3_n_0\
    );
\plusOp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(16),
      I1 => \t1reg_reg_n_0_[16]\,
      O => \plusOp_carry__3_i_4_n_0\
    );
\plusOp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(23),
      I1 => \t1reg_reg_n_0_[23]\,
      O => \plusOp_carry__4_i_1_n_0\
    );
\plusOp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(22),
      I1 => \t1reg_reg_n_0_[22]\,
      O => \plusOp_carry__4_i_2_n_0\
    );
\plusOp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(21),
      I1 => \t1reg_reg_n_0_[21]\,
      O => \plusOp_carry__4_i_3_n_0\
    );
\plusOp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(20),
      I1 => \t1reg_reg_n_0_[20]\,
      O => \plusOp_carry__4_i_4_n_0\
    );
\plusOp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(27),
      I1 => \t1reg_reg_n_0_[27]\,
      O => \plusOp_carry__5_i_1_n_0\
    );
\plusOp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(26),
      I1 => \t1reg_reg_n_0_[26]\,
      O => \plusOp_carry__5_i_2_n_0\
    );
\plusOp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(25),
      I1 => \t1reg_reg_n_0_[25]\,
      O => \plusOp_carry__5_i_3_n_0\
    );
\plusOp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(24),
      I1 => \t1reg_reg_n_0_[24]\,
      O => \plusOp_carry__5_i_4_n_0\
    );
\plusOp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t1reg_reg_n_0_[31]\,
      I1 => o1reg(31),
      O => \plusOp_carry__6_i_1_n_0\
    );
\plusOp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(30),
      I1 => \t1reg_reg_n_0_[30]\,
      O => \plusOp_carry__6_i_2_n_0\
    );
\plusOp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(29),
      I1 => \t1reg_reg_n_0_[29]\,
      O => \plusOp_carry__6_i_3_n_0\
    );
\plusOp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(28),
      I1 => \t1reg_reg_n_0_[28]\,
      O => \plusOp_carry__6_i_4_n_0\
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(3),
      I1 => \t1reg_reg_n_0_[3]\,
      O => \plusOp_carry_i_1__0_n_0\
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(2),
      I1 => \t1reg_reg_n_0_[2]\,
      O => \plusOp_carry_i_2__0_n_0\
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(1),
      I1 => \t1reg_reg_n_0_[1]\,
      O => \plusOp_carry_i_3__0_n_0\
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => o1reg(0),
      I1 => \t1reg_reg_n_0_[0]\,
      O => \plusOp_carry_i_4__0_n_0\
    );
\t1reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(0),
      Q => \t1reg_reg_n_0_[0]\
    );
\t1reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(10),
      Q => \t1reg_reg_n_0_[10]\
    );
\t1reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(11),
      Q => \t1reg_reg_n_0_[11]\
    );
\t1reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(12),
      Q => \t1reg_reg_n_0_[12]\
    );
\t1reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(13),
      Q => \t1reg_reg_n_0_[13]\
    );
\t1reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(14),
      Q => \t1reg_reg_n_0_[14]\
    );
\t1reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(15),
      Q => \t1reg_reg_n_0_[15]\
    );
\t1reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(16),
      Q => \t1reg_reg_n_0_[16]\
    );
\t1reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(17),
      Q => \t1reg_reg_n_0_[17]\
    );
\t1reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(18),
      Q => \t1reg_reg_n_0_[18]\
    );
\t1reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(19),
      Q => \t1reg_reg_n_0_[19]\
    );
\t1reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(1),
      Q => \t1reg_reg_n_0_[1]\
    );
\t1reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(20),
      Q => \t1reg_reg_n_0_[20]\
    );
\t1reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(21),
      Q => \t1reg_reg_n_0_[21]\
    );
\t1reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(22),
      Q => \t1reg_reg_n_0_[22]\
    );
\t1reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(23),
      Q => \t1reg_reg_n_0_[23]\
    );
\t1reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(24),
      Q => \t1reg_reg_n_0_[24]\
    );
\t1reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(25),
      Q => \t1reg_reg_n_0_[25]\
    );
\t1reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(26),
      Q => \t1reg_reg_n_0_[26]\
    );
\t1reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(27),
      Q => \t1reg_reg_n_0_[27]\
    );
\t1reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(28),
      Q => \t1reg_reg_n_0_[28]\
    );
\t1reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(29),
      Q => \t1reg_reg_n_0_[29]\
    );
\t1reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(2),
      Q => \t1reg_reg_n_0_[2]\
    );
\t1reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(30),
      Q => \t1reg_reg_n_0_[30]\
    );
\t1reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(31),
      Q => \t1reg_reg_n_0_[31]\
    );
\t1reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(3),
      Q => \t1reg_reg_n_0_[3]\
    );
\t1reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(4),
      Q => \t1reg_reg_n_0_[4]\
    );
\t1reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(5),
      Q => \t1reg_reg_n_0_[5]\
    );
\t1reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(6),
      Q => \t1reg_reg_n_0_[6]\
    );
\t1reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(7),
      Q => \t1reg_reg_n_0_[7]\
    );
\t1reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(8),
      Q => \t1reg_reg_n_0_[8]\
    );
\t1reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => rstx,
      D => socket_RF_i1_data(9),
      Q => \t1reg_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_debugger is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tta_reset : out STD_LOGIC;
    tta_reset_regval : out STD_LOGIC;
    ctrl_rvalid : out STD_LOGIC;
    \dout_if_reg_reg[0]\ : out STD_LOGIC;
    \dout_if_reg_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dout_if_reg_reg[3]\ : out STD_LOGIC;
    \stepn_target_reg[31]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \B1_src_sel_reg_reg[0]\ : out STD_LOGIC;
    mem_en_lock_r0 : out STD_LOGIC;
    lockcnt_r : out STD_LOGIC;
    \s_axi_rdata_r_reg[0]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[1]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[2]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[3]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[4]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[5]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[6]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[7]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[8]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[9]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[10]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[11]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[12]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[13]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[14]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[15]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[16]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[17]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[18]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[19]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[20]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[21]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[22]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[23]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[24]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[25]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[26]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[27]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[28]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[29]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[30]\ : out STD_LOGIC;
    \s_axi_rdata_r_reg[31]\ : out STD_LOGIC;
    \dout_if_reg_reg[1]\ : out STD_LOGIC;
    \pc_update_generate_0.pc_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_if_reg_reg[25]\ : out STD_LOGIC;
    \dout_if_reg_reg[12]\ : out STD_LOGIC;
    \dout_if_reg_reg[4]\ : out STD_LOGIC;
    \dout_if_reg_reg[3]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[30]\ : out STD_LOGIC;
    \dout_if_reg_reg[27]\ : out STD_LOGIC;
    \dout_if_reg_reg[24]\ : out STD_LOGIC;
    \dout_if_reg_reg[22]\ : out STD_LOGIC;
    \dout_if_reg_reg[19]\ : out STD_LOGIC;
    \dout_if_reg_reg[16]\ : out STD_LOGIC;
    \dout_if_reg_reg[15]\ : out STD_LOGIC;
    \dout_if_reg_reg[14]\ : out STD_LOGIC;
    \dout_if_reg_reg[17]\ : out STD_LOGIC;
    \dout_if_reg_reg[18]\ : out STD_LOGIC;
    \dout_if_reg_reg[20]\ : out STD_LOGIC;
    \dout_if_reg_reg[21]\ : out STD_LOGIC;
    \dout_if_reg_reg[23]\ : out STD_LOGIC;
    \dout_if_reg_reg[26]\ : out STD_LOGIC;
    \dout_if_reg_reg[29]\ : out STD_LOGIC;
    \dout_if_reg_reg[31]\ : out STD_LOGIC;
    \dout_if_reg_reg[13]\ : out STD_LOGIC;
    \dout_if_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    tta_accel_0_core_db_lockrq_wire : out STD_LOGIC;
    \dout_if_reg_reg[10]\ : out STD_LOGIC;
    \dout_if_reg_reg[13]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_if_reg_reg[10]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_if_reg_reg[9]\ : out STD_LOGIC;
    \dout_if_reg_reg[9]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[8]\ : out STD_LOGIC;
    \dout_if_reg_reg[8]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[6]\ : out STD_LOGIC;
    \dout_if_reg_reg[6]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[5]\ : out STD_LOGIC;
    \dout_if_reg_reg[5]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[4]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[2]\ : out STD_LOGIC;
    \dout_if_reg_reg[2]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[0]_0\ : out STD_LOGIC;
    \dout_if_reg_reg[31]_1\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \dout_if_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \dout_if_reg_reg[28]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    lockrq_bpcc_reg : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \adata_r_reg[1]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \adata_r_reg[2]\ : in STD_LOGIC;
    core_db_cyclecnt_wire : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \debug_counters.cyclecnt_r_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \debug_counters.cyclecnt_r_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adata_r_reg[0]\ : in STD_LOGIC;
    awren_r_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \aaddr_r_reg[2]_rep\ : in STD_LOGIC;
    \aaddr_r_reg[1]\ : in STD_LOGIC;
    rstx : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \aaddr_r_reg[15]\ : in STD_LOGIC;
    \aaddr_r_reg[16]\ : in STD_LOGIC;
    \aaddr_r_reg[15]_0\ : in STD_LOGIC;
    \aaddr_r_reg[15]_1\ : in STD_LOGIC;
    \aaddr_r_reg[15]_2\ : in STD_LOGIC;
    \aaddr_r_reg[15]_3\ : in STD_LOGIC;
    \aaddr_r_reg[15]_4\ : in STD_LOGIC;
    \aaddr_r_reg[15]_5\ : in STD_LOGIC;
    \aaddr_r_reg[15]_6\ : in STD_LOGIC;
    \aaddr_r_reg[15]_7\ : in STD_LOGIC;
    \aaddr_r_reg[15]_8\ : in STD_LOGIC;
    \aaddr_r_reg[15]_9\ : in STD_LOGIC;
    \aaddr_r_reg[15]_10\ : in STD_LOGIC;
    \aaddr_r_reg[15]_11\ : in STD_LOGIC;
    \aaddr_r_reg[15]_12\ : in STD_LOGIC;
    \aaddr_r_reg[15]_13\ : in STD_LOGIC;
    \aaddr_r_reg[15]_14\ : in STD_LOGIC;
    \aaddr_r_reg[15]_15\ : in STD_LOGIC;
    \aaddr_r_reg[15]_16\ : in STD_LOGIC;
    \aaddr_r_reg[15]_17\ : in STD_LOGIC;
    \aaddr_r_reg[15]_18\ : in STD_LOGIC;
    \aaddr_r_reg[15]_19\ : in STD_LOGIC;
    \aaddr_r_reg[15]_20\ : in STD_LOGIC;
    \aaddr_r_reg[15]_21\ : in STD_LOGIC;
    \aaddr_r_reg[15]_22\ : in STD_LOGIC;
    \aaddr_r_reg[15]_23\ : in STD_LOGIC;
    \aaddr_r_reg[15]_24\ : in STD_LOGIC;
    \aaddr_r_reg[15]_25\ : in STD_LOGIC;
    \aaddr_r_reg[15]_26\ : in STD_LOGIC;
    \aaddr_r_reg[15]_27\ : in STD_LOGIC;
    \aaddr_r_reg[15]_28\ : in STD_LOGIC;
    \aaddr_r_reg[15]_29\ : in STD_LOGIC;
    \aaddr_r_reg[15]_30\ : in STD_LOGIC;
    \aaddr_r_reg[1]_0\ : in STD_LOGIC;
    \aaddr_r_reg[2]_rep_0\ : in STD_LOGIC;
    \aaddr_r_reg[7]\ : in STD_LOGIC;
    a_rdata_valid_r_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adata_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \aaddr_r_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aaddr_r_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    \simm_B1_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \aaddr_r_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_db_lockcnt_wire : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \aaddr_r_reg[7]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fu_gcu_pc_load_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_debugger : entity is "debugger";
end toplevel_tta_core_toplevel_0_0_debugger;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_debugger is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bp0_type : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bp_ena : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal bp_hit : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbregbank_1_n_0 : STD_LOGIC;
  signal dbregbank_1_n_109 : STD_LOGIC;
  signal dbregbank_1_n_11 : STD_LOGIC;
  signal dbregbank_1_n_110 : STD_LOGIC;
  signal dbregbank_1_n_111 : STD_LOGIC;
  signal dbregbank_1_n_112 : STD_LOGIC;
  signal dbregbank_1_n_113 : STD_LOGIC;
  signal dbregbank_1_n_114 : STD_LOGIC;
  signal dbregbank_1_n_115 : STD_LOGIC;
  signal dbregbank_1_n_116 : STD_LOGIC;
  signal dbregbank_1_n_117 : STD_LOGIC;
  signal dbregbank_1_n_118 : STD_LOGIC;
  signal dbregbank_1_n_119 : STD_LOGIC;
  signal dbregbank_1_n_12 : STD_LOGIC;
  signal dbregbank_1_n_120 : STD_LOGIC;
  signal dbregbank_1_n_121 : STD_LOGIC;
  signal dbregbank_1_n_122 : STD_LOGIC;
  signal dbregbank_1_n_123 : STD_LOGIC;
  signal dbregbank_1_n_129 : STD_LOGIC;
  signal dbregbank_1_n_13 : STD_LOGIC;
  signal dbregbank_1_n_130 : STD_LOGIC;
  signal dbregbank_1_n_131 : STD_LOGIC;
  signal dbregbank_1_n_132 : STD_LOGIC;
  signal dbregbank_1_n_133 : STD_LOGIC;
  signal dbregbank_1_n_134 : STD_LOGIC;
  signal dbregbank_1_n_135 : STD_LOGIC;
  signal dbregbank_1_n_136 : STD_LOGIC;
  signal dbregbank_1_n_137 : STD_LOGIC;
  signal dbregbank_1_n_138 : STD_LOGIC;
  signal dbregbank_1_n_139 : STD_LOGIC;
  signal dbregbank_1_n_14 : STD_LOGIC;
  signal dbregbank_1_n_140 : STD_LOGIC;
  signal dbregbank_1_n_141 : STD_LOGIC;
  signal dbregbank_1_n_142 : STD_LOGIC;
  signal dbregbank_1_n_143 : STD_LOGIC;
  signal dbregbank_1_n_144 : STD_LOGIC;
  signal dbregbank_1_n_145 : STD_LOGIC;
  signal dbregbank_1_n_146 : STD_LOGIC;
  signal dbregbank_1_n_147 : STD_LOGIC;
  signal dbregbank_1_n_148 : STD_LOGIC;
  signal dbregbank_1_n_149 : STD_LOGIC;
  signal dbregbank_1_n_150 : STD_LOGIC;
  signal dbregbank_1_n_151 : STD_LOGIC;
  signal dbregbank_1_n_152 : STD_LOGIC;
  signal dbregbank_1_n_153 : STD_LOGIC;
  signal dbregbank_1_n_154 : STD_LOGIC;
  signal dbregbank_1_n_155 : STD_LOGIC;
  signal dbregbank_1_n_164 : STD_LOGIC;
  signal dbregbank_1_n_165 : STD_LOGIC;
  signal dbregbank_1_n_166 : STD_LOGIC;
  signal dbregbank_1_n_167 : STD_LOGIC;
  signal dbregbank_1_n_168 : STD_LOGIC;
  signal dbregbank_1_n_169 : STD_LOGIC;
  signal dbregbank_1_n_184 : STD_LOGIC;
  signal dbregbank_1_n_185 : STD_LOGIC;
  signal dbregbank_1_n_186 : STD_LOGIC;
  signal dbregbank_1_n_187 : STD_LOGIC;
  signal dbregbank_1_n_188 : STD_LOGIC;
  signal dbregbank_1_n_189 : STD_LOGIC;
  signal dbregbank_1_n_190 : STD_LOGIC;
  signal dbregbank_1_n_191 : STD_LOGIC;
  signal dbregbank_1_n_192 : STD_LOGIC;
  signal dbregbank_1_n_193 : STD_LOGIC;
  signal dbregbank_1_n_194 : STD_LOGIC;
  signal dbregbank_1_n_195 : STD_LOGIC;
  signal dbregbank_1_n_196 : STD_LOGIC;
  signal dbregbank_1_n_197 : STD_LOGIC;
  signal dbregbank_1_n_198 : STD_LOGIC;
  signal dbregbank_1_n_199 : STD_LOGIC;
  signal dbregbank_1_n_2 : STD_LOGIC;
  signal dbregbank_1_n_200 : STD_LOGIC;
  signal dbregbank_1_n_201 : STD_LOGIC;
  signal dbregbank_1_n_202 : STD_LOGIC;
  signal dbregbank_1_n_203 : STD_LOGIC;
  signal dbregbank_1_n_204 : STD_LOGIC;
  signal dbregbank_1_n_205 : STD_LOGIC;
  signal dbregbank_1_n_206 : STD_LOGIC;
  signal dbregbank_1_n_207 : STD_LOGIC;
  signal dbregbank_1_n_208 : STD_LOGIC;
  signal dbregbank_1_n_209 : STD_LOGIC;
  signal dbregbank_1_n_210 : STD_LOGIC;
  signal dbregbank_1_n_211 : STD_LOGIC;
  signal dbregbank_1_n_83 : STD_LOGIC;
  signal dbregbank_1_n_84 : STD_LOGIC;
  signal dbregbank_1_n_85 : STD_LOGIC;
  signal dbregbank_1_n_86 : STD_LOGIC;
  signal dbregbank_1_n_87 : STD_LOGIC;
  signal dbregbank_1_n_88 : STD_LOGIC;
  signal lockrq_bpcc0 : STD_LOGIC;
  signal lockrq_bpcc00_out : STD_LOGIC;
  signal pc_next_r : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tta_continue : STD_LOGIC;
  signal tta_forcebreak : STD_LOGIC;
  signal \^tta_reset\ : STD_LOGIC;
  signal \^tta_reset_regval\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B1_src_sel_reg[2]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of mem_en_lock_r_i_1 : label is "soft_lutpair177";
begin
  SR(0) <= \^sr\(0);
  tta_reset <= \^tta_reset\;
  tta_reset_regval <= \^tta_reset_regval\;
\B1_src_sel_reg[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstx,
      I1 => \^tta_reset\,
      O => \B1_src_sel_reg_reg[0]\
    );
dbregbank_1: entity work.toplevel_tta_core_toplevel_0_0_dbregbank
     port map (
      CO(0) => lockrq_bpcc00_out,
      D(13 downto 0) => D(13 downto 0),
      DI(3) => dbregbank_1_n_11,
      DI(2) => dbregbank_1_n_12,
      DI(1) => dbregbank_1_n_13,
      DI(0) => dbregbank_1_n_14,
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => dbregbank_1_n_85,
      S(2) => dbregbank_1_n_86,
      S(1) => dbregbank_1_n_87,
      S(0) => dbregbank_1_n_88,
      a_rdata_valid_r_reg => a_rdata_valid_r_reg,
      \aaddr_r_reg[0]\(0) => \aaddr_r_reg[0]\(0),
      \aaddr_r_reg[15]\ => \aaddr_r_reg[15]\,
      \aaddr_r_reg[15]_0\ => \aaddr_r_reg[15]_0\,
      \aaddr_r_reg[15]_1\ => \aaddr_r_reg[15]_1\,
      \aaddr_r_reg[15]_10\ => \aaddr_r_reg[15]_10\,
      \aaddr_r_reg[15]_11\ => \aaddr_r_reg[15]_11\,
      \aaddr_r_reg[15]_12\ => \aaddr_r_reg[15]_12\,
      \aaddr_r_reg[15]_13\ => \aaddr_r_reg[15]_13\,
      \aaddr_r_reg[15]_14\ => \aaddr_r_reg[15]_14\,
      \aaddr_r_reg[15]_15\ => \aaddr_r_reg[15]_15\,
      \aaddr_r_reg[15]_16\ => \aaddr_r_reg[15]_16\,
      \aaddr_r_reg[15]_17\ => \aaddr_r_reg[15]_17\,
      \aaddr_r_reg[15]_18\ => \aaddr_r_reg[15]_18\,
      \aaddr_r_reg[15]_19\ => \aaddr_r_reg[15]_19\,
      \aaddr_r_reg[15]_2\ => \aaddr_r_reg[15]_2\,
      \aaddr_r_reg[15]_20\ => \aaddr_r_reg[15]_20\,
      \aaddr_r_reg[15]_21\ => \aaddr_r_reg[15]_21\,
      \aaddr_r_reg[15]_22\ => \aaddr_r_reg[15]_22\,
      \aaddr_r_reg[15]_23\ => \aaddr_r_reg[15]_23\,
      \aaddr_r_reg[15]_24\ => \aaddr_r_reg[15]_24\,
      \aaddr_r_reg[15]_25\ => \aaddr_r_reg[15]_25\,
      \aaddr_r_reg[15]_26\ => \aaddr_r_reg[15]_26\,
      \aaddr_r_reg[15]_27\ => \aaddr_r_reg[15]_27\,
      \aaddr_r_reg[15]_28\ => \aaddr_r_reg[15]_28\,
      \aaddr_r_reg[15]_29\ => \aaddr_r_reg[15]_29\,
      \aaddr_r_reg[15]_3\ => \aaddr_r_reg[15]_3\,
      \aaddr_r_reg[15]_30\ => \aaddr_r_reg[15]_30\,
      \aaddr_r_reg[15]_4\ => \aaddr_r_reg[15]_4\,
      \aaddr_r_reg[15]_5\ => \aaddr_r_reg[15]_5\,
      \aaddr_r_reg[15]_6\ => \aaddr_r_reg[15]_6\,
      \aaddr_r_reg[15]_7\ => \aaddr_r_reg[15]_7\,
      \aaddr_r_reg[15]_8\ => \aaddr_r_reg[15]_8\,
      \aaddr_r_reg[15]_9\ => \aaddr_r_reg[15]_9\,
      \aaddr_r_reg[16]\ => \aaddr_r_reg[16]\,
      \aaddr_r_reg[1]\ => \aaddr_r_reg[1]\,
      \aaddr_r_reg[1]_0\ => \aaddr_r_reg[1]_0\,
      \aaddr_r_reg[1]_1\(0) => \aaddr_r_reg[1]_1\(0),
      \aaddr_r_reg[2]_rep\ => \aaddr_r_reg[2]_rep\,
      \aaddr_r_reg[2]_rep_0\ => \aaddr_r_reg[2]_rep_0\,
      \aaddr_r_reg[7]\ => \aaddr_r_reg[7]\,
      \aaddr_r_reg[7]_0\(31 downto 0) => \aaddr_r_reg[7]_0\(31 downto 0),
      \aaddr_r_reg[8]\(0) => \aaddr_r_reg[8]\(0),
      \aaddr_r_reg[8]_0\(0) => \aaddr_r_reg[8]_0\(0),
      \adata_r_reg[0]\ => \adata_r_reg[0]\,
      \adata_r_reg[1]\ => \adata_r_reg[1]\,
      \adata_r_reg[2]\ => \adata_r_reg[2]\,
      \adata_r_reg[31]\(31 downto 0) => \adata_r_reg[31]\(31 downto 0),
      bp_hit(3 downto 0) => bp_hit(3 downto 0),
      clk => clk,
      core_db_cyclecnt_wire(63 downto 0) => core_db_cyclecnt_wire(63 downto 0),
      core_db_lockcnt_wire(63 downto 0) => core_db_lockcnt_wire(63 downto 0),
      \dout_if_reg_reg[0]_0\ => \dout_if_reg_reg[0]\,
      \dout_if_reg_reg[0]_1\ => \dout_if_reg_reg[0]_0\,
      \dout_if_reg_reg[10]_0\ => \dout_if_reg_reg[10]\,
      \dout_if_reg_reg[10]_1\ => \dout_if_reg_reg[10]_0\,
      \dout_if_reg_reg[11]_0\(4 downto 3) => \dout_if_reg_reg[11]_0\(1 downto 0),
      \dout_if_reg_reg[11]_0\(2 downto 1) => bp_ena(2 downto 1),
      \dout_if_reg_reg[11]_0\(0) => bp0_type(0),
      \dout_if_reg_reg[11]_1\(7 downto 0) => \dout_if_reg_reg[11]\(7 downto 0),
      \dout_if_reg_reg[12]_0\ => \dout_if_reg_reg[12]\,
      \dout_if_reg_reg[13]_0\ => \dout_if_reg_reg[13]\,
      \dout_if_reg_reg[13]_1\(4 downto 0) => \dout_if_reg_reg[13]_0\(4 downto 0),
      \dout_if_reg_reg[14]_0\ => \dout_if_reg_reg[14]\,
      \dout_if_reg_reg[15]_0\ => \dout_if_reg_reg[15]\,
      \dout_if_reg_reg[16]_0\ => \dout_if_reg_reg[16]\,
      \dout_if_reg_reg[17]_0\ => \dout_if_reg_reg[17]\,
      \dout_if_reg_reg[18]_0\ => \dout_if_reg_reg[18]\,
      \dout_if_reg_reg[19]_0\ => \dout_if_reg_reg[19]\,
      \dout_if_reg_reg[1]_0\ => \dout_if_reg_reg[1]\,
      \dout_if_reg_reg[20]_0\ => \dout_if_reg_reg[20]\,
      \dout_if_reg_reg[21]_0\ => \dout_if_reg_reg[21]\,
      \dout_if_reg_reg[22]_0\ => \dout_if_reg_reg[22]\,
      \dout_if_reg_reg[23]_0\ => \dout_if_reg_reg[23]\,
      \dout_if_reg_reg[24]_0\ => \dout_if_reg_reg[24]\,
      \dout_if_reg_reg[25]_0\ => \dout_if_reg_reg[25]\,
      \dout_if_reg_reg[26]_0\ => \dout_if_reg_reg[26]\,
      \dout_if_reg_reg[27]_0\ => \dout_if_reg_reg[27]\,
      \dout_if_reg_reg[28]_0\(9 downto 0) => \dout_if_reg_reg[28]\(9 downto 0),
      \dout_if_reg_reg[28]_1\(9 downto 0) => \dout_if_reg_reg[28]_0\(9 downto 0),
      \dout_if_reg_reg[29]_0\ => \dout_if_reg_reg[29]\,
      \dout_if_reg_reg[2]_0\ => \dout_if_reg_reg[2]\,
      \dout_if_reg_reg[2]_1\ => \dout_if_reg_reg[2]_0\,
      \dout_if_reg_reg[30]_0\ => \dout_if_reg_reg[30]\,
      \dout_if_reg_reg[31]_0\ => \dout_if_reg_reg[31]\,
      \dout_if_reg_reg[31]_1\(19 downto 0) => \dout_if_reg_reg[31]_0\(19 downto 0),
      \dout_if_reg_reg[31]_2\(20 downto 0) => \dout_if_reg_reg[31]_1\(20 downto 0),
      \dout_if_reg_reg[3]_0\ => \dout_if_reg_reg[3]\,
      \dout_if_reg_reg[3]_1\ => \dout_if_reg_reg[3]_0\,
      \dout_if_reg_reg[4]_0\ => \dout_if_reg_reg[4]\,
      \dout_if_reg_reg[4]_1\ => \dout_if_reg_reg[4]_0\,
      \dout_if_reg_reg[5]_0\ => \dout_if_reg_reg[5]\,
      \dout_if_reg_reg[5]_1\ => \dout_if_reg_reg[5]_0\,
      \dout_if_reg_reg[6]_0\ => \dout_if_reg_reg[6]\,
      \dout_if_reg_reg[6]_1\ => \dout_if_reg_reg[6]_0\,
      \dout_if_reg_reg[8]_0\ => \dout_if_reg_reg[8]\,
      \dout_if_reg_reg[8]_1\ => \dout_if_reg_reg[8]_0\,
      \dout_if_reg_reg[9]_0\ => \dout_if_reg_reg[9]\,
      \dout_if_reg_reg[9]_1\ => \dout_if_reg_reg[9]_0\,
      \dout_reg[0]\ => \^sr\(0),
      \dout_reg[31]\(0) => lockrq_bpcc0,
      lockrq_bpcc_reg => dbregbank_1_n_83,
      lockrq_bpcc_reg_0 => dbregbank_1_n_84,
      lockrq_bpcc_reg_1(3) => dbregbank_1_n_109,
      lockrq_bpcc_reg_1(2) => dbregbank_1_n_110,
      lockrq_bpcc_reg_1(1) => dbregbank_1_n_111,
      lockrq_bpcc_reg_1(0) => dbregbank_1_n_112,
      lockrq_bpcc_reg_2(2) => dbregbank_1_n_113,
      lockrq_bpcc_reg_2(1) => dbregbank_1_n_114,
      lockrq_bpcc_reg_2(0) => dbregbank_1_n_115,
      \lockrq_bppc_reg[0]\(3) => dbregbank_1_n_152,
      \lockrq_bppc_reg[0]\(2) => dbregbank_1_n_153,
      \lockrq_bppc_reg[0]\(1) => dbregbank_1_n_154,
      \lockrq_bppc_reg[0]\(0) => dbregbank_1_n_155,
      \lockrq_bppc_reg[0]_0\(0) => dbregbank_1_n_164,
      \lockrq_bppc_reg[1]\(3) => dbregbank_1_n_165,
      \lockrq_bppc_reg[1]\(2) => dbregbank_1_n_166,
      \lockrq_bppc_reg[1]\(1) => dbregbank_1_n_167,
      \lockrq_bppc_reg[1]\(0) => dbregbank_1_n_168,
      \lockrq_bppc_reg[1]_0\(0) => dbregbank_1_n_169,
      p_2_in => p_2_in,
      \pc_next_r_reg[13]\(13 downto 0) => pc_next_r(13 downto 0),
      \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0) => \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0),
      plusOp(30 downto 0) => plusOp(31 downto 1),
      rstx => rstx,
      \s_axi_rdata_r_reg[0]\ => \s_axi_rdata_r_reg[0]\,
      \s_axi_rdata_r_reg[10]\ => \s_axi_rdata_r_reg[10]\,
      \s_axi_rdata_r_reg[11]\ => \s_axi_rdata_r_reg[11]\,
      \s_axi_rdata_r_reg[12]\ => \s_axi_rdata_r_reg[12]\,
      \s_axi_rdata_r_reg[13]\ => \s_axi_rdata_r_reg[13]\,
      \s_axi_rdata_r_reg[14]\ => \s_axi_rdata_r_reg[14]\,
      \s_axi_rdata_r_reg[15]\ => \s_axi_rdata_r_reg[15]\,
      \s_axi_rdata_r_reg[16]\ => \s_axi_rdata_r_reg[16]\,
      \s_axi_rdata_r_reg[17]\ => \s_axi_rdata_r_reg[17]\,
      \s_axi_rdata_r_reg[18]\ => \s_axi_rdata_r_reg[18]\,
      \s_axi_rdata_r_reg[19]\ => \s_axi_rdata_r_reg[19]\,
      \s_axi_rdata_r_reg[1]\ => \s_axi_rdata_r_reg[1]\,
      \s_axi_rdata_r_reg[20]\ => \s_axi_rdata_r_reg[20]\,
      \s_axi_rdata_r_reg[21]\ => \s_axi_rdata_r_reg[21]\,
      \s_axi_rdata_r_reg[22]\ => \s_axi_rdata_r_reg[22]\,
      \s_axi_rdata_r_reg[23]\ => \s_axi_rdata_r_reg[23]\,
      \s_axi_rdata_r_reg[24]\ => \s_axi_rdata_r_reg[24]\,
      \s_axi_rdata_r_reg[25]\ => \s_axi_rdata_r_reg[25]\,
      \s_axi_rdata_r_reg[26]\ => \s_axi_rdata_r_reg[26]\,
      \s_axi_rdata_r_reg[27]\ => \s_axi_rdata_r_reg[27]\,
      \s_axi_rdata_r_reg[28]\ => \s_axi_rdata_r_reg[28]\,
      \s_axi_rdata_r_reg[29]\ => \s_axi_rdata_r_reg[29]\,
      \s_axi_rdata_r_reg[2]\ => \s_axi_rdata_r_reg[2]\,
      \s_axi_rdata_r_reg[30]\ => \s_axi_rdata_r_reg[30]\,
      \s_axi_rdata_r_reg[31]\ => \s_axi_rdata_r_reg[31]\,
      \s_axi_rdata_r_reg[3]\ => \s_axi_rdata_r_reg[3]\,
      \s_axi_rdata_r_reg[4]\ => \s_axi_rdata_r_reg[4]\,
      \s_axi_rdata_r_reg[5]\ => \s_axi_rdata_r_reg[5]\,
      \s_axi_rdata_r_reg[6]\ => \s_axi_rdata_r_reg[6]\,
      \s_axi_rdata_r_reg[7]\ => \s_axi_rdata_r_reg[7]\,
      \s_axi_rdata_r_reg[8]\ => \s_axi_rdata_r_reg[8]\,
      \s_axi_rdata_r_reg[9]\ => \s_axi_rdata_r_reg[9]\,
      \simm_B1_reg_reg[31]\(31 downto 0) => \simm_B1_reg_reg[31]\(31 downto 0),
      \stepn_target_reg[11]\(3) => dbregbank_1_n_120,
      \stepn_target_reg[11]\(2) => dbregbank_1_n_121,
      \stepn_target_reg[11]\(1) => dbregbank_1_n_122,
      \stepn_target_reg[11]\(0) => dbregbank_1_n_123,
      \stepn_target_reg[11]_0\(3) => dbregbank_1_n_192,
      \stepn_target_reg[11]_0\(2) => dbregbank_1_n_193,
      \stepn_target_reg[11]_0\(1) => dbregbank_1_n_194,
      \stepn_target_reg[11]_0\(0) => dbregbank_1_n_195,
      \stepn_target_reg[15]\(3) => dbregbank_1_n_129,
      \stepn_target_reg[15]\(2) => dbregbank_1_n_130,
      \stepn_target_reg[15]\(1) => dbregbank_1_n_131,
      \stepn_target_reg[15]\(0) => dbregbank_1_n_132,
      \stepn_target_reg[15]_0\(3) => dbregbank_1_n_196,
      \stepn_target_reg[15]_0\(2) => dbregbank_1_n_197,
      \stepn_target_reg[15]_0\(1) => dbregbank_1_n_198,
      \stepn_target_reg[15]_0\(0) => dbregbank_1_n_199,
      \stepn_target_reg[19]\(3) => dbregbank_1_n_133,
      \stepn_target_reg[19]\(2) => dbregbank_1_n_134,
      \stepn_target_reg[19]\(1) => dbregbank_1_n_135,
      \stepn_target_reg[19]\(0) => dbregbank_1_n_136,
      \stepn_target_reg[19]_0\(3) => dbregbank_1_n_200,
      \stepn_target_reg[19]_0\(2) => dbregbank_1_n_201,
      \stepn_target_reg[19]_0\(1) => dbregbank_1_n_202,
      \stepn_target_reg[19]_0\(0) => dbregbank_1_n_203,
      \stepn_target_reg[23]\(3) => dbregbank_1_n_137,
      \stepn_target_reg[23]\(2) => dbregbank_1_n_138,
      \stepn_target_reg[23]\(1) => dbregbank_1_n_139,
      \stepn_target_reg[23]\(0) => dbregbank_1_n_140,
      \stepn_target_reg[23]_0\(3) => dbregbank_1_n_204,
      \stepn_target_reg[23]_0\(2) => dbregbank_1_n_205,
      \stepn_target_reg[23]_0\(1) => dbregbank_1_n_206,
      \stepn_target_reg[23]_0\(0) => dbregbank_1_n_207,
      \stepn_target_reg[27]\(3) => dbregbank_1_n_141,
      \stepn_target_reg[27]\(2) => dbregbank_1_n_142,
      \stepn_target_reg[27]\(1) => dbregbank_1_n_143,
      \stepn_target_reg[27]\(0) => dbregbank_1_n_144,
      \stepn_target_reg[27]_0\(3) => dbregbank_1_n_208,
      \stepn_target_reg[27]_0\(2) => dbregbank_1_n_209,
      \stepn_target_reg[27]_0\(1) => dbregbank_1_n_210,
      \stepn_target_reg[27]_0\(0) => dbregbank_1_n_211,
      \stepn_target_reg[31]\(4 downto 0) => \stepn_target_reg[31]\(4 downto 0),
      \stepn_target_reg[31]_0\(2) => dbregbank_1_n_145,
      \stepn_target_reg[31]_0\(1) => dbregbank_1_n_146,
      \stepn_target_reg[31]_0\(0) => dbregbank_1_n_147,
      \stepn_target_reg[31]_1\(3) => dbregbank_1_n_148,
      \stepn_target_reg[31]_1\(2) => dbregbank_1_n_149,
      \stepn_target_reg[31]_1\(1) => dbregbank_1_n_150,
      \stepn_target_reg[31]_1\(0) => dbregbank_1_n_151,
      \stepn_target_reg[3]\(3) => dbregbank_1_n_184,
      \stepn_target_reg[3]\(2) => dbregbank_1_n_185,
      \stepn_target_reg[3]\(1) => dbregbank_1_n_186,
      \stepn_target_reg[3]\(0) => dbregbank_1_n_187,
      \stepn_target_reg[7]\(3) => dbregbank_1_n_116,
      \stepn_target_reg[7]\(2) => dbregbank_1_n_117,
      \stepn_target_reg[7]\(1) => dbregbank_1_n_118,
      \stepn_target_reg[7]\(0) => dbregbank_1_n_119,
      \stepn_target_reg[7]_0\(3) => dbregbank_1_n_188,
      \stepn_target_reg[7]_0\(2) => dbregbank_1_n_189,
      \stepn_target_reg[7]_0\(1) => dbregbank_1_n_190,
      \stepn_target_reg[7]_0\(0) => dbregbank_1_n_191,
      tta_continue_reg_0 => dbregbank_1_n_0,
      tta_forcebreak_reg_0 => dbregbank_1_n_2,
      tta_reset_regval => \^tta_reset_regval\
    );
dbsm_1: entity work.toplevel_tta_core_toplevel_0_0_dbsm
     port map (
      CO(0) => lockrq_bpcc00_out,
      DI(3) => dbregbank_1_n_11,
      DI(2) => dbregbank_1_n_12,
      DI(1) => dbregbank_1_n_13,
      DI(0) => dbregbank_1_n_14,
      Q(13 downto 0) => pc_next_r(13 downto 0),
      S(3) => dbregbank_1_n_85,
      S(2) => dbregbank_1_n_86,
      S(1) => dbregbank_1_n_87,
      S(0) => dbregbank_1_n_88,
      a_rdata_valid_r_reg => a_rdata_valid_r_reg,
      bp_hit(3 downto 0) => bp_hit(3 downto 0),
      clk => clk,
      core_db_cyclecnt_wire(31 downto 0) => core_db_cyclecnt_wire(31 downto 0),
      \debug_counters.cyclecnt_r_reg[11]\(3 downto 0) => S(3 downto 0),
      \debug_counters.cyclecnt_r_reg[21]\(3 downto 0) => \debug_counters.cyclecnt_r_reg[21]\(3 downto 0),
      \debug_counters.cyclecnt_r_reg[28]\(1 downto 0) => \debug_counters.cyclecnt_r_reg[28]\(1 downto 0),
      \dout_reg[10]\(3) => dbregbank_1_n_120,
      \dout_reg[10]\(2) => dbregbank_1_n_121,
      \dout_reg[10]\(1) => dbregbank_1_n_122,
      \dout_reg[10]\(0) => dbregbank_1_n_123,
      \dout_reg[10]_0\(3) => dbregbank_1_n_192,
      \dout_reg[10]_0\(2) => dbregbank_1_n_193,
      \dout_reg[10]_0\(1) => dbregbank_1_n_194,
      \dout_reg[10]_0\(0) => dbregbank_1_n_195,
      \dout_reg[11]\(3) => dbregbank_1_n_152,
      \dout_reg[11]\(2) => dbregbank_1_n_153,
      \dout_reg[11]\(1) => dbregbank_1_n_154,
      \dout_reg[11]\(0) => dbregbank_1_n_155,
      \dout_reg[11]_0\(3) => dbregbank_1_n_165,
      \dout_reg[11]_0\(2) => dbregbank_1_n_166,
      \dout_reg[11]_0\(1) => dbregbank_1_n_167,
      \dout_reg[11]_0\(0) => dbregbank_1_n_168,
      \dout_reg[13]\(0) => dbregbank_1_n_164,
      \dout_reg[13]_0\(0) => dbregbank_1_n_169,
      \dout_reg[14]\(3) => dbregbank_1_n_129,
      \dout_reg[14]\(2) => dbregbank_1_n_130,
      \dout_reg[14]\(1) => dbregbank_1_n_131,
      \dout_reg[14]\(0) => dbregbank_1_n_132,
      \dout_reg[14]_0\(3) => dbregbank_1_n_196,
      \dout_reg[14]_0\(2) => dbregbank_1_n_197,
      \dout_reg[14]_0\(1) => dbregbank_1_n_198,
      \dout_reg[14]_0\(0) => dbregbank_1_n_199,
      \dout_reg[18]\(3) => dbregbank_1_n_133,
      \dout_reg[18]\(2) => dbregbank_1_n_134,
      \dout_reg[18]\(1) => dbregbank_1_n_135,
      \dout_reg[18]\(0) => dbregbank_1_n_136,
      \dout_reg[18]_0\(3) => dbregbank_1_n_200,
      \dout_reg[18]_0\(2) => dbregbank_1_n_201,
      \dout_reg[18]_0\(1) => dbregbank_1_n_202,
      \dout_reg[18]_0\(0) => dbregbank_1_n_203,
      \dout_reg[1]\ => dbregbank_1_n_84,
      \dout_reg[22]\(3) => dbregbank_1_n_137,
      \dout_reg[22]\(2) => dbregbank_1_n_138,
      \dout_reg[22]\(1) => dbregbank_1_n_139,
      \dout_reg[22]\(0) => dbregbank_1_n_140,
      \dout_reg[22]_0\(3) => dbregbank_1_n_204,
      \dout_reg[22]_0\(2) => dbregbank_1_n_205,
      \dout_reg[22]_0\(1) => dbregbank_1_n_206,
      \dout_reg[22]_0\(0) => dbregbank_1_n_207,
      \dout_reg[23]\(3) => dbregbank_1_n_109,
      \dout_reg[23]\(2) => dbregbank_1_n_110,
      \dout_reg[23]\(1) => dbregbank_1_n_111,
      \dout_reg[23]\(0) => dbregbank_1_n_112,
      \dout_reg[26]\(3) => dbregbank_1_n_141,
      \dout_reg[26]\(2) => dbregbank_1_n_142,
      \dout_reg[26]\(1) => dbregbank_1_n_143,
      \dout_reg[26]\(0) => dbregbank_1_n_144,
      \dout_reg[26]_0\(3) => dbregbank_1_n_208,
      \dout_reg[26]_0\(2) => dbregbank_1_n_209,
      \dout_reg[26]_0\(1) => dbregbank_1_n_210,
      \dout_reg[26]_0\(0) => dbregbank_1_n_211,
      \dout_reg[29]\(2) => dbregbank_1_n_145,
      \dout_reg[29]\(1) => dbregbank_1_n_146,
      \dout_reg[29]\(0) => dbregbank_1_n_147,
      \dout_reg[2]\(3) => dbregbank_1_n_184,
      \dout_reg[2]\(2) => dbregbank_1_n_185,
      \dout_reg[2]\(1) => dbregbank_1_n_186,
      \dout_reg[2]\(0) => dbregbank_1_n_187,
      \dout_reg[2]_0\ => dbregbank_1_n_83,
      \dout_reg[30]\(3) => dbregbank_1_n_148,
      \dout_reg[30]\(2) => dbregbank_1_n_149,
      \dout_reg[30]\(1) => dbregbank_1_n_150,
      \dout_reg[30]\(0) => dbregbank_1_n_151,
      \dout_reg[31]\(2) => dbregbank_1_n_113,
      \dout_reg[31]\(1) => dbregbank_1_n_114,
      \dout_reg[31]\(0) => dbregbank_1_n_115,
      \dout_reg[4]\(2 downto 1) => bp_ena(2 downto 1),
      \dout_reg[4]\(0) => bp0_type(0),
      \dout_reg[6]\(3) => dbregbank_1_n_116,
      \dout_reg[6]\(2) => dbregbank_1_n_117,
      \dout_reg[6]\(1) => dbregbank_1_n_118,
      \dout_reg[6]\(0) => dbregbank_1_n_119,
      \dout_reg[6]_0\(3) => dbregbank_1_n_188,
      \dout_reg[6]_0\(2) => dbregbank_1_n_189,
      \dout_reg[6]_0\(1) => dbregbank_1_n_190,
      \dout_reg[6]_0\(0) => dbregbank_1_n_191,
      fu_gcu_pc_load_reg_reg(13 downto 0) => fu_gcu_pc_load_reg_reg(13 downto 0),
      lockcnt_r => lockcnt_r,
      lockrq_bpcc_reg_0(0) => lockrq_bpcc0,
      lockrq_bpcc_reg_1(29 downto 0) => lockrq_bpcc_reg(29 downto 0),
      p_0_in => p_0_in,
      plusOp(30 downto 0) => plusOp(31 downto 1),
      rstx => \^sr\(0),
      tta_accel_0_core_db_lockrq_wire => tta_accel_0_core_db_lockrq_wire,
      tta_continue => tta_continue,
      tta_forcebreak => tta_forcebreak
    );
mem_en_lock_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^tta_reset\,
      I1 => rstx,
      O => mem_en_lock_r0
    );
rvalid_r_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => awren_r_reg,
      Q => ctrl_rvalid
    );
tta_continue_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => dbregbank_1_n_0,
      Q => tta_continue
    );
tta_forcebreak_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => dbregbank_1_n_2,
      Q => tta_forcebreak
    );
tta_reset_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \^tta_reset_regval\,
      PRE => \^sr\(0),
      Q => \^tta_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_tta_core is
  port (
    mem_en_lock_r : out STD_LOGIC;
    inst_decoder_fu_arith_in2_load_wire : out STD_LOGIC;
    inst_decoder_fu_logic_in2_load_wire : out STD_LOGIC;
    inst_decoder_fu_shifter_in2_load_wire : out STD_LOGIC;
    core_fu_lsu_awren_out_wire : out STD_LOGIC;
    core_db_cyclecnt_wire : out STD_LOGIC_VECTOR ( 63 downto 0 );
    core_db_lockcnt_wire : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \fetch_block_registered_generate.fetch_block.reset_lock_reg\ : out STD_LOGIC;
    reset_lock : out STD_LOGIC;
    inst_decoder_pc_opcode_wire : out STD_LOGIC;
    decode_fill_lock_reg : out STD_LOGIC;
    locked : out STD_LOGIC;
    inst_decoder_rf_bool_wr_opc_wire : out STD_LOGIC;
    inst_decoder_rf_bool_rd_opc_wire : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fu_logic_in2_load_reg_reg : out STD_LOGIC;
    fu_shifter_in2_load_reg_reg : out STD_LOGIC;
    \rf_RF_rd_opc_reg_reg[0]\ : out STD_LOGIC;
    core_db_bustraces_wire : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \o1temp_reg[13]\ : out STD_LOGIC;
    \o1temp_reg[12]\ : out STD_LOGIC;
    \o1temp_reg[31]\ : out STD_LOGIC;
    \o1temp_reg[30]\ : out STD_LOGIC;
    \o1temp_reg[29]\ : out STD_LOGIC;
    \o1temp_reg[26]\ : out STD_LOGIC;
    \o1temp_reg[24]\ : out STD_LOGIC;
    \o1temp_reg[23]\ : out STD_LOGIC;
    \o1temp_reg[22]\ : out STD_LOGIC;
    \o1temp_reg[21]\ : out STD_LOGIC;
    \o1temp_reg[20]\ : out STD_LOGIC;
    \o1temp_reg[18]\ : out STD_LOGIC;
    \o1temp_reg[17]\ : out STD_LOGIC;
    \o1temp_reg[16]\ : out STD_LOGIC;
    \o1temp_reg[15]\ : out STD_LOGIC;
    \o1temp_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \pc_update_generate_0.pc_prev_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lockrq_bpcc_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lockrq_bpcc_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    a_enable : out STD_LOGIC;
    core_fu_lsu_avalid_out_wire : out STD_LOGIC;
    core_fu_lsu_rready_out_wire : out STD_LOGIC;
    RAM_ARR_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    core_fu_lsu_astrb_out_wire : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RAM_ARR_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_en_lock_r0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.reset_lock_reg_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    rstx_0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    lockcnt_r : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]\ : in STD_LOGIC;
    decode_fill_lock_reg_reg : in STD_LOGIC;
    post_decode_merged_glock_r_reg : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0\ : in STD_LOGIC;
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]\ : in STD_LOGIC;
    rstx : in STD_LOGIC;
    tta_reset : in STD_LOGIC;
    \dout_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    tta_reset_reg : in STD_LOGIC;
    \stepn_target_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    onchip_mem_data_a_aready_out_wire : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_rdata_r_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    rready_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_rdata_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fu_arith_in2_load_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fu_shifter_in2_load_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    fu_logic_in2_load_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_tta_core : entity is "tta_core";
end toplevel_tta_core_toplevel_0_0_tta_core;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_tta_core is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^core_db_bustraces_wire\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^core_fu_lsu_astrb_out_wire\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^core_fu_lsu_avalid_out_wire\ : STD_LOGIC;
  signal fu_arith_in2_load_reg0 : STD_LOGIC;
  signal fu_arith_n_0 : STD_LOGIC;
  signal fu_arith_n_10 : STD_LOGIC;
  signal fu_arith_n_11 : STD_LOGIC;
  signal fu_arith_n_12 : STD_LOGIC;
  signal fu_arith_n_13 : STD_LOGIC;
  signal fu_arith_n_14 : STD_LOGIC;
  signal fu_arith_n_15 : STD_LOGIC;
  signal fu_arith_n_16 : STD_LOGIC;
  signal fu_arith_n_17 : STD_LOGIC;
  signal fu_arith_n_18 : STD_LOGIC;
  signal fu_arith_n_19 : STD_LOGIC;
  signal fu_arith_n_2 : STD_LOGIC;
  signal fu_arith_n_20 : STD_LOGIC;
  signal fu_arith_n_21 : STD_LOGIC;
  signal fu_arith_n_22 : STD_LOGIC;
  signal fu_arith_n_23 : STD_LOGIC;
  signal fu_arith_n_24 : STD_LOGIC;
  signal fu_arith_n_25 : STD_LOGIC;
  signal fu_arith_n_26 : STD_LOGIC;
  signal fu_arith_n_27 : STD_LOGIC;
  signal fu_arith_n_28 : STD_LOGIC;
  signal fu_arith_n_29 : STD_LOGIC;
  signal fu_arith_n_3 : STD_LOGIC;
  signal fu_arith_n_30 : STD_LOGIC;
  signal fu_arith_n_31 : STD_LOGIC;
  signal fu_arith_n_32 : STD_LOGIC;
  signal fu_arith_n_33 : STD_LOGIC;
  signal fu_arith_n_34 : STD_LOGIC;
  signal fu_arith_n_35 : STD_LOGIC;
  signal fu_arith_n_36 : STD_LOGIC;
  signal fu_arith_n_37 : STD_LOGIC;
  signal fu_arith_n_38 : STD_LOGIC;
  signal fu_arith_n_39 : STD_LOGIC;
  signal fu_arith_n_4 : STD_LOGIC;
  signal fu_arith_n_40 : STD_LOGIC;
  signal fu_arith_n_41 : STD_LOGIC;
  signal fu_arith_n_42 : STD_LOGIC;
  signal fu_arith_n_43 : STD_LOGIC;
  signal fu_arith_n_44 : STD_LOGIC;
  signal fu_arith_n_45 : STD_LOGIC;
  signal fu_arith_n_46 : STD_LOGIC;
  signal fu_arith_n_47 : STD_LOGIC;
  signal fu_arith_n_48 : STD_LOGIC;
  signal fu_arith_n_49 : STD_LOGIC;
  signal fu_arith_n_5 : STD_LOGIC;
  signal fu_arith_n_50 : STD_LOGIC;
  signal fu_arith_n_51 : STD_LOGIC;
  signal fu_arith_n_52 : STD_LOGIC;
  signal fu_arith_n_53 : STD_LOGIC;
  signal fu_arith_n_54 : STD_LOGIC;
  signal fu_arith_n_55 : STD_LOGIC;
  signal fu_arith_n_56 : STD_LOGIC;
  signal fu_arith_n_57 : STD_LOGIC;
  signal fu_arith_n_58 : STD_LOGIC;
  signal fu_arith_n_59 : STD_LOGIC;
  signal fu_arith_n_6 : STD_LOGIC;
  signal fu_arith_n_60 : STD_LOGIC;
  signal fu_arith_n_61 : STD_LOGIC;
  signal fu_arith_n_62 : STD_LOGIC;
  signal fu_arith_n_63 : STD_LOGIC;
  signal fu_arith_n_64 : STD_LOGIC;
  signal fu_arith_n_65 : STD_LOGIC;
  signal fu_arith_n_66 : STD_LOGIC;
  signal fu_arith_n_67 : STD_LOGIC;
  signal fu_arith_n_68 : STD_LOGIC;
  signal fu_arith_n_7 : STD_LOGIC;
  signal fu_arith_n_8 : STD_LOGIC;
  signal fu_arith_n_9 : STD_LOGIC;
  signal fu_arith_opc_reg0 : STD_LOGIC;
  signal fu_gcu_ra_load_reg0 : STD_LOGIC;
  signal fu_logic_in2_load_reg0 : STD_LOGIC;
  signal fu_logic_n_0 : STD_LOGIC;
  signal fu_logic_n_1 : STD_LOGIC;
  signal fu_logic_n_10 : STD_LOGIC;
  signal fu_logic_n_11 : STD_LOGIC;
  signal fu_logic_n_12 : STD_LOGIC;
  signal fu_logic_n_13 : STD_LOGIC;
  signal fu_logic_n_14 : STD_LOGIC;
  signal fu_logic_n_15 : STD_LOGIC;
  signal fu_logic_n_16 : STD_LOGIC;
  signal fu_logic_n_17 : STD_LOGIC;
  signal fu_logic_n_18 : STD_LOGIC;
  signal fu_logic_n_19 : STD_LOGIC;
  signal fu_logic_n_2 : STD_LOGIC;
  signal fu_logic_n_20 : STD_LOGIC;
  signal fu_logic_n_21 : STD_LOGIC;
  signal fu_logic_n_22 : STD_LOGIC;
  signal fu_logic_n_23 : STD_LOGIC;
  signal fu_logic_n_24 : STD_LOGIC;
  signal fu_logic_n_25 : STD_LOGIC;
  signal fu_logic_n_26 : STD_LOGIC;
  signal fu_logic_n_27 : STD_LOGIC;
  signal fu_logic_n_28 : STD_LOGIC;
  signal fu_logic_n_29 : STD_LOGIC;
  signal fu_logic_n_3 : STD_LOGIC;
  signal fu_logic_n_30 : STD_LOGIC;
  signal fu_logic_n_31 : STD_LOGIC;
  signal fu_logic_n_32 : STD_LOGIC;
  signal fu_logic_n_33 : STD_LOGIC;
  signal fu_logic_n_34 : STD_LOGIC;
  signal fu_logic_n_35 : STD_LOGIC;
  signal fu_logic_n_36 : STD_LOGIC;
  signal fu_logic_n_37 : STD_LOGIC;
  signal fu_logic_n_38 : STD_LOGIC;
  signal fu_logic_n_39 : STD_LOGIC;
  signal fu_logic_n_4 : STD_LOGIC;
  signal fu_logic_n_40 : STD_LOGIC;
  signal fu_logic_n_41 : STD_LOGIC;
  signal fu_logic_n_42 : STD_LOGIC;
  signal fu_logic_n_43 : STD_LOGIC;
  signal fu_logic_n_44 : STD_LOGIC;
  signal fu_logic_n_45 : STD_LOGIC;
  signal fu_logic_n_46 : STD_LOGIC;
  signal fu_logic_n_47 : STD_LOGIC;
  signal fu_logic_n_48 : STD_LOGIC;
  signal fu_logic_n_49 : STD_LOGIC;
  signal fu_logic_n_5 : STD_LOGIC;
  signal fu_logic_n_50 : STD_LOGIC;
  signal fu_logic_n_51 : STD_LOGIC;
  signal fu_logic_n_52 : STD_LOGIC;
  signal fu_logic_n_53 : STD_LOGIC;
  signal fu_logic_n_54 : STD_LOGIC;
  signal fu_logic_n_55 : STD_LOGIC;
  signal fu_logic_n_56 : STD_LOGIC;
  signal fu_logic_n_57 : STD_LOGIC;
  signal fu_logic_n_58 : STD_LOGIC;
  signal fu_logic_n_59 : STD_LOGIC;
  signal fu_logic_n_6 : STD_LOGIC;
  signal fu_logic_n_60 : STD_LOGIC;
  signal fu_logic_n_61 : STD_LOGIC;
  signal fu_logic_n_62 : STD_LOGIC;
  signal fu_logic_n_63 : STD_LOGIC;
  signal fu_logic_n_7 : STD_LOGIC;
  signal fu_logic_n_8 : STD_LOGIC;
  signal fu_logic_n_9 : STD_LOGIC;
  signal fu_logic_opc_reg0 : STD_LOGIC;
  signal fu_lsu_in2_load_reg0 : STD_LOGIC;
  signal fu_lsu_n_10 : STD_LOGIC;
  signal fu_lsu_n_11 : STD_LOGIC;
  signal fu_lsu_n_12 : STD_LOGIC;
  signal fu_lsu_n_13 : STD_LOGIC;
  signal fu_lsu_n_14 : STD_LOGIC;
  signal fu_lsu_n_15 : STD_LOGIC;
  signal fu_lsu_n_16 : STD_LOGIC;
  signal fu_lsu_n_17 : STD_LOGIC;
  signal fu_lsu_n_18 : STD_LOGIC;
  signal fu_lsu_n_19 : STD_LOGIC;
  signal fu_lsu_n_20 : STD_LOGIC;
  signal fu_lsu_n_21 : STD_LOGIC;
  signal fu_lsu_n_22 : STD_LOGIC;
  signal fu_lsu_n_23 : STD_LOGIC;
  signal fu_lsu_n_24 : STD_LOGIC;
  signal fu_lsu_n_25 : STD_LOGIC;
  signal fu_lsu_n_26 : STD_LOGIC;
  signal fu_lsu_n_27 : STD_LOGIC;
  signal fu_lsu_n_28 : STD_LOGIC;
  signal fu_lsu_n_29 : STD_LOGIC;
  signal fu_lsu_n_30 : STD_LOGIC;
  signal fu_lsu_n_31 : STD_LOGIC;
  signal fu_lsu_n_32 : STD_LOGIC;
  signal fu_lsu_n_33 : STD_LOGIC;
  signal fu_lsu_n_34 : STD_LOGIC;
  signal fu_lsu_n_35 : STD_LOGIC;
  signal fu_lsu_n_36 : STD_LOGIC;
  signal fu_lsu_n_37 : STD_LOGIC;
  signal fu_lsu_n_38 : STD_LOGIC;
  signal fu_lsu_n_39 : STD_LOGIC;
  signal fu_lsu_n_40 : STD_LOGIC;
  signal fu_lsu_n_41 : STD_LOGIC;
  signal fu_lsu_n_42 : STD_LOGIC;
  signal fu_lsu_n_6 : STD_LOGIC;
  signal fu_lsu_n_7 : STD_LOGIC;
  signal fu_lsu_n_8 : STD_LOGIC;
  signal fu_lsu_n_9 : STD_LOGIC;
  signal fu_shifter_in2_load_reg0 : STD_LOGIC;
  signal fu_shifter_n_0 : STD_LOGIC;
  signal fu_shifter_n_1 : STD_LOGIC;
  signal fu_shifter_n_10 : STD_LOGIC;
  signal fu_shifter_n_11 : STD_LOGIC;
  signal fu_shifter_n_12 : STD_LOGIC;
  signal fu_shifter_n_13 : STD_LOGIC;
  signal fu_shifter_n_14 : STD_LOGIC;
  signal fu_shifter_n_15 : STD_LOGIC;
  signal fu_shifter_n_16 : STD_LOGIC;
  signal fu_shifter_n_17 : STD_LOGIC;
  signal fu_shifter_n_18 : STD_LOGIC;
  signal fu_shifter_n_19 : STD_LOGIC;
  signal fu_shifter_n_2 : STD_LOGIC;
  signal fu_shifter_n_20 : STD_LOGIC;
  signal fu_shifter_n_21 : STD_LOGIC;
  signal fu_shifter_n_22 : STD_LOGIC;
  signal fu_shifter_n_23 : STD_LOGIC;
  signal fu_shifter_n_24 : STD_LOGIC;
  signal fu_shifter_n_25 : STD_LOGIC;
  signal fu_shifter_n_26 : STD_LOGIC;
  signal fu_shifter_n_27 : STD_LOGIC;
  signal fu_shifter_n_28 : STD_LOGIC;
  signal fu_shifter_n_29 : STD_LOGIC;
  signal fu_shifter_n_3 : STD_LOGIC;
  signal fu_shifter_n_30 : STD_LOGIC;
  signal fu_shifter_n_31 : STD_LOGIC;
  signal fu_shifter_n_32 : STD_LOGIC;
  signal fu_shifter_n_33 : STD_LOGIC;
  signal fu_shifter_n_34 : STD_LOGIC;
  signal fu_shifter_n_35 : STD_LOGIC;
  signal fu_shifter_n_36 : STD_LOGIC;
  signal fu_shifter_n_37 : STD_LOGIC;
  signal fu_shifter_n_38 : STD_LOGIC;
  signal fu_shifter_n_39 : STD_LOGIC;
  signal fu_shifter_n_4 : STD_LOGIC;
  signal fu_shifter_n_40 : STD_LOGIC;
  signal fu_shifter_n_41 : STD_LOGIC;
  signal fu_shifter_n_42 : STD_LOGIC;
  signal fu_shifter_n_43 : STD_LOGIC;
  signal fu_shifter_n_44 : STD_LOGIC;
  signal fu_shifter_n_45 : STD_LOGIC;
  signal fu_shifter_n_46 : STD_LOGIC;
  signal fu_shifter_n_47 : STD_LOGIC;
  signal fu_shifter_n_48 : STD_LOGIC;
  signal fu_shifter_n_49 : STD_LOGIC;
  signal fu_shifter_n_5 : STD_LOGIC;
  signal fu_shifter_n_50 : STD_LOGIC;
  signal fu_shifter_n_51 : STD_LOGIC;
  signal fu_shifter_n_52 : STD_LOGIC;
  signal fu_shifter_n_53 : STD_LOGIC;
  signal fu_shifter_n_54 : STD_LOGIC;
  signal fu_shifter_n_55 : STD_LOGIC;
  signal fu_shifter_n_56 : STD_LOGIC;
  signal fu_shifter_n_57 : STD_LOGIC;
  signal fu_shifter_n_58 : STD_LOGIC;
  signal fu_shifter_n_59 : STD_LOGIC;
  signal fu_shifter_n_6 : STD_LOGIC;
  signal fu_shifter_n_60 : STD_LOGIC;
  signal fu_shifter_n_61 : STD_LOGIC;
  signal fu_shifter_n_62 : STD_LOGIC;
  signal fu_shifter_n_63 : STD_LOGIC;
  signal fu_shifter_n_64 : STD_LOGIC;
  signal fu_shifter_n_65 : STD_LOGIC;
  signal fu_shifter_n_66 : STD_LOGIC;
  signal fu_shifter_n_67 : STD_LOGIC;
  signal fu_shifter_n_68 : STD_LOGIC;
  signal fu_shifter_n_69 : STD_LOGIC;
  signal fu_shifter_n_7 : STD_LOGIC;
  signal fu_shifter_n_8 : STD_LOGIC;
  signal fu_shifter_n_9 : STD_LOGIC;
  signal fu_shifter_opc_reg0 : STD_LOGIC;
  signal inst_decoder_B1_src_sel_wire : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal inst_decoder_fu_arith_opc_wire : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal inst_decoder_fu_logic_opc_wire : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inst_decoder_fu_lsu_opc_wire : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal inst_decoder_fu_shifter_opc_wire : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inst_decoder_n_120 : STD_LOGIC;
  signal inst_decoder_n_121 : STD_LOGIC;
  signal inst_decoder_n_122 : STD_LOGIC;
  signal inst_decoder_n_123 : STD_LOGIC;
  signal inst_decoder_n_124 : STD_LOGIC;
  signal inst_decoder_n_125 : STD_LOGIC;
  signal inst_decoder_n_126 : STD_LOGIC;
  signal inst_decoder_n_127 : STD_LOGIC;
  signal inst_decoder_n_128 : STD_LOGIC;
  signal inst_decoder_n_129 : STD_LOGIC;
  signal inst_decoder_n_130 : STD_LOGIC;
  signal inst_decoder_n_131 : STD_LOGIC;
  signal inst_decoder_n_132 : STD_LOGIC;
  signal inst_decoder_n_133 : STD_LOGIC;
  signal inst_decoder_n_134 : STD_LOGIC;
  signal inst_decoder_n_135 : STD_LOGIC;
  signal inst_decoder_n_136 : STD_LOGIC;
  signal inst_decoder_n_137 : STD_LOGIC;
  signal inst_decoder_n_138 : STD_LOGIC;
  signal inst_decoder_n_139 : STD_LOGIC;
  signal inst_decoder_n_140 : STD_LOGIC;
  signal inst_decoder_n_141 : STD_LOGIC;
  signal inst_decoder_n_142 : STD_LOGIC;
  signal inst_decoder_n_143 : STD_LOGIC;
  signal inst_decoder_n_144 : STD_LOGIC;
  signal inst_decoder_n_145 : STD_LOGIC;
  signal inst_decoder_n_146 : STD_LOGIC;
  signal inst_decoder_n_147 : STD_LOGIC;
  signal inst_decoder_n_148 : STD_LOGIC;
  signal inst_decoder_n_149 : STD_LOGIC;
  signal inst_decoder_n_150 : STD_LOGIC;
  signal inst_decoder_n_151 : STD_LOGIC;
  signal inst_decoder_n_198 : STD_LOGIC;
  signal inst_decoder_n_199 : STD_LOGIC;
  signal inst_decoder_n_200 : STD_LOGIC;
  signal inst_decoder_n_201 : STD_LOGIC;
  signal inst_decoder_n_202 : STD_LOGIC;
  signal inst_decoder_n_203 : STD_LOGIC;
  signal inst_decoder_n_204 : STD_LOGIC;
  signal inst_decoder_n_205 : STD_LOGIC;
  signal inst_decoder_n_206 : STD_LOGIC;
  signal inst_decoder_n_207 : STD_LOGIC;
  signal inst_decoder_n_208 : STD_LOGIC;
  signal inst_decoder_n_209 : STD_LOGIC;
  signal inst_decoder_n_210 : STD_LOGIC;
  signal inst_decoder_n_211 : STD_LOGIC;
  signal inst_decoder_n_213 : STD_LOGIC;
  signal inst_decoder_n_217 : STD_LOGIC;
  signal inst_decoder_n_218 : STD_LOGIC;
  signal inst_decoder_n_219 : STD_LOGIC;
  signal inst_decoder_n_220 : STD_LOGIC;
  signal inst_decoder_n_221 : STD_LOGIC;
  signal inst_decoder_n_222 : STD_LOGIC;
  signal inst_decoder_n_223 : STD_LOGIC;
  signal inst_decoder_n_224 : STD_LOGIC;
  signal inst_decoder_n_225 : STD_LOGIC;
  signal inst_decoder_n_226 : STD_LOGIC;
  signal inst_decoder_n_227 : STD_LOGIC;
  signal inst_decoder_n_228 : STD_LOGIC;
  signal inst_decoder_n_229 : STD_LOGIC;
  signal inst_decoder_n_230 : STD_LOGIC;
  signal inst_decoder_n_231 : STD_LOGIC;
  signal inst_decoder_n_232 : STD_LOGIC;
  signal inst_decoder_n_233 : STD_LOGIC;
  signal inst_decoder_n_234 : STD_LOGIC;
  signal inst_decoder_n_235 : STD_LOGIC;
  signal inst_decoder_n_236 : STD_LOGIC;
  signal inst_decoder_n_237 : STD_LOGIC;
  signal inst_decoder_n_238 : STD_LOGIC;
  signal inst_decoder_n_239 : STD_LOGIC;
  signal inst_decoder_n_240 : STD_LOGIC;
  signal inst_decoder_n_241 : STD_LOGIC;
  signal inst_decoder_n_242 : STD_LOGIC;
  signal inst_decoder_n_243 : STD_LOGIC;
  signal inst_decoder_n_244 : STD_LOGIC;
  signal inst_decoder_n_245 : STD_LOGIC;
  signal inst_decoder_n_246 : STD_LOGIC;
  signal inst_decoder_n_247 : STD_LOGIC;
  signal inst_decoder_n_248 : STD_LOGIC;
  signal inst_decoder_n_249 : STD_LOGIC;
  signal inst_decoder_n_250 : STD_LOGIC;
  signal inst_decoder_n_251 : STD_LOGIC;
  signal inst_decoder_n_252 : STD_LOGIC;
  signal inst_decoder_n_253 : STD_LOGIC;
  signal inst_decoder_n_254 : STD_LOGIC;
  signal inst_decoder_n_255 : STD_LOGIC;
  signal inst_decoder_n_256 : STD_LOGIC;
  signal inst_decoder_n_257 : STD_LOGIC;
  signal inst_decoder_n_258 : STD_LOGIC;
  signal inst_decoder_n_259 : STD_LOGIC;
  signal inst_decoder_n_260 : STD_LOGIC;
  signal inst_decoder_n_261 : STD_LOGIC;
  signal inst_decoder_n_262 : STD_LOGIC;
  signal inst_decoder_n_263 : STD_LOGIC;
  signal inst_decoder_n_264 : STD_LOGIC;
  signal inst_decoder_n_265 : STD_LOGIC;
  signal inst_decoder_n_266 : STD_LOGIC;
  signal inst_decoder_n_267 : STD_LOGIC;
  signal inst_decoder_n_268 : STD_LOGIC;
  signal inst_decoder_n_269 : STD_LOGIC;
  signal inst_decoder_n_270 : STD_LOGIC;
  signal inst_decoder_n_271 : STD_LOGIC;
  signal inst_decoder_n_272 : STD_LOGIC;
  signal inst_decoder_n_273 : STD_LOGIC;
  signal inst_decoder_n_274 : STD_LOGIC;
  signal inst_decoder_n_275 : STD_LOGIC;
  signal inst_decoder_n_276 : STD_LOGIC;
  signal inst_decoder_n_277 : STD_LOGIC;
  signal inst_decoder_n_278 : STD_LOGIC;
  signal inst_decoder_n_279 : STD_LOGIC;
  signal inst_decoder_n_280 : STD_LOGIC;
  signal inst_decoder_n_281 : STD_LOGIC;
  signal inst_decoder_n_282 : STD_LOGIC;
  signal inst_decoder_n_283 : STD_LOGIC;
  signal inst_decoder_n_284 : STD_LOGIC;
  signal inst_decoder_n_285 : STD_LOGIC;
  signal inst_decoder_n_287 : STD_LOGIC;
  signal inst_decoder_n_288 : STD_LOGIC;
  signal inst_decoder_n_289 : STD_LOGIC;
  signal inst_decoder_n_290 : STD_LOGIC;
  signal inst_decoder_n_291 : STD_LOGIC;
  signal inst_decoder_n_292 : STD_LOGIC;
  signal inst_decoder_n_61 : STD_LOGIC;
  signal inst_decoder_n_62 : STD_LOGIC;
  signal inst_decoder_n_63 : STD_LOGIC;
  signal inst_decoder_n_78 : STD_LOGIC;
  signal inst_decoder_n_79 : STD_LOGIC;
  signal inst_decoder_n_80 : STD_LOGIC;
  signal inst_decoder_n_81 : STD_LOGIC;
  signal inst_decoder_n_82 : STD_LOGIC;
  signal inst_decoder_n_83 : STD_LOGIC;
  signal inst_decoder_n_84 : STD_LOGIC;
  signal inst_decoder_n_85 : STD_LOGIC;
  signal inst_decoder_n_86 : STD_LOGIC;
  signal inst_decoder_n_87 : STD_LOGIC;
  signal inst_decoder_rf_RF_rd_opc_wire : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal inst_decoder_rf_RF_wr_load_wire : STD_LOGIC;
  signal inst_decoder_rf_RF_wr_opc_wire : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^inst_decoder_rf_bool_rd_opc_wire\ : STD_LOGIC;
  signal inst_decoder_rf_bool_wr_load_wire : STD_LOGIC;
  signal \^inst_decoder_rf_bool_wr_opc_wire\ : STD_LOGIC;
  signal inst_fetch_fetchblock_wire : STD_LOGIC_VECTOR ( 37 downto 7 );
  signal inst_fetch_n_145 : STD_LOGIC;
  signal inst_fetch_n_182 : STD_LOGIC;
  signal inst_fetch_n_185 : STD_LOGIC;
  signal inst_fetch_n_186 : STD_LOGIC;
  signal inst_fetch_n_234 : STD_LOGIC;
  signal inst_fetch_n_235 : STD_LOGIC;
  signal inst_fetch_n_236 : STD_LOGIC;
  signal inst_fetch_n_237 : STD_LOGIC;
  signal inst_fetch_n_238 : STD_LOGIC;
  signal inst_fetch_n_239 : STD_LOGIC;
  signal inst_fetch_n_240 : STD_LOGIC;
  signal inst_fetch_n_241 : STD_LOGIC;
  signal inst_fetch_n_242 : STD_LOGIC;
  signal inst_fetch_n_243 : STD_LOGIC;
  signal inst_fetch_n_244 : STD_LOGIC;
  signal inst_fetch_n_245 : STD_LOGIC;
  signal inst_fetch_n_246 : STD_LOGIC;
  signal inst_fetch_n_247 : STD_LOGIC;
  signal inst_fetch_n_248 : STD_LOGIC;
  signal inst_fetch_n_249 : STD_LOGIC;
  signal inst_fetch_n_250 : STD_LOGIC;
  signal inst_fetch_n_251 : STD_LOGIC;
  signal inst_fetch_n_252 : STD_LOGIC;
  signal inst_fetch_ra_out_wire : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal o1_data_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal o1reg : STD_LOGIC;
  signal o1reg_0 : STD_LOGIC;
  signal \^o1temp_reg[12]\ : STD_LOGIC;
  signal \^o1temp_reg[13]\ : STD_LOGIC;
  signal \^o1temp_reg[14]\ : STD_LOGIC;
  signal \^o1temp_reg[15]\ : STD_LOGIC;
  signal \^o1temp_reg[16]\ : STD_LOGIC;
  signal \^o1temp_reg[17]\ : STD_LOGIC;
  signal \^o1temp_reg[18]\ : STD_LOGIC;
  signal \^o1temp_reg[20]\ : STD_LOGIC;
  signal \^o1temp_reg[21]\ : STD_LOGIC;
  signal \^o1temp_reg[22]\ : STD_LOGIC;
  signal \^o1temp_reg[23]\ : STD_LOGIC;
  signal \^o1temp_reg[24]\ : STD_LOGIC;
  signal \^o1temp_reg[26]\ : STD_LOGIC;
  signal \^o1temp_reg[29]\ : STD_LOGIC;
  signal \^o1temp_reg[30]\ : STD_LOGIC;
  signal \^o1temp_reg[31]\ : STD_LOGIC;
  signal opc_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in_3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal pc_prev_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pc_update_generate_0.pc_prev_reg_reg[13]\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \pipeline_r[0][sign_extend]0_out\ : STD_LOGIC;
  signal ra_source : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal return_addr_reg : STD_LOGIC;
  signal rf_RF_data_rd_out_wire : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rf_bool_n_0 : STD_LOGIC;
  signal rf_bool_n_1 : STD_LOGIC;
  signal rf_bool_n_2 : STD_LOGIC;
  signal simm_B1_reg : STD_LOGIC;
  signal t1reg : STD_LOGIC;
begin
  ADDRARDADDR(13 downto 0) <= \^addrardaddr\(13 downto 0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  core_db_bustraces_wire(15 downto 0) <= \^core_db_bustraces_wire\(15 downto 0);
  core_fu_lsu_astrb_out_wire(3 downto 0) <= \^core_fu_lsu_astrb_out_wire\(3 downto 0);
  core_fu_lsu_avalid_out_wire <= \^core_fu_lsu_avalid_out_wire\;
  inst_decoder_rf_bool_rd_opc_wire <= \^inst_decoder_rf_bool_rd_opc_wire\;
  inst_decoder_rf_bool_wr_opc_wire <= \^inst_decoder_rf_bool_wr_opc_wire\;
  \o1temp_reg[12]\ <= \^o1temp_reg[12]\;
  \o1temp_reg[13]\ <= \^o1temp_reg[13]\;
  \o1temp_reg[14]\ <= \^o1temp_reg[14]\;
  \o1temp_reg[15]\ <= \^o1temp_reg[15]\;
  \o1temp_reg[16]\ <= \^o1temp_reg[16]\;
  \o1temp_reg[17]\ <= \^o1temp_reg[17]\;
  \o1temp_reg[18]\ <= \^o1temp_reg[18]\;
  \o1temp_reg[20]\ <= \^o1temp_reg[20]\;
  \o1temp_reg[21]\ <= \^o1temp_reg[21]\;
  \o1temp_reg[22]\ <= \^o1temp_reg[22]\;
  \o1temp_reg[23]\ <= \^o1temp_reg[23]\;
  \o1temp_reg[24]\ <= \^o1temp_reg[24]\;
  \o1temp_reg[26]\ <= \^o1temp_reg[26]\;
  \o1temp_reg[29]\ <= \^o1temp_reg[29]\;
  \o1temp_reg[30]\ <= \^o1temp_reg[30]\;
  \o1temp_reg[31]\ <= \^o1temp_reg[31]\;
  \pc_update_generate_0.pc_prev_reg_reg[13]\(13 downto 0) <= \^pc_update_generate_0.pc_prev_reg_reg[13]\(13 downto 0);
fu_arith: entity work.toplevel_tta_core_toplevel_0_0_fu_add_eq_gt_gtu_sub_always_1
     port map (
      \B1_src_sel_reg_reg[0]\ => inst_decoder_n_287,
      D(31 downto 0) => p_0_in_2(31 downto 0),
      E(0) => t1reg,
      Q(0) => opc_reg(0),
      \aaddr_r_reg[1]\ => fu_arith_n_22,
      \aaddr_r_reg[2]\ => fu_arith_n_23,
      \aaddr_r_reg[6]\ => fu_arith_n_30,
      \aaddr_r_reg[7]\ => fu_arith_n_31,
      \aaddr_r_reg[8]\ => fu_arith_n_32,
      \aaddr_r_reg[9]\ => fu_arith_n_33,
      \adata_r_reg[19]\ => fu_arith_n_3,
      clk => clk,
      fu_arith_in2_load_reg_reg(0) => fu_arith_in2_load_reg_reg(0),
      \fu_arith_opc_reg_reg[2]\(2 downto 0) => inst_decoder_fu_arith_opc_wire(2 downto 0),
      inst_decoder_B1_src_sel_wire(1 downto 0) => inst_decoder_B1_src_sel_wire(1 downto 0),
      \o1_data_r_reg[18]\ => fu_arith_n_2,
      \o1_data_r_reg[20]\ => fu_arith_n_4,
      \o1_data_r_reg[21]\ => fu_arith_n_5,
      \o1_data_r_reg[22]\ => fu_arith_n_6,
      \o1_data_r_reg[2]\ => fu_arith_n_21,
      \o1_data_r_reg[5]\ => fu_arith_n_25,
      \o1_data_r_reg[6]\ => fu_arith_n_27,
      \o1_data_r_reg[7]\ => fu_arith_n_29,
      \o1reg_reg[25]_0\ => fu_arith_n_9,
      \o1reg_reg[27]_0\ => fu_arith_n_11,
      \o1reg_reg[28]_0\ => fu_arith_n_12,
      \o1reg_reg[31]_0\(31) => fu_arith_n_37,
      \o1reg_reg[31]_0\(30) => fu_arith_n_38,
      \o1reg_reg[31]_0\(29) => fu_arith_n_39,
      \o1reg_reg[31]_0\(28) => fu_arith_n_40,
      \o1reg_reg[31]_0\(27) => fu_arith_n_41,
      \o1reg_reg[31]_0\(26) => fu_arith_n_42,
      \o1reg_reg[31]_0\(25) => fu_arith_n_43,
      \o1reg_reg[31]_0\(24) => fu_arith_n_44,
      \o1reg_reg[31]_0\(23) => fu_arith_n_45,
      \o1reg_reg[31]_0\(22) => fu_arith_n_46,
      \o1reg_reg[31]_0\(21) => fu_arith_n_47,
      \o1reg_reg[31]_0\(20) => fu_arith_n_48,
      \o1reg_reg[31]_0\(19) => fu_arith_n_49,
      \o1reg_reg[31]_0\(18) => fu_arith_n_50,
      \o1reg_reg[31]_0\(17) => fu_arith_n_51,
      \o1reg_reg[31]_0\(16) => fu_arith_n_52,
      \o1reg_reg[31]_0\(15) => fu_arith_n_53,
      \o1reg_reg[31]_0\(14) => fu_arith_n_54,
      \o1reg_reg[31]_0\(13) => fu_arith_n_55,
      \o1reg_reg[31]_0\(12) => fu_arith_n_56,
      \o1reg_reg[31]_0\(11) => fu_arith_n_57,
      \o1reg_reg[31]_0\(10) => fu_arith_n_58,
      \o1reg_reg[31]_0\(9) => fu_arith_n_59,
      \o1reg_reg[31]_0\(8) => fu_arith_n_60,
      \o1reg_reg[31]_0\(7) => fu_arith_n_61,
      \o1reg_reg[31]_0\(6) => fu_arith_n_62,
      \o1reg_reg[31]_0\(5) => fu_arith_n_63,
      \o1reg_reg[31]_0\(4) => fu_arith_n_64,
      \o1reg_reg[31]_0\(3) => fu_arith_n_65,
      \o1reg_reg[31]_0\(2) => fu_arith_n_66,
      \o1reg_reg[31]_0\(1) => fu_arith_n_67,
      \o1reg_reg[31]_0\(0) => fu_arith_n_68,
      \o1temp_reg[12]_0\ => fu_arith_n_34,
      \o1temp_reg[13]_0\ => fu_arith_n_35,
      \o1temp_reg[14]_0\ => fu_arith_n_18,
      \o1temp_reg[15]_0\ => fu_arith_n_17,
      \o1temp_reg[16]_0\ => fu_arith_n_16,
      \o1temp_reg[17]_0\ => fu_arith_n_0,
      \o1temp_reg[23]_0\ => fu_arith_n_7,
      \o1temp_reg[24]_0\ => fu_arith_n_8,
      \o1temp_reg[26]_0\ => fu_arith_n_10,
      \o1temp_reg[29]_0\ => fu_arith_n_13,
      \o1temp_reg[30]_0\ => fu_arith_n_14,
      \o1temp_reg[31]_0\ => fu_arith_n_15,
      \o1temp_reg[5]_0\ => fu_arith_n_24,
      \o1temp_reg[6]_0\ => fu_arith_n_26,
      \o1temp_reg[7]_0\ => fu_arith_n_28,
      \ra_block.return_addr_reg_reg[1]\ => fu_arith_n_19,
      rstx => rstx_0,
      socket_RF_i1_data(31) => \^o1temp_reg[31]\,
      socket_RF_i1_data(30) => \^o1temp_reg[30]\,
      socket_RF_i1_data(29) => \^o1temp_reg[29]\,
      socket_RF_i1_data(28 downto 27) => \^core_db_bustraces_wire\(15 downto 14),
      socket_RF_i1_data(26) => \^o1temp_reg[26]\,
      socket_RF_i1_data(25) => \^core_db_bustraces_wire\(13),
      socket_RF_i1_data(24) => \^o1temp_reg[24]\,
      socket_RF_i1_data(23) => \^o1temp_reg[23]\,
      socket_RF_i1_data(22) => \^o1temp_reg[22]\,
      socket_RF_i1_data(21) => \^o1temp_reg[21]\,
      socket_RF_i1_data(20) => \^o1temp_reg[20]\,
      socket_RF_i1_data(19) => \^core_db_bustraces_wire\(12),
      socket_RF_i1_data(18) => \^o1temp_reg[18]\,
      socket_RF_i1_data(17) => \^o1temp_reg[17]\,
      socket_RF_i1_data(16) => \^o1temp_reg[16]\,
      socket_RF_i1_data(15) => \^o1temp_reg[15]\,
      socket_RF_i1_data(14) => \^o1temp_reg[14]\,
      socket_RF_i1_data(13) => \^o1temp_reg[13]\,
      socket_RF_i1_data(12) => \^o1temp_reg[12]\,
      socket_RF_i1_data(11 downto 0) => \^core_db_bustraces_wire\(11 downto 0),
      \t1reg_reg[0]_0\ => fu_arith_n_36,
      \t1reg_reg[2]_0\ => fu_arith_n_20
    );
fu_logic: entity work.toplevel_tta_core_toplevel_0_0_fu_and_ior_xor_always_1
     port map (
      D(1 downto 0) => inst_decoder_fu_logic_opc_wire(1 downto 0),
      E(0) => o1reg,
      Q(31) => fu_logic_n_32,
      Q(30) => fu_logic_n_33,
      Q(29) => fu_logic_n_34,
      Q(28) => fu_logic_n_35,
      Q(27) => fu_logic_n_36,
      Q(26) => fu_logic_n_37,
      Q(25) => fu_logic_n_38,
      Q(24) => fu_logic_n_39,
      Q(23) => fu_logic_n_40,
      Q(22) => fu_logic_n_41,
      Q(21) => fu_logic_n_42,
      Q(20) => fu_logic_n_43,
      Q(19) => fu_logic_n_44,
      Q(18) => fu_logic_n_45,
      Q(17) => fu_logic_n_46,
      Q(16) => fu_logic_n_47,
      Q(15) => fu_logic_n_48,
      Q(14) => fu_logic_n_49,
      Q(13) => fu_logic_n_50,
      Q(12) => fu_logic_n_51,
      Q(11) => fu_logic_n_52,
      Q(10) => fu_logic_n_53,
      Q(9) => fu_logic_n_54,
      Q(8) => fu_logic_n_55,
      Q(7) => fu_logic_n_56,
      Q(6) => fu_logic_n_57,
      Q(5) => fu_logic_n_58,
      Q(4) => fu_logic_n_59,
      Q(3) => fu_logic_n_60,
      Q(2) => fu_logic_n_61,
      Q(1) => fu_logic_n_62,
      Q(0) => fu_logic_n_63,
      \adata_r_reg[19]\ => fu_logic_n_24,
      \adata_r_reg[24]\ => fu_logic_n_9,
      clk => clk,
      fu_logic_in2_load_reg_reg(0) => fu_logic_in2_load_reg_reg_0(0),
      fu_logic_in2_load_reg_reg_0(31 downto 0) => p_0_in_1(31 downto 0),
      inst_decoder_B1_src_sel_wire(1 downto 0) => inst_decoder_B1_src_sel_wire(1 downto 0),
      \o1_data_r_reg[18]\ => fu_logic_n_23,
      \o1_data_r_reg[20]\ => fu_logic_n_25,
      \o1_data_r_reg[21]\ => fu_logic_n_26,
      \o1_data_r_reg[22]\ => fu_logic_n_27,
      \o1_data_r_reg[2]\ => fu_logic_n_10,
      \o1_data_r_reg[5]\ => fu_logic_n_13,
      \o1_data_r_reg[6]\ => fu_logic_n_14,
      \o1_data_r_reg[7]\ => fu_logic_n_15,
      \o1reg_reg[25]_0\ => fu_logic_n_29,
      \o1reg_reg[27]_0\ => fu_logic_n_30,
      \o1reg_reg[28]_0\ => fu_logic_n_31,
      \o1temp_reg[10]_0\ => fu_logic_n_18,
      \o1temp_reg[11]_0\ => fu_logic_n_19,
      \o1temp_reg[12]_0\ => fu_logic_n_20,
      \o1temp_reg[13]_0\ => fu_logic_n_21,
      \o1temp_reg[14]_0\ => fu_logic_n_8,
      \o1temp_reg[15]_0\ => fu_logic_n_7,
      \o1temp_reg[16]_0\ => fu_logic_n_6,
      \o1temp_reg[17]_0\ => fu_logic_n_22,
      \o1temp_reg[23]_0\ => fu_logic_n_28,
      \o1temp_reg[24]_0\ => fu_logic_n_1,
      \o1temp_reg[26]_0\ => fu_logic_n_2,
      \o1temp_reg[29]_0\ => fu_logic_n_3,
      \o1temp_reg[30]_0\ => fu_logic_n_4,
      \o1temp_reg[31]_0\ => fu_logic_n_5,
      \o1temp_reg[8]_0\ => fu_logic_n_16,
      \o1temp_reg[9]_0\ => fu_logic_n_17,
      rstx => rstx_0,
      socket_RF_i1_data(31) => \^o1temp_reg[31]\,
      socket_RF_i1_data(30) => \^o1temp_reg[30]\,
      socket_RF_i1_data(29) => \^o1temp_reg[29]\,
      socket_RF_i1_data(28 downto 27) => \^core_db_bustraces_wire\(15 downto 14),
      socket_RF_i1_data(26) => \^o1temp_reg[26]\,
      socket_RF_i1_data(25) => \^core_db_bustraces_wire\(13),
      socket_RF_i1_data(24) => \^o1temp_reg[24]\,
      socket_RF_i1_data(23) => \^o1temp_reg[23]\,
      socket_RF_i1_data(22) => \^o1temp_reg[22]\,
      socket_RF_i1_data(21) => \^o1temp_reg[21]\,
      socket_RF_i1_data(20) => \^o1temp_reg[20]\,
      socket_RF_i1_data(19) => \^core_db_bustraces_wire\(12),
      socket_RF_i1_data(18) => \^o1temp_reg[18]\,
      socket_RF_i1_data(17) => \^o1temp_reg[17]\,
      socket_RF_i1_data(16) => \^o1temp_reg[16]\,
      socket_RF_i1_data(15) => \^o1temp_reg[15]\,
      socket_RF_i1_data(14) => \^o1temp_reg[14]\,
      socket_RF_i1_data(13) => \^o1temp_reg[13]\,
      socket_RF_i1_data(12) => \^o1temp_reg[12]\,
      socket_RF_i1_data(11 downto 0) => \^core_db_bustraces_wire\(11 downto 0),
      \t1reg_reg[0]_0\ => fu_logic_n_0,
      \t1reg_reg[3]_0\ => fu_logic_n_11,
      \t1reg_reg[4]_0\ => fu_logic_n_12
    );
fu_lsu: entity work.toplevel_tta_core_toplevel_0_0_fu_lsu_32b
     port map (
      \B1_src_sel_reg_reg[0]\(9) => inst_decoder_n_78,
      \B1_src_sel_reg_reg[0]\(8) => inst_decoder_n_79,
      \B1_src_sel_reg_reg[0]\(7) => inst_decoder_n_80,
      \B1_src_sel_reg_reg[0]\(6) => inst_decoder_n_81,
      \B1_src_sel_reg_reg[0]\(5) => inst_decoder_n_82,
      \B1_src_sel_reg_reg[0]\(4) => inst_decoder_n_83,
      \B1_src_sel_reg_reg[0]\(3) => inst_decoder_n_84,
      \B1_src_sel_reg_reg[0]\(2) => inst_decoder_n_85,
      \B1_src_sel_reg_reg[0]\(1) => inst_decoder_n_86,
      \B1_src_sel_reg_reg[0]\(0) => inst_decoder_n_87,
      D(0) => fu_lsu_n_6,
      E(0) => inst_decoder_n_213,
      Q(31 downto 0) => o1_data_r(31 downto 0),
      RAM_ARR_reg(9 downto 0) => RAM_ARR_reg(9 downto 0),
      RAM_ARR_reg_0(31 downto 0) => RAM_ARR_reg_0(31 downto 0),
      a_enable => a_enable,
      \a_rdata_r_reg[31]\(31 downto 0) => \a_rdata_r_reg[31]\(31 downto 0),
      clk => clk,
      core_fu_lsu_astrb_out_wire(3 downto 0) => \^core_fu_lsu_astrb_out_wire\(3 downto 0),
      core_fu_lsu_avalid_out_wire => \^core_fu_lsu_avalid_out_wire\,
      core_fu_lsu_awren_out_wire => core_fu_lsu_awren_out_wire,
      core_fu_lsu_rready_out_wire => core_fu_lsu_rready_out_wire,
      fu_lsu_in1t_load_reg_reg => inst_decoder_n_288,
      fu_lsu_in1t_load_reg_reg_0 => inst_decoder_n_289,
      fu_lsu_in1t_load_reg_reg_1 => inst_decoder_n_290,
      fu_lsu_in1t_load_reg_reg_2 => inst_decoder_n_291,
      fu_lsu_in1t_load_reg_reg_3 => inst_decoder_n_292,
      fu_lsu_in1t_load_reg_reg_4(2) => inst_decoder_n_283,
      fu_lsu_in1t_load_reg_reg_4(1) => inst_decoder_n_284,
      fu_lsu_in1t_load_reg_reg_4(0) => inst_decoder_n_285,
      fu_lsu_in1t_load_reg_reg_5(31) => inst_decoder_n_218,
      fu_lsu_in1t_load_reg_reg_5(30) => inst_decoder_n_219,
      fu_lsu_in1t_load_reg_reg_5(29) => inst_decoder_n_220,
      fu_lsu_in1t_load_reg_reg_5(28) => inst_decoder_n_221,
      fu_lsu_in1t_load_reg_reg_5(27) => inst_decoder_n_222,
      fu_lsu_in1t_load_reg_reg_5(26) => inst_decoder_n_223,
      fu_lsu_in1t_load_reg_reg_5(25) => inst_decoder_n_224,
      fu_lsu_in1t_load_reg_reg_5(24) => inst_decoder_n_225,
      fu_lsu_in1t_load_reg_reg_5(23) => inst_decoder_n_226,
      fu_lsu_in1t_load_reg_reg_5(22) => inst_decoder_n_227,
      fu_lsu_in1t_load_reg_reg_5(21) => inst_decoder_n_228,
      fu_lsu_in1t_load_reg_reg_5(20) => inst_decoder_n_229,
      fu_lsu_in1t_load_reg_reg_5(19) => inst_decoder_n_230,
      fu_lsu_in1t_load_reg_reg_5(18) => inst_decoder_n_231,
      fu_lsu_in1t_load_reg_reg_5(17) => inst_decoder_n_232,
      fu_lsu_in1t_load_reg_reg_5(16) => inst_decoder_n_233,
      fu_lsu_in1t_load_reg_reg_5(15) => inst_decoder_n_234,
      fu_lsu_in1t_load_reg_reg_5(14) => inst_decoder_n_235,
      fu_lsu_in1t_load_reg_reg_5(13) => inst_decoder_n_236,
      fu_lsu_in1t_load_reg_reg_5(12) => inst_decoder_n_237,
      fu_lsu_in1t_load_reg_reg_5(11) => inst_decoder_n_238,
      fu_lsu_in1t_load_reg_reg_5(10) => inst_decoder_n_239,
      fu_lsu_in1t_load_reg_reg_5(9) => inst_decoder_n_240,
      fu_lsu_in1t_load_reg_reg_5(8) => inst_decoder_n_241,
      fu_lsu_in1t_load_reg_reg_5(7) => inst_decoder_n_242,
      fu_lsu_in1t_load_reg_reg_5(6) => inst_decoder_n_243,
      fu_lsu_in1t_load_reg_reg_5(5) => inst_decoder_n_244,
      fu_lsu_in1t_load_reg_reg_5(4) => inst_decoder_n_245,
      fu_lsu_in1t_load_reg_reg_5(3) => inst_decoder_n_246,
      fu_lsu_in1t_load_reg_reg_5(2) => inst_decoder_n_247,
      fu_lsu_in1t_load_reg_reg_5(1) => inst_decoder_n_248,
      fu_lsu_in1t_load_reg_reg_5(0) => inst_decoder_n_249,
      fu_lsu_in2_load_reg_reg(31) => inst_decoder_n_250,
      fu_lsu_in2_load_reg_reg(30) => inst_decoder_n_251,
      fu_lsu_in2_load_reg_reg(29) => inst_decoder_n_252,
      fu_lsu_in2_load_reg_reg(28) => inst_decoder_n_253,
      fu_lsu_in2_load_reg_reg(27) => inst_decoder_n_254,
      fu_lsu_in2_load_reg_reg(26) => inst_decoder_n_255,
      fu_lsu_in2_load_reg_reg(25) => inst_decoder_n_256,
      fu_lsu_in2_load_reg_reg(24) => inst_decoder_n_257,
      fu_lsu_in2_load_reg_reg(23) => inst_decoder_n_258,
      fu_lsu_in2_load_reg_reg(22) => inst_decoder_n_259,
      fu_lsu_in2_load_reg_reg(21) => inst_decoder_n_260,
      fu_lsu_in2_load_reg_reg(20) => inst_decoder_n_261,
      fu_lsu_in2_load_reg_reg(19) => inst_decoder_n_262,
      fu_lsu_in2_load_reg_reg(18) => inst_decoder_n_263,
      fu_lsu_in2_load_reg_reg(17) => inst_decoder_n_264,
      fu_lsu_in2_load_reg_reg(16) => inst_decoder_n_265,
      fu_lsu_in2_load_reg_reg(15) => inst_decoder_n_266,
      fu_lsu_in2_load_reg_reg(14) => inst_decoder_n_267,
      fu_lsu_in2_load_reg_reg(13) => inst_decoder_n_268,
      fu_lsu_in2_load_reg_reg(12) => inst_decoder_n_269,
      fu_lsu_in2_load_reg_reg(11) => inst_decoder_n_270,
      fu_lsu_in2_load_reg_reg(10) => inst_decoder_n_271,
      fu_lsu_in2_load_reg_reg(9) => inst_decoder_n_272,
      fu_lsu_in2_load_reg_reg(8) => inst_decoder_n_273,
      fu_lsu_in2_load_reg_reg(7) => inst_decoder_n_274,
      fu_lsu_in2_load_reg_reg(6) => inst_decoder_n_275,
      fu_lsu_in2_load_reg_reg(5) => inst_decoder_n_276,
      fu_lsu_in2_load_reg_reg(4) => inst_decoder_n_277,
      fu_lsu_in2_load_reg_reg(3) => inst_decoder_n_278,
      fu_lsu_in2_load_reg_reg(2) => inst_decoder_n_279,
      fu_lsu_in2_load_reg_reg(1) => inst_decoder_n_280,
      fu_lsu_in2_load_reg_reg(0) => inst_decoder_n_281,
      \fu_lsu_opc_reg_reg[1]\ => inst_decoder_n_63,
      \fu_lsu_opc_reg_reg[2]\(1) => inst_decoder_n_61,
      \fu_lsu_opc_reg_reg[2]\(0) => inst_decoder_n_62,
      inst_decoder_B1_src_sel_wire(0) => inst_decoder_B1_src_sel_wire(0),
      \o1reg_reg[25]\ => fu_lsu_n_23,
      \o1reg_reg[27]\ => fu_lsu_n_21,
      \o1reg_reg[28]\ => fu_lsu_n_20,
      \o1temp_reg[16]\ => fu_lsu_n_37,
      \o1temp_reg[17]\ => fu_lsu_n_36,
      \o1temp_reg[18]\ => fu_lsu_n_34,
      \o1temp_reg[18]_0\ => fu_lsu_n_35,
      \o1temp_reg[19]\ => fu_lsu_n_32,
      \o1temp_reg[19]_0\ => fu_lsu_n_33,
      \o1temp_reg[20]\ => fu_lsu_n_30,
      \o1temp_reg[20]_0\ => fu_lsu_n_31,
      \o1temp_reg[21]\ => fu_lsu_n_28,
      \o1temp_reg[21]_0\ => fu_lsu_n_29,
      \o1temp_reg[22]\ => fu_lsu_n_26,
      \o1temp_reg[22]_0\ => fu_lsu_n_27,
      \o1temp_reg[23]\ => fu_lsu_n_25,
      \o1temp_reg[24]\ => fu_lsu_n_24,
      \o1temp_reg[26]\ => fu_lsu_n_22,
      \o1temp_reg[29]\ => fu_lsu_n_19,
      \o1temp_reg[30]\ => fu_lsu_n_18,
      \o1temp_reg[31]\ => fu_lsu_n_17,
      onchip_mem_data_a_aready_out_wire => onchip_mem_data_a_aready_out_wire,
      \opc_reg_reg[0]\ => fu_arith_n_12,
      \opc_reg_reg[0]_0\ => fu_arith_n_11,
      \opc_reg_reg[0]_1\ => fu_arith_n_9,
      \opc_reg_reg[0]_2\ => fu_arith_n_6,
      \opc_reg_reg[0]_3\ => fu_arith_n_5,
      \opc_reg_reg[0]_4\ => fu_arith_n_4,
      \opc_reg_reg[0]_5\ => fu_arith_n_3,
      \opc_reg_reg[0]_6\ => fu_arith_n_2,
      p_1_in => p_1_in,
      \pipeline_r[0][sign_extend]0_out\ => \pipeline_r[0][sign_extend]0_out\,
      \result_r_reg[10]_0\ => fu_lsu_n_11,
      \result_r_reg[11]_0\ => fu_lsu_n_10,
      \result_r_reg[12]_0\ => fu_lsu_n_9,
      \result_r_reg[13]_0\ => fu_lsu_n_8,
      \result_r_reg[14]_0\ => fu_lsu_n_39,
      \result_r_reg[15]_0\ => fu_lsu_n_38,
      \result_r_reg[1]_0\ => fu_lsu_n_40,
      \result_r_reg[2]_0\ => fu_lsu_n_41,
      \result_r_reg[3]_0\ => fu_lsu_n_42,
      \result_r_reg[4]_0\ => fu_lsu_n_7,
      \result_r_reg[5]_0\ => fu_lsu_n_16,
      \result_r_reg[6]_0\ => fu_lsu_n_15,
      \result_r_reg[7]_0\ => fu_lsu_n_14,
      \result_r_reg[8]_0\ => fu_lsu_n_13,
      \result_r_reg[9]_0\ => fu_lsu_n_12,
      rready_r_reg_0(0) => rready_r_reg(0),
      rstx => rstx_0
    );
fu_shifter: entity work.toplevel_tta_core_toplevel_0_0_fu_shl_shr_shru_always_1
     port map (
      \B1_src_sel_reg_reg[0]\ => fu_logic_n_0,
      \B1_src_sel_reg_reg[0]_0\ => fu_logic_n_5,
      \B1_src_sel_reg_reg[0]_1\ => fu_logic_n_6,
      \B1_src_sel_reg_reg[0]_2\ => fu_logic_n_7,
      \B1_src_sel_reg_reg[0]_3\ => fu_logic_n_10,
      \B1_src_sel_reg_reg[0]_4\ => fu_logic_n_13,
      \B1_src_sel_reg_reg[0]_5\ => fu_logic_n_14,
      \B1_src_sel_reg_reg[0]_6\ => fu_logic_n_15,
      D(31) => inst_decoder_n_120,
      D(30) => inst_decoder_n_121,
      D(29) => inst_decoder_n_122,
      D(28) => inst_decoder_n_123,
      D(27) => inst_decoder_n_124,
      D(26) => inst_decoder_n_125,
      D(25) => inst_decoder_n_126,
      D(24) => inst_decoder_n_127,
      D(23) => inst_decoder_n_128,
      D(22) => inst_decoder_n_129,
      D(21) => inst_decoder_n_130,
      D(20) => inst_decoder_n_131,
      D(19) => inst_decoder_n_132,
      D(18) => inst_decoder_n_133,
      D(17) => inst_decoder_n_134,
      D(16) => inst_decoder_n_135,
      D(15) => inst_decoder_n_136,
      D(14) => inst_decoder_n_137,
      D(13) => inst_decoder_n_138,
      D(12) => inst_decoder_n_139,
      D(11) => inst_decoder_n_140,
      D(10) => inst_decoder_n_141,
      D(9) => inst_decoder_n_142,
      D(8) => inst_decoder_n_143,
      D(7) => inst_decoder_n_144,
      D(6) => inst_decoder_n_145,
      D(5) => inst_decoder_n_146,
      D(4) => inst_decoder_n_147,
      D(3) => inst_decoder_n_148,
      D(2) => inst_decoder_n_149,
      D(1) => inst_decoder_n_150,
      D(0) => inst_decoder_n_151,
      E(0) => o1reg_0,
      Q(31) => fu_shifter_n_38,
      Q(30) => fu_shifter_n_39,
      Q(29) => fu_shifter_n_40,
      Q(28) => fu_shifter_n_41,
      Q(27) => fu_shifter_n_42,
      Q(26) => fu_shifter_n_43,
      Q(25) => fu_shifter_n_44,
      Q(24) => fu_shifter_n_45,
      Q(23) => fu_shifter_n_46,
      Q(22) => fu_shifter_n_47,
      Q(21) => fu_shifter_n_48,
      Q(20) => fu_shifter_n_49,
      Q(19) => fu_shifter_n_50,
      Q(18) => fu_shifter_n_51,
      Q(17) => fu_shifter_n_52,
      Q(16) => fu_shifter_n_53,
      Q(15) => fu_shifter_n_54,
      Q(14) => fu_shifter_n_55,
      Q(13) => fu_shifter_n_56,
      Q(12) => fu_shifter_n_57,
      Q(11) => fu_shifter_n_58,
      Q(10) => fu_shifter_n_59,
      Q(9) => fu_shifter_n_60,
      Q(8) => fu_shifter_n_61,
      Q(7) => fu_shifter_n_62,
      Q(6) => fu_shifter_n_63,
      Q(5) => fu_shifter_n_64,
      Q(4) => fu_shifter_n_65,
      Q(3) => fu_shifter_n_66,
      Q(2) => fu_shifter_n_67,
      Q(1) => fu_shifter_n_68,
      Q(0) => fu_shifter_n_69,
      \T1opc_reg_reg[0]\ => fu_logic_n_23,
      \T1opc_reg_reg[0]_0\ => fu_logic_n_24,
      \T1opc_reg_reg[0]_1\ => fu_logic_n_25,
      \T1opc_reg_reg[0]_2\ => fu_logic_n_26,
      \T1opc_reg_reg[0]_3\ => fu_logic_n_27,
      \adata_r_reg[19]\ => fu_shifter_n_24,
      \adata_r_reg[24]\ => fu_shifter_n_27,
      clk => clk,
      fu_shifter_in2_load_reg_reg(0) => fu_shifter_in2_load_reg_reg_0(0),
      \fu_shifter_opc_reg_reg[1]\(1 downto 0) => inst_decoder_fu_shifter_opc_wire(1 downto 0),
      inst_decoder_B1_src_sel_wire(0) => inst_decoder_B1_src_sel_wire(0),
      \o1_data_r_reg[18]\ => fu_shifter_n_25,
      \o1_data_r_reg[20]\ => fu_shifter_n_23,
      \o1_data_r_reg[21]\ => fu_shifter_n_22,
      \o1_data_r_reg[22]\ => fu_shifter_n_21,
      \o1_data_r_reg[2]\ => fu_shifter_n_9,
      \o1_data_r_reg[5]\ => fu_shifter_n_10,
      \o1_data_r_reg[6]\ => fu_shifter_n_11,
      \o1_data_r_reg[7]\ => fu_shifter_n_12,
      \o1reg_reg[25]_0\ => fu_shifter_n_18,
      \o1reg_reg[27]_0\ => fu_shifter_n_16,
      \o1reg_reg[28]_0\ => fu_shifter_n_15,
      \o1temp_reg[10]_0\ => fu_shifter_n_31,
      \o1temp_reg[11]_0\ => fu_shifter_n_32,
      \o1temp_reg[12]_0\ => fu_shifter_n_33,
      \o1temp_reg[13]_0\ => fu_shifter_n_34,
      \o1temp_reg[14]_0\ => fu_shifter_n_35,
      \o1temp_reg[15]_0\ => fu_shifter_n_8,
      \o1temp_reg[16]_0\ => fu_shifter_n_7,
      \o1temp_reg[17]_0\ => fu_shifter_n_26,
      \o1temp_reg[18]_0\ => fu_shifter_n_1,
      \o1temp_reg[19]_0\ => fu_shifter_n_2,
      \o1temp_reg[20]_0\ => fu_shifter_n_3,
      \o1temp_reg[21]_0\ => fu_shifter_n_4,
      \o1temp_reg[22]_0\ => fu_shifter_n_5,
      \o1temp_reg[23]_0\ => fu_shifter_n_20,
      \o1temp_reg[24]_0\ => fu_shifter_n_19,
      \o1temp_reg[26]_0\ => fu_shifter_n_17,
      \o1temp_reg[29]_0\ => fu_shifter_n_14,
      \o1temp_reg[30]_0\ => fu_shifter_n_13,
      \o1temp_reg[31]_0\ => fu_shifter_n_6,
      \o1temp_reg[8]_0\ => fu_shifter_n_36,
      \o1temp_reg[9]_0\ => fu_shifter_n_30,
      rstx => rstx_0,
      \simm_B1_reg_reg[31]\ => fu_shifter_n_0,
      socket_RF_i1_data(31) => \^o1temp_reg[31]\,
      socket_RF_i1_data(30) => \^o1temp_reg[30]\,
      socket_RF_i1_data(29) => \^o1temp_reg[29]\,
      socket_RF_i1_data(28 downto 27) => \^core_db_bustraces_wire\(15 downto 14),
      socket_RF_i1_data(26) => \^o1temp_reg[26]\,
      socket_RF_i1_data(25) => \^core_db_bustraces_wire\(13),
      socket_RF_i1_data(24) => \^o1temp_reg[24]\,
      socket_RF_i1_data(23) => \^o1temp_reg[23]\,
      socket_RF_i1_data(22) => \^o1temp_reg[22]\,
      socket_RF_i1_data(21) => \^o1temp_reg[21]\,
      socket_RF_i1_data(20) => \^o1temp_reg[20]\,
      socket_RF_i1_data(19) => \^core_db_bustraces_wire\(12),
      socket_RF_i1_data(18) => \^o1temp_reg[18]\,
      socket_RF_i1_data(17) => \^o1temp_reg[17]\,
      socket_RF_i1_data(16) => \^o1temp_reg[16]\,
      socket_RF_i1_data(15) => \^o1temp_reg[15]\,
      socket_RF_i1_data(14) => \^o1temp_reg[14]\,
      socket_RF_i1_data(13) => \^o1temp_reg[13]\,
      socket_RF_i1_data(12) => \^o1temp_reg[12]\,
      socket_RF_i1_data(11 downto 0) => \^core_db_bustraces_wire\(11 downto 0),
      \t1reg_reg[0]_0\ => fu_shifter_n_37,
      \t1reg_reg[3]_0\ => fu_shifter_n_28,
      \t1reg_reg[4]_0\ => fu_shifter_n_29
    );
inst_decoder: entity work.toplevel_tta_core_toplevel_0_0_tta_core_decoder
     port map (
      ADDRA(2 downto 0) => inst_decoder_rf_RF_rd_opc_wire(2 downto 0),
      ADDRD(2 downto 0) => inst_decoder_rf_RF_wr_opc_wire(2 downto 0),
      \B1_src_sel_reg_reg[0]_0\ => inst_fetch_n_236,
      \B1_src_sel_reg_reg[0]_1\ => fu_logic_n_21,
      \B1_src_sel_reg_reg[0]_10\ => fu_lsu_n_34,
      \B1_src_sel_reg_reg[0]_11\ => fu_logic_n_8,
      \B1_src_sel_reg_reg[0]_12\ => fu_logic_n_9,
      \B1_src_sel_reg_reg[0]_13\ => fu_logic_n_12,
      \B1_src_sel_reg_reg[0]_14\ => fu_logic_n_19,
      \B1_src_sel_reg_reg[0]_15\ => fu_logic_n_18,
      \B1_src_sel_reg_reg[0]_16\ => fu_logic_n_17,
      \B1_src_sel_reg_reg[0]_17\ => fu_logic_n_16,
      \B1_src_sel_reg_reg[0]_18\ => fu_logic_n_11,
      \B1_src_sel_reg_reg[0]_19\ => fu_logic_n_0,
      \B1_src_sel_reg_reg[0]_2\ => fu_logic_n_20,
      \B1_src_sel_reg_reg[0]_20\ => fu_shifter_n_15,
      \B1_src_sel_reg_reg[0]_21\ => fu_lsu_n_20,
      \B1_src_sel_reg_reg[0]_22\ => fu_shifter_n_16,
      \B1_src_sel_reg_reg[0]_23\ => fu_lsu_n_21,
      \B1_src_sel_reg_reg[0]_24\ => fu_shifter_n_18,
      \B1_src_sel_reg_reg[0]_25\ => fu_lsu_n_23,
      \B1_src_sel_reg_reg[0]_26\ => fu_lsu_n_32,
      \B1_src_sel_reg_reg[0]_3\ => fu_logic_n_4,
      \B1_src_sel_reg_reg[0]_4\ => fu_logic_n_3,
      \B1_src_sel_reg_reg[0]_5\ => fu_logic_n_2,
      \B1_src_sel_reg_reg[0]_6\ => fu_logic_n_1,
      \B1_src_sel_reg_reg[0]_7\ => fu_lsu_n_26,
      \B1_src_sel_reg_reg[0]_8\ => fu_lsu_n_28,
      \B1_src_sel_reg_reg[0]_9\ => fu_lsu_n_30,
      \B1_src_sel_reg_reg[1]_0\ => inst_fetch_n_235,
      \B1_src_sel_reg_reg[1]_1\ => fu_arith_n_16,
      \B1_src_sel_reg_reg[1]_2\ => fu_arith_n_17,
      \B1_src_sel_reg_reg[1]_3\ => fu_arith_n_28,
      \B1_src_sel_reg_reg[1]_4\ => fu_arith_n_26,
      \B1_src_sel_reg_reg[1]_5\ => fu_arith_n_24,
      \B1_src_sel_reg_reg[1]_6\ => fu_arith_n_20,
      \B1_src_sel_reg_reg[2]_0\ => inst_fetch_n_234,
      D(1 downto 0) => inst_decoder_fu_logic_opc_wire(1 downto 0),
      E(0) => return_addr_reg,
      Q(31 downto 0) => o1_data_r(31 downto 0),
      \T1opc_reg_reg[0]\ => fu_logic_n_31,
      \T1opc_reg_reg[0]_0\ => fu_logic_n_30,
      \T1opc_reg_reg[0]_1\ => fu_logic_n_29,
      \T1opc_reg_reg[0]_2\ => fu_logic_n_28,
      \T1opc_reg_reg[0]_3\ => fu_logic_n_27,
      \T1opc_reg_reg[0]_4\ => fu_logic_n_26,
      \T1opc_reg_reg[0]_5\ => fu_logic_n_25,
      \T1opc_reg_reg[0]_6\ => fu_logic_n_24,
      \T1opc_reg_reg[0]_7\ => fu_logic_n_23,
      \T1opc_reg_reg[0]_8\ => fu_logic_n_22,
      \T1opc_reg_reg[1]\(0) => o1reg,
      \aaddr_r_reg[9]\(9) => inst_decoder_n_78,
      \aaddr_r_reg[9]\(8) => inst_decoder_n_79,
      \aaddr_r_reg[9]\(7) => inst_decoder_n_80,
      \aaddr_r_reg[9]\(6) => inst_decoder_n_81,
      \aaddr_r_reg[9]\(5) => inst_decoder_n_82,
      \aaddr_r_reg[9]\(4) => inst_decoder_n_83,
      \aaddr_r_reg[9]\(3) => inst_decoder_n_84,
      \aaddr_r_reg[9]\(2) => inst_decoder_n_85,
      \aaddr_r_reg[9]\(1) => inst_decoder_n_86,
      \aaddr_r_reg[9]\(0) => inst_decoder_n_87,
      \adata_r_reg[31]\(0) => inst_decoder_n_213,
      \adata_r_reg[31]_0\(31) => inst_decoder_n_218,
      \adata_r_reg[31]_0\(30) => inst_decoder_n_219,
      \adata_r_reg[31]_0\(29) => inst_decoder_n_220,
      \adata_r_reg[31]_0\(28) => inst_decoder_n_221,
      \adata_r_reg[31]_0\(27) => inst_decoder_n_222,
      \adata_r_reg[31]_0\(26) => inst_decoder_n_223,
      \adata_r_reg[31]_0\(25) => inst_decoder_n_224,
      \adata_r_reg[31]_0\(24) => inst_decoder_n_225,
      \adata_r_reg[31]_0\(23) => inst_decoder_n_226,
      \adata_r_reg[31]_0\(22) => inst_decoder_n_227,
      \adata_r_reg[31]_0\(21) => inst_decoder_n_228,
      \adata_r_reg[31]_0\(20) => inst_decoder_n_229,
      \adata_r_reg[31]_0\(19) => inst_decoder_n_230,
      \adata_r_reg[31]_0\(18) => inst_decoder_n_231,
      \adata_r_reg[31]_0\(17) => inst_decoder_n_232,
      \adata_r_reg[31]_0\(16) => inst_decoder_n_233,
      \adata_r_reg[31]_0\(15) => inst_decoder_n_234,
      \adata_r_reg[31]_0\(14) => inst_decoder_n_235,
      \adata_r_reg[31]_0\(13) => inst_decoder_n_236,
      \adata_r_reg[31]_0\(12) => inst_decoder_n_237,
      \adata_r_reg[31]_0\(11) => inst_decoder_n_238,
      \adata_r_reg[31]_0\(10) => inst_decoder_n_239,
      \adata_r_reg[31]_0\(9) => inst_decoder_n_240,
      \adata_r_reg[31]_0\(8) => inst_decoder_n_241,
      \adata_r_reg[31]_0\(7) => inst_decoder_n_242,
      \adata_r_reg[31]_0\(6) => inst_decoder_n_243,
      \adata_r_reg[31]_0\(5) => inst_decoder_n_244,
      \adata_r_reg[31]_0\(4) => inst_decoder_n_245,
      \adata_r_reg[31]_0\(3) => inst_decoder_n_246,
      \adata_r_reg[31]_0\(2) => inst_decoder_n_247,
      \adata_r_reg[31]_0\(1) => inst_decoder_n_248,
      \adata_r_reg[31]_0\(0) => inst_decoder_n_249,
      \astrb_r_reg[0]\ => inst_decoder_n_292,
      \astrb_r_reg[1]\ => inst_decoder_n_291,
      \astrb_r_reg[2]\ => inst_decoder_n_290,
      \astrb_r_reg[3]\ => inst_decoder_n_289,
      avalid_r_reg => inst_decoder_n_288,
      awren_r_reg => inst_decoder_n_63,
      clk => clk,
      core_fu_lsu_astrb_out_wire(3 downto 0) => \^core_fu_lsu_astrb_out_wire\(3 downto 0),
      core_fu_lsu_avalid_out_wire => \^core_fu_lsu_avalid_out_wire\,
      data_rd_out(30 downto 0) => rf_RF_data_rd_out_wire(31 downto 1),
      decode_fill_lock_reg => decode_fill_lock_reg,
      decode_fill_lock_reg_reg_0 => decode_fill_lock_reg_reg,
      \dout_reg[13]\(13 downto 0) => \dout_reg[13]\(13 downto 0),
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]\ => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]\,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0\ => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0\,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_1\ => inst_fetch_n_239,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_2\ => inst_fetch_n_242,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_3\ => inst_fetch_n_244,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_4\ => inst_fetch_n_246,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_5\ => inst_fetch_n_249,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]\ => inst_fetch_n_238,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_0\ => inst_fetch_n_241,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_1\ => inst_fetch_n_243,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_2\ => inst_fetch_n_245,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_3\ => inst_fetch_n_248,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]\ => inst_fetch_n_182,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_0\ => inst_fetch_n_145,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_1\ => inst_fetch_n_237,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_2\ => inst_fetch_n_240,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_3\ => inst_fetch_n_247,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(31 downto 30) => inst_fetch_fetchblock_wire(37 downto 36),
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(29) => \^q\(4),
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(28 downto 1) => inst_fetch_fetchblock_wire(34 downto 7),
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37]\(0) => \^q\(3),
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38]\(0) => simm_B1_reg,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]\ => inst_fetch_n_185,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]_0\ => inst_fetch_n_186,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]\ => \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]\,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]_0\ => inst_fetch_n_252,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[7]\ => inst_fetch_n_251,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[8]\ => inst_fetch_n_250,
      \fetch_block_registered_generate.fetch_block.reset_lock_reg\ => \fetch_block_registered_generate.fetch_block.reset_lock_reg_0\,
      fu_arith_in2_load_reg0 => fu_arith_in2_load_reg0,
      fu_arith_opc_reg0 => fu_arith_opc_reg0,
      fu_gcu_ra_load_reg0 => fu_gcu_ra_load_reg0,
      fu_logic_in2_load_reg0 => fu_logic_in2_load_reg0,
      fu_logic_opc_reg0 => fu_logic_opc_reg0,
      fu_lsu_in2_load_reg0 => fu_lsu_in2_load_reg0,
      fu_shifter_in2_load_reg0 => fu_shifter_in2_load_reg0,
      fu_shifter_opc_reg0 => fu_shifter_opc_reg0,
      inst_decoder_B1_src_sel_wire(2 downto 0) => inst_decoder_B1_src_sel_wire(2 downto 0),
      inst_decoder_fu_lsu_opc_wire(2 downto 0) => inst_decoder_fu_lsu_opc_wire(2 downto 0),
      inst_decoder_pc_opcode_wire => inst_decoder_pc_opcode_wire,
      inst_decoder_rf_RF_wr_load_wire => inst_decoder_rf_RF_wr_load_wire,
      inst_decoder_rf_bool_rd_opc_wire => \^inst_decoder_rf_bool_rd_opc_wire\,
      inst_decoder_rf_bool_wr_load_wire => inst_decoder_rf_bool_wr_load_wire,
      locked => locked,
      mem_en_lock_r0 => mem_en_lock_r0,
      \o1_data_r_reg[31]\(31) => inst_decoder_n_250,
      \o1_data_r_reg[31]\(30) => inst_decoder_n_251,
      \o1_data_r_reg[31]\(29) => inst_decoder_n_252,
      \o1_data_r_reg[31]\(28) => inst_decoder_n_253,
      \o1_data_r_reg[31]\(27) => inst_decoder_n_254,
      \o1_data_r_reg[31]\(26) => inst_decoder_n_255,
      \o1_data_r_reg[31]\(25) => inst_decoder_n_256,
      \o1_data_r_reg[31]\(24) => inst_decoder_n_257,
      \o1_data_r_reg[31]\(23) => inst_decoder_n_258,
      \o1_data_r_reg[31]\(22) => inst_decoder_n_259,
      \o1_data_r_reg[31]\(21) => inst_decoder_n_260,
      \o1_data_r_reg[31]\(20) => inst_decoder_n_261,
      \o1_data_r_reg[31]\(19) => inst_decoder_n_262,
      \o1_data_r_reg[31]\(18) => inst_decoder_n_263,
      \o1_data_r_reg[31]\(17) => inst_decoder_n_264,
      \o1_data_r_reg[31]\(16) => inst_decoder_n_265,
      \o1_data_r_reg[31]\(15) => inst_decoder_n_266,
      \o1_data_r_reg[31]\(14) => inst_decoder_n_267,
      \o1_data_r_reg[31]\(13) => inst_decoder_n_268,
      \o1_data_r_reg[31]\(12) => inst_decoder_n_269,
      \o1_data_r_reg[31]\(11) => inst_decoder_n_270,
      \o1_data_r_reg[31]\(10) => inst_decoder_n_271,
      \o1_data_r_reg[31]\(9) => inst_decoder_n_272,
      \o1_data_r_reg[31]\(8) => inst_decoder_n_273,
      \o1_data_r_reg[31]\(7) => inst_decoder_n_274,
      \o1_data_r_reg[31]\(6) => inst_decoder_n_275,
      \o1_data_r_reg[31]\(5) => inst_decoder_n_276,
      \o1_data_r_reg[31]\(4) => inst_decoder_n_277,
      \o1_data_r_reg[31]\(3) => inst_decoder_n_278,
      \o1_data_r_reg[31]\(2) => inst_decoder_n_279,
      \o1_data_r_reg[31]\(1) => inst_decoder_n_280,
      \o1_data_r_reg[31]\(0) => inst_decoder_n_281,
      \o1reg_reg[1]\ => inst_decoder_fu_arith_in2_load_wire,
      \o1reg_reg[1]_0\ => inst_decoder_fu_logic_in2_load_wire,
      \o1reg_reg[1]_1\ => inst_decoder_fu_shifter_in2_load_wire,
      \o1reg_reg[31]\(31 downto 0) => p_0_in_2(31 downto 0),
      \o1reg_reg[31]_0\(31) => inst_decoder_n_120,
      \o1reg_reg[31]_0\(30) => inst_decoder_n_121,
      \o1reg_reg[31]_0\(29) => inst_decoder_n_122,
      \o1reg_reg[31]_0\(28) => inst_decoder_n_123,
      \o1reg_reg[31]_0\(27) => inst_decoder_n_124,
      \o1reg_reg[31]_0\(26) => inst_decoder_n_125,
      \o1reg_reg[31]_0\(25) => inst_decoder_n_126,
      \o1reg_reg[31]_0\(24) => inst_decoder_n_127,
      \o1reg_reg[31]_0\(23) => inst_decoder_n_128,
      \o1reg_reg[31]_0\(22) => inst_decoder_n_129,
      \o1reg_reg[31]_0\(21) => inst_decoder_n_130,
      \o1reg_reg[31]_0\(20) => inst_decoder_n_131,
      \o1reg_reg[31]_0\(19) => inst_decoder_n_132,
      \o1reg_reg[31]_0\(18) => inst_decoder_n_133,
      \o1reg_reg[31]_0\(17) => inst_decoder_n_134,
      \o1reg_reg[31]_0\(16) => inst_decoder_n_135,
      \o1reg_reg[31]_0\(15) => inst_decoder_n_136,
      \o1reg_reg[31]_0\(14) => inst_decoder_n_137,
      \o1reg_reg[31]_0\(13) => inst_decoder_n_138,
      \o1reg_reg[31]_0\(12) => inst_decoder_n_139,
      \o1reg_reg[31]_0\(11) => inst_decoder_n_140,
      \o1reg_reg[31]_0\(10) => inst_decoder_n_141,
      \o1reg_reg[31]_0\(9) => inst_decoder_n_142,
      \o1reg_reg[31]_0\(8) => inst_decoder_n_143,
      \o1reg_reg[31]_0\(7) => inst_decoder_n_144,
      \o1reg_reg[31]_0\(6) => inst_decoder_n_145,
      \o1reg_reg[31]_0\(5) => inst_decoder_n_146,
      \o1reg_reg[31]_0\(4) => inst_decoder_n_147,
      \o1reg_reg[31]_0\(3) => inst_decoder_n_148,
      \o1reg_reg[31]_0\(2) => inst_decoder_n_149,
      \o1reg_reg[31]_0\(1) => inst_decoder_n_150,
      \o1reg_reg[31]_0\(0) => inst_decoder_n_151,
      \o1reg_reg[31]_1\(31 downto 0) => p_0_in_1(31 downto 0),
      \o1reg_reg[31]_2\(0) => t1reg,
      \o1reg_reg[31]_3\(0) => o1reg_0,
      \o1reg_reg[31]_4\ => fu_shifter_n_20,
      \o1reg_reg[31]_5\ => fu_shifter_n_26,
      \o1temp_reg[16]\ => inst_decoder_n_287,
      \o1temp_reg[31]\(31) => fu_arith_n_37,
      \o1temp_reg[31]\(30) => fu_arith_n_38,
      \o1temp_reg[31]\(29) => fu_arith_n_39,
      \o1temp_reg[31]\(28) => fu_arith_n_40,
      \o1temp_reg[31]\(27) => fu_arith_n_41,
      \o1temp_reg[31]\(26) => fu_arith_n_42,
      \o1temp_reg[31]\(25) => fu_arith_n_43,
      \o1temp_reg[31]\(24) => fu_arith_n_44,
      \o1temp_reg[31]\(23) => fu_arith_n_45,
      \o1temp_reg[31]\(22) => fu_arith_n_46,
      \o1temp_reg[31]\(21) => fu_arith_n_47,
      \o1temp_reg[31]\(20) => fu_arith_n_48,
      \o1temp_reg[31]\(19) => fu_arith_n_49,
      \o1temp_reg[31]\(18) => fu_arith_n_50,
      \o1temp_reg[31]\(17) => fu_arith_n_51,
      \o1temp_reg[31]\(16) => fu_arith_n_52,
      \o1temp_reg[31]\(15) => fu_arith_n_53,
      \o1temp_reg[31]\(14) => fu_arith_n_54,
      \o1temp_reg[31]\(13) => fu_arith_n_55,
      \o1temp_reg[31]\(12) => fu_arith_n_56,
      \o1temp_reg[31]\(11) => fu_arith_n_57,
      \o1temp_reg[31]\(10) => fu_arith_n_58,
      \o1temp_reg[31]\(9) => fu_arith_n_59,
      \o1temp_reg[31]\(8) => fu_arith_n_60,
      \o1temp_reg[31]\(7) => fu_arith_n_61,
      \o1temp_reg[31]\(6) => fu_arith_n_62,
      \o1temp_reg[31]\(5) => fu_arith_n_63,
      \o1temp_reg[31]\(4) => fu_arith_n_64,
      \o1temp_reg[31]\(3) => fu_arith_n_65,
      \o1temp_reg[31]\(2) => fu_arith_n_66,
      \o1temp_reg[31]\(1) => fu_arith_n_67,
      \o1temp_reg[31]\(0) => fu_arith_n_68,
      \o1temp_reg[31]_0\(31) => fu_shifter_n_38,
      \o1temp_reg[31]_0\(30) => fu_shifter_n_39,
      \o1temp_reg[31]_0\(29) => fu_shifter_n_40,
      \o1temp_reg[31]_0\(28) => fu_shifter_n_41,
      \o1temp_reg[31]_0\(27) => fu_shifter_n_42,
      \o1temp_reg[31]_0\(26) => fu_shifter_n_43,
      \o1temp_reg[31]_0\(25) => fu_shifter_n_44,
      \o1temp_reg[31]_0\(24) => fu_shifter_n_45,
      \o1temp_reg[31]_0\(23) => fu_shifter_n_46,
      \o1temp_reg[31]_0\(22) => fu_shifter_n_47,
      \o1temp_reg[31]_0\(21) => fu_shifter_n_48,
      \o1temp_reg[31]_0\(20) => fu_shifter_n_49,
      \o1temp_reg[31]_0\(19) => fu_shifter_n_50,
      \o1temp_reg[31]_0\(18) => fu_shifter_n_51,
      \o1temp_reg[31]_0\(17) => fu_shifter_n_52,
      \o1temp_reg[31]_0\(16) => fu_shifter_n_53,
      \o1temp_reg[31]_0\(15) => fu_shifter_n_54,
      \o1temp_reg[31]_0\(14) => fu_shifter_n_55,
      \o1temp_reg[31]_0\(13) => fu_shifter_n_56,
      \o1temp_reg[31]_0\(12) => fu_shifter_n_57,
      \o1temp_reg[31]_0\(11) => fu_shifter_n_58,
      \o1temp_reg[31]_0\(10) => fu_shifter_n_59,
      \o1temp_reg[31]_0\(9) => fu_shifter_n_60,
      \o1temp_reg[31]_0\(8) => fu_shifter_n_61,
      \o1temp_reg[31]_0\(7) => fu_shifter_n_62,
      \o1temp_reg[31]_0\(6) => fu_shifter_n_63,
      \o1temp_reg[31]_0\(5) => fu_shifter_n_64,
      \o1temp_reg[31]_0\(4) => fu_shifter_n_65,
      \o1temp_reg[31]_0\(3) => fu_shifter_n_66,
      \o1temp_reg[31]_0\(2) => fu_shifter_n_67,
      \o1temp_reg[31]_0\(1) => fu_shifter_n_68,
      \o1temp_reg[31]_0\(0) => fu_shifter_n_69,
      \o1temp_reg[31]_1\(31) => fu_logic_n_32,
      \o1temp_reg[31]_1\(30) => fu_logic_n_33,
      \o1temp_reg[31]_1\(29) => fu_logic_n_34,
      \o1temp_reg[31]_1\(28) => fu_logic_n_35,
      \o1temp_reg[31]_1\(27) => fu_logic_n_36,
      \o1temp_reg[31]_1\(26) => fu_logic_n_37,
      \o1temp_reg[31]_1\(25) => fu_logic_n_38,
      \o1temp_reg[31]_1\(24) => fu_logic_n_39,
      \o1temp_reg[31]_1\(23) => fu_logic_n_40,
      \o1temp_reg[31]_1\(22) => fu_logic_n_41,
      \o1temp_reg[31]_1\(21) => fu_logic_n_42,
      \o1temp_reg[31]_1\(20) => fu_logic_n_43,
      \o1temp_reg[31]_1\(19) => fu_logic_n_44,
      \o1temp_reg[31]_1\(18) => fu_logic_n_45,
      \o1temp_reg[31]_1\(17) => fu_logic_n_46,
      \o1temp_reg[31]_1\(16) => fu_logic_n_47,
      \o1temp_reg[31]_1\(15) => fu_logic_n_48,
      \o1temp_reg[31]_1\(14) => fu_logic_n_49,
      \o1temp_reg[31]_1\(13) => fu_logic_n_50,
      \o1temp_reg[31]_1\(12) => fu_logic_n_51,
      \o1temp_reg[31]_1\(11) => fu_logic_n_52,
      \o1temp_reg[31]_1\(10) => fu_logic_n_53,
      \o1temp_reg[31]_1\(9) => fu_logic_n_54,
      \o1temp_reg[31]_1\(8) => fu_logic_n_55,
      \o1temp_reg[31]_1\(7) => fu_logic_n_56,
      \o1temp_reg[31]_1\(6) => fu_logic_n_57,
      \o1temp_reg[31]_1\(5) => fu_logic_n_58,
      \o1temp_reg[31]_1\(4) => fu_logic_n_59,
      \o1temp_reg[31]_1\(3) => fu_logic_n_60,
      \o1temp_reg[31]_1\(2) => fu_logic_n_61,
      \o1temp_reg[31]_1\(1) => fu_logic_n_62,
      \o1temp_reg[31]_1\(0) => fu_logic_n_63,
      onchip_mem_data_a_aready_out_wire => onchip_mem_data_a_aready_out_wire,
      \opc1reg_reg[1]\(1 downto 0) => inst_decoder_fu_shifter_opc_wire(1 downto 0),
      \opc1reg_reg[1]_0\ => fu_shifter_n_13,
      \opc1reg_reg[1]_1\ => fu_shifter_n_19,
      \opc1reg_reg[1]_10\ => fu_shifter_n_0,
      \opc1reg_reg[1]_11\ => fu_shifter_n_37,
      \opc1reg_reg[1]_12\ => fu_shifter_n_12,
      \opc1reg_reg[1]_13\ => fu_shifter_n_11,
      \opc1reg_reg[1]_14\ => fu_shifter_n_10,
      \opc1reg_reg[1]_15\ => fu_shifter_n_6,
      \opc1reg_reg[1]_16\ => fu_shifter_n_2,
      \opc1reg_reg[1]_17\ => fu_shifter_n_9,
      \opc1reg_reg[1]_2\ => fu_shifter_n_5,
      \opc1reg_reg[1]_3\ => fu_shifter_n_4,
      \opc1reg_reg[1]_4\ => fu_shifter_n_3,
      \opc1reg_reg[1]_5\ => fu_shifter_n_1,
      \opc1reg_reg[1]_6\ => fu_shifter_n_7,
      \opc1reg_reg[1]_7\ => fu_shifter_n_8,
      \opc1reg_reg[1]_8\ => fu_shifter_n_35,
      \opc1reg_reg[1]_9\ => fu_shifter_n_36,
      \opc_reg_reg[0]\ => fu_arith_n_23,
      \opc_reg_reg[0]_0\ => fu_arith_n_35,
      \opc_reg_reg[0]_1\ => fu_arith_n_34,
      \opc_reg_reg[0]_10\ => fu_arith_n_14,
      \opc_reg_reg[0]_11\ => fu_arith_n_13,
      \opc_reg_reg[0]_12\ => fu_arith_n_10,
      \opc_reg_reg[0]_13\ => fu_arith_n_8,
      \opc_reg_reg[0]_14\ => fu_arith_n_7,
      \opc_reg_reg[0]_15\ => fu_arith_n_6,
      \opc_reg_reg[0]_16\ => fu_arith_n_5,
      \opc_reg_reg[0]_17\ => fu_arith_n_4,
      \opc_reg_reg[0]_18\ => fu_arith_n_3,
      \opc_reg_reg[0]_19\ => fu_arith_n_2,
      \opc_reg_reg[0]_2\ => fu_arith_n_33,
      \opc_reg_reg[0]_20\ => fu_arith_n_0,
      \opc_reg_reg[0]_21\ => fu_arith_n_18,
      \opc_reg_reg[0]_22\ => fu_arith_n_19,
      \opc_reg_reg[0]_23\ => fu_arith_n_21,
      \opc_reg_reg[0]_24\ => fu_arith_n_22,
      \opc_reg_reg[0]_25\(0) => opc_reg(0),
      \opc_reg_reg[0]_3\ => fu_arith_n_32,
      \opc_reg_reg[0]_4\ => fu_arith_n_31,
      \opc_reg_reg[0]_5\ => fu_arith_n_30,
      \opc_reg_reg[0]_6\ => fu_arith_n_29,
      \opc_reg_reg[0]_7\ => fu_arith_n_27,
      \opc_reg_reg[0]_8\ => fu_arith_n_25,
      \opc_reg_reg[0]_9\ => fu_arith_n_15,
      \opc_reg_reg[1]\ => fu_arith_n_36,
      \opc_reg_reg[2]\(2 downto 0) => inst_decoder_fu_arith_opc_wire(2 downto 0),
      p_0_in => p_0_in,
      p_1_in => p_1_in,
      \pc_next_r_reg[13]\(13 downto 0) => D(13 downto 0),
      \pc_update_generate_0.pc_prev_reg_reg[0]\(0) => pc_prev_reg(0),
      \pc_update_generate_0.pc_reg_reg[0]\(0) => \^addrardaddr\(0),
      \pc_update_generate_0.pc_reg_reg[0]_0\(0) => \^pc_update_generate_0.pc_prev_reg_reg[13]\(0),
      \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0) => p_1_in_3(13 downto 0),
      \pipeline_r[0][sign_extend]0_out\ => \pipeline_r[0][sign_extend]0_out\,
      \pipeline_r_reg[0][addr_low][1]\(1) => inst_decoder_n_61,
      \pipeline_r_reg[0][addr_low][1]\(0) => inst_decoder_n_62,
      \pipeline_r_reg[0][operation][2]\(2) => inst_decoder_n_283,
      \pipeline_r_reg[0][operation][2]\(1) => inst_decoder_n_284,
      \pipeline_r_reg[0][operation][2]\(0) => inst_decoder_n_285,
      \pipeline_r_reg[2][operation][0]\ => fu_lsu_n_38,
      \pipeline_r_reg[2][operation][0]_0\(0) => fu_lsu_n_6,
      \pipeline_r_reg[2][operation][0]_1\ => fu_lsu_n_8,
      \pipeline_r_reg[2][operation][0]_10\ => fu_lsu_n_41,
      \pipeline_r_reg[2][operation][0]_11\ => fu_lsu_n_42,
      \pipeline_r_reg[2][operation][0]_2\ => fu_lsu_n_9,
      \pipeline_r_reg[2][operation][0]_3\ => fu_lsu_n_10,
      \pipeline_r_reg[2][operation][0]_4\ => fu_lsu_n_11,
      \pipeline_r_reg[2][operation][0]_5\ => fu_lsu_n_12,
      \pipeline_r_reg[2][operation][0]_6\ => fu_lsu_n_13,
      \pipeline_r_reg[2][operation][0]_7\ => fu_lsu_n_14,
      \pipeline_r_reg[2][operation][0]_8\ => fu_lsu_n_39,
      \pipeline_r_reg[2][operation][0]_9\ => fu_lsu_n_40,
      post_decode_merged_glock_r_reg_0 => post_decode_merged_glock_r_reg,
      \ra_block.return_addr_reg_reg[13]\(13) => inst_decoder_n_198,
      \ra_block.return_addr_reg_reg[13]\(12) => inst_decoder_n_199,
      \ra_block.return_addr_reg_reg[13]\(11) => inst_decoder_n_200,
      \ra_block.return_addr_reg_reg[13]\(10) => inst_decoder_n_201,
      \ra_block.return_addr_reg_reg[13]\(9) => inst_decoder_n_202,
      \ra_block.return_addr_reg_reg[13]\(8) => inst_decoder_n_203,
      \ra_block.return_addr_reg_reg[13]\(7) => inst_decoder_n_204,
      \ra_block.return_addr_reg_reg[13]\(6) => inst_decoder_n_205,
      \ra_block.return_addr_reg_reg[13]\(5) => inst_decoder_n_206,
      \ra_block.return_addr_reg_reg[13]\(4) => inst_decoder_n_207,
      \ra_block.return_addr_reg_reg[13]\(3) => inst_decoder_n_208,
      \ra_block.return_addr_reg_reg[13]\(2) => inst_decoder_n_209,
      \ra_block.return_addr_reg_reg[13]\(1) => inst_decoder_n_210,
      \ra_block.return_addr_reg_reg[13]\(0) => inst_decoder_n_211,
      \ra_block.return_addr_reg_reg[13]_0\(13 downto 0) => inst_fetch_ra_out_wire(13 downto 0),
      ra_source(12 downto 0) => ra_source(13 downto 1),
      \rdata_r_reg[6]\ => fu_lsu_n_15,
      \reg_reg[0][0]\ => rf_bool_n_2,
      \reg_reg[1][0]\ => \^inst_decoder_rf_bool_wr_opc_wire\,
      \reg_reg[1][0]_0\ => rf_bool_n_0,
      \reg_reg[1][0]_1\ => rf_bool_n_1,
      \result_r_reg[16]\ => fu_lsu_n_37,
      \result_r_reg[17]\ => fu_lsu_n_36,
      \result_r_reg[18]\ => fu_lsu_n_35,
      \result_r_reg[19]\ => fu_lsu_n_33,
      \result_r_reg[20]\ => fu_lsu_n_31,
      \result_r_reg[21]\ => fu_lsu_n_29,
      \result_r_reg[22]\ => fu_lsu_n_27,
      \result_r_reg[23]\ => fu_lsu_n_25,
      \result_r_reg[24]\ => fu_lsu_n_24,
      \result_r_reg[26]\ => fu_lsu_n_22,
      \result_r_reg[29]\ => fu_lsu_n_19,
      \result_r_reg[30]\ => fu_lsu_n_18,
      \result_r_reg[31]\ => fu_lsu_n_17,
      \result_r_reg[4]\ => fu_lsu_n_7,
      \result_r_reg[5]\ => fu_lsu_n_16,
      rstx => rstx,
      \simm_B1_reg_reg[31]_0\ => inst_decoder_n_217,
      \simm_B1_reg_reg[31]_1\ => inst_decoder_n_282,
      socket_RF_i1_data(31) => \^o1temp_reg[31]\,
      socket_RF_i1_data(30) => \^o1temp_reg[30]\,
      socket_RF_i1_data(29) => \^o1temp_reg[29]\,
      socket_RF_i1_data(28 downto 27) => \^core_db_bustraces_wire\(15 downto 14),
      socket_RF_i1_data(26) => \^o1temp_reg[26]\,
      socket_RF_i1_data(25) => \^core_db_bustraces_wire\(13),
      socket_RF_i1_data(24) => \^o1temp_reg[24]\,
      socket_RF_i1_data(23) => \^o1temp_reg[23]\,
      socket_RF_i1_data(22) => \^o1temp_reg[22]\,
      socket_RF_i1_data(21) => \^o1temp_reg[21]\,
      socket_RF_i1_data(20) => \^o1temp_reg[20]\,
      socket_RF_i1_data(19) => \^core_db_bustraces_wire\(12),
      socket_RF_i1_data(18) => \^o1temp_reg[18]\,
      socket_RF_i1_data(17) => \^o1temp_reg[17]\,
      socket_RF_i1_data(16) => \^o1temp_reg[16]\,
      socket_RF_i1_data(15) => \^o1temp_reg[15]\,
      socket_RF_i1_data(14) => \^o1temp_reg[14]\,
      socket_RF_i1_data(13) => \^o1temp_reg[13]\,
      socket_RF_i1_data(12) => \^o1temp_reg[12]\,
      socket_RF_i1_data(11 downto 0) => \^core_db_bustraces_wire\(11 downto 0),
      \t1reg_reg[4]\ => fu_shifter_n_34,
      \t1reg_reg[4]_0\ => fu_shifter_n_33,
      \t1reg_reg[4]_1\ => fu_shifter_n_14,
      \t1reg_reg[4]_10\ => fu_shifter_n_22,
      \t1reg_reg[4]_11\ => fu_shifter_n_23,
      \t1reg_reg[4]_12\ => fu_shifter_n_24,
      \t1reg_reg[4]_13\ => fu_shifter_n_25,
      \t1reg_reg[4]_2\ => fu_shifter_n_17,
      \t1reg_reg[4]_3\ => fu_shifter_n_27,
      \t1reg_reg[4]_4\ => fu_shifter_n_29,
      \t1reg_reg[4]_5\ => fu_shifter_n_32,
      \t1reg_reg[4]_6\ => fu_shifter_n_31,
      \t1reg_reg[4]_7\ => fu_shifter_n_30,
      \t1reg_reg[4]_8\ => fu_shifter_n_28,
      \t1reg_reg[4]_9\ => fu_shifter_n_21,
      tta_reset => tta_reset
    );
inst_fetch: entity work.toplevel_tta_core_toplevel_0_0_tta_core_ifetch
     port map (
      ADDRA(2 downto 0) => inst_decoder_rf_RF_rd_opc_wire(2 downto 0),
      ADDRARDADDR(12 downto 0) => \^addrardaddr\(13 downto 1),
      ADDRD(2 downto 0) => inst_decoder_rf_RF_wr_opc_wire(2 downto 0),
      \B1_src_sel_reg_reg[0]\ => inst_fetch_n_236,
      \B1_src_sel_reg_reg[1]\ => inst_fetch_n_235,
      \B1_src_sel_reg_reg[2]\ => inst_fetch_n_234,
      D(0) => \^addrardaddr\(0),
      E(0) => E(0),
      Q(34 downto 33) => inst_fetch_fetchblock_wire(37 downto 36),
      Q(32) => \^q\(4),
      Q(31 downto 4) => inst_fetch_fetchblock_wire(34 downto 7),
      Q(3 downto 0) => \^q\(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \a_rdata_r_reg[41]\(41 downto 0) => \a_rdata_r_reg[41]\(41 downto 0),
      clk => clk,
      core_db_cyclecnt_wire(63 downto 0) => core_db_cyclecnt_wire(63 downto 0),
      core_db_lockcnt_wire(63 downto 0) => core_db_lockcnt_wire(63 downto 0),
      \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]_0\ => \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]\,
      \fetch_block_registered_generate.fetch_block.reset_lock_reg_0\ => \fetch_block_registered_generate.fetch_block.reset_lock_reg\,
      \fetch_block_registered_generate.fetch_block.reset_lock_reg_1\ => \fetch_block_registered_generate.fetch_block.reset_lock_reg_0\,
      fu_arith_in2_load_reg0 => fu_arith_in2_load_reg0,
      fu_arith_opc_reg0 => fu_arith_opc_reg0,
      \fu_arith_opc_reg_reg[0]\ => inst_fetch_n_242,
      \fu_arith_opc_reg_reg[1]\ => inst_fetch_n_241,
      \fu_arith_opc_reg_reg[2]\ => inst_fetch_n_240,
      \fu_arith_opc_reg_reg[2]_0\(2 downto 0) => inst_decoder_fu_arith_opc_wire(2 downto 0),
      fu_gcu_pc_load_reg_reg => inst_fetch_n_182,
      fu_gcu_pc_load_reg_reg_0(13 downto 0) => p_1_in_3(13 downto 0),
      fu_gcu_pc_load_reg_reg_1(0) => return_addr_reg,
      fu_gcu_ra_load_reg0 => fu_gcu_ra_load_reg0,
      fu_gcu_ra_load_reg_reg(13) => inst_decoder_n_198,
      fu_gcu_ra_load_reg_reg(12) => inst_decoder_n_199,
      fu_gcu_ra_load_reg_reg(11) => inst_decoder_n_200,
      fu_gcu_ra_load_reg_reg(10) => inst_decoder_n_201,
      fu_gcu_ra_load_reg_reg(9) => inst_decoder_n_202,
      fu_gcu_ra_load_reg_reg(8) => inst_decoder_n_203,
      fu_gcu_ra_load_reg_reg(7) => inst_decoder_n_204,
      fu_gcu_ra_load_reg_reg(6) => inst_decoder_n_205,
      fu_gcu_ra_load_reg_reg(5) => inst_decoder_n_206,
      fu_gcu_ra_load_reg_reg(4) => inst_decoder_n_207,
      fu_gcu_ra_load_reg_reg(3) => inst_decoder_n_208,
      fu_gcu_ra_load_reg_reg(2) => inst_decoder_n_209,
      fu_gcu_ra_load_reg_reg(1) => inst_decoder_n_210,
      fu_gcu_ra_load_reg_reg(0) => inst_decoder_n_211,
      fu_logic_in2_load_reg0 => fu_logic_in2_load_reg0,
      fu_logic_in2_load_reg_reg => fu_logic_in2_load_reg_reg,
      fu_logic_opc_reg0 => fu_logic_opc_reg0,
      \fu_logic_opc_reg_reg[0]\ => inst_fetch_n_244,
      \fu_logic_opc_reg_reg[1]\ => inst_fetch_n_243,
      \fu_logic_opc_reg_reg[1]_0\(1 downto 0) => inst_decoder_fu_logic_opc_wire(1 downto 0),
      fu_lsu_in1t_load_reg_reg => inst_fetch_n_185,
      fu_lsu_in2_load_reg0 => fu_lsu_in2_load_reg0,
      \fu_lsu_opc_reg_reg[0]\ => inst_fetch_n_239,
      \fu_lsu_opc_reg_reg[1]\ => inst_fetch_n_238,
      \fu_lsu_opc_reg_reg[2]\ => inst_fetch_n_237,
      fu_shifter_in2_load_reg0 => fu_shifter_in2_load_reg0,
      fu_shifter_in2_load_reg_reg => fu_shifter_in2_load_reg_reg,
      fu_shifter_opc_reg0 => fu_shifter_opc_reg0,
      \fu_shifter_opc_reg_reg[0]\ => inst_fetch_n_246,
      \fu_shifter_opc_reg_reg[1]\ => inst_fetch_n_245,
      \fu_shifter_opc_reg_reg[1]_0\(1 downto 0) => inst_decoder_fu_shifter_opc_wire(1 downto 0),
      inst_decoder_B1_src_sel_wire(2 downto 0) => inst_decoder_B1_src_sel_wire(2 downto 0),
      inst_decoder_fu_lsu_opc_wire(2 downto 0) => inst_decoder_fu_lsu_opc_wire(2 downto 0),
      lockcnt_r => lockcnt_r,
      lockrq_bpcc_reg(3 downto 0) => lockrq_bpcc_reg(3 downto 0),
      lockrq_bpcc_reg_0(1 downto 0) => lockrq_bpcc_reg_0(1 downto 0),
      mem_en_lock_r => mem_en_lock_r,
      mem_en_lock_r0 => mem_en_lock_r0,
      \o1temp_reg[13]\(13 downto 0) => inst_fetch_ra_out_wire(13 downto 0),
      p_0_in => p_0_in,
      \pc_update_generate_0.pc_prev_reg_reg[0]_0\(0) => pc_prev_reg(0),
      \pc_update_generate_0.pc_prev_reg_reg[13]_0\(13 downto 0) => \^pc_update_generate_0.pc_prev_reg_reg[13]\(13 downto 0),
      ra_source(12 downto 0) => ra_source(13 downto 1),
      reset_lock => reset_lock,
      \rf_RF_rd_opc_reg_reg[0]\ => \rf_RF_rd_opc_reg_reg[0]\,
      \rf_RF_rd_opc_reg_reg[0]_0\ => inst_fetch_n_252,
      \rf_RF_rd_opc_reg_reg[1]\ => inst_fetch_n_251,
      \rf_RF_rd_opc_reg_reg[2]\ => inst_fetch_n_250,
      rf_RF_wr_load_reg_reg => inst_fetch_n_186,
      \rf_RF_wr_opc_reg_reg[0]\ => inst_fetch_n_249,
      \rf_RF_wr_opc_reg_reg[1]\ => inst_fetch_n_248,
      \rf_RF_wr_opc_reg_reg[2]\ => inst_fetch_n_247,
      rf_bool_wr_load_reg_reg => inst_fetch_n_145,
      rf_bool_wr_load_reg_reg_0 => inst_decoder_n_217,
      rf_bool_wr_load_reg_reg_1 => inst_decoder_n_282,
      \simm_B1_reg_reg[31]\(0) => simm_B1_reg,
      \stepn_target_reg[29]\(29 downto 0) => \stepn_target_reg[29]\(29 downto 0),
      tta_reset_reg => tta_reset_reg
    );
rf_RF: entity work.toplevel_tta_core_toplevel_0_0_s7_rf_1wr_1rd
     port map (
      ADDRA(2 downto 0) => inst_decoder_rf_RF_rd_opc_wire(2 downto 0),
      ADDRD(2 downto 0) => inst_decoder_rf_RF_wr_opc_wire(2 downto 0),
      clk => clk,
      data_rd_out(31 downto 0) => rf_RF_data_rd_out_wire(31 downto 0),
      inst_decoder_rf_RF_wr_load_wire => inst_decoder_rf_RF_wr_load_wire,
      socket_RF_i1_data(31) => \^o1temp_reg[31]\,
      socket_RF_i1_data(30) => \^o1temp_reg[30]\,
      socket_RF_i1_data(29) => \^o1temp_reg[29]\,
      socket_RF_i1_data(28 downto 27) => \^core_db_bustraces_wire\(15 downto 14),
      socket_RF_i1_data(26) => \^o1temp_reg[26]\,
      socket_RF_i1_data(25) => \^core_db_bustraces_wire\(13),
      socket_RF_i1_data(24) => \^o1temp_reg[24]\,
      socket_RF_i1_data(23) => \^o1temp_reg[23]\,
      socket_RF_i1_data(22) => \^o1temp_reg[22]\,
      socket_RF_i1_data(21) => \^o1temp_reg[21]\,
      socket_RF_i1_data(20) => \^o1temp_reg[20]\,
      socket_RF_i1_data(19) => \^core_db_bustraces_wire\(12),
      socket_RF_i1_data(18) => \^o1temp_reg[18]\,
      socket_RF_i1_data(17) => \^o1temp_reg[17]\,
      socket_RF_i1_data(16) => \^o1temp_reg[16]\,
      socket_RF_i1_data(15) => \^o1temp_reg[15]\,
      socket_RF_i1_data(14) => \^o1temp_reg[14]\,
      socket_RF_i1_data(13) => \^o1temp_reg[13]\,
      socket_RF_i1_data(12) => \^o1temp_reg[12]\,
      socket_RF_i1_data(11 downto 0) => \^core_db_bustraces_wire\(11 downto 0)
    );
rf_bool: entity work.toplevel_tta_core_toplevel_0_0_rf_1wr_1rd_always_1_guarded_0
     port map (
      clk => clk,
      data_rd_out(0) => rf_RF_data_rd_out_wire(0),
      inst_decoder_B1_src_sel_wire(0) => inst_decoder_B1_src_sel_wire(0),
      inst_decoder_rf_bool_rd_opc_wire => \^inst_decoder_rf_bool_rd_opc_wire\,
      inst_decoder_rf_bool_wr_load_wire => inst_decoder_rf_bool_wr_load_wire,
      inst_decoder_rf_bool_wr_opc_wire => \^inst_decoder_rf_bool_wr_opc_wire\,
      p_1_in => p_1_in,
      \reg_reg[0][0]_0\ => rf_bool_n_2,
      \reg_reg[1][0]_0\ => rf_bool_n_1,
      rstx => rstx_0,
      socket_RF_i1_data(0) => \^core_db_bustraces_wire\(0),
      \t1reg_reg[0]\ => rf_bool_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_tta_accel is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wready : out STD_LOGIC;
    \dout_reg[0]\ : out STD_LOGIC;
    axi_rready : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    tta_reset : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready_r_reg : out STD_LOGIC;
    axi_avalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    tta_accel_0_data_b_awren_out_wire : out STD_LOGIC;
    \fifo_data_r_reg[2][0]\ : out STD_LOGIC;
    \fifo_data_r_reg[1][0]\ : out STD_LOGIC;
    \fifo_data_r_reg[1][0]_0\ : out STD_LOGIC;
    \fifo_data_r_reg[0]_3\ : out STD_LOGIC;
    avalid_r_reg : out STD_LOGIC;
    awren_r_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \aaddr_r_reg[12]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_iter_r_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_iter_r_reg[0]\ : out STD_LOGIC;
    \fifo_iter_r_reg[1]_0\ : out STD_LOGIC;
    \fifo_data_r_reg[0][0]\ : out STD_LOGIC;
    b_aready_r_reg : out STD_LOGIC;
    \B1_src_sel_reg_reg[0]\ : out STD_LOGIC;
    mem_en_lock_r0 : out STD_LOGIC;
    lockcnt_r : out STD_LOGIC;
    \read_cnt_r_reg[0]\ : out STD_LOGIC;
    \aaddr_r_reg[12]_0\ : out STD_LOGIC;
    awren_r_reg_0 : out STD_LOGIC;
    \s_axi_rid_r_reg[0]\ : out STD_LOGIC;
    s_axi_rvalid_r_reg : out STD_LOGIC;
    stall_data_valid_r_reg : out STD_LOGIC;
    \stall_data_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RAM_ARR_reg : out STD_LOGIC;
    awren_r : out STD_LOGIC;
    s_axi_bvalid_r : out STD_LOGIC;
    \fifo_data_r_reg[0][0]_0\ : out STD_LOGIC;
    \fifo_iter_r_reg[1]_1\ : out STD_LOGIC;
    \fifo_data_r_reg[1][0]_1\ : out STD_LOGIC;
    \fifo_data_r_reg[2][0]_0\ : out STD_LOGIC;
    \pc_update_generate_0.pc_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    lockrq_bpcc_reg : out STD_LOGIC_VECTOR ( 29 downto 0 );
    b_live_read_r_reg : out STD_LOGIC;
    tta_accel_0_core_db_lockrq_wire : out STD_LOGIC;
    \b_rdata_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    b_aready_r_reg_0 : out STD_LOGIC;
    b_enable : out STD_LOGIC;
    \b_rdata_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    b_enable_0 : out STD_LOGIC;
    b_rdata_valid_r_reg : out STD_LOGIC;
    b_rdata_valid_r_reg_0 : out STD_LOGIC;
    RAM_ARR_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    core_db_cyclecnt_wire : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \debug_counters.cyclecnt_r_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \debug_counters.cyclecnt_r_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    s_axi_rvalid_r_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    s_axi_arready_r_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \aaddr_r_reg[0]\ : in STD_LOGIC;
    \aaddr_r_reg[0]_0\ : in STD_LOGIC;
    \aaddr_r_reg[0]_1\ : in STD_LOGIC;
    \fifo_iter_r_reg[1]_2\ : in STD_LOGIC;
    onchip_mem_INSTR_b_aready_out_wire : in STD_LOGIC;
    onchip_mem_data_b_aready_out_wire : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    rstx : in STD_LOGIC;
    b_rdata_valid_r_reg_1 : in STD_LOGIC;
    b_live_read_r : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    b_rdata_valid_r_reg_2 : in STD_LOGIC;
    b_live_read_r_1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \aaddr_r_reg[15]\ : in STD_LOGIC;
    \aaddr_r_reg[15]_0\ : in STD_LOGIC;
    \aaddr_r_reg[15]_1\ : in STD_LOGIC;
    \aaddr_r_reg[15]_2\ : in STD_LOGIC;
    \aaddr_r_reg[15]_3\ : in STD_LOGIC;
    \aaddr_r_reg[15]_4\ : in STD_LOGIC;
    \aaddr_r_reg[15]_5\ : in STD_LOGIC;
    \aaddr_r_reg[15]_6\ : in STD_LOGIC;
    \aaddr_r_reg[15]_7\ : in STD_LOGIC;
    \aaddr_r_reg[15]_8\ : in STD_LOGIC;
    \aaddr_r_reg[15]_9\ : in STD_LOGIC;
    \aaddr_r_reg[15]_10\ : in STD_LOGIC;
    \aaddr_r_reg[15]_11\ : in STD_LOGIC;
    \aaddr_r_reg[15]_12\ : in STD_LOGIC;
    \aaddr_r_reg[15]_13\ : in STD_LOGIC;
    \aaddr_r_reg[15]_14\ : in STD_LOGIC;
    \aaddr_r_reg[15]_15\ : in STD_LOGIC;
    \aaddr_r_reg[15]_16\ : in STD_LOGIC;
    \aaddr_r_reg[15]_17\ : in STD_LOGIC;
    \aaddr_r_reg[15]_18\ : in STD_LOGIC;
    \aaddr_r_reg[15]_19\ : in STD_LOGIC;
    \aaddr_r_reg[15]_20\ : in STD_LOGIC;
    \aaddr_r_reg[15]_21\ : in STD_LOGIC;
    \aaddr_r_reg[15]_22\ : in STD_LOGIC;
    \aaddr_r_reg[15]_23\ : in STD_LOGIC;
    \aaddr_r_reg[15]_24\ : in STD_LOGIC;
    \aaddr_r_reg[15]_25\ : in STD_LOGIC;
    \aaddr_r_reg[15]_26\ : in STD_LOGIC;
    \aaddr_r_reg[15]_27\ : in STD_LOGIC;
    \aaddr_r_reg[15]_28\ : in STD_LOGIC;
    \aaddr_r_reg[15]_29\ : in STD_LOGIC;
    \aaddr_r_reg[15]_30\ : in STD_LOGIC;
    onchip_mem_data_b_rvalid_out_wire : in STD_LOGIC;
    onchip_mem_INSTR_b_rvalid_out_wire : in STD_LOGIC;
    a_rdata_valid_r_reg : in STD_LOGIC;
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \simm_B1_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_db_lockcnt_wire : in STD_LOGIC_VECTOR ( 63 downto 0 );
    fu_gcu_pc_load_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_tta_accel : entity is "tta_accel";
end toplevel_tta_core_toplevel_0_0_tta_accel;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_tta_accel is
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^axi_rready\ : STD_LOGIC;
  signal bp4_1 : STD_LOGIC_VECTOR ( 25 downto 7 );
  signal ctrl_rvalid : STD_LOGIC;
  signal cyclecnt_r : STD_LOGIC_VECTOR ( 28 downto 7 );
  signal \dbg_gen[0].debugger_i_n_100\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_101\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_102\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_103\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_104\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_105\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_106\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_107\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_108\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_109\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_111\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_117\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_120\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_121\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_122\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_123\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_124\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_125\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_126\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_127\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_128\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_129\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_13\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_130\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_131\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_132\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_133\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_134\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_135\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_136\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_137\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_138\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_139\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_140\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_141\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_142\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_143\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_144\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_145\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_146\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_147\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_148\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_149\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_150\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_151\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_152\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_153\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_154\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_155\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_156\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_157\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_158\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_159\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_160\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_161\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_162\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_163\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_164\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_165\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_166\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_167\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_168\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_169\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_170\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_171\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_172\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_22\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_23\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_24\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_25\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_26\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_27\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_28\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_29\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_30\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_31\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_32\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_33\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_34\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_35\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_36\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_37\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_38\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_39\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_4\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_40\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_41\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_42\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_43\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_44\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_45\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_46\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_47\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_48\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_49\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_50\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_51\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_52\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_53\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_54\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_69\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_70\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_71\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_72\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_73\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_74\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_75\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_76\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_77\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_78\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_79\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_80\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_81\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_82\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_83\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_84\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_85\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_86\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_87\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_88\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_89\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_90\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_91\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_92\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_93\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_94\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_95\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_96\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_97\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_98\ : STD_LOGIC;
  signal \dbg_gen[0].debugger_i_n_99\ : STD_LOGIC;
  signal \dbregbank_1/dbcontrol[130]_2\ : STD_LOGIC_VECTOR ( 11 downto 7 );
  signal \dbregbank_1/dbstatus[1]_1\ : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \^dout_reg[0]\ : STD_LOGIC;
  signal \^dout_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^fifo_data_r_reg[0][0]\ : STD_LOGIC;
  signal \^fifo_iter_r_reg[0]\ : STD_LOGIC;
  signal \^fifo_iter_r_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fifo_iter_r_reg[1]_0\ : STD_LOGIC;
  signal \^fifo_iter_r_reg[1]_1\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^pc_update_generate_0.pc_reg_reg[13]\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tta_axislave_1_n_121 : STD_LOGIC;
  signal tta_axislave_1_n_126 : STD_LOGIC;
  signal tta_axislave_1_n_135 : STD_LOGIC;
  signal tta_axislave_1_n_136 : STD_LOGIC;
  signal tta_axislave_1_n_15 : STD_LOGIC;
  signal tta_axislave_1_n_16 : STD_LOGIC;
  signal tta_axislave_1_n_34 : STD_LOGIC;
  signal tta_axislave_1_n_37 : STD_LOGIC;
  signal tta_axislave_1_n_40 : STD_LOGIC;
  signal tta_axislave_1_n_41 : STD_LOGIC;
  signal tta_axislave_1_n_42 : STD_LOGIC;
  signal tta_axislave_1_n_51 : STD_LOGIC;
  signal tta_axislave_1_n_52 : STD_LOGIC;
  signal tta_axislave_1_n_53 : STD_LOGIC;
  signal tta_axislave_1_n_54 : STD_LOGIC;
  signal tta_axislave_1_n_55 : STD_LOGIC;
  signal tta_axislave_1_n_56 : STD_LOGIC;
  signal tta_axislave_1_n_57 : STD_LOGIC;
  signal tta_axislave_1_n_58 : STD_LOGIC;
  signal tta_axislave_1_n_59 : STD_LOGIC;
  signal tta_axislave_1_n_60 : STD_LOGIC;
  signal tta_axislave_1_n_61 : STD_LOGIC;
  signal tta_axislave_1_n_62 : STD_LOGIC;
  signal tta_axislave_1_n_63 : STD_LOGIC;
  signal tta_axislave_1_n_64 : STD_LOGIC;
  signal tta_axislave_1_n_65 : STD_LOGIC;
  signal tta_axislave_1_n_66 : STD_LOGIC;
  signal tta_axislave_1_n_67 : STD_LOGIC;
  signal tta_axislave_1_n_68 : STD_LOGIC;
  signal tta_axislave_1_n_69 : STD_LOGIC;
  signal tta_axislave_1_n_70 : STD_LOGIC;
  signal tta_axislave_1_n_71 : STD_LOGIC;
  signal tta_axislave_1_n_72 : STD_LOGIC;
  signal tta_axislave_1_n_73 : STD_LOGIC;
  signal tta_axislave_1_n_74 : STD_LOGIC;
  signal tta_axislave_1_n_75 : STD_LOGIC;
  signal tta_axislave_1_n_76 : STD_LOGIC;
  signal tta_axislave_1_n_77 : STD_LOGIC;
  signal tta_axislave_1_n_78 : STD_LOGIC;
  signal tta_axislave_1_n_79 : STD_LOGIC;
  signal tta_axislave_1_n_80 : STD_LOGIC;
  signal tta_axislave_1_n_81 : STD_LOGIC;
  signal tta_axislave_1_n_82 : STD_LOGIC;
  signal tta_axislave_1_n_83 : STD_LOGIC;
  signal tta_axislave_1_n_84 : STD_LOGIC;
  signal tta_axislave_1_n_85 : STD_LOGIC;
  signal tta_axislave_1_n_86 : STD_LOGIC;
  signal tta_axislave_1_n_87 : STD_LOGIC;
  signal tta_reset_regval : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  axi_rready <= \^axi_rready\;
  \dout_reg[0]\ <= \^dout_reg[0]\;
  \dout_reg[31]\(31 downto 0) <= \^dout_reg[31]\(31 downto 0);
  \fifo_data_r_reg[0][0]\ <= \^fifo_data_r_reg[0][0]\;
  \fifo_iter_r_reg[0]\ <= \^fifo_iter_r_reg[0]\;
  \fifo_iter_r_reg[1]\(1 downto 0) <= \^fifo_iter_r_reg[1]\(1 downto 0);
  \fifo_iter_r_reg[1]_0\ <= \^fifo_iter_r_reg[1]_0\;
  \fifo_iter_r_reg[1]_1\ <= \^fifo_iter_r_reg[1]_1\;
  \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0) <= \^pc_update_generate_0.pc_reg_reg[13]\(13 downto 0);
\dbg_gen[0].debugger_i\: entity work.toplevel_tta_core_toplevel_0_0_debugger
     port map (
      \B1_src_sel_reg_reg[0]\ => \B1_src_sel_reg_reg[0]\,
      D(13 downto 0) => D(13 downto 0),
      E(0) => tta_axislave_1_n_86,
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => \^dout_reg[0]\,
      a_rdata_valid_r_reg => a_rdata_valid_r_reg,
      \aaddr_r_reg[0]\(0) => tta_axislave_1_n_84,
      \aaddr_r_reg[15]\ => \aaddr_r_reg[15]\,
      \aaddr_r_reg[15]_0\ => \aaddr_r_reg[15]_0\,
      \aaddr_r_reg[15]_1\ => \aaddr_r_reg[15]_1\,
      \aaddr_r_reg[15]_10\ => \aaddr_r_reg[15]_10\,
      \aaddr_r_reg[15]_11\ => \aaddr_r_reg[15]_11\,
      \aaddr_r_reg[15]_12\ => \aaddr_r_reg[15]_12\,
      \aaddr_r_reg[15]_13\ => \aaddr_r_reg[15]_13\,
      \aaddr_r_reg[15]_14\ => \aaddr_r_reg[15]_14\,
      \aaddr_r_reg[15]_15\ => \aaddr_r_reg[15]_15\,
      \aaddr_r_reg[15]_16\ => \aaddr_r_reg[15]_16\,
      \aaddr_r_reg[15]_17\ => \aaddr_r_reg[15]_17\,
      \aaddr_r_reg[15]_18\ => \aaddr_r_reg[15]_18\,
      \aaddr_r_reg[15]_19\ => \aaddr_r_reg[15]_19\,
      \aaddr_r_reg[15]_2\ => \aaddr_r_reg[15]_2\,
      \aaddr_r_reg[15]_20\ => \aaddr_r_reg[15]_20\,
      \aaddr_r_reg[15]_21\ => \aaddr_r_reg[15]_21\,
      \aaddr_r_reg[15]_22\ => \aaddr_r_reg[15]_22\,
      \aaddr_r_reg[15]_23\ => \aaddr_r_reg[15]_23\,
      \aaddr_r_reg[15]_24\ => \aaddr_r_reg[15]_24\,
      \aaddr_r_reg[15]_25\ => \aaddr_r_reg[15]_25\,
      \aaddr_r_reg[15]_26\ => \aaddr_r_reg[15]_26\,
      \aaddr_r_reg[15]_27\ => \aaddr_r_reg[15]_27\,
      \aaddr_r_reg[15]_28\ => \aaddr_r_reg[15]_28\,
      \aaddr_r_reg[15]_29\ => \aaddr_r_reg[15]_29\,
      \aaddr_r_reg[15]_3\ => \aaddr_r_reg[15]_3\,
      \aaddr_r_reg[15]_30\ => \aaddr_r_reg[15]_30\,
      \aaddr_r_reg[15]_4\ => \aaddr_r_reg[15]_4\,
      \aaddr_r_reg[15]_5\ => \aaddr_r_reg[15]_5\,
      \aaddr_r_reg[15]_6\ => \aaddr_r_reg[15]_6\,
      \aaddr_r_reg[15]_7\ => \aaddr_r_reg[15]_7\,
      \aaddr_r_reg[15]_8\ => \aaddr_r_reg[15]_8\,
      \aaddr_r_reg[15]_9\ => \aaddr_r_reg[15]_9\,
      \aaddr_r_reg[16]\ => tta_axislave_1_n_16,
      \aaddr_r_reg[1]\ => tta_axislave_1_n_40,
      \aaddr_r_reg[1]_0\ => tta_axislave_1_n_42,
      \aaddr_r_reg[1]_1\(0) => tta_axislave_1_n_83,
      \aaddr_r_reg[2]_rep\ => tta_axislave_1_n_41,
      \aaddr_r_reg[2]_rep_0\ => tta_axislave_1_n_34,
      \aaddr_r_reg[7]\ => tta_axislave_1_n_126,
      \aaddr_r_reg[7]_0\(31) => tta_axislave_1_n_51,
      \aaddr_r_reg[7]_0\(30) => tta_axislave_1_n_52,
      \aaddr_r_reg[7]_0\(29) => tta_axislave_1_n_53,
      \aaddr_r_reg[7]_0\(28) => tta_axislave_1_n_54,
      \aaddr_r_reg[7]_0\(27) => tta_axislave_1_n_55,
      \aaddr_r_reg[7]_0\(26) => tta_axislave_1_n_56,
      \aaddr_r_reg[7]_0\(25) => tta_axislave_1_n_57,
      \aaddr_r_reg[7]_0\(24) => tta_axislave_1_n_58,
      \aaddr_r_reg[7]_0\(23) => tta_axislave_1_n_59,
      \aaddr_r_reg[7]_0\(22) => tta_axislave_1_n_60,
      \aaddr_r_reg[7]_0\(21) => tta_axislave_1_n_61,
      \aaddr_r_reg[7]_0\(20) => tta_axislave_1_n_62,
      \aaddr_r_reg[7]_0\(19) => tta_axislave_1_n_63,
      \aaddr_r_reg[7]_0\(18) => tta_axislave_1_n_64,
      \aaddr_r_reg[7]_0\(17) => tta_axislave_1_n_65,
      \aaddr_r_reg[7]_0\(16) => tta_axislave_1_n_66,
      \aaddr_r_reg[7]_0\(15) => tta_axislave_1_n_67,
      \aaddr_r_reg[7]_0\(14) => tta_axislave_1_n_68,
      \aaddr_r_reg[7]_0\(13) => tta_axislave_1_n_69,
      \aaddr_r_reg[7]_0\(12) => tta_axislave_1_n_70,
      \aaddr_r_reg[7]_0\(11) => tta_axislave_1_n_71,
      \aaddr_r_reg[7]_0\(10) => tta_axislave_1_n_72,
      \aaddr_r_reg[7]_0\(9) => tta_axislave_1_n_73,
      \aaddr_r_reg[7]_0\(8) => tta_axislave_1_n_74,
      \aaddr_r_reg[7]_0\(7) => tta_axislave_1_n_75,
      \aaddr_r_reg[7]_0\(6) => tta_axislave_1_n_76,
      \aaddr_r_reg[7]_0\(5) => tta_axislave_1_n_77,
      \aaddr_r_reg[7]_0\(4) => tta_axislave_1_n_78,
      \aaddr_r_reg[7]_0\(3) => tta_axislave_1_n_79,
      \aaddr_r_reg[7]_0\(2) => tta_axislave_1_n_80,
      \aaddr_r_reg[7]_0\(1) => tta_axislave_1_n_81,
      \aaddr_r_reg[7]_0\(0) => tta_axislave_1_n_82,
      \aaddr_r_reg[8]\(0) => tta_axislave_1_n_85,
      \aaddr_r_reg[8]_0\(0) => tta_axislave_1_n_15,
      \adata_r_reg[0]\ => tta_axislave_1_n_135,
      \adata_r_reg[1]\ => tta_axislave_1_n_87,
      \adata_r_reg[2]\ => tta_axislave_1_n_121,
      \adata_r_reg[31]\(31 downto 0) => \^dout_reg[31]\(31 downto 0),
      awren_r_reg => tta_axislave_1_n_136,
      clk => clk,
      core_db_cyclecnt_wire(63 downto 0) => core_db_cyclecnt_wire(63 downto 0),
      core_db_lockcnt_wire(63 downto 0) => core_db_lockcnt_wire(63 downto 0),
      ctrl_rvalid => ctrl_rvalid,
      \debug_counters.cyclecnt_r_reg[21]\(3 downto 0) => \debug_counters.cyclecnt_r_reg[21]\(3 downto 0),
      \debug_counters.cyclecnt_r_reg[28]\(1 downto 0) => \debug_counters.cyclecnt_r_reg[28]\(1 downto 0),
      \dout_if_reg_reg[0]\ => \dbg_gen[0].debugger_i_n_4\,
      \dout_if_reg_reg[0]_0\ => \dbg_gen[0].debugger_i_n_131\,
      \dout_if_reg_reg[10]\ => \dbg_gen[0].debugger_i_n_111\,
      \dout_if_reg_reg[10]_0\ => \dbg_gen[0].debugger_i_n_117\,
      \dout_if_reg_reg[11]\(7 downto 6) => bp4_1(25 downto 24),
      \dout_if_reg_reg[11]\(5 downto 4) => bp4_1(22 downto 21),
      \dout_if_reg_reg[11]\(3 downto 2) => bp4_1(11 downto 10),
      \dout_if_reg_reg[11]\(1 downto 0) => bp4_1(8 downto 7),
      \dout_if_reg_reg[11]_0\(1) => \dbregbank_1/dbcontrol[130]_2\(11),
      \dout_if_reg_reg[11]_0\(0) => \dbregbank_1/dbcontrol[130]_2\(7),
      \dout_if_reg_reg[12]\ => \dbg_gen[0].debugger_i_n_70\,
      \dout_if_reg_reg[13]\ => \dbg_gen[0].debugger_i_n_89\,
      \dout_if_reg_reg[13]_0\(4 downto 2) => \dbregbank_1/dbstatus[1]_1\(13 downto 11),
      \dout_if_reg_reg[13]_0\(1) => \dbregbank_1/dbstatus[1]_1\(7),
      \dout_if_reg_reg[13]_0\(0) => \dbregbank_1/dbstatus[1]_1\(3),
      \dout_if_reg_reg[14]\ => \dbg_gen[0].debugger_i_n_80\,
      \dout_if_reg_reg[15]\ => \dbg_gen[0].debugger_i_n_79\,
      \dout_if_reg_reg[16]\ => \dbg_gen[0].debugger_i_n_78\,
      \dout_if_reg_reg[17]\ => \dbg_gen[0].debugger_i_n_81\,
      \dout_if_reg_reg[18]\ => \dbg_gen[0].debugger_i_n_82\,
      \dout_if_reg_reg[19]\ => \dbg_gen[0].debugger_i_n_77\,
      \dout_if_reg_reg[1]\ => \dbg_gen[0].debugger_i_n_54\,
      \dout_if_reg_reg[20]\ => \dbg_gen[0].debugger_i_n_83\,
      \dout_if_reg_reg[21]\ => \dbg_gen[0].debugger_i_n_84\,
      \dout_if_reg_reg[22]\ => \dbg_gen[0].debugger_i_n_76\,
      \dout_if_reg_reg[23]\ => \dbg_gen[0].debugger_i_n_85\,
      \dout_if_reg_reg[24]\ => \dbg_gen[0].debugger_i_n_75\,
      \dout_if_reg_reg[25]\ => \dbg_gen[0].debugger_i_n_69\,
      \dout_if_reg_reg[26]\ => \dbg_gen[0].debugger_i_n_86\,
      \dout_if_reg_reg[27]\ => \dbg_gen[0].debugger_i_n_74\,
      \dout_if_reg_reg[28]\(9) => \dbg_gen[0].debugger_i_n_153\,
      \dout_if_reg_reg[28]\(8) => \dbg_gen[0].debugger_i_n_154\,
      \dout_if_reg_reg[28]\(7) => \dbg_gen[0].debugger_i_n_155\,
      \dout_if_reg_reg[28]\(6) => \dbg_gen[0].debugger_i_n_156\,
      \dout_if_reg_reg[28]\(5) => \dbg_gen[0].debugger_i_n_157\,
      \dout_if_reg_reg[28]\(4) => \dbg_gen[0].debugger_i_n_158\,
      \dout_if_reg_reg[28]\(3) => \dbg_gen[0].debugger_i_n_159\,
      \dout_if_reg_reg[28]\(2) => \dbg_gen[0].debugger_i_n_160\,
      \dout_if_reg_reg[28]\(1) => \dbg_gen[0].debugger_i_n_161\,
      \dout_if_reg_reg[28]\(0) => \dbg_gen[0].debugger_i_n_162\,
      \dout_if_reg_reg[28]_0\(9) => \dbg_gen[0].debugger_i_n_163\,
      \dout_if_reg_reg[28]_0\(8) => \dbg_gen[0].debugger_i_n_164\,
      \dout_if_reg_reg[28]_0\(7) => \dbg_gen[0].debugger_i_n_165\,
      \dout_if_reg_reg[28]_0\(6) => \dbg_gen[0].debugger_i_n_166\,
      \dout_if_reg_reg[28]_0\(5) => \dbg_gen[0].debugger_i_n_167\,
      \dout_if_reg_reg[28]_0\(4) => \dbg_gen[0].debugger_i_n_168\,
      \dout_if_reg_reg[28]_0\(3) => \dbg_gen[0].debugger_i_n_169\,
      \dout_if_reg_reg[28]_0\(2) => \dbg_gen[0].debugger_i_n_170\,
      \dout_if_reg_reg[28]_0\(1) => \dbg_gen[0].debugger_i_n_171\,
      \dout_if_reg_reg[28]_0\(0) => \dbg_gen[0].debugger_i_n_172\,
      \dout_if_reg_reg[29]\ => \dbg_gen[0].debugger_i_n_87\,
      \dout_if_reg_reg[2]\ => \dbg_gen[0].debugger_i_n_129\,
      \dout_if_reg_reg[2]_0\ => \dbg_gen[0].debugger_i_n_130\,
      \dout_if_reg_reg[30]\ => \dbg_gen[0].debugger_i_n_73\,
      \dout_if_reg_reg[31]\ => \dbg_gen[0].debugger_i_n_88\,
      \dout_if_reg_reg[31]_0\(19) => \dbg_gen[0].debugger_i_n_90\,
      \dout_if_reg_reg[31]_0\(18) => \dbg_gen[0].debugger_i_n_91\,
      \dout_if_reg_reg[31]_0\(17) => \dbg_gen[0].debugger_i_n_92\,
      \dout_if_reg_reg[31]_0\(16) => \dbg_gen[0].debugger_i_n_93\,
      \dout_if_reg_reg[31]_0\(15) => \dbg_gen[0].debugger_i_n_94\,
      \dout_if_reg_reg[31]_0\(14) => \dbg_gen[0].debugger_i_n_95\,
      \dout_if_reg_reg[31]_0\(13) => \dbg_gen[0].debugger_i_n_96\,
      \dout_if_reg_reg[31]_0\(12) => \dbg_gen[0].debugger_i_n_97\,
      \dout_if_reg_reg[31]_0\(11) => \dbg_gen[0].debugger_i_n_98\,
      \dout_if_reg_reg[31]_0\(10) => \dbg_gen[0].debugger_i_n_99\,
      \dout_if_reg_reg[31]_0\(9) => \dbg_gen[0].debugger_i_n_100\,
      \dout_if_reg_reg[31]_0\(8) => \dbg_gen[0].debugger_i_n_101\,
      \dout_if_reg_reg[31]_0\(7) => \dbg_gen[0].debugger_i_n_102\,
      \dout_if_reg_reg[31]_0\(6) => \dbg_gen[0].debugger_i_n_103\,
      \dout_if_reg_reg[31]_0\(5) => \dbg_gen[0].debugger_i_n_104\,
      \dout_if_reg_reg[31]_0\(4) => \dbg_gen[0].debugger_i_n_105\,
      \dout_if_reg_reg[31]_0\(3) => \dbg_gen[0].debugger_i_n_106\,
      \dout_if_reg_reg[31]_0\(2) => \dbg_gen[0].debugger_i_n_107\,
      \dout_if_reg_reg[31]_0\(1) => \dbg_gen[0].debugger_i_n_108\,
      \dout_if_reg_reg[31]_0\(0) => \dbg_gen[0].debugger_i_n_109\,
      \dout_if_reg_reg[31]_1\(20) => \dbg_gen[0].debugger_i_n_132\,
      \dout_if_reg_reg[31]_1\(19) => \dbg_gen[0].debugger_i_n_133\,
      \dout_if_reg_reg[31]_1\(18) => \dbg_gen[0].debugger_i_n_134\,
      \dout_if_reg_reg[31]_1\(17) => \dbg_gen[0].debugger_i_n_135\,
      \dout_if_reg_reg[31]_1\(16) => \dbg_gen[0].debugger_i_n_136\,
      \dout_if_reg_reg[31]_1\(15) => \dbg_gen[0].debugger_i_n_137\,
      \dout_if_reg_reg[31]_1\(14) => \dbg_gen[0].debugger_i_n_138\,
      \dout_if_reg_reg[31]_1\(13) => \dbg_gen[0].debugger_i_n_139\,
      \dout_if_reg_reg[31]_1\(12) => \dbg_gen[0].debugger_i_n_140\,
      \dout_if_reg_reg[31]_1\(11) => \dbg_gen[0].debugger_i_n_141\,
      \dout_if_reg_reg[31]_1\(10) => \dbg_gen[0].debugger_i_n_142\,
      \dout_if_reg_reg[31]_1\(9) => \dbg_gen[0].debugger_i_n_143\,
      \dout_if_reg_reg[31]_1\(8) => \dbg_gen[0].debugger_i_n_144\,
      \dout_if_reg_reg[31]_1\(7) => \dbg_gen[0].debugger_i_n_145\,
      \dout_if_reg_reg[31]_1\(6) => \dbg_gen[0].debugger_i_n_146\,
      \dout_if_reg_reg[31]_1\(5) => \dbg_gen[0].debugger_i_n_147\,
      \dout_if_reg_reg[31]_1\(4) => \dbg_gen[0].debugger_i_n_148\,
      \dout_if_reg_reg[31]_1\(3) => \dbg_gen[0].debugger_i_n_149\,
      \dout_if_reg_reg[31]_1\(2) => \dbg_gen[0].debugger_i_n_150\,
      \dout_if_reg_reg[31]_1\(1) => \dbg_gen[0].debugger_i_n_151\,
      \dout_if_reg_reg[31]_1\(0) => \dbg_gen[0].debugger_i_n_152\,
      \dout_if_reg_reg[3]\ => \dbg_gen[0].debugger_i_n_13\,
      \dout_if_reg_reg[3]_0\ => \dbg_gen[0].debugger_i_n_72\,
      \dout_if_reg_reg[4]\ => \dbg_gen[0].debugger_i_n_71\,
      \dout_if_reg_reg[4]_0\ => \dbg_gen[0].debugger_i_n_128\,
      \dout_if_reg_reg[5]\ => \dbg_gen[0].debugger_i_n_126\,
      \dout_if_reg_reg[5]_0\ => \dbg_gen[0].debugger_i_n_127\,
      \dout_if_reg_reg[6]\ => \dbg_gen[0].debugger_i_n_124\,
      \dout_if_reg_reg[6]_0\ => \dbg_gen[0].debugger_i_n_125\,
      \dout_if_reg_reg[8]\ => \dbg_gen[0].debugger_i_n_122\,
      \dout_if_reg_reg[8]_0\ => \dbg_gen[0].debugger_i_n_123\,
      \dout_if_reg_reg[9]\ => \dbg_gen[0].debugger_i_n_120\,
      \dout_if_reg_reg[9]_0\ => \dbg_gen[0].debugger_i_n_121\,
      fu_gcu_pc_load_reg_reg(13 downto 0) => fu_gcu_pc_load_reg_reg(13 downto 0),
      lockcnt_r => lockcnt_r,
      lockrq_bpcc_reg(29 downto 0) => lockrq_bpcc_reg(29 downto 0),
      mem_en_lock_r0 => mem_en_lock_r0,
      p_0_in => p_0_in,
      p_2_in => p_2_in,
      \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0) => \^pc_update_generate_0.pc_reg_reg[13]\(13 downto 0),
      rstx => rstx,
      \s_axi_rdata_r_reg[0]\ => \dbg_gen[0].debugger_i_n_22\,
      \s_axi_rdata_r_reg[10]\ => \dbg_gen[0].debugger_i_n_32\,
      \s_axi_rdata_r_reg[11]\ => \dbg_gen[0].debugger_i_n_33\,
      \s_axi_rdata_r_reg[12]\ => \dbg_gen[0].debugger_i_n_34\,
      \s_axi_rdata_r_reg[13]\ => \dbg_gen[0].debugger_i_n_35\,
      \s_axi_rdata_r_reg[14]\ => \dbg_gen[0].debugger_i_n_36\,
      \s_axi_rdata_r_reg[15]\ => \dbg_gen[0].debugger_i_n_37\,
      \s_axi_rdata_r_reg[16]\ => \dbg_gen[0].debugger_i_n_38\,
      \s_axi_rdata_r_reg[17]\ => \dbg_gen[0].debugger_i_n_39\,
      \s_axi_rdata_r_reg[18]\ => \dbg_gen[0].debugger_i_n_40\,
      \s_axi_rdata_r_reg[19]\ => \dbg_gen[0].debugger_i_n_41\,
      \s_axi_rdata_r_reg[1]\ => \dbg_gen[0].debugger_i_n_23\,
      \s_axi_rdata_r_reg[20]\ => \dbg_gen[0].debugger_i_n_42\,
      \s_axi_rdata_r_reg[21]\ => \dbg_gen[0].debugger_i_n_43\,
      \s_axi_rdata_r_reg[22]\ => \dbg_gen[0].debugger_i_n_44\,
      \s_axi_rdata_r_reg[23]\ => \dbg_gen[0].debugger_i_n_45\,
      \s_axi_rdata_r_reg[24]\ => \dbg_gen[0].debugger_i_n_46\,
      \s_axi_rdata_r_reg[25]\ => \dbg_gen[0].debugger_i_n_47\,
      \s_axi_rdata_r_reg[26]\ => \dbg_gen[0].debugger_i_n_48\,
      \s_axi_rdata_r_reg[27]\ => \dbg_gen[0].debugger_i_n_49\,
      \s_axi_rdata_r_reg[28]\ => \dbg_gen[0].debugger_i_n_50\,
      \s_axi_rdata_r_reg[29]\ => \dbg_gen[0].debugger_i_n_51\,
      \s_axi_rdata_r_reg[2]\ => \dbg_gen[0].debugger_i_n_24\,
      \s_axi_rdata_r_reg[30]\ => \dbg_gen[0].debugger_i_n_52\,
      \s_axi_rdata_r_reg[31]\ => \dbg_gen[0].debugger_i_n_53\,
      \s_axi_rdata_r_reg[3]\ => \dbg_gen[0].debugger_i_n_25\,
      \s_axi_rdata_r_reg[4]\ => \dbg_gen[0].debugger_i_n_26\,
      \s_axi_rdata_r_reg[5]\ => \dbg_gen[0].debugger_i_n_27\,
      \s_axi_rdata_r_reg[6]\ => \dbg_gen[0].debugger_i_n_28\,
      \s_axi_rdata_r_reg[7]\ => \dbg_gen[0].debugger_i_n_29\,
      \s_axi_rdata_r_reg[8]\ => \dbg_gen[0].debugger_i_n_30\,
      \s_axi_rdata_r_reg[9]\ => \dbg_gen[0].debugger_i_n_31\,
      \simm_B1_reg_reg[31]\(31 downto 0) => \simm_B1_reg_reg[31]\(31 downto 0),
      \stepn_target_reg[31]\(4) => cyclecnt_r(28),
      \stepn_target_reg[31]\(3 downto 1) => cyclecnt_r(13 downto 11),
      \stepn_target_reg[31]\(0) => cyclecnt_r(7),
      tta_accel_0_core_db_lockrq_wire => tta_accel_0_core_db_lockrq_wire,
      tta_reset => tta_reset,
      tta_reset_regval => tta_reset_regval
    );
imem_expander: entity work.\toplevel_tta_core_toplevel_0_0_almaif_axi_expander__parameterized0\
     port map (
      D(0) => tta_axislave_1_n_37,
      Q(0) => \^q\(0),
      SR(0) => \^dout_reg[0]\,
      \aaddr_r_reg[0]\ => \aaddr_r_reg[0]\,
      \aaddr_r_reg[0]_0\ => \aaddr_r_reg[0]_0\,
      \aaddr_r_reg[0]_1\ => \aaddr_r_reg[0]_1\,
      \aaddr_r_reg[16]\ => \^fifo_iter_r_reg[1]_1\,
      \aaddr_r_reg[16]_0\ => \^fifo_iter_r_reg[0]\,
      b_live_read_r => b_live_read_r,
      b_rdata_valid_r_reg => \^fifo_data_r_reg[0][0]\,
      b_rdata_valid_r_reg_0 => b_rdata_valid_r_reg_1,
      clk => clk,
      \fifo_data_r_reg[0][0]_0\ => \fifo_data_r_reg[0][0]_0\,
      \fifo_data_r_reg[0]_3\ => \fifo_data_r_reg[0]_3\,
      \fifo_data_r_reg[1][0]_0\ => \fifo_data_r_reg[1][0]\,
      \fifo_data_r_reg[1][0]_1\ => \fifo_data_r_reg[1][0]_0\,
      \fifo_data_r_reg[1][0]_2\ => \fifo_data_r_reg[1][0]_1\,
      \fifo_data_r_reg[2][0]_0\ => \fifo_data_r_reg[2][0]\,
      \fifo_data_r_reg[2][0]_1\ => \fifo_data_r_reg[2][0]_0\,
      \fifo_iter_r_reg[1]_0\(1 downto 0) => \^fifo_iter_r_reg[1]\(1 downto 0),
      \fifo_iter_r_reg[1]_1\ => \^fifo_iter_r_reg[1]_0\,
      \fifo_iter_r_reg[1]_2\ => \fifo_iter_r_reg[1]_2\,
      rready_r_reg => \^axi_rready\
    );
tta_axislave_1: entity work.toplevel_tta_core_toplevel_0_0_tta_axislave
     port map (
      D(0) => tta_axislave_1_n_37,
      E(0) => E(0),
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_1\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state_reg[2]\,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state_reg[2]_0\,
      Q(16 downto 0) => \^q\(16 downto 0),
      RAM_ARR_reg => axi_avalid,
      RAM_ARR_reg_0 => RAM_ARR_reg,
      RAM_ARR_reg_1(3 downto 0) => RAM_ARR_reg_0(3 downto 0),
      SR(0) => \^dout_reg[0]\,
      \aaddr_r_reg[12]_0\ => \aaddr_r_reg[12]\,
      \aaddr_r_reg[12]_1\ => \aaddr_r_reg[12]_0\,
      \aaddr_r_reg[2]_rep_0\ => \dbg_gen[0].debugger_i_n_71\,
      \aaddr_r_reg[2]_rep_1\ => \dbg_gen[0].debugger_i_n_72\,
      \aaddr_r_reg[7]_0\ => \dbg_gen[0].debugger_i_n_54\,
      avalid_r_reg_0 => avalid_r_reg,
      awren_r => awren_r,
      awren_r_reg_0 => awren_r_reg,
      awren_r_reg_1 => awren_r_reg_0,
      b_aready_r_reg => \^axi_rready\,
      b_aready_r_reg_0 => b_aready_r_reg,
      b_aready_r_reg_1 => b_aready_r_reg_0,
      b_enable => b_enable,
      b_enable_0 => b_enable_0,
      b_live_read_r => b_live_read_r,
      b_live_read_r_1 => b_live_read_r_1,
      b_live_read_r_reg => b_live_read_r_reg,
      \b_rdata_r_reg[0]\(0) => \b_rdata_r_reg[0]\(0),
      \b_rdata_r_reg[0]_0\(0) => \b_rdata_r_reg[0]_0\(0),
      b_rdata_valid_r_reg => b_rdata_valid_r_reg,
      b_rdata_valid_r_reg_0 => b_rdata_valid_r_reg_0,
      b_rdata_valid_r_reg_1 => b_rdata_valid_r_reg_1,
      b_rdata_valid_r_reg_2 => b_rdata_valid_r_reg_2,
      \bustraces_reg_reg[0]\ => \dbg_gen[0].debugger_i_n_22\,
      \bustraces_reg_reg[10]\ => \dbg_gen[0].debugger_i_n_32\,
      \bustraces_reg_reg[11]\ => \dbg_gen[0].debugger_i_n_33\,
      \bustraces_reg_reg[12]\ => \dbg_gen[0].debugger_i_n_34\,
      \bustraces_reg_reg[13]\ => \dbg_gen[0].debugger_i_n_35\,
      \bustraces_reg_reg[14]\ => \dbg_gen[0].debugger_i_n_36\,
      \bustraces_reg_reg[15]\ => \dbg_gen[0].debugger_i_n_37\,
      \bustraces_reg_reg[16]\ => \dbg_gen[0].debugger_i_n_38\,
      \bustraces_reg_reg[17]\ => \dbg_gen[0].debugger_i_n_39\,
      \bustraces_reg_reg[18]\ => \dbg_gen[0].debugger_i_n_40\,
      \bustraces_reg_reg[19]\ => \dbg_gen[0].debugger_i_n_41\,
      \bustraces_reg_reg[1]\ => \dbg_gen[0].debugger_i_n_23\,
      \bustraces_reg_reg[20]\ => \dbg_gen[0].debugger_i_n_42\,
      \bustraces_reg_reg[21]\ => \dbg_gen[0].debugger_i_n_43\,
      \bustraces_reg_reg[22]\ => \dbg_gen[0].debugger_i_n_44\,
      \bustraces_reg_reg[23]\ => \dbg_gen[0].debugger_i_n_45\,
      \bustraces_reg_reg[24]\ => \dbg_gen[0].debugger_i_n_46\,
      \bustraces_reg_reg[25]\ => \dbg_gen[0].debugger_i_n_47\,
      \bustraces_reg_reg[26]\ => \dbg_gen[0].debugger_i_n_48\,
      \bustraces_reg_reg[27]\ => \dbg_gen[0].debugger_i_n_49\,
      \bustraces_reg_reg[28]\ => \dbg_gen[0].debugger_i_n_50\,
      \bustraces_reg_reg[2]\ => \dbg_gen[0].debugger_i_n_24\,
      \bustraces_reg_reg[31]\ => \dbg_gen[0].debugger_i_n_53\,
      \bustraces_reg_reg[3]\ => \dbg_gen[0].debugger_i_n_25\,
      \bustraces_reg_reg[4]\ => \dbg_gen[0].debugger_i_n_26\,
      \bustraces_reg_reg[5]\ => \dbg_gen[0].debugger_i_n_27\,
      \bustraces_reg_reg[6]\ => \dbg_gen[0].debugger_i_n_28\,
      \bustraces_reg_reg[7]\ => \dbg_gen[0].debugger_i_n_29\,
      \bustraces_reg_reg[8]\ => \dbg_gen[0].debugger_i_n_30\,
      \bustraces_reg_reg[9]\ => \dbg_gen[0].debugger_i_n_31\,
      clk => clk,
      ctrl_rvalid => ctrl_rvalid,
      \dout_if_reg_reg[29]\ => \dbg_gen[0].debugger_i_n_51\,
      \dout_if_reg_reg[30]\ => \dbg_gen[0].debugger_i_n_52\,
      \dout_if_reg_reg[31]\(31) => tta_axislave_1_n_51,
      \dout_if_reg_reg[31]\(30) => tta_axislave_1_n_52,
      \dout_if_reg_reg[31]\(29) => tta_axislave_1_n_53,
      \dout_if_reg_reg[31]\(28) => tta_axislave_1_n_54,
      \dout_if_reg_reg[31]\(27) => tta_axislave_1_n_55,
      \dout_if_reg_reg[31]\(26) => tta_axislave_1_n_56,
      \dout_if_reg_reg[31]\(25) => tta_axislave_1_n_57,
      \dout_if_reg_reg[31]\(24) => tta_axislave_1_n_58,
      \dout_if_reg_reg[31]\(23) => tta_axislave_1_n_59,
      \dout_if_reg_reg[31]\(22) => tta_axislave_1_n_60,
      \dout_if_reg_reg[31]\(21) => tta_axislave_1_n_61,
      \dout_if_reg_reg[31]\(20) => tta_axislave_1_n_62,
      \dout_if_reg_reg[31]\(19) => tta_axislave_1_n_63,
      \dout_if_reg_reg[31]\(18) => tta_axislave_1_n_64,
      \dout_if_reg_reg[31]\(17) => tta_axislave_1_n_65,
      \dout_if_reg_reg[31]\(16) => tta_axislave_1_n_66,
      \dout_if_reg_reg[31]\(15) => tta_axislave_1_n_67,
      \dout_if_reg_reg[31]\(14) => tta_axislave_1_n_68,
      \dout_if_reg_reg[31]\(13) => tta_axislave_1_n_69,
      \dout_if_reg_reg[31]\(12) => tta_axislave_1_n_70,
      \dout_if_reg_reg[31]\(11) => tta_axislave_1_n_71,
      \dout_if_reg_reg[31]\(10) => tta_axislave_1_n_72,
      \dout_if_reg_reg[31]\(9) => tta_axislave_1_n_73,
      \dout_if_reg_reg[31]\(8) => tta_axislave_1_n_74,
      \dout_if_reg_reg[31]\(7) => tta_axislave_1_n_75,
      \dout_if_reg_reg[31]\(6) => tta_axislave_1_n_76,
      \dout_if_reg_reg[31]\(5) => tta_axislave_1_n_77,
      \dout_if_reg_reg[31]\(4) => tta_axislave_1_n_78,
      \dout_if_reg_reg[31]\(3) => tta_axislave_1_n_79,
      \dout_if_reg_reg[31]\(2) => tta_axislave_1_n_80,
      \dout_if_reg_reg[31]\(1) => tta_axislave_1_n_81,
      \dout_if_reg_reg[31]\(0) => tta_axislave_1_n_82,
      \dout_if_reg_reg[3]\ => tta_axislave_1_n_126,
      \dout_if_reg_reg[7]\ => tta_axislave_1_n_34,
      \dout_if_reg_reg[9]\ => tta_axislave_1_n_40,
      \dout_reg[0]\(0) => tta_axislave_1_n_15,
      \dout_reg[0]_0\ => tta_axislave_1_n_16,
      \dout_reg[0]_1\ => tta_axislave_1_n_41,
      \dout_reg[0]_2\ => tta_axislave_1_n_135,
      \dout_reg[0]_3\ => \dbg_gen[0].debugger_i_n_4\,
      \dout_reg[0]_4\ => \dbg_gen[0].debugger_i_n_131\,
      \dout_reg[10]\ => \dbg_gen[0].debugger_i_n_117\,
      \dout_reg[10]_0\ => \dbg_gen[0].debugger_i_n_111\,
      \dout_reg[11]\(0) => tta_axislave_1_n_85,
      \dout_reg[11]_0\(7 downto 6) => bp4_1(25 downto 24),
      \dout_reg[11]_0\(5 downto 4) => bp4_1(22 downto 21),
      \dout_reg[11]_0\(3 downto 2) => bp4_1(11 downto 10),
      \dout_reg[11]_0\(1 downto 0) => bp4_1(8 downto 7),
      \dout_reg[11]_1\(1) => \dbregbank_1/dbcontrol[130]_2\(11),
      \dout_reg[11]_1\(0) => \dbregbank_1/dbcontrol[130]_2\(7),
      \dout_reg[12]\ => \dbg_gen[0].debugger_i_n_70\,
      \dout_reg[13]\ => tta_axislave_1_n_42,
      \dout_reg[13]_0\(0) => tta_axislave_1_n_83,
      \dout_reg[13]_1\(0) => tta_axislave_1_n_84,
      \dout_reg[13]_2\(0) => tta_axislave_1_n_86,
      \dout_reg[13]_3\(3) => \^pc_update_generate_0.pc_reg_reg[13]\(13),
      \dout_reg[13]_3\(2) => \^pc_update_generate_0.pc_reg_reg[13]\(11),
      \dout_reg[13]_3\(1) => \^pc_update_generate_0.pc_reg_reg[13]\(7),
      \dout_reg[13]_3\(0) => \^pc_update_generate_0.pc_reg_reg[13]\(3),
      \dout_reg[13]_4\ => \dbg_gen[0].debugger_i_n_89\,
      \dout_reg[13]_5\(4 downto 2) => \dbregbank_1/dbstatus[1]_1\(13 downto 11),
      \dout_reg[13]_5\(1) => \dbregbank_1/dbstatus[1]_1\(7),
      \dout_reg[13]_5\(0) => \dbregbank_1/dbstatus[1]_1\(3),
      \dout_reg[14]\ => \dbg_gen[0].debugger_i_n_80\,
      \dout_reg[15]\ => \dbg_gen[0].debugger_i_n_79\,
      \dout_reg[16]\ => \dbg_gen[0].debugger_i_n_78\,
      \dout_reg[17]\ => \dbg_gen[0].debugger_i_n_81\,
      \dout_reg[18]\ => \dbg_gen[0].debugger_i_n_82\,
      \dout_reg[19]\ => \dbg_gen[0].debugger_i_n_77\,
      \dout_reg[20]\ => \dbg_gen[0].debugger_i_n_83\,
      \dout_reg[21]\ => \dbg_gen[0].debugger_i_n_84\,
      \dout_reg[22]\ => \dbg_gen[0].debugger_i_n_76\,
      \dout_reg[23]\ => \dbg_gen[0].debugger_i_n_85\,
      \dout_reg[24]\ => \dbg_gen[0].debugger_i_n_75\,
      \dout_reg[25]\ => \dbg_gen[0].debugger_i_n_69\,
      \dout_reg[26]\ => \dbg_gen[0].debugger_i_n_86\,
      \dout_reg[27]\ => \dbg_gen[0].debugger_i_n_74\,
      \dout_reg[28]\(4) => cyclecnt_r(28),
      \dout_reg[28]\(3 downto 1) => cyclecnt_r(13 downto 11),
      \dout_reg[28]\(0) => cyclecnt_r(7),
      \dout_reg[28]_0\(9) => \dbg_gen[0].debugger_i_n_153\,
      \dout_reg[28]_0\(8) => \dbg_gen[0].debugger_i_n_154\,
      \dout_reg[28]_0\(7) => \dbg_gen[0].debugger_i_n_155\,
      \dout_reg[28]_0\(6) => \dbg_gen[0].debugger_i_n_156\,
      \dout_reg[28]_0\(5) => \dbg_gen[0].debugger_i_n_157\,
      \dout_reg[28]_0\(4) => \dbg_gen[0].debugger_i_n_158\,
      \dout_reg[28]_0\(3) => \dbg_gen[0].debugger_i_n_159\,
      \dout_reg[28]_0\(2) => \dbg_gen[0].debugger_i_n_160\,
      \dout_reg[28]_0\(1) => \dbg_gen[0].debugger_i_n_161\,
      \dout_reg[28]_0\(0) => \dbg_gen[0].debugger_i_n_162\,
      \dout_reg[28]_1\(9) => \dbg_gen[0].debugger_i_n_163\,
      \dout_reg[28]_1\(8) => \dbg_gen[0].debugger_i_n_164\,
      \dout_reg[28]_1\(7) => \dbg_gen[0].debugger_i_n_165\,
      \dout_reg[28]_1\(6) => \dbg_gen[0].debugger_i_n_166\,
      \dout_reg[28]_1\(5) => \dbg_gen[0].debugger_i_n_167\,
      \dout_reg[28]_1\(4) => \dbg_gen[0].debugger_i_n_168\,
      \dout_reg[28]_1\(3) => \dbg_gen[0].debugger_i_n_169\,
      \dout_reg[28]_1\(2) => \dbg_gen[0].debugger_i_n_170\,
      \dout_reg[28]_1\(1) => \dbg_gen[0].debugger_i_n_171\,
      \dout_reg[28]_1\(0) => \dbg_gen[0].debugger_i_n_172\,
      \dout_reg[29]\ => \dbg_gen[0].debugger_i_n_87\,
      \dout_reg[2]\ => \dbg_gen[0].debugger_i_n_129\,
      \dout_reg[2]_0\ => \dbg_gen[0].debugger_i_n_130\,
      \dout_reg[30]\ => \dbg_gen[0].debugger_i_n_73\,
      \dout_reg[31]\(31 downto 0) => \^dout_reg[31]\(31 downto 0),
      \dout_reg[31]_0\(20) => \dbg_gen[0].debugger_i_n_132\,
      \dout_reg[31]_0\(19) => \dbg_gen[0].debugger_i_n_133\,
      \dout_reg[31]_0\(18) => \dbg_gen[0].debugger_i_n_134\,
      \dout_reg[31]_0\(17) => \dbg_gen[0].debugger_i_n_135\,
      \dout_reg[31]_0\(16) => \dbg_gen[0].debugger_i_n_136\,
      \dout_reg[31]_0\(15) => \dbg_gen[0].debugger_i_n_137\,
      \dout_reg[31]_0\(14) => \dbg_gen[0].debugger_i_n_138\,
      \dout_reg[31]_0\(13) => \dbg_gen[0].debugger_i_n_139\,
      \dout_reg[31]_0\(12) => \dbg_gen[0].debugger_i_n_140\,
      \dout_reg[31]_0\(11) => \dbg_gen[0].debugger_i_n_141\,
      \dout_reg[31]_0\(10) => \dbg_gen[0].debugger_i_n_142\,
      \dout_reg[31]_0\(9) => \dbg_gen[0].debugger_i_n_143\,
      \dout_reg[31]_0\(8) => \dbg_gen[0].debugger_i_n_144\,
      \dout_reg[31]_0\(7) => \dbg_gen[0].debugger_i_n_145\,
      \dout_reg[31]_0\(6) => \dbg_gen[0].debugger_i_n_146\,
      \dout_reg[31]_0\(5) => \dbg_gen[0].debugger_i_n_147\,
      \dout_reg[31]_0\(4) => \dbg_gen[0].debugger_i_n_148\,
      \dout_reg[31]_0\(3) => \dbg_gen[0].debugger_i_n_149\,
      \dout_reg[31]_0\(2) => \dbg_gen[0].debugger_i_n_150\,
      \dout_reg[31]_0\(1) => \dbg_gen[0].debugger_i_n_151\,
      \dout_reg[31]_0\(0) => \dbg_gen[0].debugger_i_n_152\,
      \dout_reg[31]_1\(19) => \dbg_gen[0].debugger_i_n_90\,
      \dout_reg[31]_1\(18) => \dbg_gen[0].debugger_i_n_91\,
      \dout_reg[31]_1\(17) => \dbg_gen[0].debugger_i_n_92\,
      \dout_reg[31]_1\(16) => \dbg_gen[0].debugger_i_n_93\,
      \dout_reg[31]_1\(15) => \dbg_gen[0].debugger_i_n_94\,
      \dout_reg[31]_1\(14) => \dbg_gen[0].debugger_i_n_95\,
      \dout_reg[31]_1\(13) => \dbg_gen[0].debugger_i_n_96\,
      \dout_reg[31]_1\(12) => \dbg_gen[0].debugger_i_n_97\,
      \dout_reg[31]_1\(11) => \dbg_gen[0].debugger_i_n_98\,
      \dout_reg[31]_1\(10) => \dbg_gen[0].debugger_i_n_99\,
      \dout_reg[31]_1\(9) => \dbg_gen[0].debugger_i_n_100\,
      \dout_reg[31]_1\(8) => \dbg_gen[0].debugger_i_n_101\,
      \dout_reg[31]_1\(7) => \dbg_gen[0].debugger_i_n_102\,
      \dout_reg[31]_1\(6) => \dbg_gen[0].debugger_i_n_103\,
      \dout_reg[31]_1\(5) => \dbg_gen[0].debugger_i_n_104\,
      \dout_reg[31]_1\(4) => \dbg_gen[0].debugger_i_n_105\,
      \dout_reg[31]_1\(3) => \dbg_gen[0].debugger_i_n_106\,
      \dout_reg[31]_1\(2) => \dbg_gen[0].debugger_i_n_107\,
      \dout_reg[31]_1\(1) => \dbg_gen[0].debugger_i_n_108\,
      \dout_reg[31]_1\(0) => \dbg_gen[0].debugger_i_n_109\,
      \dout_reg[31]_2\ => \dbg_gen[0].debugger_i_n_88\,
      \dout_reg[3]\ => \dbg_gen[0].debugger_i_n_13\,
      \dout_reg[4]\ => \dbg_gen[0].debugger_i_n_128\,
      \dout_reg[5]\ => \dbg_gen[0].debugger_i_n_127\,
      \dout_reg[5]_0\ => \dbg_gen[0].debugger_i_n_126\,
      \dout_reg[6]\ => \dbg_gen[0].debugger_i_n_125\,
      \dout_reg[6]_0\ => \dbg_gen[0].debugger_i_n_124\,
      \dout_reg[8]\ => \dbg_gen[0].debugger_i_n_123\,
      \dout_reg[8]_0\ => \dbg_gen[0].debugger_i_n_122\,
      \dout_reg[9]\ => \dbg_gen[0].debugger_i_n_121\,
      \dout_reg[9]_0\ => \dbg_gen[0].debugger_i_n_120\,
      \fifo_data_r_reg[0][0]\ => \^fifo_data_r_reg[0][0]\,
      \fifo_iter_r_reg[0]\ => tta_accel_0_data_b_awren_out_wire,
      \fifo_iter_r_reg[0]_0\ => \^fifo_iter_r_reg[0]\,
      \fifo_iter_r_reg[0]_1\(0) => \^fifo_iter_r_reg[1]\(0),
      \fifo_iter_r_reg[0]_2\ => \^fifo_iter_r_reg[1]_0\,
      \fifo_iter_r_reg[1]\ => \^fifo_iter_r_reg[1]_1\,
      onchip_mem_INSTR_b_aready_out_wire => onchip_mem_INSTR_b_aready_out_wire,
      onchip_mem_INSTR_b_rvalid_out_wire => onchip_mem_INSTR_b_rvalid_out_wire,
      onchip_mem_data_b_aready_out_wire => onchip_mem_data_b_aready_out_wire,
      onchip_mem_data_b_rvalid_out_wire => onchip_mem_data_b_rvalid_out_wire,
      \out\(2 downto 0) => \out\(2 downto 0),
      p_2_in => p_2_in,
      \read_cnt_r_reg[0]_0\ => \read_cnt_r_reg[0]\,
      rstx => rstx,
      rvalid_r_reg => tta_axislave_1_n_136,
      s_axi_araddr(18 downto 0) => s_axi_araddr(18 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arid(11 downto 0) => s_axi_arid(11 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arready_r_reg_0 => s_axi_arready_r_reg,
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(18 downto 0) => s_axi_awaddr(18 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awid(11 downto 0) => s_axi_awid(11 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(11 downto 0) => s_axi_bid(11 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_bvalid_r => s_axi_bvalid_r,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(11 downto 0) => s_axi_rid(11 downto 0),
      \s_axi_rid_r_reg[0]_0\ => \s_axi_rid_r_reg[0]\,
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_r_reg_0 => s_axi_rvalid_r_reg,
      s_axi_rvalid_r_reg_1 => s_axi_rvalid_r_reg_0,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_r_reg_0 => s_axi_wready_r_reg,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      \stall_data_r_reg[0]_0\(0) => \stall_data_r_reg[0]\(0),
      stall_data_valid_r_reg_0 => stall_data_valid_r_reg,
      tta_continue_reg => tta_axislave_1_n_87,
      tta_forcebreak_reg => tta_axislave_1_n_121,
      tta_reset_regval => tta_reset_regval
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0_tta_core_toplevel is
  port (
    s_axi_wready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    locked : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    rstx : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_bready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of toplevel_tta_core_toplevel_0_0_tta_core_toplevel : entity is "tta_core_toplevel";
end toplevel_tta_core_toplevel_0_0_tta_core_toplevel;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0_tta_core_toplevel is
  signal a_enable : STD_LOGIC;
  signal \avalid_r_i_1__0_n_0\ : STD_LOGIC;
  signal \awren_r_i_1__0_n_0\ : STD_LOGIC;
  signal axi_aaddr : STD_LOGIC_VECTOR ( 16 downto 15 );
  signal axi_avalid : STD_LOGIC;
  signal axi_rready : STD_LOGIC;
  signal b_enable : STD_LOGIC;
  signal b_enable_1 : STD_LOGIC;
  signal b_live_read_r : STD_LOGIC;
  signal b_live_read_r_0 : STD_LOGIC;
  signal b_rdata_valid_r : STD_LOGIC;
  signal b_rdata_valid_r_2 : STD_LOGIC;
  signal core_db_bustraces_wire : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal core_db_cyclecnt_wire : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal core_db_lockcnt_wire : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal core_db_pc_next_wire : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal core_db_pc_wire : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal core_fu_lsu_aaddr_out_wire : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal core_fu_lsu_adata_out_wire : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_fu_lsu_astrb_out_wire : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal core_fu_lsu_avalid_out_wire : STD_LOGIC;
  signal core_fu_lsu_awren_out_wire : STD_LOGIC;
  signal core_fu_lsu_rready_out_wire : STD_LOGIC;
  signal core_imem_addr_wire : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal core_n_147 : STD_LOGIC;
  signal core_n_159 : STD_LOGIC;
  signal core_n_160 : STD_LOGIC;
  signal core_n_161 : STD_LOGIC;
  signal core_n_178 : STD_LOGIC;
  signal core_n_179 : STD_LOGIC;
  signal core_n_180 : STD_LOGIC;
  signal core_n_181 : STD_LOGIC;
  signal core_n_182 : STD_LOGIC;
  signal core_n_183 : STD_LOGIC;
  signal core_n_184 : STD_LOGIC;
  signal core_n_185 : STD_LOGIC;
  signal core_n_186 : STD_LOGIC;
  signal core_n_187 : STD_LOGIC;
  signal core_n_188 : STD_LOGIC;
  signal core_n_189 : STD_LOGIC;
  signal core_n_190 : STD_LOGIC;
  signal core_n_191 : STD_LOGIC;
  signal core_n_192 : STD_LOGIC;
  signal core_n_193 : STD_LOGIC;
  signal core_n_222 : STD_LOGIC;
  signal core_n_223 : STD_LOGIC;
  signal core_n_224 : STD_LOGIC;
  signal core_n_225 : STD_LOGIC;
  signal core_n_226 : STD_LOGIC;
  signal core_n_227 : STD_LOGIC;
  signal core_n_228 : STD_LOGIC;
  signal core_n_229 : STD_LOGIC;
  signal core_n_230 : STD_LOGIC;
  signal core_n_231 : STD_LOGIC;
  signal \dbg_gen[0].debugger_i/stepn_target\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \dbg_gen[0].debugger_i/tta_reset\ : STD_LOGIC;
  signal \fetch_block_registered_generate.fetch_block.reset_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_data_r[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_data_r[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_data_r[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_data_r[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \fu_gcu_opc_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \fu_lsu/p_1_in\ : STD_LOGIC;
  signal \fu_lsu/rdata_r0\ : STD_LOGIC;
  signal \imem_expander/fifo_data_r_reg[0]_3\ : STD_LOGIC;
  signal \imem_expander/fifo_iter_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \inst_decoder/decode_fill_lock_reg\ : STD_LOGIC;
  signal inst_decoder_fu_arith_in2_load_wire : STD_LOGIC;
  signal inst_decoder_fu_logic_in2_load_wire : STD_LOGIC;
  signal inst_decoder_fu_shifter_in2_load_wire : STD_LOGIC;
  signal inst_decoder_pc_opcode_wire : STD_LOGIC;
  signal inst_decoder_rf_bool_rd_opc_wire : STD_LOGIC;
  signal inst_decoder_rf_bool_wr_opc_wire : STD_LOGIC;
  signal \inst_fetch/lockcnt_r\ : STD_LOGIC;
  signal \inst_fetch/mem_en_lock_r\ : STD_LOGIC;
  signal \inst_fetch/mem_en_lock_r0\ : STD_LOGIC;
  signal \inst_fetch/p_0_in\ : STD_LOGIC;
  signal \inst_fetch/reset_lock\ : STD_LOGIC;
  signal inst_fetch_fetchblock_wire : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^locked\ : STD_LOGIC;
  signal onchip_mem_INSTR_a_rdata_out_wire : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal onchip_mem_INSTR_b_aready_out_wire : STD_LOGIC;
  signal onchip_mem_INSTR_b_rvalid_out_wire : STD_LOGIC;
  signal onchip_mem_INSTR_n_10 : STD_LOGIC;
  signal onchip_mem_INSTR_n_11 : STD_LOGIC;
  signal onchip_mem_INSTR_n_12 : STD_LOGIC;
  signal onchip_mem_INSTR_n_13 : STD_LOGIC;
  signal onchip_mem_INSTR_n_14 : STD_LOGIC;
  signal onchip_mem_INSTR_n_15 : STD_LOGIC;
  signal onchip_mem_INSTR_n_16 : STD_LOGIC;
  signal onchip_mem_INSTR_n_17 : STD_LOGIC;
  signal onchip_mem_INSTR_n_18 : STD_LOGIC;
  signal onchip_mem_INSTR_n_19 : STD_LOGIC;
  signal onchip_mem_INSTR_n_2 : STD_LOGIC;
  signal onchip_mem_INSTR_n_20 : STD_LOGIC;
  signal onchip_mem_INSTR_n_21 : STD_LOGIC;
  signal onchip_mem_INSTR_n_22 : STD_LOGIC;
  signal onchip_mem_INSTR_n_23 : STD_LOGIC;
  signal onchip_mem_INSTR_n_24 : STD_LOGIC;
  signal onchip_mem_INSTR_n_25 : STD_LOGIC;
  signal onchip_mem_INSTR_n_26 : STD_LOGIC;
  signal onchip_mem_INSTR_n_27 : STD_LOGIC;
  signal onchip_mem_INSTR_n_28 : STD_LOGIC;
  signal onchip_mem_INSTR_n_29 : STD_LOGIC;
  signal onchip_mem_INSTR_n_3 : STD_LOGIC;
  signal onchip_mem_INSTR_n_30 : STD_LOGIC;
  signal onchip_mem_INSTR_n_31 : STD_LOGIC;
  signal onchip_mem_INSTR_n_32 : STD_LOGIC;
  signal onchip_mem_INSTR_n_33 : STD_LOGIC;
  signal onchip_mem_INSTR_n_34 : STD_LOGIC;
  signal onchip_mem_INSTR_n_35 : STD_LOGIC;
  signal onchip_mem_INSTR_n_36 : STD_LOGIC;
  signal onchip_mem_INSTR_n_37 : STD_LOGIC;
  signal onchip_mem_INSTR_n_38 : STD_LOGIC;
  signal onchip_mem_INSTR_n_39 : STD_LOGIC;
  signal onchip_mem_INSTR_n_40 : STD_LOGIC;
  signal onchip_mem_INSTR_n_41 : STD_LOGIC;
  signal onchip_mem_INSTR_n_42 : STD_LOGIC;
  signal onchip_mem_INSTR_n_43 : STD_LOGIC;
  signal onchip_mem_INSTR_n_5 : STD_LOGIC;
  signal onchip_mem_INSTR_n_7 : STD_LOGIC;
  signal onchip_mem_INSTR_n_8 : STD_LOGIC;
  signal onchip_mem_INSTR_n_9 : STD_LOGIC;
  signal onchip_mem_data_a_aready_out_wire : STD_LOGIC;
  signal onchip_mem_data_a_rdata_out_wire : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal onchip_mem_data_b_aready_out_wire : STD_LOGIC;
  signal onchip_mem_data_b_rvalid_out_wire : STD_LOGIC;
  signal onchip_mem_data_n_10 : STD_LOGIC;
  signal onchip_mem_data_n_11 : STD_LOGIC;
  signal onchip_mem_data_n_12 : STD_LOGIC;
  signal onchip_mem_data_n_13 : STD_LOGIC;
  signal onchip_mem_data_n_14 : STD_LOGIC;
  signal onchip_mem_data_n_15 : STD_LOGIC;
  signal onchip_mem_data_n_16 : STD_LOGIC;
  signal onchip_mem_data_n_17 : STD_LOGIC;
  signal onchip_mem_data_n_18 : STD_LOGIC;
  signal onchip_mem_data_n_19 : STD_LOGIC;
  signal onchip_mem_data_n_20 : STD_LOGIC;
  signal onchip_mem_data_n_21 : STD_LOGIC;
  signal onchip_mem_data_n_22 : STD_LOGIC;
  signal onchip_mem_data_n_23 : STD_LOGIC;
  signal onchip_mem_data_n_24 : STD_LOGIC;
  signal onchip_mem_data_n_25 : STD_LOGIC;
  signal onchip_mem_data_n_26 : STD_LOGIC;
  signal onchip_mem_data_n_27 : STD_LOGIC;
  signal onchip_mem_data_n_28 : STD_LOGIC;
  signal onchip_mem_data_n_29 : STD_LOGIC;
  signal onchip_mem_data_n_3 : STD_LOGIC;
  signal onchip_mem_data_n_30 : STD_LOGIC;
  signal onchip_mem_data_n_31 : STD_LOGIC;
  signal onchip_mem_data_n_32 : STD_LOGIC;
  signal onchip_mem_data_n_33 : STD_LOGIC;
  signal onchip_mem_data_n_34 : STD_LOGIC;
  signal onchip_mem_data_n_35 : STD_LOGIC;
  signal onchip_mem_data_n_36 : STD_LOGIC;
  signal onchip_mem_data_n_37 : STD_LOGIC;
  signal onchip_mem_data_n_4 : STD_LOGIC;
  signal onchip_mem_data_n_6 : STD_LOGIC;
  signal onchip_mem_data_n_7 : STD_LOGIC;
  signal onchip_mem_data_n_8 : STD_LOGIC;
  signal onchip_mem_data_n_9 : STD_LOGIC;
  signal post_decode_merged_glock_r_i_1_n_0 : STD_LOGIC;
  signal \rf_bool_rd_opc_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rf_bool_wr_opc_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal s_axi_arready_r_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal s_axi_awready_r_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_r_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_r_i_1_n_0 : STD_LOGIC;
  signal stall_data_valid_r_i_1_n_0 : STD_LOGIC;
  signal tta_accel_0_INSTR_b_aaddr_out_wire : STD_LOGIC_VECTOR ( 13 downto 9 );
  signal tta_accel_0_core_db_lockrq_wire : STD_LOGIC;
  signal tta_accel_0_core_db_pc_start_wire : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tta_accel_0_data_b_aaddr_out_wire : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tta_accel_0_data_b_adata_out_wire : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tta_accel_0_data_b_astrb_out_wire : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tta_accel_0_data_b_awren_out_wire : STD_LOGIC;
  signal tta_accel_0_n_0 : STD_LOGIC;
  signal tta_accel_0_n_1 : STD_LOGIC;
  signal tta_accel_0_n_139 : STD_LOGIC;
  signal tta_accel_0_n_142 : STD_LOGIC;
  signal tta_accel_0_n_146 : STD_LOGIC;
  signal tta_accel_0_n_147 : STD_LOGIC;
  signal tta_accel_0_n_15 : STD_LOGIC;
  signal tta_accel_0_n_16 : STD_LOGIC;
  signal tta_accel_0_n_17 : STD_LOGIC;
  signal tta_accel_0_n_19 : STD_LOGIC;
  signal tta_accel_0_n_2 : STD_LOGIC;
  signal tta_accel_0_n_20 : STD_LOGIC;
  signal tta_accel_0_n_38 : STD_LOGIC;
  signal tta_accel_0_n_39 : STD_LOGIC;
  signal tta_accel_0_n_4 : STD_LOGIC;
  signal tta_accel_0_n_42 : STD_LOGIC;
  signal tta_accel_0_n_43 : STD_LOGIC;
  signal tta_accel_0_n_44 : STD_LOGIC;
  signal tta_accel_0_n_45 : STD_LOGIC;
  signal tta_accel_0_n_46 : STD_LOGIC;
  signal tta_accel_0_n_49 : STD_LOGIC;
  signal tta_accel_0_n_50 : STD_LOGIC;
  signal tta_accel_0_n_51 : STD_LOGIC;
  signal tta_accel_0_n_52 : STD_LOGIC;
  signal tta_accel_0_n_53 : STD_LOGIC;
  signal tta_accel_0_n_54 : STD_LOGIC;
  signal tta_accel_0_n_88 : STD_LOGIC;
  signal tta_accel_0_n_9 : STD_LOGIC;
  signal tta_accel_0_n_91 : STD_LOGIC;
  signal tta_accel_0_n_92 : STD_LOGIC;
  signal tta_accel_0_n_93 : STD_LOGIC;
  signal tta_accel_0_n_94 : STD_LOGIC;
  signal \tta_axislave_1/awren_r\ : STD_LOGIC;
  signal \tta_axislave_1/s_axi_bvalid_r\ : STD_LOGIC;
  signal \tta_axislave_1/stall_data_valid_r\ : STD_LOGIC;
begin
  locked <= \^locked\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\avalid_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => tta_accel_0_n_2,
      I2 => tta_accel_0_n_38,
      I3 => tta_accel_0_n_50,
      I4 => tta_accel_0_n_19,
      I5 => axi_avalid,
      O => \avalid_r_i_1__0_n_0\
    );
\awren_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBA8888888A"
    )
        port map (
      I0 => \tta_axislave_1/awren_r\,
      I1 => tta_accel_0_n_51,
      I2 => tta_accel_0_n_20,
      I3 => tta_accel_0_n_2,
      I4 => tta_accel_0_n_0,
      I5 => tta_accel_0_data_b_awren_out_wire,
      O => \awren_r_i_1__0_n_0\
    );
core: entity work.toplevel_tta_core_toplevel_0_0_tta_core
     port map (
      ADDRARDADDR(13 downto 0) => core_imem_addr_wire(13 downto 0),
      D(13 downto 0) => core_db_pc_next_wire(13 downto 0),
      E(0) => onchip_mem_INSTR_n_3,
      Q(4) => inst_fetch_fetchblock_wire(35),
      Q(3) => inst_fetch_fetchblock_wire(6),
      Q(2 downto 1) => inst_fetch_fetchblock_wire(3 downto 2),
      Q(0) => inst_fetch_fetchblock_wire(0),
      RAM_ARR_reg(9 downto 0) => core_fu_lsu_aaddr_out_wire(9 downto 0),
      RAM_ARR_reg_0(31 downto 0) => core_fu_lsu_adata_out_wire(31 downto 0),
      S(3) => core_n_222,
      S(2) => core_n_223,
      S(1) => core_n_224,
      S(0) => core_n_225,
      a_enable => a_enable,
      \a_rdata_r_reg[31]\(31 downto 0) => onchip_mem_data_a_rdata_out_wire(31 downto 0),
      \a_rdata_r_reg[41]\(41 downto 0) => onchip_mem_INSTR_a_rdata_out_wire(41 downto 0),
      clk => clk,
      core_db_bustraces_wire(15 downto 14) => core_db_bustraces_wire(28 downto 27),
      core_db_bustraces_wire(13) => core_db_bustraces_wire(25),
      core_db_bustraces_wire(12) => core_db_bustraces_wire(19),
      core_db_bustraces_wire(11 downto 0) => core_db_bustraces_wire(11 downto 0),
      core_db_cyclecnt_wire(63 downto 0) => core_db_cyclecnt_wire(63 downto 0),
      core_db_lockcnt_wire(63 downto 0) => core_db_lockcnt_wire(63 downto 0),
      core_fu_lsu_astrb_out_wire(3 downto 0) => core_fu_lsu_astrb_out_wire(3 downto 0),
      core_fu_lsu_avalid_out_wire => core_fu_lsu_avalid_out_wire,
      core_fu_lsu_awren_out_wire => core_fu_lsu_awren_out_wire,
      core_fu_lsu_rready_out_wire => core_fu_lsu_rready_out_wire,
      decode_fill_lock_reg => \inst_decoder/decode_fill_lock_reg\,
      decode_fill_lock_reg_reg => onchip_mem_INSTR_n_9,
      \dout_reg[13]\(13 downto 0) => tta_accel_0_core_db_pc_start_wire(13 downto 0),
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]\ => \fu_gcu_opc_reg[0]_i_1_n_0\,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0\ => \rf_bool_wr_opc_reg[0]_i_1_n_0\,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]\ => \rf_bool_rd_opc_reg[0]_i_1_n_0\,
      \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]\ => \fetch_block_registered_generate.fetch_block.reset_cntr[0]_i_1_n_0\,
      \fetch_block_registered_generate.fetch_block.reset_lock_reg\ => core_n_147,
      \fetch_block_registered_generate.fetch_block.reset_lock_reg_0\ => onchip_mem_INSTR_n_10,
      fu_arith_in2_load_reg_reg(0) => onchip_mem_INSTR_n_8,
      fu_logic_in2_load_reg_reg => core_n_159,
      fu_logic_in2_load_reg_reg_0(0) => onchip_mem_INSTR_n_5,
      fu_shifter_in2_load_reg_reg => core_n_160,
      fu_shifter_in2_load_reg_reg_0(0) => onchip_mem_INSTR_n_7,
      inst_decoder_fu_arith_in2_load_wire => inst_decoder_fu_arith_in2_load_wire,
      inst_decoder_fu_logic_in2_load_wire => inst_decoder_fu_logic_in2_load_wire,
      inst_decoder_fu_shifter_in2_load_wire => inst_decoder_fu_shifter_in2_load_wire,
      inst_decoder_pc_opcode_wire => inst_decoder_pc_opcode_wire,
      inst_decoder_rf_bool_rd_opc_wire => inst_decoder_rf_bool_rd_opc_wire,
      inst_decoder_rf_bool_wr_opc_wire => inst_decoder_rf_bool_wr_opc_wire,
      lockcnt_r => \inst_fetch/lockcnt_r\,
      locked => \^locked\,
      lockrq_bpcc_reg(3) => core_n_226,
      lockrq_bpcc_reg(2) => core_n_227,
      lockrq_bpcc_reg(1) => core_n_228,
      lockrq_bpcc_reg(0) => core_n_229,
      lockrq_bpcc_reg_0(1) => core_n_230,
      lockrq_bpcc_reg_0(0) => core_n_231,
      mem_en_lock_r => \inst_fetch/mem_en_lock_r\,
      mem_en_lock_r0 => \inst_fetch/mem_en_lock_r0\,
      \o1temp_reg[12]\ => core_n_179,
      \o1temp_reg[13]\ => core_n_178,
      \o1temp_reg[14]\ => core_n_193,
      \o1temp_reg[15]\ => core_n_192,
      \o1temp_reg[16]\ => core_n_191,
      \o1temp_reg[17]\ => core_n_190,
      \o1temp_reg[18]\ => core_n_189,
      \o1temp_reg[20]\ => core_n_188,
      \o1temp_reg[21]\ => core_n_187,
      \o1temp_reg[22]\ => core_n_186,
      \o1temp_reg[23]\ => core_n_185,
      \o1temp_reg[24]\ => core_n_184,
      \o1temp_reg[26]\ => core_n_183,
      \o1temp_reg[29]\ => core_n_182,
      \o1temp_reg[30]\ => core_n_181,
      \o1temp_reg[31]\ => core_n_180,
      onchip_mem_data_a_aready_out_wire => onchip_mem_data_a_aready_out_wire,
      p_0_in => \inst_fetch/p_0_in\,
      p_1_in => \fu_lsu/p_1_in\,
      \pc_update_generate_0.pc_prev_reg_reg[13]\(13 downto 0) => core_db_pc_wire(13 downto 0),
      post_decode_merged_glock_r_reg => post_decode_merged_glock_r_i_1_n_0,
      reset_lock => \inst_fetch/reset_lock\,
      \rf_RF_rd_opc_reg_reg[0]\ => core_n_161,
      rready_r_reg(0) => \fu_lsu/rdata_r0\,
      rstx => rstx,
      rstx_0 => tta_accel_0_n_4,
      \stepn_target_reg[29]\(29 downto 0) => \dbg_gen[0].debugger_i/stepn_target\(29 downto 0),
      tta_reset => \dbg_gen[0].debugger_i/tta_reset\,
      tta_reset_reg => tta_accel_0_n_46
    );
\fetch_block_registered_generate.fetch_block.reset_cntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \inst_fetch/p_0_in\,
      I1 => core_n_147,
      O => \fetch_block_registered_generate.fetch_block.reset_cntr[0]_i_1_n_0\
    );
\fifo_data_r[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFBAAA80008"
    )
        port map (
      I0 => tta_accel_0_n_91,
      I1 => tta_accel_0_n_92,
      I2 => \imem_expander/fifo_iter_r\(1),
      I3 => \imem_expander/fifo_iter_r\(0),
      I4 => tta_accel_0_n_44,
      I5 => \imem_expander/fifo_data_r_reg[0]_3\,
      O => \fifo_data_r[0][0]_i_1_n_0\
    );
\fifo_data_r[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => tta_accel_0_data_b_aaddr_out_wire(0),
      I1 => tta_accel_0_n_16,
      I2 => tta_accel_0_n_93,
      I3 => tta_accel_0_n_43,
      I4 => tta_accel_0_n_17,
      O => \fifo_data_r[1][0]_i_1_n_0\
    );
\fifo_data_r[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => tta_accel_0_data_b_aaddr_out_wire(0),
      I1 => tta_accel_0_n_15,
      I2 => tta_accel_0_n_94,
      I3 => tta_accel_0_n_43,
      I4 => tta_accel_0_n_16,
      O => \fifo_data_r[2][0]_i_1_n_0\
    );
\fifo_data_r[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0F0FFF08000000"
    )
        port map (
      I0 => tta_accel_0_data_b_aaddr_out_wire(0),
      I1 => tta_accel_0_n_92,
      I2 => tta_accel_0_n_44,
      I3 => \imem_expander/fifo_iter_r\(1),
      I4 => \imem_expander/fifo_iter_r\(0),
      I5 => tta_accel_0_n_15,
      O => \fifo_data_r[3][0]_i_1_n_0\
    );
\fu_gcu_opc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(0),
      I1 => inst_fetch_fetchblock_wire(3),
      I2 => core_n_160,
      I3 => inst_fetch_fetchblock_wire(2),
      I4 => onchip_mem_INSTR_n_10,
      I5 => inst_decoder_pc_opcode_wire,
      O => \fu_gcu_opc_reg[0]_i_1_n_0\
    );
onchip_mem_INSTR: entity work.toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram
     port map (
      ADDRARDADDR(13 downto 0) => core_imem_addr_wire(13 downto 0),
      E(0) => onchip_mem_INSTR_n_3,
      Q(16 downto 15) => axi_aaddr(16 downto 15),
      Q(14 downto 10) => tta_accel_0_INSTR_b_aaddr_out_wire(13 downto 9),
      Q(9 downto 0) => tta_accel_0_data_b_aaddr_out_wire(9 downto 0),
      a_aready_r_reg_0 => onchip_mem_data_n_4,
      \aaddr_r_reg[16]\ => tta_accel_0_n_42,
      \aaddr_r_reg[1]_rep\ => tta_accel_0_n_88,
      \adata_r_reg[31]\(31 downto 0) => tta_accel_0_data_b_adata_out_wire(31 downto 0),
      \astrb_r_reg[3]\(3 downto 0) => tta_accel_0_data_b_astrb_out_wire(3 downto 0),
      axi_rready => axi_rready,
      b_enable => b_enable_1,
      b_live_read_r => b_live_read_r,
      b_live_read_r_reg_0 => onchip_mem_INSTR_n_2,
      b_live_read_r_reg_1 => tta_accel_0_n_146,
      b_live_read_r_reg_2(0) => b_rdata_valid_r_2,
      b_rdata_valid_r_reg_0 => tta_accel_0_n_142,
      clk => clk,
      decode_fill_lock_reg => \inst_decoder/decode_fill_lock_reg\,
      decode_fill_lock_reg_reg => onchip_mem_INSTR_n_9,
      \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41]\(41 downto 0) => onchip_mem_INSTR_a_rdata_out_wire(41 downto 0),
      \fifo_data_r_reg[0]_3\ => \imem_expander/fifo_data_r_reg[0]_3\,
      fu_shifter_in2_load_reg_reg => onchip_mem_INSTR_n_10,
      inst_decoder_fu_arith_in2_load_wire => inst_decoder_fu_arith_in2_load_wire,
      inst_decoder_fu_logic_in2_load_wire => inst_decoder_fu_logic_in2_load_wire,
      inst_decoder_fu_shifter_in2_load_wire => inst_decoder_fu_shifter_in2_load_wire,
      \lockrq_bppc_reg[1]\ => onchip_mem_INSTR_n_33,
      mem_en_lock_r => \inst_fetch/mem_en_lock_r\,
      \o1temp_reg[31]\(0) => onchip_mem_INSTR_n_5,
      \o1temp_reg[31]_0\(0) => onchip_mem_INSTR_n_7,
      \o1temp_reg[31]_1\(0) => onchip_mem_INSTR_n_8,
      onchip_mem_INSTR_b_aready_out_wire => onchip_mem_INSTR_b_aready_out_wire,
      onchip_mem_INSTR_b_rvalid_out_wire => onchip_mem_INSTR_b_rvalid_out_wire,
      p_0_in => \inst_fetch/p_0_in\,
      p_1_in => \fu_lsu/p_1_in\,
      reset_lock => \inst_fetch/reset_lock\,
      rstx => rstx,
      rstx_0 => tta_accel_0_n_4,
      \s_axi_rdata_r_reg[0]\ => onchip_mem_INSTR_n_43,
      \s_axi_rdata_r_reg[10]\ => onchip_mem_INSTR_n_11,
      \s_axi_rdata_r_reg[11]\ => onchip_mem_INSTR_n_12,
      \s_axi_rdata_r_reg[12]\ => onchip_mem_INSTR_n_13,
      \s_axi_rdata_r_reg[13]\ => onchip_mem_INSTR_n_14,
      \s_axi_rdata_r_reg[14]\ => onchip_mem_INSTR_n_15,
      \s_axi_rdata_r_reg[15]\ => onchip_mem_INSTR_n_16,
      \s_axi_rdata_r_reg[16]\ => onchip_mem_INSTR_n_17,
      \s_axi_rdata_r_reg[17]\ => onchip_mem_INSTR_n_18,
      \s_axi_rdata_r_reg[18]\ => onchip_mem_INSTR_n_19,
      \s_axi_rdata_r_reg[19]\ => onchip_mem_INSTR_n_20,
      \s_axi_rdata_r_reg[1]\ => onchip_mem_INSTR_n_42,
      \s_axi_rdata_r_reg[20]\ => onchip_mem_INSTR_n_21,
      \s_axi_rdata_r_reg[21]\ => onchip_mem_INSTR_n_22,
      \s_axi_rdata_r_reg[22]\ => onchip_mem_INSTR_n_23,
      \s_axi_rdata_r_reg[23]\ => onchip_mem_INSTR_n_24,
      \s_axi_rdata_r_reg[24]\ => onchip_mem_INSTR_n_25,
      \s_axi_rdata_r_reg[25]\ => onchip_mem_INSTR_n_26,
      \s_axi_rdata_r_reg[26]\ => onchip_mem_INSTR_n_27,
      \s_axi_rdata_r_reg[27]\ => onchip_mem_INSTR_n_28,
      \s_axi_rdata_r_reg[28]\ => onchip_mem_INSTR_n_29,
      \s_axi_rdata_r_reg[29]\ => onchip_mem_INSTR_n_30,
      \s_axi_rdata_r_reg[2]\ => onchip_mem_INSTR_n_41,
      \s_axi_rdata_r_reg[30]\ => onchip_mem_INSTR_n_31,
      \s_axi_rdata_r_reg[31]\ => onchip_mem_INSTR_n_32,
      \s_axi_rdata_r_reg[3]\ => onchip_mem_INSTR_n_40,
      \s_axi_rdata_r_reg[4]\ => onchip_mem_INSTR_n_39,
      \s_axi_rdata_r_reg[5]\ => onchip_mem_INSTR_n_38,
      \s_axi_rdata_r_reg[6]\ => onchip_mem_INSTR_n_37,
      \s_axi_rdata_r_reg[7]\ => onchip_mem_INSTR_n_36,
      \s_axi_rdata_r_reg[8]\ => onchip_mem_INSTR_n_35,
      \s_axi_rdata_r_reg[9]\ => onchip_mem_INSTR_n_34,
      tta_accel_0_data_b_awren_out_wire => tta_accel_0_data_b_awren_out_wire,
      tta_reset => \dbg_gen[0].debugger_i/tta_reset\
    );
onchip_mem_data: entity work.\toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram__parameterized1\
     port map (
      E(0) => b_rdata_valid_r,
      Q(10 downto 9) => axi_aaddr(16 downto 15),
      Q(8 downto 1) => tta_accel_0_data_b_aaddr_out_wire(9 downto 2),
      Q(0) => tta_accel_0_data_b_aaddr_out_wire(0),
      a_enable => a_enable,
      \aaddr_r_reg[15]\ => tta_accel_0_n_45,
      \aaddr_r_reg[15]_0\ => tta_accel_0_n_139,
      \aaddr_r_reg[1]_rep\ => tta_accel_0_n_88,
      \aaddr_r_reg[9]\(9 downto 0) => core_fu_lsu_aaddr_out_wire(9 downto 0),
      \adata_r_reg[31]\(31 downto 0) => core_fu_lsu_adata_out_wire(31 downto 0),
      \adata_r_reg[31]_0\(31 downto 0) => tta_accel_0_data_b_adata_out_wire(31 downto 0),
      \astrb_r_reg[3]\(3 downto 0) => tta_accel_0_data_b_astrb_out_wire(3 downto 0),
      axi_avalid => axi_avalid,
      axi_rready => axi_rready,
      b_enable => b_enable,
      b_live_read_r => b_live_read_r_0,
      b_live_read_r_reg_0 => onchip_mem_data_n_3,
      b_live_read_r_reg_1 => tta_accel_0_n_147,
      \b_rdata_r_reg[32]\ => onchip_mem_INSTR_n_43,
      \b_rdata_r_reg[33]\ => onchip_mem_INSTR_n_42,
      \b_rdata_r_reg[34]\ => onchip_mem_INSTR_n_41,
      \b_rdata_r_reg[35]\ => onchip_mem_INSTR_n_40,
      \b_rdata_r_reg[36]\ => onchip_mem_INSTR_n_39,
      \b_rdata_r_reg[37]\ => onchip_mem_INSTR_n_38,
      \b_rdata_r_reg[38]\ => onchip_mem_INSTR_n_37,
      \b_rdata_r_reg[39]\ => onchip_mem_INSTR_n_36,
      \b_rdata_r_reg[40]\ => onchip_mem_INSTR_n_35,
      \b_rdata_r_reg[41]\ => onchip_mem_INSTR_n_34,
      b_rdata_valid_r_reg_0 => onchip_mem_INSTR_n_11,
      b_rdata_valid_r_reg_1 => onchip_mem_INSTR_n_12,
      b_rdata_valid_r_reg_10 => onchip_mem_INSTR_n_21,
      b_rdata_valid_r_reg_11 => onchip_mem_INSTR_n_22,
      b_rdata_valid_r_reg_12 => onchip_mem_INSTR_n_23,
      b_rdata_valid_r_reg_13 => onchip_mem_INSTR_n_24,
      b_rdata_valid_r_reg_14 => onchip_mem_INSTR_n_25,
      b_rdata_valid_r_reg_15 => onchip_mem_INSTR_n_26,
      b_rdata_valid_r_reg_16 => onchip_mem_INSTR_n_27,
      b_rdata_valid_r_reg_17 => onchip_mem_INSTR_n_28,
      b_rdata_valid_r_reg_18 => onchip_mem_INSTR_n_29,
      b_rdata_valid_r_reg_19 => onchip_mem_INSTR_n_30,
      b_rdata_valid_r_reg_2 => onchip_mem_INSTR_n_13,
      b_rdata_valid_r_reg_20 => onchip_mem_INSTR_n_31,
      b_rdata_valid_r_reg_21 => onchip_mem_INSTR_n_32,
      b_rdata_valid_r_reg_3 => onchip_mem_INSTR_n_14,
      b_rdata_valid_r_reg_4 => onchip_mem_INSTR_n_15,
      b_rdata_valid_r_reg_5 => onchip_mem_INSTR_n_16,
      b_rdata_valid_r_reg_6 => onchip_mem_INSTR_n_17,
      b_rdata_valid_r_reg_7 => onchip_mem_INSTR_n_18,
      b_rdata_valid_r_reg_8 => onchip_mem_INSTR_n_19,
      b_rdata_valid_r_reg_9 => onchip_mem_INSTR_n_20,
      clk => clk,
      core_fu_lsu_astrb_out_wire(3 downto 0) => core_fu_lsu_astrb_out_wire(3 downto 0),
      core_fu_lsu_avalid_out_wire => core_fu_lsu_avalid_out_wire,
      core_fu_lsu_awren_out_wire => core_fu_lsu_awren_out_wire,
      core_fu_lsu_rready_out_wire => core_fu_lsu_rready_out_wire,
      \debug_counters.cyclecnt_r_reg[0]\ => onchip_mem_data_n_4,
      onchip_mem_data_a_aready_out_wire => onchip_mem_data_a_aready_out_wire,
      onchip_mem_data_b_aready_out_wire => onchip_mem_data_b_aready_out_wire,
      onchip_mem_data_b_rvalid_out_wire => onchip_mem_data_b_rvalid_out_wire,
      \rdata_r_reg[0]\(0) => \fu_lsu/rdata_r0\,
      \rdata_r_reg[31]\(31 downto 0) => onchip_mem_data_a_rdata_out_wire(31 downto 0),
      rstx => tta_accel_0_n_4,
      \s_axi_rdata_r_reg[0]\ => onchip_mem_data_n_6,
      \s_axi_rdata_r_reg[10]\ => onchip_mem_data_n_16,
      \s_axi_rdata_r_reg[11]\ => onchip_mem_data_n_17,
      \s_axi_rdata_r_reg[12]\ => onchip_mem_data_n_18,
      \s_axi_rdata_r_reg[13]\ => onchip_mem_data_n_19,
      \s_axi_rdata_r_reg[14]\ => onchip_mem_data_n_20,
      \s_axi_rdata_r_reg[15]\ => onchip_mem_data_n_21,
      \s_axi_rdata_r_reg[16]\ => onchip_mem_data_n_22,
      \s_axi_rdata_r_reg[17]\ => onchip_mem_data_n_23,
      \s_axi_rdata_r_reg[18]\ => onchip_mem_data_n_24,
      \s_axi_rdata_r_reg[19]\ => onchip_mem_data_n_25,
      \s_axi_rdata_r_reg[1]\ => onchip_mem_data_n_7,
      \s_axi_rdata_r_reg[20]\ => onchip_mem_data_n_26,
      \s_axi_rdata_r_reg[21]\ => onchip_mem_data_n_27,
      \s_axi_rdata_r_reg[22]\ => onchip_mem_data_n_28,
      \s_axi_rdata_r_reg[23]\ => onchip_mem_data_n_29,
      \s_axi_rdata_r_reg[24]\ => onchip_mem_data_n_30,
      \s_axi_rdata_r_reg[25]\ => onchip_mem_data_n_31,
      \s_axi_rdata_r_reg[26]\ => onchip_mem_data_n_32,
      \s_axi_rdata_r_reg[27]\ => onchip_mem_data_n_33,
      \s_axi_rdata_r_reg[28]\ => onchip_mem_data_n_34,
      \s_axi_rdata_r_reg[29]\ => onchip_mem_data_n_35,
      \s_axi_rdata_r_reg[2]\ => onchip_mem_data_n_8,
      \s_axi_rdata_r_reg[30]\ => onchip_mem_data_n_36,
      \s_axi_rdata_r_reg[31]\ => onchip_mem_data_n_37,
      \s_axi_rdata_r_reg[3]\ => onchip_mem_data_n_9,
      \s_axi_rdata_r_reg[4]\ => onchip_mem_data_n_10,
      \s_axi_rdata_r_reg[5]\ => onchip_mem_data_n_11,
      \s_axi_rdata_r_reg[6]\ => onchip_mem_data_n_12,
      \s_axi_rdata_r_reg[7]\ => onchip_mem_data_n_13,
      \s_axi_rdata_r_reg[8]\ => onchip_mem_data_n_14,
      \s_axi_rdata_r_reg[9]\ => onchip_mem_data_n_15,
      tta_accel_0_core_db_lockrq_wire => tta_accel_0_core_db_lockrq_wire,
      tta_accel_0_data_b_awren_out_wire => tta_accel_0_data_b_awren_out_wire
    );
post_decode_merged_glock_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fu_lsu/p_1_in\,
      I1 => rstx,
      I2 => \^locked\,
      O => post_decode_merged_glock_r_i_1_n_0
    );
\rf_bool_rd_opc_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(6),
      I1 => inst_fetch_fetchblock_wire(35),
      I2 => onchip_mem_INSTR_n_10,
      I3 => core_n_161,
      I4 => inst_decoder_rf_bool_rd_opc_wire,
      O => \rf_bool_rd_opc_reg[0]_i_1_n_0\
    );
\rf_bool_wr_opc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => inst_fetch_fetchblock_wire(0),
      I1 => onchip_mem_INSTR_n_10,
      I2 => inst_fetch_fetchblock_wire(3),
      I3 => core_n_159,
      I4 => inst_fetch_fetchblock_wire(2),
      I5 => inst_decoder_rf_bool_wr_opc_wire,
      O => \rf_bool_wr_opc_reg[0]_i_1_n_0\
    );
s_axi_arready_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC444444444E"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => s_axi_awvalid,
      I3 => tta_accel_0_n_1,
      I4 => tta_accel_0_n_2,
      I5 => tta_accel_0_n_0,
      O => s_axi_arready_r_i_1_n_0
    );
s_axi_awready_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FF0100"
    )
        port map (
      I0 => tta_accel_0_n_0,
      I1 => tta_accel_0_n_2,
      I2 => tta_accel_0_n_1,
      I3 => s_axi_awvalid,
      I4 => \^s_axi_awready\,
      O => s_axi_awready_r_i_2_n_0
    );
s_axi_bvalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBA8888888"
    )
        port map (
      I0 => \tta_axislave_1/s_axi_bvalid_r\,
      I1 => tta_accel_0_n_39,
      I2 => tta_accel_0_n_49,
      I3 => tta_accel_0_n_1,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => s_axi_bvalid_r_i_1_n_0
    );
s_axi_rvalid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => tta_accel_0_n_52,
      I1 => tta_accel_0_n_0,
      I2 => tta_accel_0_n_53,
      I3 => \^s_axi_rvalid\,
      O => s_axi_rvalid_r_i_1_n_0
    );
stall_data_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00AAAABF00FF00"
    )
        port map (
      I0 => \tta_axislave_1/stall_data_valid_r\,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      I3 => tta_accel_0_n_9,
      I4 => tta_accel_0_n_0,
      I5 => tta_accel_0_n_54,
      O => stall_data_valid_r_i_1_n_0
    );
tta_accel_0: entity work.toplevel_tta_core_toplevel_0_0_tta_accel
     port map (
      \B1_src_sel_reg_reg[0]\ => tta_accel_0_n_46,
      D(13 downto 0) => core_db_pc_wire(13 downto 0),
      E(0) => tta_accel_0_n_39,
      \FSM_sequential_state_reg[0]\ => \avalid_r_i_1__0_n_0\,
      \FSM_sequential_state_reg[0]_0\ => \awren_r_i_1__0_n_0\,
      \FSM_sequential_state_reg[1]\ => s_axi_bvalid_r_i_1_n_0,
      \FSM_sequential_state_reg[2]\ => s_axi_awready_r_i_2_n_0,
      \FSM_sequential_state_reg[2]_0\ => s_axi_rvalid_r_i_1_n_0,
      Q(16 downto 15) => axi_aaddr(16 downto 15),
      Q(14 downto 10) => tta_accel_0_INSTR_b_aaddr_out_wire(13 downto 9),
      Q(9 downto 0) => tta_accel_0_data_b_aaddr_out_wire(9 downto 0),
      RAM_ARR_reg => tta_accel_0_n_88,
      RAM_ARR_reg_0(3 downto 0) => tta_accel_0_data_b_astrb_out_wire(3 downto 0),
      S(3) => core_n_222,
      S(2) => core_n_223,
      S(1) => core_n_224,
      S(0) => core_n_225,
      a_rdata_valid_r_reg => onchip_mem_INSTR_n_33,
      \aaddr_r_reg[0]\ => \fifo_data_r[3][0]_i_1_n_0\,
      \aaddr_r_reg[0]_0\ => \fifo_data_r[2][0]_i_1_n_0\,
      \aaddr_r_reg[0]_1\ => \fifo_data_r[1][0]_i_1_n_0\,
      \aaddr_r_reg[12]\ => tta_accel_0_n_38,
      \aaddr_r_reg[12]_0\ => tta_accel_0_n_50,
      \aaddr_r_reg[15]\ => onchip_mem_data_n_6,
      \aaddr_r_reg[15]_0\ => onchip_mem_data_n_7,
      \aaddr_r_reg[15]_1\ => onchip_mem_data_n_8,
      \aaddr_r_reg[15]_10\ => onchip_mem_data_n_17,
      \aaddr_r_reg[15]_11\ => onchip_mem_data_n_18,
      \aaddr_r_reg[15]_12\ => onchip_mem_data_n_19,
      \aaddr_r_reg[15]_13\ => onchip_mem_data_n_20,
      \aaddr_r_reg[15]_14\ => onchip_mem_data_n_21,
      \aaddr_r_reg[15]_15\ => onchip_mem_data_n_22,
      \aaddr_r_reg[15]_16\ => onchip_mem_data_n_23,
      \aaddr_r_reg[15]_17\ => onchip_mem_data_n_24,
      \aaddr_r_reg[15]_18\ => onchip_mem_data_n_25,
      \aaddr_r_reg[15]_19\ => onchip_mem_data_n_26,
      \aaddr_r_reg[15]_2\ => onchip_mem_data_n_9,
      \aaddr_r_reg[15]_20\ => onchip_mem_data_n_27,
      \aaddr_r_reg[15]_21\ => onchip_mem_data_n_28,
      \aaddr_r_reg[15]_22\ => onchip_mem_data_n_29,
      \aaddr_r_reg[15]_23\ => onchip_mem_data_n_30,
      \aaddr_r_reg[15]_24\ => onchip_mem_data_n_31,
      \aaddr_r_reg[15]_25\ => onchip_mem_data_n_32,
      \aaddr_r_reg[15]_26\ => onchip_mem_data_n_33,
      \aaddr_r_reg[15]_27\ => onchip_mem_data_n_34,
      \aaddr_r_reg[15]_28\ => onchip_mem_data_n_35,
      \aaddr_r_reg[15]_29\ => onchip_mem_data_n_36,
      \aaddr_r_reg[15]_3\ => onchip_mem_data_n_10,
      \aaddr_r_reg[15]_30\ => onchip_mem_data_n_37,
      \aaddr_r_reg[15]_4\ => onchip_mem_data_n_11,
      \aaddr_r_reg[15]_5\ => onchip_mem_data_n_12,
      \aaddr_r_reg[15]_6\ => onchip_mem_data_n_13,
      \aaddr_r_reg[15]_7\ => onchip_mem_data_n_14,
      \aaddr_r_reg[15]_8\ => onchip_mem_data_n_15,
      \aaddr_r_reg[15]_9\ => onchip_mem_data_n_16,
      avalid_r_reg => tta_accel_0_n_19,
      awren_r => \tta_axislave_1/awren_r\,
      awren_r_reg => tta_accel_0_n_20,
      awren_r_reg_0 => tta_accel_0_n_51,
      axi_avalid => axi_avalid,
      axi_rready => axi_rready,
      b_aready_r_reg => tta_accel_0_n_45,
      b_aready_r_reg_0 => tta_accel_0_n_142,
      b_enable => b_enable_1,
      b_enable_0 => b_enable,
      b_live_read_r => b_live_read_r,
      b_live_read_r_1 => b_live_read_r_0,
      b_live_read_r_reg => tta_accel_0_n_139,
      \b_rdata_r_reg[0]\(0) => b_rdata_valid_r_2,
      \b_rdata_r_reg[0]_0\(0) => b_rdata_valid_r,
      b_rdata_valid_r_reg => tta_accel_0_n_146,
      b_rdata_valid_r_reg_0 => tta_accel_0_n_147,
      b_rdata_valid_r_reg_1 => onchip_mem_INSTR_n_2,
      b_rdata_valid_r_reg_2 => onchip_mem_data_n_3,
      clk => clk,
      core_db_cyclecnt_wire(63 downto 0) => core_db_cyclecnt_wire(63 downto 0),
      core_db_lockcnt_wire(63 downto 0) => core_db_lockcnt_wire(63 downto 0),
      \debug_counters.cyclecnt_r_reg[21]\(3) => core_n_226,
      \debug_counters.cyclecnt_r_reg[21]\(2) => core_n_227,
      \debug_counters.cyclecnt_r_reg[21]\(1) => core_n_228,
      \debug_counters.cyclecnt_r_reg[21]\(0) => core_n_229,
      \debug_counters.cyclecnt_r_reg[28]\(1) => core_n_230,
      \debug_counters.cyclecnt_r_reg[28]\(0) => core_n_231,
      \dout_reg[0]\ => tta_accel_0_n_4,
      \dout_reg[31]\(31 downto 0) => tta_accel_0_data_b_adata_out_wire(31 downto 0),
      \fifo_data_r_reg[0][0]\ => tta_accel_0_n_44,
      \fifo_data_r_reg[0][0]_0\ => tta_accel_0_n_91,
      \fifo_data_r_reg[0]_3\ => \imem_expander/fifo_data_r_reg[0]_3\,
      \fifo_data_r_reg[1][0]\ => tta_accel_0_n_16,
      \fifo_data_r_reg[1][0]_0\ => tta_accel_0_n_17,
      \fifo_data_r_reg[1][0]_1\ => tta_accel_0_n_93,
      \fifo_data_r_reg[2][0]\ => tta_accel_0_n_15,
      \fifo_data_r_reg[2][0]_0\ => tta_accel_0_n_94,
      \fifo_iter_r_reg[0]\ => tta_accel_0_n_42,
      \fifo_iter_r_reg[1]\(1 downto 0) => \imem_expander/fifo_iter_r\(1 downto 0),
      \fifo_iter_r_reg[1]_0\ => tta_accel_0_n_43,
      \fifo_iter_r_reg[1]_1\ => tta_accel_0_n_92,
      \fifo_iter_r_reg[1]_2\ => \fifo_data_r[0][0]_i_1_n_0\,
      fu_gcu_pc_load_reg_reg(13 downto 0) => core_db_pc_next_wire(13 downto 0),
      lockcnt_r => \inst_fetch/lockcnt_r\,
      lockrq_bpcc_reg(29 downto 0) => \dbg_gen[0].debugger_i/stepn_target\(29 downto 0),
      mem_en_lock_r0 => \inst_fetch/mem_en_lock_r0\,
      onchip_mem_INSTR_b_aready_out_wire => onchip_mem_INSTR_b_aready_out_wire,
      onchip_mem_INSTR_b_rvalid_out_wire => onchip_mem_INSTR_b_rvalid_out_wire,
      onchip_mem_data_b_aready_out_wire => onchip_mem_data_b_aready_out_wire,
      onchip_mem_data_b_rvalid_out_wire => onchip_mem_data_b_rvalid_out_wire,
      \out\(2) => tta_accel_0_n_0,
      \out\(1) => tta_accel_0_n_1,
      \out\(0) => tta_accel_0_n_2,
      p_0_in => \inst_fetch/p_0_in\,
      \pc_update_generate_0.pc_reg_reg[13]\(13 downto 0) => tta_accel_0_core_db_pc_start_wire(13 downto 0),
      \read_cnt_r_reg[0]\ => tta_accel_0_n_49,
      rstx => rstx,
      s_axi_araddr(18 downto 0) => s_axi_araddr(18 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arid(11 downto 0) => s_axi_arid(11 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => \^s_axi_arready\,
      s_axi_arready_r_reg => s_axi_arready_r_i_1_n_0,
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(18 downto 0) => s_axi_awaddr(18 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awid(11 downto 0) => s_axi_awid(11 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awready => \^s_axi_awready\,
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(11 downto 0) => s_axi_bid(11 downto 0),
      s_axi_bvalid => \^s_axi_bvalid\,
      s_axi_bvalid_r => \tta_axislave_1/s_axi_bvalid_r\,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(11 downto 0) => s_axi_rid(11 downto 0),
      \s_axi_rid_r_reg[0]\ => tta_accel_0_n_52,
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_rvalid_r_reg => tta_accel_0_n_53,
      s_axi_rvalid_r_reg_0 => stall_data_valid_r_i_1_n_0,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_r_reg => tta_accel_0_n_9,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      \simm_B1_reg_reg[31]\(31) => core_n_180,
      \simm_B1_reg_reg[31]\(30) => core_n_181,
      \simm_B1_reg_reg[31]\(29) => core_n_182,
      \simm_B1_reg_reg[31]\(28 downto 27) => core_db_bustraces_wire(28 downto 27),
      \simm_B1_reg_reg[31]\(26) => core_n_183,
      \simm_B1_reg_reg[31]\(25) => core_db_bustraces_wire(25),
      \simm_B1_reg_reg[31]\(24) => core_n_184,
      \simm_B1_reg_reg[31]\(23) => core_n_185,
      \simm_B1_reg_reg[31]\(22) => core_n_186,
      \simm_B1_reg_reg[31]\(21) => core_n_187,
      \simm_B1_reg_reg[31]\(20) => core_n_188,
      \simm_B1_reg_reg[31]\(19) => core_db_bustraces_wire(19),
      \simm_B1_reg_reg[31]\(18) => core_n_189,
      \simm_B1_reg_reg[31]\(17) => core_n_190,
      \simm_B1_reg_reg[31]\(16) => core_n_191,
      \simm_B1_reg_reg[31]\(15) => core_n_192,
      \simm_B1_reg_reg[31]\(14) => core_n_193,
      \simm_B1_reg_reg[31]\(13) => core_n_178,
      \simm_B1_reg_reg[31]\(12) => core_n_179,
      \simm_B1_reg_reg[31]\(11 downto 0) => core_db_bustraces_wire(11 downto 0),
      \stall_data_r_reg[0]\(0) => \tta_axislave_1/stall_data_valid_r\,
      stall_data_valid_r_reg => tta_accel_0_n_54,
      tta_accel_0_core_db_lockrq_wire => tta_accel_0_core_db_lockrq_wire,
      tta_accel_0_data_b_awren_out_wire => tta_accel_0_data_b_awren_out_wire,
      tta_reset => \dbg_gen[0].debugger_i/tta_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity toplevel_tta_core_toplevel_0_0 is
  port (
    clk : in STD_LOGIC;
    rstx : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    locked : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of toplevel_tta_core_toplevel_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of toplevel_tta_core_toplevel_0_0 : entity is "toplevel_tta_core_toplevel_0_0,tta_core_toplevel,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of toplevel_tta_core_toplevel_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of toplevel_tta_core_toplevel_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of toplevel_tta_core_toplevel_0_0 : entity is "tta_core_toplevel,Vivado 2018.2";
end toplevel_tta_core_toplevel_0_0;

architecture STRUCTURE of toplevel_tta_core_toplevel_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s_axi, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN toplevel_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute x_interface_info of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 s_axi RLAST";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute x_interface_info of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 s_axi ARBURST";
  attribute x_interface_info of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARID";
  attribute x_interface_info of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 s_axi ARLEN";
  attribute x_interface_info of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 s_axi ARSIZE";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute x_interface_info of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 s_axi AWBURST";
  attribute x_interface_info of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWID";
  attribute x_interface_parameter of s_axi_awid : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 12, ADDR_WIDTH 19, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN toplevel_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 s_axi AWLEN";
  attribute x_interface_info of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 s_axi AWSIZE";
  attribute x_interface_info of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 s_axi BID";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute x_interface_info of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 s_axi RID";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.toplevel_tta_core_toplevel_0_0_tta_core_toplevel
     port map (
      clk => clk,
      locked => locked,
      rstx => rstx,
      s_axi_araddr(18 downto 0) => s_axi_araddr(18 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arid(11 downto 0) => s_axi_arid(11 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(18 downto 0) => s_axi_awaddr(18 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awid(11 downto 0) => s_axi_awid(11 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(11 downto 0) => s_axi_bid(11 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(11 downto 0) => s_axi_rid(11 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
