// Seed: 3418002517
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4
);
  parameter integer id_6 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output logic id_3
);
  tri [1 : -1] id_5 = -1'b0;
  reg id_6 = 1;
  always id_3 = 1 == 1;
  always begin : LABEL_0
    id_6 = 1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
