$date
	Tue Jan 25 22:10:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
1#
0$
#30
1$
#40
1"
0#
0$
#50
1$
#60
1#
0$
#70
1$
#80
