// Seed: 1122525452
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  assign id_4 = 1'b0;
  logic id_5, id_6;
  assign id_4 = 1;
  logic id_7;
  logic id_8;
  type_14(
      id_1, id_3, 1, {1'b0, (1)} && id_7
  );
endmodule
