

================================================================
== Vitis HLS Report for 'pwm'
================================================================
* Date:           Tue May 11 18:41:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        pwm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu49dr-ffvf1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.942 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     129|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      88|    -|
|Register         |        -|     -|     131|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     131|     217|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |grp_fu_167_p2        |         +|   0|  0|  71|          64|           1|
    |icmp_ln45_fu_207_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln61_fu_197_p2  |      icmp|   0|  0|  29|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 129|         192|         129|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_end_local_phi_fu_131_p18  |  14|          3|    1|          3|
    |ap_phi_mux_next_state_phi_fu_99_p18  |  26|          5|    2|         10|
    |ap_sig_allocacmp_count_next_load     |  20|          4|   64|        256|
    |count_next                           |  14|          3|   64|        192|
    |pwm_out                              |  14|          3|    1|          3|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  88|         18|  132|        464|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   1|   0|    1|          0|
    |count       |  64|   0|   64|          0|
    |count_next  |  64|   0|   64|          0|
    |state       |   2|   0|    2|          0|
    +------------+----+----+-----+-----------+
    |Total       | 131|   0|  131|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------+-----+-----+--------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_none|           pwm|  return value|
|ap_rst       |   in|    1|  ap_ctrl_none|           pwm|  return value|
|start_r      |   in|    1|       ap_none|       start_r|        scalar|
|per_cycles   |   in|   32|       ap_none|    per_cycles|        scalar|
|cycles_high  |   in|   32|       ap_none|   cycles_high|        scalar|
|hold         |   in|    1|       ap_none|          hold|        scalar|
|pwm_out      |  out|    1|       ap_none|       pwm_out|       pointer|
|end_r        |  out|    1|       ap_none|         end_r|       pointer|
+-------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 2 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %per_cycles"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %per_cycles, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cycles_high"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cycles_high, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %hold"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %hold, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pwm_out"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pwm_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_r"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hold_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %hold" [pwm/pwm.cpp:6]   --->   Operation 16 'read' 'hold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cycles_high_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %cycles_high" [pwm/pwm.cpp:6]   --->   Operation 17 'read' 'cycles_high_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%per_cycles_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %per_cycles" [pwm/pwm.cpp:6]   --->   Operation 18 'read' 'per_cycles_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %start_r" [pwm/pwm.cpp:6]   --->   Operation 19 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [pwm/pwm.cpp:25]   --->   Operation 20 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%count_load = load i64 %count" [pwm/pwm.cpp:45]   --->   Operation 21 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%switch_ln25 = switch i2 %state_load, void, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [pwm/pwm.cpp:25]   --->   Operation 22 'switch' 'switch_ln25' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %hold_read, void, void" [pwm/pwm.cpp:77]   --->   Operation 23 'br' 'br_ln77' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0" [pwm/pwm.cpp:85]   --->   Operation 24 'write' 'write_ln85' <Predicate = (state_load == 3 & !hold_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.52ns)   --->   "%store_ln87 = store i64 1, i64 %count_next" [pwm/pwm.cpp:87]   --->   Operation 25 'store' 'store_ln87' <Predicate = (state_load == 3 & !hold_read)> <Delay = 0.52>
ST_1 : Operation 26 [1/1] (0.52ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = (state_load == 3 & !hold_read)> <Delay = 0.52>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 1" [pwm/pwm.cpp:79]   --->   Operation 27 'write' 'write_ln79' <Predicate = (state_load == 3 & hold_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.52ns)   --->   "%br_ln82 = br void" [pwm/pwm.cpp:82]   --->   Operation 28 'br' 'br_ln82' <Predicate = (state_load == 3 & hold_read)> <Delay = 0.52>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %per_cycles_read" [pwm/pwm.cpp:61]   --->   Operation 29 'zext' 'zext_ln61' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln61 = icmp_ult  i64 %count_load, i64 %zext_ln61" [pwm/pwm.cpp:61]   --->   Operation 30 'icmp' 'icmp_ln61' <Predicate = (state_load == 2)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0"   --->   Operation 31 'write' 'write_ln0' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void, void" [pwm/pwm.cpp:61]   --->   Operation 32 'br' 'br_ln61' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.52ns)   --->   "%store_ln71 = store i64 1, i64 %count_next" [pwm/pwm.cpp:71]   --->   Operation 33 'store' 'store_ln71' <Predicate = (state_load == 2 & !icmp_ln61)> <Delay = 0.52>
ST_1 : Operation 34 [1/1] (0.52ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (state_load == 2 & !icmp_ln61)> <Delay = 0.52>
ST_1 : Operation 35 [1/1] (1.08ns)   --->   "%add_ln65 = add i64 %count_load, i64 1" [pwm/pwm.cpp:65]   --->   Operation 35 'add' 'add_ln65' <Predicate = (state_load == 2 & icmp_ln61)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.52ns)   --->   "%store_ln65 = store i64 %add_ln65, i64 %count_next" [pwm/pwm.cpp:65]   --->   Operation 36 'store' 'store_ln65' <Predicate = (state_load == 2 & icmp_ln61)> <Delay = 0.52>
ST_1 : Operation 37 [1/1] (0.52ns)   --->   "%br_ln66 = br void" [pwm/pwm.cpp:66]   --->   Operation 37 'br' 'br_ln66' <Predicate = (state_load == 2 & icmp_ln61)> <Delay = 0.52>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %cycles_high_read" [pwm/pwm.cpp:45]   --->   Operation 38 'zext' 'zext_ln45' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.13ns)   --->   "%icmp_ln45 = icmp_ult  i64 %count_load, i64 %zext_ln45" [pwm/pwm.cpp:45]   --->   Operation 39 'icmp' 'icmp_ln45' <Predicate = (state_load == 1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln55 = add i64 %count_load, i64 1" [pwm/pwm.cpp:55]   --->   Operation 40 'add' 'add_ln55' <Predicate = (state_load == 1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void, void" [pwm/pwm.cpp:45]   --->   Operation 41 'br' 'br_ln45' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0" [pwm/pwm.cpp:53]   --->   Operation 42 'write' 'write_ln53' <Predicate = (state_load == 1 & !icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.52ns)   --->   "%store_ln55 = store i64 %add_ln55, i64 %count_next" [pwm/pwm.cpp:55]   --->   Operation 43 'store' 'store_ln55' <Predicate = (state_load == 1 & !icmp_ln45)> <Delay = 0.52>
ST_1 : Operation 44 [1/1] (0.52ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (state_load == 1 & !icmp_ln45)> <Delay = 0.52>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 1" [pwm/pwm.cpp:47]   --->   Operation 45 'write' 'write_ln47' <Predicate = (state_load == 1 & icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.52ns)   --->   "%store_ln49 = store i64 %add_ln55, i64 %count_next" [pwm/pwm.cpp:49]   --->   Operation 46 'store' 'store_ln49' <Predicate = (state_load == 1 & icmp_ln45)> <Delay = 0.52>
ST_1 : Operation 47 [1/1] (0.52ns)   --->   "%br_ln50 = br void" [pwm/pwm.cpp:50]   --->   Operation 47 'br' 'br_ln50' <Predicate = (state_load == 1 & icmp_ln45)> <Delay = 0.52>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0"   --->   Operation 48 'write' 'write_ln0' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %start_read, void, void" [pwm/pwm.cpp:29]   --->   Operation 49 'br' 'br_ln29' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.52ns)   --->   "%store_ln39 = store i64 0, i64 %count_next" [pwm/pwm.cpp:39]   --->   Operation 50 'store' 'store_ln39' <Predicate = (state_load == 0 & !start_read)> <Delay = 0.52>
ST_1 : Operation 51 [1/1] (0.52ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (state_load == 0 & !start_read)> <Delay = 0.52>
ST_1 : Operation 52 [1/1] (0.52ns)   --->   "%store_ln33 = store i64 1, i64 %count_next" [pwm/pwm.cpp:33]   --->   Operation 52 'store' 'store_ln33' <Predicate = (state_load == 0 & start_read)> <Delay = 0.52>
ST_1 : Operation 53 [1/1] (0.52ns)   --->   "%br_ln34 = br void" [pwm/pwm.cpp:34]   --->   Operation 53 'br' 'br_ln34' <Predicate = (state_load == 0 & start_read)> <Delay = 0.52>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %pwm_out, i1 0" [pwm/pwm.cpp:93]   --->   Operation 54 'write' 'write_ln93' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.52ns)   --->   "%store_ln95 = store i64 0, i64 %count_next" [pwm/pwm.cpp:95]   --->   Operation 55 'store' 'store_ln95' <Predicate = false> <Delay = 0.52>
ST_1 : Operation 56 [1/1] (0.52ns)   --->   "%br_ln96 = br void" [pwm/pwm.cpp:96]   --->   Operation 56 'br' 'br_ln96' <Predicate = false> <Delay = 0.52>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%next_state = phi i2 0, void, i2 1, void, i2 0, void, i2 1, void, i2 2, void, i2 2, void, i2 3, void, i2 3, void, i2 0, void"   --->   Operation 57 'phi' 'next_state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%end_local = phi i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void"   --->   Operation 58 'phi' 'end_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln100 = store i2 %next_state, i2 %state" [pwm/pwm.cpp:100]   --->   Operation 59 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%count_next_load = load i64 %count_next" [pwm/pwm.cpp:101]   --->   Operation 60 'load' 'count_next_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln101 = store i64 %count_next_load, i64 %count" [pwm/pwm.cpp:101]   --->   Operation 61 'store' 'store_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 %end_local" [pwm/pwm.cpp:102]   --->   Operation 62 'write' 'write_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [pwm/pwm.cpp:104]   --->   Operation 63 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ per_cycles]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cycles_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pwm_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ end_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ count_next]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
hold_read         (read         ) [ 01]
cycles_high_read  (read         ) [ 00]
per_cycles_read   (read         ) [ 00]
start_read        (read         ) [ 01]
state_load        (load         ) [ 01]
count_load        (load         ) [ 00]
switch_ln25       (switch       ) [ 00]
br_ln77           (br           ) [ 00]
write_ln85        (write        ) [ 00]
store_ln87        (store        ) [ 00]
br_ln0            (br           ) [ 00]
write_ln79        (write        ) [ 00]
br_ln82           (br           ) [ 00]
zext_ln61         (zext         ) [ 00]
icmp_ln61         (icmp         ) [ 01]
write_ln0         (write        ) [ 00]
br_ln61           (br           ) [ 00]
store_ln71        (store        ) [ 00]
br_ln0            (br           ) [ 00]
add_ln65          (add          ) [ 00]
store_ln65        (store        ) [ 00]
br_ln66           (br           ) [ 00]
zext_ln45         (zext         ) [ 00]
icmp_ln45         (icmp         ) [ 01]
add_ln55          (add          ) [ 00]
br_ln45           (br           ) [ 00]
write_ln53        (write        ) [ 00]
store_ln55        (store        ) [ 00]
br_ln0            (br           ) [ 00]
write_ln47        (write        ) [ 00]
store_ln49        (store        ) [ 00]
br_ln50           (br           ) [ 00]
write_ln0         (write        ) [ 00]
br_ln29           (br           ) [ 00]
store_ln39        (store        ) [ 00]
br_ln0            (br           ) [ 00]
store_ln33        (store        ) [ 00]
br_ln34           (br           ) [ 00]
write_ln93        (write        ) [ 00]
store_ln95        (store        ) [ 00]
br_ln96           (br           ) [ 00]
next_state        (phi          ) [ 00]
end_local         (phi          ) [ 00]
store_ln100       (store        ) [ 00]
count_next_load   (load         ) [ 00]
store_ln101       (store        ) [ 00]
write_ln102       (write        ) [ 00]
ret_ln104         (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="per_cycles">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="per_cycles"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cycles_high">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cycles_high"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hold"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pwm_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="end_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="count">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="count_next">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_next"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="hold_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hold_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="cycles_high_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cycles_high_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="per_cycles_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="per_cycles_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="start_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/1 write_ln79/1 write_ln0/1 write_ln53/1 write_ln47/1 write_ln0/1 write_ln93/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln102_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="next_state_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_state (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="next_state_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="4" bw="1" slack="0"/>
<pin id="105" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="1" slack="0"/>
<pin id="107" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="8" bw="2" slack="0"/>
<pin id="109" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="10" bw="2" slack="0"/>
<pin id="111" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="12" bw="1" slack="0"/>
<pin id="113" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="14" bw="1" slack="0"/>
<pin id="115" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="16" bw="1" slack="0"/>
<pin id="117" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="18" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="next_state/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="end_local_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_local (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="end_local_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="4" bw="1" slack="0"/>
<pin id="137" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="1" slack="0"/>
<pin id="139" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="8" bw="1" slack="0"/>
<pin id="141" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="10" bw="1" slack="0"/>
<pin id="143" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="12" bw="1" slack="0"/>
<pin id="145" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="14" bw="1" slack="0"/>
<pin id="147" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="16" bw="1" slack="0"/>
<pin id="149" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_local/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 store_ln71/1 store_ln33/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 add_ln55/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 store_ln55/1 store_ln49/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 store_ln95/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="state_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="count_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln61_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln61_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln45_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln45_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln100_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="count_next_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_next_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln101_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="99" pin=6"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="99" pin=8"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="99" pin=10"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="99" pin=12"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="99" pin=14"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="99" pin=16"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="131" pin=6"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="131" pin=8"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="131" pin=10"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="131" pin=12"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="131" pin=14"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="131" pin=16"/></net>

<net id="160"><net_src comp="131" pin="18"/><net_sink comp="89" pin=2"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="196"><net_src comp="68" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="62" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="188" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="99" pin="18"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pwm_out | {1 }
	Port: end_r | {1 }
	Port: state | {1 }
	Port: count | {1 }
	Port: count_next | {1 }
 - Input state : 
	Port: pwm : start_r | {1 }
	Port: pwm : per_cycles | {1 }
	Port: pwm : cycles_high | {1 }
	Port: pwm : hold | {1 }
	Port: pwm : state | {1 }
	Port: pwm : count | {1 }
	Port: pwm : count_next | {1 }
  - Chain level:
	State 1
		switch_ln25 : 1
		icmp_ln61 : 1
		br_ln61 : 2
		add_ln65 : 1
		store_ln65 : 2
		icmp_ln45 : 1
		add_ln55 : 1
		br_ln45 : 2
		store_ln55 : 2
		store_ln49 : 2
		next_state : 1
		end_local : 1
		store_ln100 : 2
		store_ln101 : 1
		write_ln102 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |          grp_fu_167         |    0    |    71   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln61_fu_197      |    0    |    29   |
|          |       icmp_ln45_fu_207      |    0    |    29   |
|----------|-----------------------------|---------|---------|
|          |     hold_read_read_fu_56    |    0    |    0    |
|   read   | cycles_high_read_read_fu_62 |    0    |    0    |
|          |  per_cycles_read_read_fu_68 |    0    |    0    |
|          |    start_read_read_fu_74    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_80       |    0    |    0    |
|          |   write_ln102_write_fu_89   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln61_fu_193      |    0    |    0    |
|          |       zext_ln45_fu_203      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   129   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|end_local_reg_128|    1   |
|next_state_reg_96|    2   |
+-----------------+--------+
|      Total      |    3   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_80 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  0.427  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   129  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |    3   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    3   |   129  |
+-----------+--------+--------+--------+
