<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Interrupt Mask - irqmask</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___q_s_p_i___i_r_q_m_s_k.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Interrupt Mask - irqmask</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___q_s_p_i.html">Component : QSPI Flash Controller Module Registers - ALT_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>If disabled, the interrupt for the corresponding interrupt status register bit is disabled. If enabled, the interrupt for the corresponding interrupt status register bit is enabled.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">Underflow Detected Mask</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">Mask</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">Indirect Read Reject Mask</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">Protected Area Write Attempt Mask</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">Illegal Access Detected Mask</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">Transfer Watermark Breach Mask</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">Receive Overflow Mask</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">Transmit FIFO Threshold Compare Mask</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">Transmit FIFO Full Mask</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">Receive FIFO Threshold Compare Mask</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">Receive FIFO full Mask</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">Indirect Read Partition overflow mask</a> </td></tr>
<tr>
<td align="left">[31:13] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Underflow Detected Mask - underflowdet </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3d2e9151f232acccb3f84f06bb99efed"></a><a class="anchor" id="ALT_QSPI_IRQMSK_UNDERFLOWDET"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga1d20b61d648dad837c1e2ea45f7b68d3">ALT_QSPI_IRQMSK_UNDERFLOWDET_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaaf1d3bfb5cc923137f6dce0cae174c48">ALT_QSPI_IRQMSK_UNDERFLOWDET_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1d20b61d648dad837c1e2ea45f7b68d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga1d20b61d648dad837c1e2ea45f7b68d3">ALT_QSPI_IRQMSK_UNDERFLOWDET_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1d20b61d648dad837c1e2ea45f7b68d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1d3bfb5cc923137f6dce0cae174c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaaf1d3bfb5cc923137f6dce0cae174c48">ALT_QSPI_IRQMSK_UNDERFLOWDET_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaaf1d3bfb5cc923137f6dce0cae174c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdceeb66fe6cc286e0a676a3cbe5931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga3bdceeb66fe6cc286e0a676a3cbe5931">ALT_QSPI_IRQMSK_UNDERFLOWDET_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3bdceeb66fe6cc286e0a676a3cbe5931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8679fd0cf530709f56f6f2de96079d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga8679fd0cf530709f56f6f2de96079d35">ALT_QSPI_IRQMSK_UNDERFLOWDET_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8679fd0cf530709f56f6f2de96079d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e702526d0efd66dc00e9d83f7fd00c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga1e702526d0efd66dc00e9d83f7fd00c4">ALT_QSPI_IRQMSK_UNDERFLOWDET_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1e702526d0efd66dc00e9d83f7fd00c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c6254a37d3384ee3b1a6a880291659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gac0c6254a37d3384ee3b1a6a880291659">ALT_QSPI_IRQMSK_UNDERFLOWDET_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gac0c6254a37d3384ee3b1a6a880291659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a448fe6e4ef20f55beeb52e0629a678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga0a448fe6e4ef20f55beeb52e0629a678">ALT_QSPI_IRQMSK_UNDERFLOWDET_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga0a448fe6e4ef20f55beeb52e0629a678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac492b57b71ca832e559f496568d3a284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gac492b57b71ca832e559f496568d3a284">ALT_QSPI_IRQMSK_UNDERFLOWDET_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac492b57b71ca832e559f496568d3a284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4c68247d2082896628ec13efe26a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga7b4c68247d2082896628ec13efe26a4f">ALT_QSPI_IRQMSK_UNDERFLOWDET_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga7b4c68247d2082896628ec13efe26a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bb941efc19c3efc317e1fbc3442104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf1bb941efc19c3efc317e1fbc3442104">ALT_QSPI_IRQMSK_UNDERFLOWDET_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gaf1bb941efc19c3efc317e1fbc3442104"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Mask - indopdone </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd98f2fb9816f85075ac63758c136305e"></a><a class="anchor" id="ALT_QSPI_IRQMSK_INDOPDONE"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga25afddf1c76e24383880679c80957db7">ALT_QSPI_IRQMSK_INDOPDONE_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf9d8bb9a34abe398d896d6d0ec88ab98">ALT_QSPI_IRQMSK_INDOPDONE_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga25afddf1c76e24383880679c80957db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga25afddf1c76e24383880679c80957db7">ALT_QSPI_IRQMSK_INDOPDONE_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga25afddf1c76e24383880679c80957db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d8bb9a34abe398d896d6d0ec88ab98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf9d8bb9a34abe398d896d6d0ec88ab98">ALT_QSPI_IRQMSK_INDOPDONE_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf9d8bb9a34abe398d896d6d0ec88ab98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f754737802ee4715604029d2662915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga95f754737802ee4715604029d2662915">ALT_QSPI_IRQMSK_INDOPDONE_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga95f754737802ee4715604029d2662915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fd8496d61bdcc85f3f966b1331e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga51fd8496d61bdcc85f3f966b1331e990">ALT_QSPI_IRQMSK_INDOPDONE_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga51fd8496d61bdcc85f3f966b1331e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b3f41937457d85c293c34c7a7aea8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga76b3f41937457d85c293c34c7a7aea8e">ALT_QSPI_IRQMSK_INDOPDONE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga76b3f41937457d85c293c34c7a7aea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee53172cdd31fc2b565d8c4cf47d8b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaee53172cdd31fc2b565d8c4cf47d8b40">ALT_QSPI_IRQMSK_INDOPDONE_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gaee53172cdd31fc2b565d8c4cf47d8b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31dd7173293f59e99f763cf565cc062e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga31dd7173293f59e99f763cf565cc062e">ALT_QSPI_IRQMSK_INDOPDONE_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga31dd7173293f59e99f763cf565cc062e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a624296d92a723e4a489e185958cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gae7a624296d92a723e4a489e185958cca">ALT_QSPI_IRQMSK_INDOPDONE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae7a624296d92a723e4a489e185958cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06503723850f541a0c44774749c730d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga06503723850f541a0c44774749c730d7">ALT_QSPI_IRQMSK_INDOPDONE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga06503723850f541a0c44774749c730d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54215f2988c9388a7b9fdf561c8ee05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga54215f2988c9388a7b9fdf561c8ee05f">ALT_QSPI_IRQMSK_INDOPDONE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga54215f2988c9388a7b9fdf561c8ee05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Read Reject Mask - indrdreject </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp074ae753b88ec9031a48189b8c314d1a"></a><a class="anchor" id="ALT_QSPI_IRQMSK_INDRDREJECT"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gae9eb37300e2bdf13455c2011366361e5">ALT_QSPI_IRQMSK_INDRDREJECT_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga902a8730392b55db375a80bc37d061ee">ALT_QSPI_IRQMSK_INDRDREJECT_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae9eb37300e2bdf13455c2011366361e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gae9eb37300e2bdf13455c2011366361e5">ALT_QSPI_IRQMSK_INDRDREJECT_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae9eb37300e2bdf13455c2011366361e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902a8730392b55db375a80bc37d061ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga902a8730392b55db375a80bc37d061ee">ALT_QSPI_IRQMSK_INDRDREJECT_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga902a8730392b55db375a80bc37d061ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fede6c3ab69a98333d32357e1f4cbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga0fede6c3ab69a98333d32357e1f4cbee">ALT_QSPI_IRQMSK_INDRDREJECT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0fede6c3ab69a98333d32357e1f4cbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcec798140ecffe2873581633a462def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gadcec798140ecffe2873581633a462def">ALT_QSPI_IRQMSK_INDRDREJECT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gadcec798140ecffe2873581633a462def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5282dbf1d36f76ade869017889e64dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga5282dbf1d36f76ade869017889e64dfc">ALT_QSPI_IRQMSK_INDRDREJECT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5282dbf1d36f76ade869017889e64dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd47c7042e874eff3ac511329bcf8ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gabd47c7042e874eff3ac511329bcf8ac5">ALT_QSPI_IRQMSK_INDRDREJECT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gabd47c7042e874eff3ac511329bcf8ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fd4f7e1179d3686a80fbb92d675d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga11fd4f7e1179d3686a80fbb92d675d39">ALT_QSPI_IRQMSK_INDRDREJECT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga11fd4f7e1179d3686a80fbb92d675d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada50d1f336eac92f454178b15be0222c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gada50d1f336eac92f454178b15be0222c">ALT_QSPI_IRQMSK_INDRDREJECT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gada50d1f336eac92f454178b15be0222c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615f606ba36ebbdaf97ddb6866dea862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga615f606ba36ebbdaf97ddb6866dea862">ALT_QSPI_IRQMSK_INDRDREJECT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga615f606ba36ebbdaf97ddb6866dea862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bac4c8695c677c434f6b2c31daa0da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga7bac4c8695c677c434f6b2c31daa0da6">ALT_QSPI_IRQMSK_INDRDREJECT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga7bac4c8695c677c434f6b2c31daa0da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Protected Area Write Attempt Mask - protwrattempt </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp98e5e06e2c88945e82853d0bd8ca4939"></a><a class="anchor" id="ALT_QSPI_IRQMSK_PROTWRATTEMPT"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9d154c8e9cbb9509c35d6cfafddeaddb">ALT_QSPI_IRQMSK_PROTWRATTEMPT_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf70e42aa81910c3d98d930bef2abddce">ALT_QSPI_IRQMSK_PROTWRATTEMPT_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9d154c8e9cbb9509c35d6cfafddeaddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9d154c8e9cbb9509c35d6cfafddeaddb">ALT_QSPI_IRQMSK_PROTWRATTEMPT_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9d154c8e9cbb9509c35d6cfafddeaddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70e42aa81910c3d98d930bef2abddce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf70e42aa81910c3d98d930bef2abddce">ALT_QSPI_IRQMSK_PROTWRATTEMPT_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf70e42aa81910c3d98d930bef2abddce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87e937deb980d97ebf90efaffe7fe2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaa87e937deb980d97ebf90efaffe7fe2f">ALT_QSPI_IRQMSK_PROTWRATTEMPT_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa87e937deb980d97ebf90efaffe7fe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc448de781292053e790699029d380e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaefc448de781292053e790699029d380e">ALT_QSPI_IRQMSK_PROTWRATTEMPT_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaefc448de781292053e790699029d380e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9773ce1d26f7adf534da179c07a9526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gad9773ce1d26f7adf534da179c07a9526">ALT_QSPI_IRQMSK_PROTWRATTEMPT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad9773ce1d26f7adf534da179c07a9526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae7bd8afc03ca1895f53f5b5269d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga1eae7bd8afc03ca1895f53f5b5269d64">ALT_QSPI_IRQMSK_PROTWRATTEMPT_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga1eae7bd8afc03ca1895f53f5b5269d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264927abff03dd7b2c8903c839605e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga264927abff03dd7b2c8903c839605e70">ALT_QSPI_IRQMSK_PROTWRATTEMPT_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga264927abff03dd7b2c8903c839605e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c1e1d6839a5605f12881cea8c8c3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga02c1e1d6839a5605f12881cea8c8c3d6">ALT_QSPI_IRQMSK_PROTWRATTEMPT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga02c1e1d6839a5605f12881cea8c8c3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6976cdd714a7deb7ece868c4657ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga3a6976cdd714a7deb7ece868c4657ad7">ALT_QSPI_IRQMSK_PROTWRATTEMPT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga3a6976cdd714a7deb7ece868c4657ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81a20fb80f06fc64ba753d740a35fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf81a20fb80f06fc64ba753d740a35fe0">ALT_QSPI_IRQMSK_PROTWRATTEMPT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gaf81a20fb80f06fc64ba753d740a35fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Illegal Access Detected Mask - illegalacc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa15d64526d810fcaea6638a2a8d9616d"></a><a class="anchor" id="ALT_QSPI_IRQMSK_ILLEGALACC"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga6c1e6e10d161704158ac13f47035ac0b">ALT_QSPI_IRQMSK_ILLEGALACC_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga989aa170824a18a5cd5ec9431140647e">ALT_QSPI_IRQMSK_ILLEGALACC_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6c1e6e10d161704158ac13f47035ac0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga6c1e6e10d161704158ac13f47035ac0b">ALT_QSPI_IRQMSK_ILLEGALACC_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6c1e6e10d161704158ac13f47035ac0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989aa170824a18a5cd5ec9431140647e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga989aa170824a18a5cd5ec9431140647e">ALT_QSPI_IRQMSK_ILLEGALACC_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga989aa170824a18a5cd5ec9431140647e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafebe9c00d1d8199dbbd3b8f52390aee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gafebe9c00d1d8199dbbd3b8f52390aee9">ALT_QSPI_IRQMSK_ILLEGALACC_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gafebe9c00d1d8199dbbd3b8f52390aee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f74d8cc5bbcd0e33624726d3ab2869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga11f74d8cc5bbcd0e33624726d3ab2869">ALT_QSPI_IRQMSK_ILLEGALACC_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga11f74d8cc5bbcd0e33624726d3ab2869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb32747bebbd2b4f38d02e0b951938d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaeb32747bebbd2b4f38d02e0b951938d2">ALT_QSPI_IRQMSK_ILLEGALACC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaeb32747bebbd2b4f38d02e0b951938d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d09b18dee9f386552f987366464396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga10d09b18dee9f386552f987366464396">ALT_QSPI_IRQMSK_ILLEGALACC_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga10d09b18dee9f386552f987366464396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94dfb5eb2c63b7d91bc9e68cda3480f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf94dfb5eb2c63b7d91bc9e68cda3480f">ALT_QSPI_IRQMSK_ILLEGALACC_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gaf94dfb5eb2c63b7d91bc9e68cda3480f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade28bbb137ac3400fae84982a80db9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gade28bbb137ac3400fae84982a80db9bd">ALT_QSPI_IRQMSK_ILLEGALACC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gade28bbb137ac3400fae84982a80db9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870fdd90fe51f45adb614262d062b1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga870fdd90fe51f45adb614262d062b1f6">ALT_QSPI_IRQMSK_ILLEGALACC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga870fdd90fe51f45adb614262d062b1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f10d8f51321c0fda27f82299790afc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga4f10d8f51321c0fda27f82299790afc8">ALT_QSPI_IRQMSK_ILLEGALACC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga4f10d8f51321c0fda27f82299790afc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transfer Watermark Breach Mask - indxfrlvl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp57c1ad91e2da3b986cff23a673afa8f4"></a><a class="anchor" id="ALT_QSPI_IRQMSK_INDXFRLVL"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9eff858426541296ad867dfa649f7655">ALT_QSPI_IRQMSK_INDXFRLVL_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga66d76fbfd72952fb24a7c87078264f4f">ALT_QSPI_IRQMSK_INDXFRLVL_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9eff858426541296ad867dfa649f7655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9eff858426541296ad867dfa649f7655">ALT_QSPI_IRQMSK_INDXFRLVL_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9eff858426541296ad867dfa649f7655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d76fbfd72952fb24a7c87078264f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga66d76fbfd72952fb24a7c87078264f4f">ALT_QSPI_IRQMSK_INDXFRLVL_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga66d76fbfd72952fb24a7c87078264f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9f315a18cc07087ff2b47f5b6d52db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga2a9f315a18cc07087ff2b47f5b6d52db">ALT_QSPI_IRQMSK_INDXFRLVL_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2a9f315a18cc07087ff2b47f5b6d52db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27cee573af2d1fd2593674373ff693c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gad27cee573af2d1fd2593674373ff693c">ALT_QSPI_IRQMSK_INDXFRLVL_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad27cee573af2d1fd2593674373ff693c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e801132bc207317f5fa5cf953e63bae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9e801132bc207317f5fa5cf953e63bae">ALT_QSPI_IRQMSK_INDXFRLVL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9e801132bc207317f5fa5cf953e63bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf199fd83828ea62b0fa6fb11c0293ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gacf199fd83828ea62b0fa6fb11c0293ce">ALT_QSPI_IRQMSK_INDXFRLVL_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gacf199fd83828ea62b0fa6fb11c0293ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7155b8cee9cf0c499af5e47cb1ed80a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga7155b8cee9cf0c499af5e47cb1ed80a9">ALT_QSPI_IRQMSK_INDXFRLVL_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga7155b8cee9cf0c499af5e47cb1ed80a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fbe2f2169dd29a60309cbfd1d30c085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga1fbe2f2169dd29a60309cbfd1d30c085">ALT_QSPI_IRQMSK_INDXFRLVL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1fbe2f2169dd29a60309cbfd1d30c085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c70fa23399e99cd7ea96885e43fa03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga0c70fa23399e99cd7ea96885e43fa03e">ALT_QSPI_IRQMSK_INDXFRLVL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga0c70fa23399e99cd7ea96885e43fa03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf252f6fd107c6a87185327da1bf337d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf252f6fd107c6a87185327da1bf337d7">ALT_QSPI_IRQMSK_INDXFRLVL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gaf252f6fd107c6a87185327da1bf337d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive Overflow Mask - rxover </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp17fb3b2c4da2983dd7e231e838bdc030"></a><a class="anchor" id="ALT_QSPI_IRQMSK_RXOVER"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga27eb4260001734604c6a6a41fdbe7e0b">ALT_QSPI_IRQMSK_RXOVER_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga0cb97187ade50c08996e72edec1938d8">ALT_QSPI_IRQMSK_RXOVER_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga27eb4260001734604c6a6a41fdbe7e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga27eb4260001734604c6a6a41fdbe7e0b">ALT_QSPI_IRQMSK_RXOVER_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga27eb4260001734604c6a6a41fdbe7e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb97187ade50c08996e72edec1938d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga0cb97187ade50c08996e72edec1938d8">ALT_QSPI_IRQMSK_RXOVER_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga0cb97187ade50c08996e72edec1938d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaed78d0575aaa17027eff0fb576a4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gadaed78d0575aaa17027eff0fb576a4c5">ALT_QSPI_IRQMSK_RXOVER_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadaed78d0575aaa17027eff0fb576a4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e6ee3824fed68125849165bcef1893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga42e6ee3824fed68125849165bcef1893">ALT_QSPI_IRQMSK_RXOVER_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga42e6ee3824fed68125849165bcef1893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d879cc0b6122e89f5611f7e694dea65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga1d879cc0b6122e89f5611f7e694dea65">ALT_QSPI_IRQMSK_RXOVER_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1d879cc0b6122e89f5611f7e694dea65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1b27d1bda092b8f8998a60cfc58ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga2a1b27d1bda092b8f8998a60cfc58ecc">ALT_QSPI_IRQMSK_RXOVER_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga2a1b27d1bda092b8f8998a60cfc58ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90b36f597c72898604df29f6e78e944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf90b36f597c72898604df29f6e78e944">ALT_QSPI_IRQMSK_RXOVER_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gaf90b36f597c72898604df29f6e78e944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3854985f4659eb246a9f31fd6711d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaa3854985f4659eb246a9f31fd6711d12">ALT_QSPI_IRQMSK_RXOVER_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa3854985f4659eb246a9f31fd6711d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167af13fd75aeb6d85e9ccf299675cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga167af13fd75aeb6d85e9ccf299675cf9">ALT_QSPI_IRQMSK_RXOVER_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga167af13fd75aeb6d85e9ccf299675cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869ea5cb9b4e566bd56ba19a711f9deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga869ea5cb9b4e566bd56ba19a711f9deb">ALT_QSPI_IRQMSK_RXOVER_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga869ea5cb9b4e566bd56ba19a711f9deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Threshold Compare Mask - txthreshcmp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp326d3cb088c32039cb82493d30d02372"></a><a class="anchor" id="ALT_QSPI_IRQMSK_TXTHRESHCMP"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaccfa2076517bd010f6cbdafe1ea2517d">ALT_QSPI_IRQMSK_TXTHRESHCMP_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gae8de8d5daab5ba663babeb816270c4da">ALT_QSPI_IRQMSK_TXTHRESHCMP_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaccfa2076517bd010f6cbdafe1ea2517d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaccfa2076517bd010f6cbdafe1ea2517d">ALT_QSPI_IRQMSK_TXTHRESHCMP_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaccfa2076517bd010f6cbdafe1ea2517d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8de8d5daab5ba663babeb816270c4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gae8de8d5daab5ba663babeb816270c4da">ALT_QSPI_IRQMSK_TXTHRESHCMP_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae8de8d5daab5ba663babeb816270c4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34a3b497da969b72a7c07a7629f58ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaf34a3b497da969b72a7c07a7629f58ff">ALT_QSPI_IRQMSK_TXTHRESHCMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf34a3b497da969b72a7c07a7629f58ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4b91ba6de6d49df57ddc88ad40c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga2b4b91ba6de6d49df57ddc88ad40c866">ALT_QSPI_IRQMSK_TXTHRESHCMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2b4b91ba6de6d49df57ddc88ad40c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7d31b3b673fb2526a78041a47ce398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaed7d31b3b673fb2526a78041a47ce398">ALT_QSPI_IRQMSK_TXTHRESHCMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaed7d31b3b673fb2526a78041a47ce398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ae9f0e5710d32bc788bc988cfbd011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga31ae9f0e5710d32bc788bc988cfbd011">ALT_QSPI_IRQMSK_TXTHRESHCMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga31ae9f0e5710d32bc788bc988cfbd011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf61803a76685cdc8d82338f3940411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gabcf61803a76685cdc8d82338f3940411">ALT_QSPI_IRQMSK_TXTHRESHCMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:gabcf61803a76685cdc8d82338f3940411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4f3c5ef4976394b575ba47c7d85299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga3c4f3c5ef4976394b575ba47c7d85299">ALT_QSPI_IRQMSK_TXTHRESHCMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3c4f3c5ef4976394b575ba47c7d85299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26671ae46ebe87a760299d8637b037e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga26671ae46ebe87a760299d8637b037e4">ALT_QSPI_IRQMSK_TXTHRESHCMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga26671ae46ebe87a760299d8637b037e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472b8f95467e47c1091d7b4fee45e7cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga472b8f95467e47c1091d7b4fee45e7cd">ALT_QSPI_IRQMSK_TXTHRESHCMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga472b8f95467e47c1091d7b4fee45e7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Full Mask - txfull </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpabae3242728568c89a3b3bef26869427"></a><a class="anchor" id="ALT_QSPI_IRQMSK_TXFULL"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga0de11f34dcdddbcc55a4f922fb4d1985">ALT_QSPI_IRQMSK_TXFULL_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga24e63e8f0070d488dffb5bfc117439e5">ALT_QSPI_IRQMSK_TXFULL_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0de11f34dcdddbcc55a4f922fb4d1985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga0de11f34dcdddbcc55a4f922fb4d1985">ALT_QSPI_IRQMSK_TXFULL_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0de11f34dcdddbcc55a4f922fb4d1985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e63e8f0070d488dffb5bfc117439e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga24e63e8f0070d488dffb5bfc117439e5">ALT_QSPI_IRQMSK_TXFULL_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga24e63e8f0070d488dffb5bfc117439e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996e2803ed2e0b3cab62ff73a4dfcf11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga996e2803ed2e0b3cab62ff73a4dfcf11">ALT_QSPI_IRQMSK_TXFULL_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga996e2803ed2e0b3cab62ff73a4dfcf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede442e348cb523e9d5c63acae2293cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaede442e348cb523e9d5c63acae2293cd">ALT_QSPI_IRQMSK_TXFULL_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaede442e348cb523e9d5c63acae2293cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd43b1111c70770692756ceaa99fcd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gafd43b1111c70770692756ceaa99fcd5c">ALT_QSPI_IRQMSK_TXFULL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafd43b1111c70770692756ceaa99fcd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f61e5a2127ac6ce3f8cc29336ad2ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga3f61e5a2127ac6ce3f8cc29336ad2ac0">ALT_QSPI_IRQMSK_TXFULL_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga3f61e5a2127ac6ce3f8cc29336ad2ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827b2255c0d022462e9477402a838cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga827b2255c0d022462e9477402a838cd2">ALT_QSPI_IRQMSK_TXFULL_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga827b2255c0d022462e9477402a838cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0cdf44da221a7613c9007942565dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gacc0cdf44da221a7613c9007942565dcb">ALT_QSPI_IRQMSK_TXFULL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacc0cdf44da221a7613c9007942565dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad899b5305bc352df71b37c36ef0db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga5ad899b5305bc352df71b37c36ef0db2">ALT_QSPI_IRQMSK_TXFULL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga5ad899b5305bc352df71b37c36ef0db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0026c85ecd832c72da1ed425e2fc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9b0026c85ecd832c72da1ed425e2fc45">ALT_QSPI_IRQMSK_TXFULL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga9b0026c85ecd832c72da1ed425e2fc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Threshold Compare Mask - rxthreshcmp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp70bcb922d769ad789c0c7d14ee66e3f0"></a><a class="anchor" id="ALT_QSPI_IRQMSK_RXTHRESHCMP"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaaf906a8f64a07b2445b38aaa8771e641">ALT_QSPI_IRQMSK_RXTHRESHCMP_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga45f5861a23818001d20356217be6762d">ALT_QSPI_IRQMSK_RXTHRESHCMP_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaaf906a8f64a07b2445b38aaa8771e641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaaf906a8f64a07b2445b38aaa8771e641">ALT_QSPI_IRQMSK_RXTHRESHCMP_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaaf906a8f64a07b2445b38aaa8771e641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f5861a23818001d20356217be6762d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga45f5861a23818001d20356217be6762d">ALT_QSPI_IRQMSK_RXTHRESHCMP_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga45f5861a23818001d20356217be6762d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38751803153308df54a75f422ab2b967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga38751803153308df54a75f422ab2b967">ALT_QSPI_IRQMSK_RXTHRESHCMP_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga38751803153308df54a75f422ab2b967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab389da7f2acb21fa965e56ba088816b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gab389da7f2acb21fa965e56ba088816b3">ALT_QSPI_IRQMSK_RXTHRESHCMP_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab389da7f2acb21fa965e56ba088816b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657da2e00ce195e626e02887fbe33868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga657da2e00ce195e626e02887fbe33868">ALT_QSPI_IRQMSK_RXTHRESHCMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga657da2e00ce195e626e02887fbe33868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76325c873ded8ea3649fb9d3ad98a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga76325c873ded8ea3649fb9d3ad98a366">ALT_QSPI_IRQMSK_RXTHRESHCMP_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga76325c873ded8ea3649fb9d3ad98a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134539ad5bea1a38f0f7f89213b98564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga134539ad5bea1a38f0f7f89213b98564">ALT_QSPI_IRQMSK_RXTHRESHCMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga134539ad5bea1a38f0f7f89213b98564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8d6ad754d78e3d9e7ba54345c0da5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga3d8d6ad754d78e3d9e7ba54345c0da5e">ALT_QSPI_IRQMSK_RXTHRESHCMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3d8d6ad754d78e3d9e7ba54345c0da5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cf858cedf5e50907406424d6a45e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga50cf858cedf5e50907406424d6a45e67">ALT_QSPI_IRQMSK_RXTHRESHCMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga50cf858cedf5e50907406424d6a45e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b1fd51026075265dfe02368ccde67fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9b1fd51026075265dfe02368ccde67fa">ALT_QSPI_IRQMSK_RXTHRESHCMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga9b1fd51026075265dfe02368ccde67fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO full Mask - rxfull </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5622612872ccffc4213e0cd5b3bc3eb6"></a><a class="anchor" id="ALT_QSPI_IRQMSK_RXFULL"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaa0343fc5c4d4fd9211b0454cebbd800f">ALT_QSPI_IRQMSK_RXFULL_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9fad974f8a0450de2180a9bea77d105c">ALT_QSPI_IRQMSK_RXFULL_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa0343fc5c4d4fd9211b0454cebbd800f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaa0343fc5c4d4fd9211b0454cebbd800f">ALT_QSPI_IRQMSK_RXFULL_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa0343fc5c4d4fd9211b0454cebbd800f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fad974f8a0450de2180a9bea77d105c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga9fad974f8a0450de2180a9bea77d105c">ALT_QSPI_IRQMSK_RXFULL_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga9fad974f8a0450de2180a9bea77d105c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0a4ecea2fd6041ed55f33a581efc33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gabe0a4ecea2fd6041ed55f33a581efc33">ALT_QSPI_IRQMSK_RXFULL_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gabe0a4ecea2fd6041ed55f33a581efc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf794ac0fcc7075c09865c56884b82b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gacf794ac0fcc7075c09865c56884b82b2">ALT_QSPI_IRQMSK_RXFULL_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gacf794ac0fcc7075c09865c56884b82b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebda1f38473e48f34fea8880c06fe203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaebda1f38473e48f34fea8880c06fe203">ALT_QSPI_IRQMSK_RXFULL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaebda1f38473e48f34fea8880c06fe203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a0767a023d0bb50897a6e86b30e338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gae5a0767a023d0bb50897a6e86b30e338">ALT_QSPI_IRQMSK_RXFULL_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:gae5a0767a023d0bb50897a6e86b30e338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95947e4cae6cc3283cfa1ec74a18df0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga95947e4cae6cc3283cfa1ec74a18df0c">ALT_QSPI_IRQMSK_RXFULL_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga95947e4cae6cc3283cfa1ec74a18df0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2612be3f838f69b1e5de9fc65a2564f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga2612be3f838f69b1e5de9fc65a2564f4">ALT_QSPI_IRQMSK_RXFULL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2612be3f838f69b1e5de9fc65a2564f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfae21572c33cac05155c22074b2d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga0dfae21572c33cac05155c22074b2d0f">ALT_QSPI_IRQMSK_RXFULL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga0dfae21572c33cac05155c22074b2d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4608b982818f341f4515b5dc0cc1ea67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga4608b982818f341f4515b5dc0cc1ea67">ALT_QSPI_IRQMSK_RXFULL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga4608b982818f341f4515b5dc0cc1ea67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Read Partition overflow mask - indsramfull </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp88b33a50b5888d073941f031eaae43b0"></a><a class="anchor" id="ALT_QSPI_IRQMSK_INDSRAMFULL"></a></p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga80203b1d0da982a6333cafb6060ed7c5">ALT_QSPI_IRQMSK_INDSRAMFULL_E_DISD</a> </td><td align="left">0x0 </td><td align="left">Disable Interrupt by Masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga477ef166bac22662da15bc83e0de3e77">ALT_QSPI_IRQMSK_INDSRAMFULL_E_END</a> </td><td align="left">0x1 </td><td align="left">Enable Interrupt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga80203b1d0da982a6333cafb6060ed7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga80203b1d0da982a6333cafb6060ed7c5">ALT_QSPI_IRQMSK_INDSRAMFULL_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga80203b1d0da982a6333cafb6060ed7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477ef166bac22662da15bc83e0de3e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga477ef166bac22662da15bc83e0de3e77">ALT_QSPI_IRQMSK_INDSRAMFULL_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga477ef166bac22662da15bc83e0de3e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3c058cc537d160dd8d022942c4314d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gabd3c058cc537d160dd8d022942c4314d">ALT_QSPI_IRQMSK_INDSRAMFULL_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gabd3c058cc537d160dd8d022942c4314d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e8a460a4589730fbb8037b82779b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga74e8a460a4589730fbb8037b82779b09">ALT_QSPI_IRQMSK_INDSRAMFULL_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga74e8a460a4589730fbb8037b82779b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c9c8e9a77337368de7b0267f8e5c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga98c9c8e9a77337368de7b0267f8e5c3b">ALT_QSPI_IRQMSK_INDSRAMFULL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga98c9c8e9a77337368de7b0267f8e5c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa603b2e8cd82de84f8813474406a52b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gaa603b2e8cd82de84f8813474406a52b7">ALT_QSPI_IRQMSK_INDSRAMFULL_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gaa603b2e8cd82de84f8813474406a52b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad728255cbb2e2a3b035ddda29508f772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gad728255cbb2e2a3b035ddda29508f772">ALT_QSPI_IRQMSK_INDSRAMFULL_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:gad728255cbb2e2a3b035ddda29508f772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a5aa43e6274019caf1bd01e6c17988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga11a5aa43e6274019caf1bd01e6c17988">ALT_QSPI_IRQMSK_INDSRAMFULL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga11a5aa43e6274019caf1bd01e6c17988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70728bfc5fcb0fa45f6e2067cd948482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga70728bfc5fcb0fa45f6e2067cd948482">ALT_QSPI_IRQMSK_INDSRAMFULL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga70728bfc5fcb0fa45f6e2067cd948482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c91d428dd1520ba7a30cab768e3e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga74c91d428dd1520ba7a30cab768e3e56">ALT_QSPI_IRQMSK_INDSRAMFULL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga74c91d428dd1520ba7a30cab768e3e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___i_r_q_m_s_k__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#struct_a_l_t___q_s_p_i___i_r_q_m_s_k__s">ALT_QSPI_IRQMSK_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___i_r_q_m_s_k__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad5f6cef025023245ae49243947286b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#gad5f6cef025023245ae49243947286b3b">ALT_QSPI_IRQMSK_OFST</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="separator:gad5f6cef025023245ae49243947286b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3465df9724dc3d6a047f0893fbf454bb"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#struct_a_l_t___q_s_p_i___i_r_q_m_s_k__s">ALT_QSPI_IRQMSK_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga3465df9724dc3d6a047f0893fbf454bb">ALT_QSPI_IRQMSK_t</a></td></tr>
<tr class="separator:ga3465df9724dc3d6a047f0893fbf454bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___q_s_p_i___i_r_q_m_s_k__s" id="struct_a_l_t___q_s_p_i___i_r_q_m_s_k__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_IRQMSK_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html">ALT_QSPI_IRQMSK</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a260cdcb9e647416f8e9288f4fb8f1a8b"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a06460b4363ca9a4eb8c7eab888589999"></a>uint32_t</td>
<td class="fieldname">
underflowdet: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">Underflow Detected Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3c4d17f86679c7fc54a534e8af43d639"></a>uint32_t</td>
<td class="fieldname">
indopdone: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9b96cccc60b41527c3dbcf3c9abda542"></a>uint32_t</td>
<td class="fieldname">
indrdreject: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">Indirect Read Reject Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae5519752d062a8624a1674bd5b2b0b59"></a>uint32_t</td>
<td class="fieldname">
protwrattempt: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">Protected Area Write Attempt Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a92cede9cf9b0ea5fdbfc3c4ec95d6adc"></a>uint32_t</td>
<td class="fieldname">
illegalacc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">Illegal Access Detected Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a59f8c98e3cb82534b62dcb9069dc0bca"></a>uint32_t</td>
<td class="fieldname">
indxfrlvl: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">Transfer Watermark Breach Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af361f4a4d4acf14c7ff1682c4b6c6a5f"></a>uint32_t</td>
<td class="fieldname">
rxover: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">Receive Overflow Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac8e5442d9beac84300f52f1ddc02e264"></a>uint32_t</td>
<td class="fieldname">
txthreshcmp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">Transmit FIFO Threshold Compare Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af8e38bb42b951b5eada20396fd82abc2"></a>uint32_t</td>
<td class="fieldname">
txfull: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">Transmit FIFO Full Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0d9aba18460b3ff6366509434f2ab90b"></a>uint32_t</td>
<td class="fieldname">
rxthreshcmp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">Receive FIFO Threshold Compare Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2d600bbab863e691f91d219e004ac893"></a>uint32_t</td>
<td class="fieldname">
rxfull: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">Receive FIFO full Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a499941706ee20ab01e59c92a283941f7"></a>uint32_t</td>
<td class="fieldname">
indsramfull: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">Indirect Read Partition overflow mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4a3d3bdeb542256efff64c87a116059b"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 19</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1d20b61d648dad837c1e2ea45f7b68d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="gaaf1d3bfb5cc923137f6dce0cae174c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="ga3bdceeb66fe6cc286e0a676a3cbe5931"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8679fd0cf530709f56f6f2de96079d35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1e702526d0efd66dc00e9d83f7fd00c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0c6254a37d3384ee3b1a6a880291659"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0a448fe6e4ef20f55beeb52e0629a678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac492b57b71ca832e559f496568d3a284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7b4c68247d2082896628ec13efe26a4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf1bb941efc19c3efc317e1fbc3442104"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_UNDERFLOWDET_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_UNDERFLOWDET">ALT_QSPI_IRQMSK_UNDERFLOWDET</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga25afddf1c76e24383880679c80957db7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="gaf9d8bb9a34abe398d896d6d0ec88ab98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="ga95f754737802ee4715604029d2662915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51fd8496d61bdcc85f3f966b1331e990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga76b3f41937457d85c293c34c7a7aea8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaee53172cdd31fc2b565d8c4cf47d8b40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga31dd7173293f59e99f763cf565cc062e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae7a624296d92a723e4a489e185958cca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga06503723850f541a0c44774749c730d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga54215f2988c9388a7b9fdf561c8ee05f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDOPDONE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDOPDONE">ALT_QSPI_IRQMSK_INDOPDONE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae9eb37300e2bdf13455c2011366361e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="ga902a8730392b55db375a80bc37d061ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="ga0fede6c3ab69a98333d32357e1f4cbee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadcec798140ecffe2873581633a462def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5282dbf1d36f76ade869017889e64dfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabd47c7042e874eff3ac511329bcf8ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga11fd4f7e1179d3686a80fbb92d675d39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gada50d1f336eac92f454178b15be0222c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga615f606ba36ebbdaf97ddb6866dea862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7bac4c8695c677c434f6b2c31daa0da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDRDREJECT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDRDREJECT">ALT_QSPI_IRQMSK_INDRDREJECT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9d154c8e9cbb9509c35d6cfafddeaddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="gaf70e42aa81910c3d98d930bef2abddce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="gaa87e937deb980d97ebf90efaffe7fe2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaefc448de781292053e790699029d380e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad9773ce1d26f7adf534da179c07a9526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1eae7bd8afc03ca1895f53f5b5269d64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga264927abff03dd7b2c8903c839605e70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga02c1e1d6839a5605f12881cea8c8c3d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a6976cdd714a7deb7ece868c4657ad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf81a20fb80f06fc64ba753d740a35fe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_PROTWRATTEMPT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_PROTWRATTEMPT">ALT_QSPI_IRQMSK_PROTWRATTEMPT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6c1e6e10d161704158ac13f47035ac0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="ga989aa170824a18a5cd5ec9431140647e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="gafebe9c00d1d8199dbbd3b8f52390aee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga11f74d8cc5bbcd0e33624726d3ab2869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb32747bebbd2b4f38d02e0b951938d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10d09b18dee9f386552f987366464396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf94dfb5eb2c63b7d91bc9e68cda3480f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gade28bbb137ac3400fae84982a80db9bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga870fdd90fe51f45adb614262d062b1f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4f10d8f51321c0fda27f82299790afc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_ILLEGALACC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_ILLEGALACC">ALT_QSPI_IRQMSK_ILLEGALACC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9eff858426541296ad867dfa649f7655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="ga66d76fbfd72952fb24a7c87078264f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="ga2a9f315a18cc07087ff2b47f5b6d52db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad27cee573af2d1fd2593674373ff693c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e801132bc207317f5fa5cf953e63bae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf199fd83828ea62b0fa6fb11c0293ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7155b8cee9cf0c499af5e47cb1ed80a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1fbe2f2169dd29a60309cbfd1d30c085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c70fa23399e99cd7ea96885e43fa03e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf252f6fd107c6a87185327da1bf337d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDXFRLVL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDXFRLVL">ALT_QSPI_IRQMSK_INDXFRLVL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga27eb4260001734604c6a6a41fdbe7e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="ga0cb97187ade50c08996e72edec1938d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="gadaed78d0575aaa17027eff0fb576a4c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42e6ee3824fed68125849165bcef1893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1d879cc0b6122e89f5611f7e694dea65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2a1b27d1bda092b8f8998a60cfc58ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf90b36f597c72898604df29f6e78e944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa3854985f4659eb246a9f31fd6711d12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga167af13fd75aeb6d85e9ccf299675cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga869ea5cb9b4e566bd56ba19a711f9deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXOVER_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXOVER">ALT_QSPI_IRQMSK_RXOVER</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaccfa2076517bd010f6cbdafe1ea2517d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="gae8de8d5daab5ba663babeb816270c4da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="gaf34a3b497da969b72a7c07a7629f58ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b4b91ba6de6d49df57ddc88ad40c866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed7d31b3b673fb2526a78041a47ce398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga31ae9f0e5710d32bc788bc988cfbd011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabcf61803a76685cdc8d82338f3940411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3c4f3c5ef4976394b575ba47c7d85299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga26671ae46ebe87a760299d8637b037e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga472b8f95467e47c1091d7b4fee45e7cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXTHRESHCMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXTHRESHCMP">ALT_QSPI_IRQMSK_TXTHRESHCMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0de11f34dcdddbcc55a4f922fb4d1985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="ga24e63e8f0070d488dffb5bfc117439e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="ga996e2803ed2e0b3cab62ff73a4dfcf11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaede442e348cb523e9d5c63acae2293cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd43b1111c70770692756ceaa99fcd5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f61e5a2127ac6ce3f8cc29336ad2ac0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga827b2255c0d022462e9477402a838cd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacc0cdf44da221a7613c9007942565dcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5ad899b5305bc352df71b37c36ef0db2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9b0026c85ecd832c72da1ed425e2fc45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_TXFULL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_TXFULL">ALT_QSPI_IRQMSK_TXFULL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaaf906a8f64a07b2445b38aaa8771e641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="ga45f5861a23818001d20356217be6762d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="ga38751803153308df54a75f422ab2b967"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab389da7f2acb21fa965e56ba088816b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga657da2e00ce195e626e02887fbe33868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga76325c873ded8ea3649fb9d3ad98a366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga134539ad5bea1a38f0f7f89213b98564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3d8d6ad754d78e3d9e7ba54345c0da5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga50cf858cedf5e50907406424d6a45e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9b1fd51026075265dfe02368ccde67fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXTHRESHCMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXTHRESHCMP">ALT_QSPI_IRQMSK_RXTHRESHCMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa0343fc5c4d4fd9211b0454cebbd800f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="ga9fad974f8a0450de2180a9bea77d105c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="gabe0a4ecea2fd6041ed55f33a581efc33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf794ac0fcc7075c09865c56884b82b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaebda1f38473e48f34fea8880c06fe203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae5a0767a023d0bb50897a6e86b30e338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga95947e4cae6cc3283cfa1ec74a18df0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2612be3f838f69b1e5de9fc65a2564f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0dfae21572c33cac05155c22074b2d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4608b982818f341f4515b5dc0cc1ea67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_RXFULL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_RXFULL">ALT_QSPI_IRQMSK_RXFULL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga80203b1d0da982a6333cafb6060ed7c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a></p>
<p>Disable Interrupt by Masking </p>

</div>
</div>
<a class="anchor" id="ga477ef166bac22662da15bc83e0de3e77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a></p>
<p>Enable Interrupt </p>

</div>
</div>
<a class="anchor" id="gabd3c058cc537d160dd8d022942c4314d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga74e8a460a4589730fbb8037b82779b09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga98c9c8e9a77337368de7b0267f8e5c3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa603b2e8cd82de84f8813474406a52b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad728255cbb2e2a3b035ddda29508f772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga11a5aa43e6274019caf1bd01e6c17988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga70728bfc5fcb0fa45f6e2067cd948482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga74c91d428dd1520ba7a30cab768e3e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_INDSRAMFULL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ALT_QSPI_IRQMSK_INDSRAMFULL">ALT_QSPI_IRQMSK_INDSRAMFULL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad5f6cef025023245ae49243947286b3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQMSK_OFST&#160;&#160;&#160;0x44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html">ALT_QSPI_IRQMSK</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga3465df9724dc3d6a047f0893fbf454bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#struct_a_l_t___q_s_p_i___i_r_q_m_s_k__s">ALT_QSPI_IRQMSK_s</a> <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html#ga3465df9724dc3d6a047f0893fbf454bb">ALT_QSPI_IRQMSK_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_m_s_k.html">ALT_QSPI_IRQMSK</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
