# FPGA DSP

## Naming convention

### Verilog and VHDL

### C and C++

### Folders

| Name           | Description                         |
| -------------- | ----------------------------------- |
| ./bd           | Block designs                       |
| ./constrs      | Constraints                         |
| ./ds           | Datasheets                          |
| ./hdl          | Verilog and VHDL sources            |
| ./include      | C and C++ headers                   |
| ./ip           | Intellectual property               |
| ./scripts      | Python scripts                      |
| ./scripts/data | Data generated by Python scripts    |
| ./sim          | Verilog and VHDL simulation sources |
| ./src          | C and C++ sources                   |
