INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 14:46:10 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 Buffer_2/oehb1/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_2/oehb1/data_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.784ns (31.384%)  route 3.900ns (68.616%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 5.330 - 4.000 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=754, unset)          1.440     1.440    Buffer_2/oehb1/clk
    SLICE_X10Y121        FDCE                                         r  Buffer_2/oehb1/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDCE (Prop_fdce_C_Q)         0.308     1.748 r  Buffer_2/oehb1/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.405     2.153    add_10/data_reg_reg[30][2]
    SLICE_X11Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     2.455 r  add_10/dataOutArray[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     2.455    add_10/dataOutArray[0]_carry_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.513 r  add_10/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.513    add_10/dataOutArray[0]_carry__0_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.571 r  add_10/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.571    add_10/dataOutArray[0]_carry__1_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.629 r  add_10/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, routed)           0.008     2.637    add_10/dataOutArray[0]_carry__2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.850 r  add_10/dataOutArray[0]_carry__3/O[1]
                         net (fo=5, routed)           0.580     3.430    add_10/add_10_dataOutArray_0[17]
    SLICE_X10Y127        LUT4 (Prop_lut4_I0_O)        0.152     3.582 r  add_10/dataOutArray[0]0_carry__1_i_7__1/O
                         net (fo=1, routed)           0.000     3.582    icmp_11/dataOutArray[0]0_carry__2_1[1]
    SLICE_X10Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.892 r  icmp_11/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.892    icmp_11/dataOutArray[0]0_carry__1_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.952 r  icmp_11/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=26, routed)          0.597     4.549    phiC_3/oehb1/CO[0]
    SLICE_X10Y129        LUT6 (Prop_lut6_I3_O)        0.053     4.602 f  phiC_3/oehb1/data_reg[31]_i_3__2/O
                         net (fo=44, routed)          0.482     5.084    phiC_3/fork_C1/generateBlocks[1].regblock/reg_value_reg_5
    SLICE_X11Y129        LUT6 (Prop_lut6_I2_O)        0.053     5.137 f  phiC_3/fork_C1/generateBlocks[1].regblock/full_reg_i_7/O
                         net (fo=1, routed)           0.457     5.594    fork_8/generateBlocks[2].regblock/reg_value_i_2__3_1
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.053     5.647 f  fork_8/generateBlocks[2].regblock/full_reg_i_4__1/O
                         net (fo=5, routed)           0.452     6.099    fork_4/generateBlocks[1].regblock/reg_value_reg_2
    SLICE_X10Y121        LUT6 (Prop_lut6_I3_O)        0.053     6.152 f  fork_4/generateBlocks[1].regblock/full_reg_i_2__5/O
                         net (fo=6, routed)           0.385     6.536    Buffer_2/oehb1/reg_value_reg
    SLICE_X8Y121         LUT5 (Prop_lut5_I3_O)        0.053     6.589 r  Buffer_2/oehb1/data_reg[30]_i_1__1/O
                         net (fo=31, routed)          0.535     7.124    Buffer_2/oehb1/reg_en
    SLICE_X10Y124        FDCE                                         r  Buffer_2/oehb1/data_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=754, unset)          1.330     5.330    Buffer_2/oehb1/clk
    SLICE_X10Y124        FDCE                                         r  Buffer_2/oehb1/data_reg_reg[13]/C
                         clock pessimism              0.088     5.418    
                         clock uncertainty           -0.035     5.383    
    SLICE_X10Y124        FDCE (Setup_fdce_C_CE)      -0.219     5.164    Buffer_2/oehb1/data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.164    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 -1.961    




