// Library - 16nm, Cell - 6T_32x, View - schematic
// LAST TIME SAVED: May 28 02:32:08 2015
// NETLIST TIME: May 28 02:41:06 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_32x  (A, B0, B1);

inout  B0, B1;

inout [31:0]  A;


\6T_4x  I7 ( .A(A[3:0]), .B0(B0), .B1(B1));

\6T_4x  I6 ( .A(A[7:4]), .B0(B0), .B1(B1));

\6T_4x  I5 ( .A(A[11:8]), .B0(B0), .B1(B1));

\6T_4x  I4 ( .A(A[15:12]), .B0(B0), .B1(B1));

\6T_4x  I3 ( .A(A[19:16]), .B0(B0), .B1(B1));

\6T_4x  I2 ( .A(A[23:20]), .B0(B0), .B1(B1));

\6T_4x  I1 ( .A(A[27:24]), .B0(B0), .B1(B1));

\6T_4x  I0 ( .A(A[31:28]), .B0(B0), .B1(B1));

endmodule
