--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y17.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y17.BX      net (fanout=2)        0.950   ftop/clkN210/unlock2
    SLICE_X60Y17.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.833ns logic, 0.950ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.017 - 0.021)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y16.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y17.G4      net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X60Y17.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.267ns logic, 0.340ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.021 - 0.017)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y16.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y17.G4      net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X60Y17.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.927ns logic, 0.272ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y17.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y17.BX      net (fanout=2)        0.760   ftop/clkN210/unlock2
    SLICE_X60Y17.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.579ns logic, 0.760ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X90Y82.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X90Y82.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X90Y82.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X60Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 207169 paths analyzed, 4985 endpoints analyzed, 1385 failing endpoints
 1385 timing errors detected. (1375 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.172ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.044ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.473 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X90Y150.F3     net (fanout=4)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     13.044ns (5.939ns logic, 7.105ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.031ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.473 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X90Y150.F3     net (fanout=4)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     13.031ns (5.939ns logic, 7.092ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.966ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.462 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X90Y150.F3     net (fanout=4)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X81Y120.F1     net (fanout=59)       1.716   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X81Y120.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N60
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<35>_SW0
    SLICE_X81Y124.SR     net (fanout=1)        0.602   ftop/gbe0/dcp_dcp_cpReqF/N60
    SLICE_X81Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     12.966ns (5.885ns logic, 7.081ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.953ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.462 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X90Y150.F3     net (fanout=4)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X81Y120.F1     net (fanout=59)       1.716   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X81Y120.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N60
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<35>_SW0
    SLICE_X81Y124.SR     net (fanout=1)        0.602   ftop/gbe0/dcp_dcp_cpReqF/N60
    SLICE_X81Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     12.953ns (5.885ns logic, 7.068ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.870ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.427 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X90Y150.F3     net (fanout=4)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y122.F1     net (fanout=59)       1.461   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y122.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N78
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<27>_SW0
    SLICE_X82Y127.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_cpReqF/N78
    SLICE_X82Y127.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<27>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     12.870ns (5.924ns logic, 6.946ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.857ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.427 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X90Y150.F3     net (fanout=4)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y122.F1     net (fanout=59)       1.461   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y122.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N78
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<27>_SW0
    SLICE_X82Y127.SR     net (fanout=1)        0.722   ftop/gbe0/dcp_dcp_cpReqF/N78
    SLICE_X82Y127.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<27>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     12.857ns (5.924ns logic, 6.933ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.745ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.427 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X90Y150.F3     net (fanout=4)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y128.F4     net (fanout=59)       1.066   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N74
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<29>_SW0
    SLICE_X82Y126.SR     net (fanout=1)        0.992   ftop/gbe0/dcp_dcp_cpReqF/N74
    SLICE_X82Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     12.745ns (5.924ns logic, 6.821ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.790ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.473 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y153.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X88Y151.F3     net (fanout=4)        0.878   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X88Y151.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
    SLICE_X88Y149.F2     net (fanout=1)        0.294   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.790ns (5.939ns logic, 6.851ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.732ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.427 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X90Y150.F3     net (fanout=4)        0.662   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y128.F4     net (fanout=59)       1.066   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N74
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<29>_SW0
    SLICE_X82Y126.SR     net (fanout=1)        0.992   ftop/gbe0/dcp_dcp_cpReqF/N74
    SLICE_X82Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     12.732ns (5.924ns logic, 6.808ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.777ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.473 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y153.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X88Y151.F3     net (fanout=4)        0.878   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X88Y151.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
    SLICE_X88Y149.F2     net (fanout=1)        0.294   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.777ns (5.939ns logic, 6.838ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.747ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (0.473 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y153.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X88Y151.G2     net (fanout=6)        1.077   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X88Y151.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10308120
    SLICE_X89Y148.G2     net (fanout=1)        0.554   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10308120
    SLICE_X89Y148.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10308136
    SLICE_X89Y148.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1030
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.747ns (5.914ns logic, 6.833ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.734ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (0.473 - 0.590)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y153.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X88Y151.G2     net (fanout=6)        1.077   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X88Y151.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10308120
    SLICE_X89Y148.G2     net (fanout=1)        0.554   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10308120
    SLICE_X89Y148.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10308136
    SLICE_X89Y148.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1030
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.734ns (5.914ns logic, 6.820ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.712ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.462 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y153.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X88Y151.F3     net (fanout=4)        0.878   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X88Y151.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
    SLICE_X88Y149.F2     net (fanout=1)        0.294   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X81Y120.F1     net (fanout=59)       1.716   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X81Y120.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N60
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<35>_SW0
    SLICE_X81Y124.SR     net (fanout=1)        0.602   ftop/gbe0/dcp_dcp_cpReqF/N60
    SLICE_X81Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     12.712ns (5.885ns logic, 6.827ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.713ns (Levels of Logic = 8)
  Clock Path Skew:      -0.131ns (0.473 - 0.604)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y151.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X90Y150.F4     net (fanout=4)        0.403   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.713ns (5.867ns logic, 6.846ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.699ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (0.462 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y153.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X88Y151.F3     net (fanout=4)        0.878   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X88Y151.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
    SLICE_X88Y149.F2     net (fanout=1)        0.294   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318120
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X81Y120.F1     net (fanout=59)       1.716   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X81Y120.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N60
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<35>_SW0
    SLICE_X81Y124.SR     net (fanout=1)        0.602   ftop/gbe0/dcp_dcp_cpReqF/N60
    SLICE_X81Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     12.699ns (5.885ns logic, 6.814ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.700ns (Levels of Logic = 8)
  Clock Path Skew:      -0.131ns (0.473 - 0.604)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y151.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X90Y150.F4     net (fanout=4)        0.403   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.700ns (5.867ns logic, 6.833ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.701ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.473 - 0.591)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X90Y150.F1     net (fanout=2)        0.420   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.701ns (5.838ns logic, 6.863ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.698ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.473 - 0.591)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X90Y150.F2     net (fanout=2)        0.388   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.F2     net (fanout=16)       0.693   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.698ns (5.867ns logic, 6.831ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.688ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.473 - 0.591)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X90Y150.F1     net (fanout=2)        0.420   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.688ns (5.838ns logic, 6.850ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.685ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.473 - 0.591)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y150.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X90Y150.F2     net (fanout=2)        0.388   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X90Y150.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.F4     net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X88Y149.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X89Y148.F4     net (fanout=3)        0.527   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X89Y148.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.G2     net (fanout=1)        0.338   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X89Y146.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.F3     net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X89Y146.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X85Y140.G2     net (fanout=16)       0.680   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X85Y140.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ41
    SLICE_X76Y126.G2     net (fanout=7)        1.758   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y127.G4     net (fanout=59)       1.353   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y127.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X80Y126.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X80Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.685ns (5.867ns logic, 6.818ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.402ns (Levels of Logic = 0)
  Clock Path Skew:      6.001ns (6.770 - 0.769)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y184.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X107Y188.BX    net (fanout=1)        4.190   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X107Y188.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (1.212ns logic, 4.190ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.480ns (Levels of Logic = 0)
  Clock Path Skew:      6.003ns (6.762 - 0.759)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y184.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X105Y189.BX    net (fanout=1)        4.268   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X105Y189.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.480ns (1.212ns logic, 4.268ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.494ns (Levels of Logic = 0)
  Clock Path Skew:      6.011ns (6.770 - 0.759)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y185.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X107Y188.BY    net (fanout=1)        4.222   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X107Y188.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (1.272ns logic, 4.222ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.518ns (Levels of Logic = 0)
  Clock Path Skew:      6.014ns (6.762 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y182.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X104Y189.BX    net (fanout=1)        4.266   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X104Y189.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.518ns (1.252ns logic, 4.266ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 0)
  Clock Path Skew:      6.014ns (6.762 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y183.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X105Y189.BY    net (fanout=1)        4.255   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X105Y189.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.272ns logic, 4.255ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.603ns (Levels of Logic = 0)
  Clock Path Skew:      5.998ns (6.770 - 0.772)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y186.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X106Y188.BX    net (fanout=1)        4.351   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X106Y188.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.603ns (1.252ns logic, 4.351ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.605ns (Levels of Logic = 0)
  Clock Path Skew:      5.998ns (6.770 - 0.772)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y187.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X106Y188.BY    net (fanout=1)        4.318   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X106Y188.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.605ns (1.287ns logic, 4.318ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 0)
  Clock Path Skew:      6.012ns (6.770 - 0.758)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X107Y189.BY    net (fanout=1)        4.370   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X107Y189.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (1.272ns logic, 4.370ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 0)
  Clock Path Skew:      6.009ns (6.770 - 0.761)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y186.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X107Y189.BX    net (fanout=1)        4.438   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X107Y189.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.212ns logic, 4.438ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 0)
  Clock Path Skew:      6.015ns (6.762 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y187.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X104Y189.BY    net (fanout=1)        4.545   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X104Y189.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.287ns logic, 4.545ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.391 - 0.314)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y120.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X102Y121.BX    net (fanout=3)        0.364   ftop/gbe0/rxDCPMesg<25>
    SLICE_X102Y121.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.265ns logic, 0.364ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.362 - 0.306)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_13 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y126.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_13
    SLICE_X72Y126.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<13>
    SLICE_X72Y126.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<13>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.362 - 0.306)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_13 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y126.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_13
    SLICE_X72Y126.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<13>
    SLICE_X72Y126.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<13>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.383 - 0.352)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y132.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    SLICE_X74Y133.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
    SLICE_X74Y133.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<16>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.383 - 0.352)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y132.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_16
    SLICE_X74Y133.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<16>
    SLICE_X74Y133.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<16>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.277 - 0.250)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_24 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y120.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_24
    SLICE_X76Y119.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<24>
    SLICE_X76Y119.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<24>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.277 - 0.250)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_24 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y120.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_24
    SLICE_X76Y119.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<24>
    SLICE_X76Y119.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<24>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.504 - 0.427)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y126.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29
    SLICE_X84Y126.BY     net (fanout=2)        0.344   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
    SLICE_X84Y126.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<29>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.347ns logic, 0.344ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.504 - 0.427)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y126.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_29
    SLICE_X84Y126.BY     net (fanout=2)        0.344   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<29>
    SLICE_X84Y126.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<29>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.348ns logic, 0.344ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.391 - 0.314)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y120.YQ    Tcko                  0.477   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X102Y121.BY    net (fanout=3)        0.348   ftop/gbe0/rxDCPMesg<24>
    SLICE_X102Y121.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.347ns logic, 0.348ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X88Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X88Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X88Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X88Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_5/SR
  Location pin: SLICE_X88Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_5/SR
  Location pin: SLICE_X88Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X88Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X88Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X108Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X108Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Location pin: SLICE_X106Y75.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Location pin: SLICE_X106Y75.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg1/SR
  Location pin: SLICE_X106Y75.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg1/SR
  Location pin: SLICE_X106Y75.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_11/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_11/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_10/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_10/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.452ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.630 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y158.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y183.F3    net (fanout=5)        1.637   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y183.X     Tilo                  0.601   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y182.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/N20
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y194.CE    net (fanout=2)        1.114   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (3.095ns logic, 4.236ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.630 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y158.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y183.F3    net (fanout=5)        1.637   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y183.X     Tilo                  0.601   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y182.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/N20
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y194.CE    net (fanout=2)        1.114   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (3.095ns logic, 4.236ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.630 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X110Y182.F3    net (fanout=5)        2.121   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y194.CE    net (fanout=2)        1.114   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.238ns (2.569ns logic, 4.669ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.630 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X110Y182.F3    net (fanout=5)        2.121   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y194.CE    net (fanout=2)        1.114   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.238ns (2.569ns logic, 4.669ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.132ns (0.619 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y158.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y183.F3    net (fanout=5)        1.637   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y183.X     Tilo                  0.601   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y182.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/N20
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y194.CE    net (fanout=2)        0.880   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (3.095ns logic, 4.002ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.132ns (0.619 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y158.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y183.F3    net (fanout=5)        1.637   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y183.X     Tilo                  0.601   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y182.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/N20
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y194.CE    net (fanout=2)        0.880   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (3.095ns logic, 4.002ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.279 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y185.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y183.F2    net (fanout=15)       1.264   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y177.CE     net (fanout=18)       1.835   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y177.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (2.530ns logic, 4.442ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.134ns (0.279 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y185.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y183.F2    net (fanout=15)       1.264   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y177.CE     net (fanout=18)       1.835   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y177.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (2.530ns logic, 4.442ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.619 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X110Y182.F3    net (fanout=5)        2.121   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y194.CE    net (fanout=2)        0.880   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.004ns (2.569ns logic, 4.435ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.619 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X110Y182.F3    net (fanout=5)        2.121   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y194.CE    net (fanout=2)        0.880   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.004ns (2.569ns logic, 4.435ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (0.275 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y185.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y183.F2    net (fanout=15)       1.264   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y180.CE     net (fanout=18)       1.734   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y180.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (2.530ns logic, 4.341ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (0.275 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y185.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y183.F2    net (fanout=15)       1.264   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y180.CE     net (fanout=18)       1.734   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y180.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (2.530ns logic, 4.341ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.836ns (Levels of Logic = 4)
  Clock Path Skew:      -0.146ns (0.279 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y181.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y183.G3    net (fanout=20)       0.617   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X109Y183.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y177.CE     net (fanout=18)       1.835   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y177.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.836ns (3.019ns logic, 3.817ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.836ns (Levels of Logic = 4)
  Clock Path Skew:      -0.146ns (0.279 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y181.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y183.G3    net (fanout=20)       0.617   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X109Y183.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y177.CE     net (fanout=18)       1.835   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y177.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.836ns (3.019ns logic, 3.817ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (0.630 - 0.791)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y187.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X110Y183.F1    net (fanout=6)        1.006   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X110Y183.X     Tilo                  0.601   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y182.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/N20
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y194.CE    net (fanout=2)        1.114   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (3.170ns logic, 3.605ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (0.630 - 0.791)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y187.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X110Y183.F1    net (fanout=6)        1.006   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X110Y183.X     Tilo                  0.601   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y182.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/N20
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y192.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y192.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y194.CE    net (fanout=2)        1.114   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y194.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (3.170ns logic, 3.605ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.856ns (Levels of Logic = 4)
  Clock Path Skew:      -0.079ns (0.672 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y158.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X110Y183.F3    net (fanout=5)        1.637   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X110Y183.X     Tilo                  0.601   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y182.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/N20
    SLICE_X110Y182.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.G4    net (fanout=14)       1.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X112Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y192.F1    net (fanout=2)        0.146   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y192.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X114Y187.CE    net (fanout=1)        0.588   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X114Y187.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (3.056ns logic, 3.800ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.279 - 0.418)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X109Y183.G1    net (fanout=3)        0.473   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X109Y183.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y177.CE     net (fanout=18)       1.835   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y177.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (3.091ns logic, 3.673ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.279 - 0.418)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X109Y183.G1    net (fanout=3)        0.473   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X109Y183.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y177.CE     net (fanout=18)       1.835   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y177.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (3.091ns logic, 3.673ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.279 - 0.418)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X109Y183.G2    net (fanout=4)        0.541   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X109Y183.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X109Y183.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X108Y175.G4    net (fanout=4)        0.615   ftop/gbe0/gmac/N31
    SLICE_X108Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y185.F1    net (fanout=34)       0.728   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y177.CE     net (fanout=18)       1.835   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y177.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (3.016ns logic, 3.741ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.422 - 0.341)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y150.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X109Y150.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X109Y150.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.458ns logic, 0.301ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.422 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y171.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X102Y170.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X102Y170.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y154.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y154.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y154.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.409 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y176.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X102Y177.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X102Y177.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.399 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X102Y179.BX    net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X102Y179.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.498ns logic, 0.328ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.052 - 0.046)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y166.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X109Y164.BX    net (fanout=2)        0.324   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X109Y164.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.458ns logic, 0.324ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.048 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y170.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X103Y170.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X103Y170.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X105Y177.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X105Y177.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.033 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y177.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X104Y174.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X104Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X102Y176.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X102Y176.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.519ns logic, 0.301ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.434 - 0.388)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y159.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X111Y158.BY    net (fanout=6)        0.345   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X111Y158.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.518ns logic, 0.345ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.025 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X102Y178.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X102Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.052 - 0.046)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y166.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X109Y164.BY    net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X109Y164.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.541ns logic, 0.302ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.409 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y176.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X102Y177.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X102Y177.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.399 - 0.347)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X102Y179.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X102Y179.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y161.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X105Y160.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X105Y160.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.033 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y177.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X104Y174.BY    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X104Y174.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.556ns logic, 0.311ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y159.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X109Y159.BX    net (fanout=6)        0.407   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X109Y159.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.478ns logic, 0.407ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.425 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y181.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y182.CE    net (fanout=20)       0.529   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y182.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.419ns logic, 0.529ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y154.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X109Y154.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X109Y154.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585579 paths analyzed, 41377 endpoints analyzed, 1603 failing endpoints
 1603 timing errors detected. (1603 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.562ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.247ns (Levels of Logic = 9)
  Clock Path Skew:      -0.315ns (0.471 - 0.786)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y138.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X36Y138.F1     net (fanout=4)        0.499   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X35Y137.G1     net (fanout=2)        0.645   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X35Y137.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X33Y136.G1     net (fanout=3)        0.432   ftop/edp0/N277
    SLICE_X33Y136.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X33Y136.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X33Y136.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X32Y138.F3     net (fanout=99)       0.371   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.247ns (6.316ns logic, 8.931ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_addr_3 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.285ns (Levels of Logic = 8)
  Clock Path Skew:      -0.236ns (0.471 - 0.707)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_addr_3 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y140.XQ     Tcko                  0.495   ftop/edp0/wmi_addr<3>
                                                       ftop/edp0/wmi_addr_3
    SLICE_X34Y139.G1     net (fanout=87)       0.638   ftop/edp0/wmi_addr<3>
    SLICE_X34Y139.Y      Tilo                  0.616   ftop/edp0/bram_memory_2_WEB
                                                       ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_or0000_SW1
    SLICE_X35Y135.F1     net (fanout=1)        0.809   ftop/edp0/N460
    SLICE_X35Y135.X      Tif5x                 0.791   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_2_f5
    SLICE_X33Y136.F2     net (fanout=4)        0.605   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
    SLICE_X33Y136.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X32Y138.F3     net (fanout=99)       0.371   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.285ns (5.899ns logic, 9.386ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_addr_3 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.245ns (Levels of Logic = 8)
  Clock Path Skew:      -0.236ns (0.471 - 0.707)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_addr_3 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y140.XQ     Tcko                  0.495   ftop/edp0/wmi_addr<3>
                                                       ftop/edp0/wmi_addr_3
    SLICE_X34Y139.G1     net (fanout=87)       0.638   ftop/edp0/wmi_addr<3>
    SLICE_X34Y139.Y      Tilo                  0.616   ftop/edp0/bram_memory_2_WEB
                                                       ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_or0000_SW1
    SLICE_X35Y135.F1     net (fanout=1)        0.809   ftop/edp0/N460
    SLICE_X35Y135.X      Tif5x                 0.791   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_2_f5
    SLICE_X32Y138.G4     net (fanout=4)        0.847   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
    SLICE_X32Y138.Y      Tilo                  0.616   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X32Y138.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.245ns (5.953ns logic, 9.292ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.130ns (Levels of Logic = 9)
  Clock Path Skew:      -0.315ns (0.471 - 0.786)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y139.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X36Y138.F4     net (fanout=5)        0.457   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X35Y137.G1     net (fanout=2)        0.645   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X35Y137.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X33Y136.G1     net (fanout=3)        0.432   ftop/edp0/N277
    SLICE_X33Y136.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X33Y136.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X33Y136.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X32Y138.F3     net (fanout=99)       0.371   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.130ns (6.241ns logic, 8.889ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.141ns (Levels of Logic = 8)
  Clock Path Skew:      -0.268ns (0.471 - 0.739)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_1 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y136.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_3_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_1
    SLICE_X34Y139.G3     net (fanout=5)        0.393   ftop/edp0/bram_serverAdapterB_3_cnt<1>
    SLICE_X34Y139.Y      Tilo                  0.616   ftop/edp0/bram_memory_2_WEB
                                                       ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_or0000_SW1
    SLICE_X35Y135.F1     net (fanout=1)        0.809   ftop/edp0/N460
    SLICE_X35Y135.X      Tif5x                 0.791   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_2_f5
    SLICE_X33Y136.F2     net (fanout=4)        0.605   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
    SLICE_X33Y136.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X32Y138.F3     net (fanout=99)       0.371   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.141ns (6.000ns logic, 9.141ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.073ns (Levels of Logic = 9)
  Clock Path Skew:      -0.315ns (0.471 - 0.786)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_2 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y138.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_2
    SLICE_X36Y138.F2     net (fanout=3)        0.426   ftop/edp0/bram_serverAdapterB_1_cnt<2>
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X35Y137.G1     net (fanout=2)        0.645   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X35Y137.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X33Y136.G1     net (fanout=3)        0.432   ftop/edp0/N277
    SLICE_X33Y136.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X33Y136.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X33Y136.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X32Y138.F3     net (fanout=99)       0.371   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.073ns (6.215ns logic, 8.858ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.057ns (Levels of Logic = 8)
  Clock Path Skew:      -0.322ns (0.471 - 0.793)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_2 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y136.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_3_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_2
    SLICE_X34Y139.G4     net (fanout=4)        0.410   ftop/edp0/bram_serverAdapterB_3_cnt<2>
    SLICE_X34Y139.Y      Tilo                  0.616   ftop/edp0/bram_memory_2_WEB
                                                       ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_or0000_SW1
    SLICE_X35Y135.F1     net (fanout=1)        0.809   ftop/edp0/N460
    SLICE_X35Y135.X      Tif5x                 0.791   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_2_f5
    SLICE_X33Y136.F2     net (fanout=4)        0.605   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
    SLICE_X33Y136.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X32Y138.F3     net (fanout=99)       0.371   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.057ns (5.899ns logic, 9.158ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.101ns (Levels of Logic = 8)
  Clock Path Skew:      -0.268ns (0.471 - 0.739)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_1 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y136.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_3_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_1
    SLICE_X34Y139.G3     net (fanout=5)        0.393   ftop/edp0/bram_serverAdapterB_3_cnt<1>
    SLICE_X34Y139.Y      Tilo                  0.616   ftop/edp0/bram_memory_2_WEB
                                                       ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_or0000_SW1
    SLICE_X35Y135.F1     net (fanout=1)        0.809   ftop/edp0/N460
    SLICE_X35Y135.X      Tif5x                 0.791   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_2_f5
    SLICE_X32Y138.G4     net (fanout=4)        0.847   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
    SLICE_X32Y138.Y      Tilo                  0.616   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X32Y138.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.101ns (6.054ns logic, 9.047ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.029ns (Levels of Logic = 9)
  Clock Path Skew:      -0.315ns (0.471 - 0.786)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y138.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X36Y138.F1     net (fanout=4)        0.499   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X35Y137.G1     net (fanout=2)        0.645   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X35Y137.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X35Y137.F4     net (fanout=3)        0.062   ftop/edp0/N277
    SLICE_X35Y137.X      Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X32Y138.G2     net (fanout=106)      0.454   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X32Y138.Y      Tilo                  0.616   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X32Y138.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.029ns (6.371ns logic, 8.658ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_3_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      15.017ns (Levels of Logic = 8)
  Clock Path Skew:      -0.322ns (0.471 - 0.793)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_3_cnt_2 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y136.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_3_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_3_cnt_2
    SLICE_X34Y139.G4     net (fanout=4)        0.410   ftop/edp0/bram_serverAdapterB_3_cnt<2>
    SLICE_X34Y139.Y      Tilo                  0.616   ftop/edp0/bram_memory_2_WEB
                                                       ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_or0000_SW1
    SLICE_X35Y135.F1     net (fanout=1)        0.809   ftop/edp0/N460
    SLICE_X35Y135.X      Tif5x                 0.791   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_3
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_2_f5
    SLICE_X32Y138.G4     net (fanout=4)        0.847   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
    SLICE_X32Y138.Y      Tilo                  0.616   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X32Y138.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     15.017ns (5.953ns logic, 9.064ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.350ns (Levels of Logic = 11)
  Clock Path Skew:      0.022ns (0.606 - 0.584)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y71.XQ      Tcko                  0.495   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X80Y65.G1      net (fanout=10)       0.675   ftop/cp/cpReq<23>
    SLICE_X80Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X79Y61.G1      net (fanout=5)        1.371   ftop/cp/wn__h36490<3>
    SLICE_X79Y61.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X75Y63.G4      net (fanout=7)        1.026   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X75Y63.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y70.G1      net (fanout=8)        1.096   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1811
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F2
    SLICE_X81Y56.F1      net (fanout=4)        1.377   ftop/cp/N2711
    SLICE_X81Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X93Y58.G4      net (fanout=12)       1.451   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X93Y58.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X106Y58.G3     net (fanout=7)        0.633   ftop/cp/cpRespF_ENQ
    SLICE_X106Y58.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X106Y56.G1     net (fanout=40)       1.102   ftop/cp/cpRespF/d0h
    SLICE_X106Y56.Y      Tilo                  0.616   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X106Y56.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X106Y56.CLK    Tfck                  0.656   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     15.350ns (6.584ns logic, 8.766ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.336ns (Levels of Logic = 11)
  Clock Path Skew:      0.022ns (0.606 - 0.584)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y71.XQ      Tcko                  0.495   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X80Y65.G1      net (fanout=10)       0.675   ftop/cp/cpReq<23>
    SLICE_X80Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X79Y61.G1      net (fanout=5)        1.371   ftop/cp/wn__h36490<3>
    SLICE_X79Y61.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X75Y63.G4      net (fanout=7)        1.026   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X75Y63.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y70.G1      net (fanout=8)        1.096   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1811
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F2
    SLICE_X81Y56.F1      net (fanout=4)        1.377   ftop/cp/N2711
    SLICE_X81Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X93Y58.G4      net (fanout=12)       1.451   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X93Y58.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X106Y58.G3     net (fanout=7)        0.633   ftop/cp/cpRespF_ENQ
    SLICE_X106Y58.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X106Y57.G1     net (fanout=40)       1.102   ftop/cp/cpRespF/d0h
    SLICE_X106Y57.Y      Tilo                  0.616   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X106Y57.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X106Y57.CLK    Tfck                  0.656   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     15.336ns (6.584ns logic, 8.752ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.946ns (Levels of Logic = 8)
  Clock Path Skew:      -0.315ns (0.471 - 0.786)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y138.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X36Y138.F1     net (fanout=4)        0.499   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X35Y135.G4     net (fanout=2)        0.523   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X35Y135.X      Tif5x                 0.791   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_4
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_2_f5
    SLICE_X33Y136.F2     net (fanout=4)        0.605   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
    SLICE_X33Y136.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X32Y138.F3     net (fanout=99)       0.371   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.946ns (5.985ns logic, 8.961ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.256ns (Levels of Logic = 11)
  Clock Path Skew:      0.028ns (0.612 - 0.584)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y71.XQ      Tcko                  0.495   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X80Y65.G1      net (fanout=10)       0.675   ftop/cp/cpReq<23>
    SLICE_X80Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X79Y61.G1      net (fanout=5)        1.371   ftop/cp/wn__h36490<3>
    SLICE_X79Y61.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X75Y63.G4      net (fanout=7)        1.026   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X75Y63.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y70.G1      net (fanout=8)        1.096   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1811
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F2
    SLICE_X81Y56.F1      net (fanout=4)        1.377   ftop/cp/N2711
    SLICE_X81Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X93Y58.G4      net (fanout=12)       1.451   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X93Y58.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X106Y58.G3     net (fanout=7)        0.633   ftop/cp/cpRespF_ENQ
    SLICE_X106Y58.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X102Y63.G4     net (fanout=40)       1.022   ftop/cp/cpRespF/d0h
    SLICE_X102Y63.Y      Tilo                  0.616   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X102Y63.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X102Y63.CLK    Tfck                  0.656   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     15.256ns (6.584ns logic, 8.672ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.912ns (Levels of Logic = 9)
  Clock Path Skew:      -0.315ns (0.471 - 0.786)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y139.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X36Y138.F4     net (fanout=5)        0.457   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X35Y137.G1     net (fanout=2)        0.645   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X35Y137.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X35Y137.F4     net (fanout=3)        0.062   ftop/edp0/N277
    SLICE_X35Y137.X      Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X32Y138.G2     net (fanout=106)      0.454   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X32Y138.Y      Tilo                  0.616   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X32Y138.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.912ns (6.296ns logic, 8.616ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.906ns (Levels of Logic = 8)
  Clock Path Skew:      -0.315ns (0.471 - 0.786)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y138.YQ     Tcko                  0.596   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X36Y138.F1     net (fanout=4)        0.499   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X35Y135.G4     net (fanout=2)        0.523   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X35Y135.X      Tif5x                 0.791   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_4
                                                       ftop/edp0/Mmux_IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931_2_f5
    SLICE_X32Y138.G4     net (fanout=4)        0.847   ftop/edp0/IF_wmi_addr_677_BITS_3_TO_2_678_EQ_0_679_THEN__ETC___d7931
    SLICE_X32Y138.Y      Tilo                  0.616   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X32Y138.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.906ns (6.039ns logic, 8.867ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.245ns (Levels of Logic = 11)
  Clock Path Skew:      0.030ns (0.614 - 0.584)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y71.XQ      Tcko                  0.495   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X80Y65.G1      net (fanout=10)       0.675   ftop/cp/cpReq<23>
    SLICE_X80Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X79Y61.G1      net (fanout=5)        1.371   ftop/cp/wn__h36490<3>
    SLICE_X79Y61.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X75Y63.G4      net (fanout=7)        1.026   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X75Y63.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y70.G1      net (fanout=8)        1.096   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1811
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F2
    SLICE_X81Y56.F1      net (fanout=4)        1.377   ftop/cp/N2711
    SLICE_X81Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X93Y58.G4      net (fanout=12)       1.451   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X93Y58.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X106Y58.G3     net (fanout=7)        0.633   ftop/cp/cpRespF_ENQ
    SLICE_X106Y58.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X104Y63.G4     net (fanout=40)       1.011   ftop/cp/cpRespF/d0h
    SLICE_X104Y63.Y      Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X104Y63.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X104Y63.CLK    Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.245ns (6.584ns logic, 8.661ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.189ns (Levels of Logic = 11)
  Clock Path Skew:      0.004ns (0.606 - 0.602)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_20
    SLICE_X80Y65.G3      net (fanout=13)       0.485   ftop/cp/cpReq<20>
    SLICE_X80Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X79Y61.G1      net (fanout=5)        1.371   ftop/cp/wn__h36490<3>
    SLICE_X79Y61.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X75Y63.G4      net (fanout=7)        1.026   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X75Y63.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y70.G1      net (fanout=8)        1.096   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1811
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F2
    SLICE_X81Y56.F1      net (fanout=4)        1.377   ftop/cp/N2711
    SLICE_X81Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X93Y58.G4      net (fanout=12)       1.451   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X93Y58.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X106Y58.G3     net (fanout=7)        0.633   ftop/cp/cpRespF_ENQ
    SLICE_X106Y58.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X106Y56.G1     net (fanout=40)       1.102   ftop/cp/cpRespF/d0h
    SLICE_X106Y56.Y      Tilo                  0.616   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X106Y56.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X106Y56.CLK    Tfck                  0.656   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     15.189ns (6.613ns logic, 8.576ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.175ns (Levels of Logic = 11)
  Clock Path Skew:      0.004ns (0.606 - 0.602)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_20
    SLICE_X80Y65.G3      net (fanout=13)       0.485   ftop/cp/cpReq<20>
    SLICE_X80Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X79Y61.G1      net (fanout=5)        1.371   ftop/cp/wn__h36490<3>
    SLICE_X79Y61.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X75Y63.G4      net (fanout=7)        1.026   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X75Y63.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y70.G1      net (fanout=8)        1.096   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1811
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F2
    SLICE_X81Y56.F1      net (fanout=4)        1.377   ftop/cp/N2711
    SLICE_X81Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X81Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X81Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X93Y58.G4      net (fanout=12)       1.451   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X93Y58.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X106Y58.G3     net (fanout=7)        0.633   ftop/cp/cpRespF_ENQ
    SLICE_X106Y58.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X106Y57.G1     net (fanout=40)       1.102   ftop/cp/cpRespF/d0h
    SLICE_X106Y57.Y      Tilo                  0.616   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X106Y57.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X106Y57.CLK    Tfck                  0.656   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     15.175ns (6.613ns logic, 8.562ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_1/Mram_RAM4 (RAM)
  Requirement:          12.000ns
  Data Path Delay:      14.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.315ns (0.471 - 0.786)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_2 to ftop/edp0/bram_memory_1/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y138.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_2
    SLICE_X36Y138.F2     net (fanout=3)        0.426   ftop/edp0/bram_serverAdapterB_1_cnt<2>
    SLICE_X36Y138.X      Tilo                  0.601   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d55991
    SLICE_X35Y137.G1     net (fanout=2)        0.645   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d5599
    SLICE_X35Y137.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X35Y137.F4     net (fanout=3)        0.062   ftop/edp0/N277
    SLICE_X35Y137.X      Tilo                  0.562   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X32Y138.G2     net (fanout=106)      0.454   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X32Y138.Y      Tilo                  0.616   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X32Y138.F4     net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X32Y138.X      Tilo                  0.601   ftop/edp0/N317
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X28Y138.G4     net (fanout=2)        0.575   ftop/edp0/N317
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X28Y138.F1     net (fanout=9)        0.609   ftop/edp0/N345
    SLICE_X28Y138.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.G3     net (fanout=27)       0.553   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X30Y138.Y      Tilo                  0.616   ftop/edp0/bram_memory_ADDRB<8>
                                                       ftop/edp0/bram_memory_or00001
    SLICE_X26Y138.F2     net (fanout=24)       1.825   ftop/edp0/bram_memory_or0000
    SLICE_X26Y138.X      Tilo                  0.601   ftop/edp0/bram_memory_1_ADDRB<2>
                                                       ftop/edp0/bram_memory_1_ADDRB<2>1
    RAMB16_X1Y22.ADDRB5  net (fanout=4)        3.401   ftop/edp0/bram_memory_1_ADDRB<2>
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   ftop/edp0/bram_memory_1/Mram_RAM4
                                                       ftop/edp0/bram_memory_1/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     14.855ns (6.270ns logic, 8.585ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_14 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.209ns (0.942 - 0.733)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_14 to ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y41.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_14
    SLICE_X56Y39.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<14>
    SLICE_X56Y39.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_14 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.209ns (0.942 - 0.733)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_14 to ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y41.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_14
    SLICE_X56Y39.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<14>
    SLICE_X56Y39.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.544 - 0.432)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y46.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X108Y47.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X108Y47.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.544 - 0.432)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y46.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X108Y47.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X108Y47.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_11 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.599 - 0.480)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_11 to ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<11>
                                                       ftop/cp/wci_reqF_q_0_11
    SLICE_X56Y35.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<11>
    SLICE_X56Y35.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_11 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (0.599 - 0.480)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_11 to ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<11>
                                                       ftop/cp/wci_reqF_q_0_11
    SLICE_X56Y35.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<11>
    SLICE_X56Y35.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_1 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.573 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_1 to ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<1>
                                                       ftop/cp/wci_reqF_q_0_1
    SLICE_X44Y36.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<1>
    SLICE_X44Y36.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_1 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.573 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_1 to ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<1>
                                                       ftop/cp/wci_reqF_q_0_1
    SLICE_X44Y36.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<1>
    SLICE_X44Y36.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_0 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.579 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_0 to ftop/pat0/wci_wslv_reqF/Mram_arr1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y37.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<1>
                                                       ftop/cp/wci_reqF_q_0_0
    SLICE_X44Y38.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_5_MData<0>
    SLICE_X44Y38.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<0>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_0 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.579 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_0 to ftop/pat0/wci_wslv_reqF/Mram_arr1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y37.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<1>
                                                       ftop/cp/wci_reqF_q_0_0
    SLICE_X44Y38.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_5_MData<0>
    SLICE_X44Y38.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<0>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_22 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.463 - 0.374)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_22 to ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y53.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_3_q_0_22
    SLICE_X108Y52.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<22>
    SLICE_X108Y52.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_22 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.463 - 0.374)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_22 to ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y53.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_3_q_0_22
    SLICE_X108Y52.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<22>
    SLICE_X108Y52.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.339 - 0.277)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y117.XQ     Tcko                  0.396   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X94Y117.BY     net (fanout=2)        0.325   ftop/cp/td<25>
    SLICE_X94Y117.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.266ns logic, 0.325ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.339 - 0.277)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y117.XQ     Tcko                  0.396   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X94Y117.BY     net (fanout=2)        0.325   ftop/cp/td<25>
    SLICE_X94Y117.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.267ns logic, 0.325ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.370 - 0.310)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y114.XQ     Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X96Y115.BY     net (fanout=2)        0.326   ftop/cp/td<23>
    SLICE_X96Y115.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.370 - 0.310)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y114.XQ     Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X96Y115.BY     net (fanout=2)        0.326   ftop/cp/td<23>
    SLICE_X96Y115.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.550 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y32.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X54Y33.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X54Y33.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.550 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y32.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X54Y33.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X54Y33.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_8 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.460 - 0.389)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_8 to ftop/sma0/wci_wslv_reqF/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<8>
                                                       ftop/cp/wci_reqF_1_q_0_8
    SLICE_X64Y78.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_6_MData<8>
    SLICE_X64Y78.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<8>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_8 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.460 - 0.389)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_8 to ftop/sma0/wci_wslv_reqF/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<8>
                                                       ftop/cp/wci_reqF_1_q_0_8
    SLICE_X64Y78.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_6_MData<8>
    SLICE_X64Y78.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<8>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.267ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_9/SR
  Location pin: SLICE_X80Y150.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_9/SR
  Location pin: SLICE_X80Y150.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_8/SR
  Location pin: SLICE_X80Y150.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_8/SR
  Location pin: SLICE_X80Y150.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_1/SR
  Location pin: SLICE_X6Y45.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_1/SR
  Location pin: SLICE_X6Y45.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_0/SR
  Location pin: SLICE_X6Y45.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_0/SR
  Location pin: SLICE_X6Y45.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_5/SR
  Location pin: SLICE_X4Y36.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_5/SR
  Location pin: SLICE_X4Y36.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_4/SR
  Location pin: SLICE_X4Y36.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_4/SR
  Location pin: SLICE_X4Y36.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_7/SR
  Location pin: SLICE_X6Y46.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_7/SR
  Location pin: SLICE_X6Y46.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_6/SR
  Location pin: SLICE_X6Y46.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_6/SR
  Location pin: SLICE_X6Y46.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_9/SR
  Location pin: SLICE_X6Y47.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_9/SR
  Location pin: SLICE_X6Y47.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_8/SR
  Location pin: SLICE_X6Y47.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_8/SR
  Location pin: SLICE_X6Y47.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     15.562ns|            0|         1603|            2|      2585579|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     15.562ns|          N/A|         1603|            0|      2585579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.452|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.172|         |    3.673|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.562|         |         |         |
sys0_clkp      |   15.562|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.562|         |         |         |
sys0_clkp      |   15.562|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2988  Score: 3549102  (Setup/Max: 3544780, Hold: 4322)

Constraints cover 2795272 paths, 0 nets, and 82628 connections

Design statistics:
   Minimum period:  15.562ns{1}   (Maximum frequency:  64.259MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 29 12:07:42 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



