\hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e}{}\doxysection{Multimode -\/ Mode}
\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e}\index{Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___a_d_c_ex___dual___mode___data___format}{ADC Extended Dual Mode Data Formatting}}
\item 
\mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___t_w_o_s_m_p___d_e_l_a_y}{Multimode -\/ Delay between two sampling phases}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_gaac07297889e931df4083427a99211638}{ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+INDEPENDENT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga5318d363b48a4244335cdafaed0d179c}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIMULT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga29697d148e4ed75c3d2adaef0f3e1385}{ADC\+\_\+\+DUALMODE\+\_\+\+INTERL}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+INTERL)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga8e81364b24ed3c089bb6993b48a020e9}{ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+INJ\+\_\+\+SIMULT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga45e63dd5e2f36e62fa1b2cb9eff891ed}{ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+INJ\+\_\+\+ALTERN)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_gac3ad57b1150ca7862fcc932cf19b2fb0}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIM\+\_\+\+INJ\+\_\+\+SIM)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga2667b75f8acb086aa6ab723466bb3f40}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIM\+\_\+\+INJ\+\_\+\+ALT)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga756543607b5ab700b96706a1b703db74}{ADC\+\_\+\+DUALMODE\+\_\+\+REGINTERL\+\_\+\+INJECSIMULT}}~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+INT\+\_\+\+INJ\+\_\+\+SIM)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga45e63dd5e2f36e62fa1b2cb9eff891ed}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga45e63dd5e2f36e62fa1b2cb9eff891ed}} 
\index{Multimode -\/ Mode@{Multimode -\/ Mode}!ADC\_DUALMODE\_ALTERTRIG@{ADC\_DUALMODE\_ALTERTRIG}}
\index{ADC\_DUALMODE\_ALTERTRIG@{ADC\_DUALMODE\_ALTERTRIG}!Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_ALTERTRIG}{ADC\_DUALMODE\_ALTERTRIG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+INJ\+\_\+\+ALTERN)}

ADC dual mode enabled\+: group injected alternate trigger. Works only with external triggers (not internal SW start) 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00323}{323}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga8e81364b24ed3c089bb6993b48a020e9}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga8e81364b24ed3c089bb6993b48a020e9}} 
\index{Multimode -\/ Mode@{Multimode -\/ Mode}!ADC\_DUALMODE\_INJECSIMULT@{ADC\_DUALMODE\_INJECSIMULT}}
\index{ADC\_DUALMODE\_INJECSIMULT@{ADC\_DUALMODE\_INJECSIMULT}!Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_INJECSIMULT}{ADC\_DUALMODE\_INJECSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+INJ\+\_\+\+SIMULT)}

ADC dual mode enabled\+: group injected simultaneous 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00322}{322}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga29697d148e4ed75c3d2adaef0f3e1385}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga29697d148e4ed75c3d2adaef0f3e1385}} 
\index{Multimode -\/ Mode@{Multimode -\/ Mode}!ADC\_DUALMODE\_INTERL@{ADC\_DUALMODE\_INTERL}}
\index{ADC\_DUALMODE\_INTERL@{ADC\_DUALMODE\_INTERL}!Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_INTERL}{ADC\_DUALMODE\_INTERL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+INTERL~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+INTERL)}

ADC dual mode enabled\+: Combined group regular interleaved 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00321}{321}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga756543607b5ab700b96706a1b703db74}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga756543607b5ab700b96706a1b703db74}} 
\index{Multimode -\/ Mode@{Multimode -\/ Mode}!ADC\_DUALMODE\_REGINTERL\_INJECSIMULT@{ADC\_DUALMODE\_REGINTERL\_INJECSIMULT}}
\index{ADC\_DUALMODE\_REGINTERL\_INJECSIMULT@{ADC\_DUALMODE\_REGINTERL\_INJECSIMULT}!Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGINTERL\_INJECSIMULT}{ADC\_DUALMODE\_REGINTERL\_INJECSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGINTERL\+\_\+\+INJECSIMULT~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+INT\+\_\+\+INJ\+\_\+\+SIM)}

ADC dual mode enabled\+: Combined group regular interleaved + group injected simultaneous 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00326}{326}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga5318d363b48a4244335cdafaed0d179c}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga5318d363b48a4244335cdafaed0d179c}} 
\index{Multimode -\/ Mode@{Multimode -\/ Mode}!ADC\_DUALMODE\_REGSIMULT@{ADC\_DUALMODE\_REGSIMULT}}
\index{ADC\_DUALMODE\_REGSIMULT@{ADC\_DUALMODE\_REGSIMULT}!Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT}{ADC\_DUALMODE\_REGSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIMULT)}

ADC dual mode enabled\+: group regular simultaneous 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00320}{320}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga2667b75f8acb086aa6ab723466bb3f40}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_ga2667b75f8acb086aa6ab723466bb3f40}} 
\index{Multimode -\/ Mode@{Multimode -\/ Mode}!ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG@{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}}
\index{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG@{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}!Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIM\+\_\+\+INJ\+\_\+\+ALT)}

ADC dual mode enabled\+: Combined group regular simultaneous + group injected alternate trigger 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00325}{325}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_gac3ad57b1150ca7862fcc932cf19b2fb0}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_gac3ad57b1150ca7862fcc932cf19b2fb0}} 
\index{Multimode -\/ Mode@{Multimode -\/ Mode}!ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT@{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}}
\index{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT@{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}!Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+DUAL\+\_\+\+REG\+\_\+\+SIM\+\_\+\+INJ\+\_\+\+SIM)}

ADC dual mode enabled\+: Combined group regular simultaneous + group injected simultaneous 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00324}{324}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_gaac07297889e931df4083427a99211638}\label{group___a_d_c___h_a_l___e_c___m_u_l_t_i___m_o_d_e_gaac07297889e931df4083427a99211638}} 
\index{Multimode -\/ Mode@{Multimode -\/ Mode}!ADC\_MODE\_INDEPENDENT@{ADC\_MODE\_INDEPENDENT}}
\index{ADC\_MODE\_INDEPENDENT@{ADC\_MODE\_INDEPENDENT}!Multimode -\/ Mode@{Multimode -\/ Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_MODE\_INDEPENDENT}{ADC\_MODE\_INDEPENDENT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT~(LL\+\_\+\+ADC\+\_\+\+MULTI\+\_\+\+INDEPENDENT)}

ADC dual mode disabled (ADC independent mode) 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source_l00319}{319}} of file \mbox{\hyperlink{stm32h7xx__hal__adc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

