var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[70.6258, 36.6192, 36.1749, 32.8308, 29.4315], "total":[504917, 1002523, 2940, 1315, 125], "name":"Kernel System", "max_resources":[1385660, 2771320, 8955, 4468, 69283], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[480580, 961160, 2766, 1292, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"mmult", "compute_units":1, "type":"function", "total_percent":[1.65149, 0.948573, 0.775262, 1.04969, 0.514772], "total_kernel_resources":[10644, 21485, 94, 22.5, 125], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (mmult.cl:105)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (mmult.cl:153)", "type":"resource", "data":[16, 74, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":153}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (mmult.cl:176)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (mmult.cl:97)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (mmult.cl:105)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (mmult.cl:176)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (mmult.cl:97)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'k\' (mmult.cl:151)", "type":"resource", "data":[32, 130, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":151}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'loc\' (mmult.cl:105)", "type":"resource", "data":[32, 130, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'loc\' (mmult.cl:176)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'loc\' (mmult.cl:97)", "type":"resource", "data":[32, 130, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"mmult.cl:89 (localA)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":89}]], "details":[{"type":"table", "Private memory":"Optimal", "Requested size":"576 bytes", "Implemented size":"1024 bytes", "Number of banks":"1 (banked on bit 4294967295)", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 576 bytes, implemented size 1024 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Optimal,\\n576B requested,\\n1024B implemented."}]}, {"name":"mmult.cl:90 (localB)", "type":"resource", "data":[0, 0, 12, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":90}]], "details":[{"type":"table", "Private memory":"Good but replicated", "Requested size":"576 bytes", "Implemented size":"3072 bytes", "Number of banks":"1 (banked on bit 4294967295)", "Bank width":"128 bits", "Bank depth":"64 words", "Total replication":"3", "Additional information":[{"type":"text", "text":"Requested size 576 bytes, implemented size 3072 bytes, replicated 3 times total, stall-free, 3 reads and 1 write. "}, {"type":"text", "text":"Replicated 3 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Good but replicated,\\n576B requested,\\n3072B implemented."}]}, {"name":"mmult.cl:91 (localC)", "type":"resource", "data":[0, 0, 28, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":91}]], "details":[{"type":"table", "Private memory":"Potentially inefficient configuration", "Requested size":"576 bytes", "Implemented size":"1024 bytes", "Number of banks":"4 (banked on bits 4, 5)", "Bank width":"128 bits", "Bank depth":"16 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 576 bytes, implemented size 1024 bytes, <b>stallable</b>, 4 reads and 3 writes. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension."}]}, {"type":"text", "text":"Banked on bits 4, 5 into 4 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Potentially inefficient configuration,\\n576B requested,\\n1024B implemented."}]}, {"name":"mmult.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 219, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 183, 0, 0, 0]}, {"name":"mmult.cl:97", "type":"resource", "data":[0, 36, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"mmult.cl:74", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":74}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[22, 34, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:97", "type":"resource", "data":[206, 48, 0, 1.5, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"mmult.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 219, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 183, 0, 0, 0]}, {"name":"mmult.cl:105", "type":"resource", "data":[0, 36, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[22, 34, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:105", "type":"resource", "data":[206, 48, 0, 1.5, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"mmult.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[11, 358, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[11, 358, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[81, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"mmult.cl:176", "type":"resource", "data":[81, 9, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[75, 133, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:176", "type":"resource", "data":[138, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:177", "type":"resource", "data":[59, 0, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":177}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:178", "type":"resource", "data":[417, 2169, 16, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":178}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"91"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 16, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"mmult.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[45, 419, 1, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[45, 419, 1, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[97, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"mmult.cl:97", "type":"resource", "data":[97, 41, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[82, 132, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:97", "type":"resource", "data":[137, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:98", "type":"resource", "data":[59, 0, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:99", "type":"resource", "data":[538, 2074, 13, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":99}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"89"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"mmult.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 91, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 42, 0, 0, 0]}, {"name":"mmult.cl:151", "type":"resource", "data":[0, 37, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":151}]]}, {"name":"mmult.cl:163", "type":"resource", "data":[0, 12, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 29, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:151", "type":"resource", "data":[170, 34, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":151}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:163", "type":"resource", "data":[420, 12, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":12, "data":[420, 12, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"mmult.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[45, 419, 1, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[45, 419, 1, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[97, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"mmult.cl:105", "type":"resource", "data":[97, 41, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[82, 132, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:105", "type":"resource", "data":[137, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:106", "type":"resource", "data":[59, 0, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:107", "type":"resource", "data":[538, 2074, 13, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":107}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"90"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"mmult.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 219, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 183, 0, 0, 0]}, {"name":"mmult.cl:176", "type":"resource", "data":[0, 36, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[22, 34, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:176", "type":"resource", "data":[206, 48, 0, 1.5, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"mmult.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 9, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[72, 43, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"mmult.cl:151", "type":"resource", "data":[65, 41, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":151}]]}, {"name":"mmult.cl:167", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[60, 83, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:151", "type":"resource", "data":[108, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":151}]], "children":[{"name":"1-bit And", "type":"resource", "count":5, "data":[5, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:158", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"mmult.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[556, 4762, 0, 0, 38], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[556, 4762, 0, 0, 38]}]}, {"name":"Feedback", "type":"resource", "data":[285, 143, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[27, 8, 0, 0, 0]}, {"name":"mmult.cl:151", "type":"resource", "data":[79, 79, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":151}]]}, {"name":"mmult.cl:153", "type":"resource", "data":[35, 9, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":153}]]}, {"name":"mmult.cl:158", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]]}, {"name":"mmult.cl:163", "type":"resource", "data":[108, 36, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]]}, {"name":"mmult.cl:167", "type":"resource", "data":[27, 9, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[605, 1151, 0, 0, 55], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"mmult.cl:151", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":151}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:153", "type":"resource", "data":[41, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":153}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"mmult.cl:158", "type":"resource", "data":[1329, 1323, 6, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]], "children":[{"name":"32-bit Select", "type":"resource", "count":12, "data":[384, 384, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":3, "data":[945, 939, 6, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"91"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"mmult.cl:162", "type":"resource", "data":[77, 42, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":162}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"89"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"mmult.cl:163", "type":"resource", "data":[414, 411, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]], "children":[{"name":"32-bit Select", "type":"resource", "count":12, "data":[192, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":3, "data":[222, 411, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"90"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"mmult.cl:164", "type":"resource", "data":[1044, 552, 0, 18, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":164}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":12, "data":[384, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":12, "data":[660, 552, 0, 18, 0]}], "replace_name":"true"}, {"name":"mmult.cl:167", "type":"resource", "data":[309, 1416, 3, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]], "children":[{"name":"Store", "type":"resource", "count":3, "data":[309, 1416, 3, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"91"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"mmult.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 1, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[28, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"mmult.cl:167", "type":"resource", "data":[28, 19, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]]}]}]}, {"name":"mmult.B9", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"mmult.cl:180", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":180}]]}]}]}]}]}';
var area_srcJSON='{"max_resources":[1385660,2771320,8955,4468,69283],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[480580,961160,2766,1292,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"mmult","total_kernel_resources":[10644,21485,94,22.5,125],"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":89}]],"type":"function","total_percent":[1.65149,0.948573,0.775262,1.04969,0.514772],"children":[{"name":"Data control overhead","type":"resource","data":[1662,2068,0,0,77],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"Private Variable: \\n - \'i\' (mmult.cl:105)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'i\' (mmult.cl:153)","type":"resource","data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 5 width,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'i\' (mmult.cl:176)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'i\' (mmult.cl:97)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'j\' (mmult.cl:105)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'j\' (mmult.cl:176)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'j\' (mmult.cl:97)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'k\' (mmult.cl:151)","type":"resource","data":[32,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}]},{"name":"Private Variable: \\n - \'loc\' (mmult.cl:105)","type":"resource","data":[32,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}]},{"name":"Private Variable: \\n - \'loc\' (mmult.cl:176)","type":"resource","data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}]},{"name":"Private Variable: \\n - \'loc\' (mmult.cl:97)","type":"resource","data":[32,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}]},{"name":"mmult.cl:89 (localA)","type":"resource","data":[0,0,1,0,0],"details":[{"Private memory":"Optimal","Total replication":1,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"256 words","Additional information":[{"text":"Requested size 576 bytes, implemented size 1024 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"1024 bytes","Bank width":"32 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"576 bytes"},{"text":"Optimal,\\n576B requested,\\n1024B implemented.","type":"brief"}]},{"name":"mmult.cl:90 (localB)","type":"resource","data":[0,0,12,0,0],"details":[{"Private memory":"Good but replicated","Total replication":3,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"64 words","Additional information":[{"text":"Requested size 576 bytes, implemented size 3072 bytes, replicated 3 times total, stall-free, 3 reads and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"3072 bytes","Bank width":"128 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"576 bytes"},{"text":"Good but replicated,\\n576B requested,\\n3072B implemented.","type":"brief"}]},{"name":"mmult.cl:91 (localC)","type":"resource","data":[0,0,28,0,0],"details":[{"Private memory":"Potentially inefficient configuration","Total replication":1,"Number of banks":"4 (banked on bits 4, 5)","Bank depth":"16 words","Additional information":[{"text":"Requested size 576 bytes, implemented size 1024 bytes, <b>stallable</b>, 4 reads and 3 writes. ","type":"text","details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}]},{"text":"Banked on bits 4, 5 into 4 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"1024 bytes","Bank width":"128 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"576 bytes"},{"text":"Potentially inefficient configuration,\\n576B requested,\\n1024B implemented.","type":"brief"}]},{"name":"No Source Line","children":[{"count":10,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[671,6559,2,0,42]}],"type":"resource","data":[671,6559,2,0,42]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:97","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"type":"resource","data":[0,36,0,0,0]},{"count":3,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"name":"32-bit Integer Add","data":[96,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"name":"32-bit Integer Compare","data":[70,2,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"name":"32-bit Integer Multiply","data":[55,46,0,1.5,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"name":"32-bit Select","data":[16,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"name":"1-bit And","data":[2,1,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"name":"33-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":97}]],"name":"33-bit Select","data":[27,0,0,0,0],"type":"resource"}],"type":"resource","data":[343,85,0,1.5,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:105","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"type":"resource","data":[0,36,0,0,0]},{"count":3,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"name":"32-bit Integer Add","data":[96,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"name":"32-bit Integer Compare","data":[70,2,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"name":"32-bit Integer Multiply","data":[55,46,0,1.5,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"name":"32-bit Select","data":[16,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"name":"1-bit And","data":[2,1,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"name":"33-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":105}]],"name":"33-bit Select","data":[27,0,0,0,0],"type":"resource"}],"type":"resource","data":[343,85,0,1.5,0]},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:176","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[2,1,0,0,0]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[1,0,0,0,0]},{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[96,0,0,0,0]},{"count":2,"name":"33-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[66,0,0,0,0]},{"count":1,"name":"33-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[11,0,0,0,0]},{"count":1,"name":"33-bit Select","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[27,0,0,0,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"name":"State","data":[0,36,0,0,0],"type":"resource"},{"count":2,"name":"32-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[70,2,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[55,46,0,1.5,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":176}]],"type":"resource","data":[16,0,0,0,0]}],"data":[344,85,0,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":177}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:177","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":177}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":177}]],"type":"resource","data":[11,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":177}]],"type":"resource","data":[16,0,0,0,0]}],"data":[59,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":178}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:178","children":[{"count":1,"name":"Load","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":178}]],"type":"resource","data":[26,41,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":178}]],"type":"resource","data":[391,2128,16,0,0]}],"data":[417,2169,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":98}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:98","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":98}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":98}]],"type":"resource","data":[11,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":98}]],"type":"resource","data":[16,0,0,0,0]}],"data":[59,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":99}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:99","children":[{"count":1,"name":"Load","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":99}]],"type":"resource","data":[504,2050,13,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":99}]],"type":"resource","data":[34,24,0,0,0]}],"data":[538,2074,13,0,0],"type":"resource"},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:151","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"type":"resource","data":[0,37,0,0,0]},{"count":9,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"name":"1-bit And","data":[9,1,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"name":"32-bit Integer Add","data":[64,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"name":"32-bit Integer Compare","data":[70,2,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"name":"32-bit Select","data":[32,32,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"name":"33-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":151}]],"name":"33-bit Select","data":[27,0,0,0,0],"type":"resource"}],"type":"resource","data":[279,72,0,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:163","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":163}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":163}]],"type":"resource","data":[0,12,0,0,0]},{"count":12,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":163}]],"name":"32-bit Integer Compare","data":[420,12,0,0,0],"type":"resource"},{"count":12,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":163}]],"name":"32-bit Select","data":[192,0,0,0,0],"type":"resource"},{"count":3,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":163}]],"name":"Load","data":[222,411,0,0,0],"type":"resource"}],"type":"resource","data":[834,435,0,0,0]},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":106}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:106","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":106}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":106}]],"type":"resource","data":[11,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":106}]],"type":"resource","data":[16,0,0,0,0]}],"data":[59,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":107}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:107","children":[{"count":1,"name":"Load","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":107}]],"type":"resource","data":[504,2050,13,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":107}]],"type":"resource","data":[34,24,0,0,0]}],"data":[538,2074,13,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":158}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:158","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":158}]],"type":"resource","data":[11,0,0,0,0]},{"count":12,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":158}]],"name":"32-bit Select","data":[384,384,0,0,0],"type":"resource"},{"count":3,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":158}]],"name":"Load","data":[945,939,6,0,0],"type":"resource"}],"data":[1340,1323,6,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":153}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:153","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":153}]],"type":"resource","data":[2,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":153}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"5-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":153}]],"type":"resource","data":[5,0,0,0,0]},{"count":1,"name":"5-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":153}]],"type":"resource","data":[2,1,0,0,0]}],"data":[41,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":162}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:162","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":162}]],"type":"resource","data":[35,1,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":162}]],"type":"resource","data":[16,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":162}]],"type":"resource","data":[26,41,0,0,0]}],"data":[77,42,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":164}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:164","children":[{"count":12,"name":"32-bit Integer Add","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":164}]],"type":"resource","data":[384,0,0,0,0]},{"count":12,"name":"32-bit Integer Multiply","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":164}]],"type":"resource","data":[660,552,0,18,0]}],"data":[1044,552,0,18,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":167}]],"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:167","children":[{"count":3,"name":"Store","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":167}]],"type":"resource","data":[309,1416,3,0,0]}],"data":[309,1416,3,0,0],"type":"resource"}],"data":[10644,21485,94,22.5,125],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1}],"data":[24337,41363,174,22.5,125],"total_percent":[70.6258,36.6192,36.1749,32.8308,29.4315],"total":[504917,1002523,2940,1315,125],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"mmult", "children":[{"type":"bb", "id":3, "name":"mmult.B0", "details":[{"type":"table", "Latency":"19"}]}, {"type":"bb", "id":4, "name":"mmult.B1", "details":[{"type":"table", "Latency":"18"}]}, {"type":"bb", "id":5, "name":"mmult.B2", "children":[{"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":99}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"14", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":99}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"localA", "Start Cycle":"241", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"loop end", "details":[{"type":"table", "Start Cycle":"248", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"248", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":6, "name":"mmult.B3", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":7, "name":"mmult.B4", "children":[{"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":107}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"14", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":107}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"localB", "Start Cycle":"241", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"33"}]}, {"type":"inst", "id":33, "name":"loop end", "details":[{"type":"table", "Start Cycle":"248", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"248", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":8, "name":"mmult.B5", "details":[{"type":"table", "Latency":"18"}]}, {"type":"bb", "id":9, "name":"mmult.B6", "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"11"}]}, {"type":"bb", "id":10, "name":"mmult.B7", "children":[{"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"localC", "Start Cycle":"14", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"localC", "Start Cycle":"14", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"localC", "Start Cycle":"14", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localB", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localB", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localB", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":162}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localA", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"localC", "Start Cycle":"73", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"localC", "Start Cycle":"73", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"localC", "Start Cycle":"73", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":153}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"35"}]}, {"type":"inst", "id":35, "name":"loop end", "details":[{"type":"table", "Start Cycle":"104", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"104", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":11, "name":"mmult.B8", "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":12, "name":"mmult.B9", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":13, "name":"mmult.B10", "children":[{"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":178}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localC", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":178}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"37"}]}, {"type":"inst", "id":37, "name":"loop end", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":38, "name":"Local Memory", "children":[{"type":"memsys", "id":39, "name":"localA", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":89}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"576B requested\\n1024B implemented"}], "Requested size":"576 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":43, "name":"localB", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":90}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"576B requested\\n3072B implemented"}], "Requested size":"576 bytes", "Implemented size":"3072 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"64 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple accesses", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":49, "name":"localC", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":91}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"576B requested\\n1024B implemented"}], "Requested size":"576 bytes", "Implemented size":"1024 bytes", "Number of banks":"4", "Bank width":"128 bits", "Bank depth":"16 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":70, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":39, "to":24}, {"from":15, "to":39}, {"from":43, "to":21}, {"from":43, "to":22}, {"from":43, "to":23}, {"from":17, "to":43}, {"from":49, "to":18}, {"from":49, "to":20}, {"from":26, "to":49}, {"from":49, "to":19}, {"from":25, "to":49}, {"from":27, "to":49}, {"from":49, "to":28}, {"from":31, "to":4}, {"from":31, "to":30}, {"from":3, "to":30}, {"from":14, "to":31}, {"from":15, "to":31}, {"from":33, "to":6}, {"from":33, "to":32}, {"from":4, "to":32}, {"from":16, "to":33}, {"from":17, "to":33}, {"from":11, "to":8}, {"from":11, "to":9}, {"from":6, "to":9}, {"from":35, "to":34}, {"from":9, "to":34}, {"from":18, "to":35}, {"from":19, "to":35}, {"from":20, "to":35}, {"from":21, "to":35}, {"from":22, "to":35}, {"from":23, "to":35}, {"from":24, "to":35}, {"from":25, "to":35}, {"from":26, "to":35}, {"from":27, "to":35}, {"from":35, "to":11}, {"from":37, "to":12}, {"from":37, "to":36}, {"from":8, "to":36}, {"from":28, "to":37}, {"from":29, "to":37}, {"from":30, "to":14}, {"from":14, "to":15}, {"from":32, "to":16}, {"from":16, "to":17}, {"from":34, "to":18}, {"from":34, "to":19}, {"from":34, "to":20}, {"from":18, "to":21}, {"from":19, "to":21}, {"from":20, "to":21}, {"from":18, "to":22}, {"from":19, "to":22}, {"from":20, "to":22}, {"from":18, "to":23}, {"from":19, "to":23}, {"from":20, "to":23}, {"from":18, "to":24}, {"from":19, "to":24}, {"from":20, "to":24}, {"from":21, "to":25}, {"from":22, "to":25}, {"from":23, "to":25}, {"from":24, "to":25}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":24, "to":26}, {"from":21, "to":27}, {"from":22, "to":27}, {"from":23, "to":27}, {"from":24, "to":27}, {"from":36, "to":28}, {"from":28, "to":29}, {"from":70, "to":16}, {"from":70, "to":14}, {"from":29, "to":70}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"mmult", "children":[{"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":99}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"localA", "Start Cycle":"241", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":107}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"localB", "Start Cycle":"241", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"localC", "Start Cycle":"14", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"localC", "Start Cycle":"14", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":158}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"localC", "Start Cycle":"14", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localB", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localB", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":163}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localB", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":162}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localA", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"localC", "Start Cycle":"73", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"localC", "Start Cycle":"73", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":167}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"localC", "Start Cycle":"73", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":178}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"localC", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"memtype", "id":38, "name":"Local Memory", "children":[{"type":"memsys", "id":39, "name":"localA", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":89}]], "children":[{"type":"bank", "id":40, "name":"Bank 0", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":89}]], "children":[{"type":"port", "id":41, "name":"R"}, {"type":"port", "id":42, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"1"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"576B requested\\n1024B implemented"}], "Requested size":"576 bytes", "Implemented size":"1024 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":43, "name":"localB", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":90}]], "children":[{"type":"bank", "id":44, "name":"Bank 0", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":90}]], "children":[{"type":"port", "id":45, "name":"R"}, {"type":"port", "id":46, "name":"R"}, {"type":"port", "id":47, "name":"R"}, {"type":"port", "id":48, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"4 total ports/bank\\n3 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"4", "Number of read ports per bank":"3", "Number of write ports per bank":"1", "Total replication":"3"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"576B requested\\n3072B implemented"}], "Requested size":"576 bytes", "Implemented size":"3072 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"64 words", "Total replication":"3", "Additional Information":"Replicated 3 times to efficiently support multiple accesses", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":49, "name":"localC", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":91}]], "children":[{"type":"bank", "id":50, "name":"Bank 0", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":91}]], "children":[{"type":"port", "id":54, "name":"RW"}, {"type":"port", "id":62, "name":"RW"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n0 read ports/bank\\n0 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"2", "Total replication":"1"}]}, {"type":"bank", "id":51, "name":"Bank 1", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":91}]], "children":[{"type":"port", "id":56, "name":"RW"}, {"type":"port", "id":64, "name":"RW"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n0 read ports/bank\\n0 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"2", "Total replication":"1"}]}, {"type":"bank", "id":52, "name":"Bank 2", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":91}]], "children":[{"type":"port", "id":58, "name":"RW"}, {"type":"port", "id":66, "name":"RW"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n0 read ports/bank\\n0 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"2", "Total replication":"1"}]}, {"type":"bank", "id":53, "name":"Bank 3", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":91}]], "children":[{"type":"port", "id":60, "name":"RW"}, {"type":"port", "id":68, "name":"RW"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n0 read ports/bank\\n0 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"2", "Total replication":"1"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"576B requested\\n1024B implemented"}], "Requested size":"576 bytes", "Implemented size":"1024 bytes", "Number of banks":"4", "Bank width":"128 bits", "Bank depth":"16 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}, {"type":"arb", "id":55, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":57, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":59, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":61, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":63, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":65, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":67, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":69, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}]}], "links":[{"from":41, "to":24}, {"from":15, "to":42}, {"from":45, "to":21}, {"from":46, "to":22}, {"from":47, "to":23}, {"from":17, "to":48}, {"from":55, "to":18}, {"from":55, "to":20}, {"from":26, "to":55}, {"from":55, "to":54}, {"from":54, "to":55}, {"from":57, "to":18}, {"from":57, "to":20}, {"from":26, "to":57}, {"from":57, "to":56}, {"from":56, "to":57}, {"from":59, "to":18}, {"from":59, "to":20}, {"from":26, "to":59}, {"from":59, "to":58}, {"from":58, "to":59}, {"from":61, "to":18}, {"from":61, "to":20}, {"from":26, "to":61}, {"from":61, "to":60}, {"from":60, "to":61}, {"from":63, "to":19}, {"from":25, "to":63}, {"from":27, "to":63}, {"from":63, "to":28}, {"from":63, "to":62}, {"from":62, "to":63}, {"from":65, "to":19}, {"from":25, "to":65}, {"from":27, "to":65}, {"from":65, "to":28}, {"from":65, "to":64}, {"from":64, "to":65}, {"from":67, "to":19}, {"from":25, "to":67}, {"from":27, "to":67}, {"from":67, "to":28}, {"from":67, "to":66}, {"from":66, "to":67}, {"from":69, "to":19}, {"from":25, "to":69}, {"from":27, "to":69}, {"from":69, "to":28}, {"from":69, "to":68}, {"from":68, "to":69}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: mmult", "data":["", "", ""], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":73}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"mmult.B2", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":97}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"99"}]}]}], "children":[]}, {"name":"mmult.B4", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":105}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"107"}]}]}], "children":[]}, {"name":"mmult.B6", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":151}]], "details":[{"type":"text", "text":"Iteration executed serially across mmult.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"158"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"167"}]}]}, {"type":"text", "text":"Iteration executed serially across mmult.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"158"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"167"}]}]}, {"type":"text", "text":"Iteration executed serially across mmult.B7. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"158"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"167"}]}]}, {"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"mmult.B7", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":153}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"158"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"158"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"158"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"167"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"167"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"167"}]}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":155}]], "details":[{"type":"brief", "text":"Auto-unrolled"}, {"type":"text", "text":"Auto-unrolled"}], "children":[]}]}]}, {"name":"mmult.B10", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":176}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":"178"}]}]}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"mmult", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Stall latency disabled due to instruction Load Operation which does not support stall latency."}], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":73}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"mmult", "data":[10644, 21485, 94, 22.5, 125], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "line":73}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[480580, 961160, 2766, 1292, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[504917, 1002523, 2940, 1314, 125], "data_percent":[36.4387, 36.1749, 32.8308, 29.4315, 70.4738]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1385660, 2771320, 8955, 4468, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["mmult"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, nalla_pcie:p520_max_sg280l"]},{"name":"AOC Version","data":["18.1.1 Build 263"]},{"name":"Quartus Version","data":["18.1.1 Build 263 Pro"]},{"name":"Command","data":["aoc -rtl -report -v -board=p520_max_sg280l -fp-relaxed -fpc device/mmult.cl"]},{"name":"Reports Generated At","data":["Sun Mar 24 18:30:42 2019"]}]}';
var warningsJSON='{"rows":[{"name":"unknown attribute \'xcl_array_partition\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":89}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:89:52: warning: unknown attribute \'xcl_array_partition\' ignored"]},{"name":"unknown attribute \'xcl_array_partition\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":90}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:90:52: warning: unknown attribute \'xcl_array_partition\' ignored"]},{"name":"unknown attribute \'xcl_array_partition\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":91}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:91:52: warning: unknown attribute \'xcl_array_partition\' ignored"]},{"name":"unknown attribute \'xcl_loop_tripcount\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":96}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:96:20: warning: unknown attribute \'xcl_loop_tripcount\' ignored"]},{"name":"unknown attribute \'xcl_pipeline_loop\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":95}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:95:20: warning: unknown attribute \'xcl_pipeline_loop\' ignored"]},{"name":"unknown attribute \'xcl_loop_tripcount\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":104}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:104:20: warning: unknown attribute \'xcl_loop_tripcount\' ignored"]},{"name":"unknown attribute \'xcl_pipeline_loop\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":103}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:103:20: warning: unknown attribute \'xcl_pipeline_loop\' ignored"]},{"name":"unknown attribute \'xcl_loop_tripcount\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":154}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:154:28: warning: unknown attribute \'xcl_loop_tripcount\' ignored"]},{"name":"unknown attribute \'xcl_loop_tripcount\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":152}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:152:24: warning: unknown attribute \'xcl_loop_tripcount\' ignored"]},{"name":"unknown attribute \'xcl_loop_tripcount\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":150}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:150:20: warning: unknown attribute \'xcl_loop_tripcount\' ignored"]},{"name":"unknown attribute \'xcl_pipeline_loop\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":149}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:149:20: warning: unknown attribute \'xcl_pipeline_loop\' ignored"]},{"name":"unknown attribute \'xcl_loop_tripcount\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":175}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:175:20: warning: unknown attribute \'xcl_loop_tripcount\' ignored"]},{"name":"unknown attribute \'xcl_pipeline_loop\' ignored","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl","line":174}]],"details":["/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl:174:20: warning: unknown attribute \'xcl_pipeline_loop\' ignored"]}]}';
var quartusJSON='{"quartusFitClockSummary":{"name":"Quartus Fit Summary","children":[{"name":"Run Quartus compile to populate this section. See details for more information.","details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}]}]}}';
var fileJSON=[{"path":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "name":"mmult.cl", "has_active_debug_locs":false, "absName":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/mmult.cl", "content":"/**********\012Copyright (c) 2018, Xilinx, Inc.\012All rights reserved.\012\012Redistribution and use in source and binary forms, with or without modification,\012are permitted provided that the following conditions are met:\012\0121. Redistributions of source code must retain the above copyright notice,\012this list of conditions and the following disclaimer.\012\0122. Redistributions in binary form must reproduce the above copyright notice,\012this list of conditions and the following disclaimer in the documentation\012and/or other materials provided with the distribution.\012\0123. Neither the name of the copyright holder nor the names of its contributors\012may be used to endorse or promote products derived from this software\012without specific prior written permission.\012\012THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\" AND\012ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,\012THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.\012IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,\012INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,\012PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)\012HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,\012OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,\012EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\012**********/\012\012/*******************************************************************************\012\012SDx Key Concept :\012    \012    This is a matrix multiplication example which showcases the \"Systolic Array\"\012    based algorithm design. Systolic array type of implementation is well suited\012    for FPGAs.\012\012*******************************************************************************/\012\012/*\012\012Kernel Description :\012   \012    This kernel is a systolic array based matrix multiplication. Though the \012    maximum size of the input matrices are restricted to a smaller MAX_SIZE, it\012    is still possible to use this approach and get better performance for larger\012    matrices by using tiling.\012    \012    Arguments :\012    \012        int *a     (input )  --> Input  Matrix A\012        int *b     (input )  --> Input  Matrix B\012        int *c     (output)  --> Output Matrix\012        int  a_row (input )  --> Row Size Matrix A\012        int  a_col (input )  --> Col Size Matrix A\012        int  b_col (input )  --> Col Size Matrix B\012\012    Kernel Configuration :\012        \012        Max Size    --> 12\012    \012    Note : \012        Max Size is dependent on the available DSP resources in the FPGA\012*/\012\012//Maximum Array Size\012#define MAX_SIZE 12\012\012// Tripcount identifiers\012__constant int c_size = MAX_SIZE;\012\012__kernel __attribute__((reqd_work_group_size(1, 1, 1)))\012void mmult(\012            __global int *a,    // Read-Only Matrix A\012            __global int *b,    // Read-Only Matrix B\012            __global int *c,    // Output Result\012                  int a_row,    // Matrix A Row Size\012                  int a_col,    // Matrix A Col Size\012                  int b_col     // Matrix B Col Size\012        )\012{\012    \012    int b_row = a_col;\012    int c_row = a_row;\012    int c_col = b_col;\012    \012    // Local memory to store input and output matrices\012    \012    int localA[MAX_SIZE][MAX_SIZE]  __attribute__((xcl_array_partition(complete, 1)));;\012    int localB[MAX_SIZE][MAX_SIZE]  __attribute__((xcl_array_partition(complete, 2)));;\012    int localC[MAX_SIZE][MAX_SIZE]  __attribute__((xcl_array_partition(complete, 0)));;\012    \012    // Burst reads on input matrices from global memory\012    // Read Input A\012    __attribute__((xcl_pipeline_loop(1)))\012    __attribute__((xcl_loop_tripcount(c_size*c_size, c_size*c_size)))\012    readA: for(int loc = 0, i = 0, j = 0; loc < a_row*a_col; loc++, j++) {\012        if(j == a_col) { i++; j = 0;}\012        localA[i][j] = a[loc];\012    }\012    \012    // Read Input B\012    __attribute__((xcl_pipeline_loop(1)))\012    __attribute__((xcl_loop_tripcount(c_size*c_size, c_size*c_size)))\012    readB: for(int loc = 0, i = 0, j = 0; loc < b_row*b_col; loc++, j++) {\012        if(j == b_col) { i++; j = 0; }\012        localB[i][j] = b[loc];\012    }\012    \012    // Perform systolic matrix multiply\012    // local matrices localA and localB have been partitioned in dimensions \012    // 1 and 2 respectively. local matrix C has been partitioned completely\012    \012    // This partitioning enables to access MAX_SIZE elements in parallel in \012    // the local matrices. Because of the mode of access of array elements, \012    // we are able to perform MAX_SIZE*MAX_SIZE operations in parallel.\012    \012    // Note : i, j and k loops are interchanged.\012    \012    // The top loop systolic1 runs only for a_col iterations instead of \012    // MAX_SIZE like the inner loops. The inner loops have fixed loop\012    // iteration counts to enable complete unroll\012    \012    // The following diagram explains how the matrix multiply happens\012    // \012    //        B_0        B_1        B_2        B_3\012    //         |          |          |          |\012    //         v          v          v          v\012    //        ___        ___        ___        ___\012    //       |   |      |   |      |   |      |   |\012    //  A0_->|C00| ---- |C01| ---- |C02| ---- |C03|\012    //       |___|      |___|      |___|      |___|\012    //         |          |          |          |\012    //        ___        ___        ___        ___\012    //       |   |      |   |      |   |      |   |\012    //  A1_->|C10| ---- |C11| ---- |C12| ---- |C13|\012    //       |___|      |___|      |___|      |___|\012    //         |          |          |          |\012    //        ___        ___        ___        ___\012    //       |   |      |   |      |   |      |   |\012    //  A2_->|C20| ---- |C21| ---- |C22| ---- |C23|\012    //       |___|      |___|      |___|      |___|\012    //         |          |          |          |\012    //        ___        ___        ___        ___\012    //       |   |      |   |      |   |      |   |\012    //  A3_->|C30| ---- |C31| ---- |C32| ---- |C33|\012    //       |___|      |___|      |___|      |___|\012    \012    __attribute__((xcl_pipeline_loop(1)))\012    __attribute__((xcl_loop_tripcount(c_size, c_size)))\012    systolic1: for(int k = 0; k < a_col; k++) {\012        __attribute__((xcl_loop_tripcount(c_size, c_size)))\012        systolic2: for(int i = 0; i < MAX_SIZE; i++) {\012            __attribute__((xcl_loop_tripcount(c_size, c_size)))\012            systolic3: for(int j = 0; j < MAX_SIZE; j++) {\012                \012                // Get previous sum\012                int last = (k==0) ? 0 : localC[i][j];\012                \012                // Update current sum\012                // Handle boundary conditions\012                int a_val = (i < a_row && k < a_col)? localA[i][k] : 0;\012                int b_val = (k < b_row && j < b_col)? localB[k][j] : 0;\012                int result = last + a_val*b_val;\012                \012                // Write back results\012                localC[i][j] = result;\012            }\012        }\012    }\012    \012    // Burst write from output matrices to global memory\012    // Burst write from matrix C\012    __attribute__((xcl_pipeline_loop(1)))\012    __attribute__((xcl_loop_tripcount(c_size*c_size, c_size*c_size)))\012    writeC: for(int loc = 0, i = 0, j = 0; loc < c_row*c_col; loc++, j++) {\012        if(j == c_col) { i++; j = 0; }\012        c[loc] = localC[i][j];\012    }\012}\012"}];