set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {counter_logic.vo counter_logic_v.sdo}}
	{{"Fast Model"} {counter_logic_fast.vo counter_logic_v_fast.sdo}}
}
