<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CABGA256 -s 6 -oc Commercial
     Parallel2CSI2_Parallel2CSI2.ngd -o Parallel2CSI2_Parallel2CSI2_map.ncd -pr
     Parallel2CSI2_Parallel2CSI2.prf -mp Parallel2CSI2_Parallel2CSI2.mrp C:/User
     s/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_2
     lane_XO2_V6_Astrohn_Astir2/impl/Parallel2CSI2.lpf -c 0 -gui -msgset C:/User
     s/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_2
     lane_XO2_V6_Astrohn_Astir2/impl/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCABGA256
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  02/10/18  09:52:02


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    339 out of  4941 (7%)
      PFU registers:          339 out of  4320 (8%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:       266 out of  2160 (12%)
      SLICEs as Logic/ROM:    230 out of  2160 (11%)
      SLICEs as RAM:           36 out of  1620 (2%)
      SLICEs as Carry:         79 out of  2160 (4%)
   Number of LUT4s:        529 out of  4320 (12%)
      Number used as logic LUTs:        299
      Number used as distributed RAM:    72
      Number used as ripple logic:      158
      Number used as shift registers:     0
   Number of PIO sites used: 16 + 4(JTAG) out of 207 (10%)
      Number of PIO sites used for single ended IOs: 14
      Number of PIO sites used for differential IOs: 6 (represented by 3 PIO
     comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 3 out of 621 (0%)
      Number of IDDR cells:   0
      Number of ODDR cells:   3
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 3 (3 differential)
      Number of PIO using IDDR only:        0 (0 differential)
      Number of PIO using ODDR only:        3 (3 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  1 out of 10 (10%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)

   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  1 out of 4 (25%)
   Number of ECLKSYNCA:  2 out of 4 (50%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  7
     Net u_DPHY_TX_INST/u_oDDRx4/eclkc: 1 loads, 1 rising, 0 falling (Driver:
     u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA )
     Net u_DPHY_TX_INST/u_oDDRx4/sclk: 5 loads, 5 rising, 0 falling (Driver:
     u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC )
     Net u_DPHY_TX_INST/u_oDDRx4/eclkd: 3 loads, 3 rising, 0 falling (Driver:
     u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA )
     Net CLKOS: 1 loads, 1 rising, 0 falling (Driver:
     u_pll_pix2byte_YUV422_8bit_2lane/PLLInst_0 )
     Net CLKOP: 2 loads, 2 rising, 0 falling (Driver:
     u_pll_pix2byte_YUV422_8bit_2lane/PLLInst_0 )
     Net PIXCLK_c: 34 loads, 34 rising, 0 falling (Driver: PIO PIXCLK )
     Net byte_clk: 179 loads, 179 rising, 0 falling (Driver:
     u_pll_pix2byte_YUV422_8bit_2lane/PLLInst_0 )
   Number of Clock Enables:  22
     Net u_DPHY_TX_INST/u_oDDRx4/FF_0_Q: 2 loads, 2 LSLICEs
     Net u_colorbar_gen/rstn_cnt[7]: 4 loads, 4 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_113_i: 9 loads, 9 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_24: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_20: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_28: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/hs_extendede: 3 loads, 3 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_116_i: 9 loads, 9 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_26: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/hs_clk_en58_i_0: 1 loads, 1 LSLICEs
     Net u_BYTE_PACKETIZER/w_edge_detect: 1 loads, 1 LSLICEs
     Net u_BYTE_PACKETIZER/u_parallel2byte/q_lv: 1 loads, 0 LSLICEs
     Net u_BYTE_PACKETIZER/u_parallel2byte/un1_read_0_c4: 2 loads, 0 LSLICEs
     Net u_BYTE_PACKETIZER/byte_en: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i: 5
     loads, 5 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i: 1 loads,
     1 LSLICEs
     Net u_BYTE_PACKETIZER/chksum_rdy: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/wren_i: 6 loads, 6
     LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/rden_i: 14 loads, 14
     LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un3_q_wc_0: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un5_q_ECC_0: 3 loads, 3 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i: 1 loads, 1 LSLICEs
     
   Number of LSRs:  6

     Net reset_n_c: 121 loads, 116 LSLICEs
     Net reset_n_c_i: 2 loads, 0 LSLICEs
     Net u_colorbar_gen/rstn_cnt[7]: 22 loads, 22 LSLICEs
     Net hs_en: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/un1_w_edge_detect: 9 loads, 9 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0: 30 loads, 30
     LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_n_c: 122 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1[0]: 41 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1[1]: 41 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1_i[2]: 32 loads
     Net u_LP_HS_DELAY_CNTRL/tmp3[3]: 32 loads
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0: 30 loads
     Net u_colorbar_gen/rstn_cnt[7]: 28 loads
     Net u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt: 20 loads
     Net u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/VCC: 20 loads
     Net LV_c: 19 loads




   Number of warnings:  15
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2C
     SI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2/impl/Parallel2CSI2.lpf(25):
     Semantic error in "FREQUENCY NET "byte_clk_c" 50.000000 MHz ;": byte_clk_c
     matches no clock nets in the design.  This preference has been disabled.
WARNING - map: Preference parsing results:  1 semantic error detected.
WARNING - map: EHXPLLJ 'u_pll_pix2byte_YUV422_8bit_2lane/PLLInst_0' cannot
     obtain FREQUENCY_PIN_CLKOP=54.000 when FREQUENCY_PIN_CLKI=100.000,
     CLKI_DIV=1, CLKFB_DIV=2, CLKOP_DIV=10.
WARNING - map: EHXPLLJ 'u_pll_pix2byte_YUV422_8bit_2lane/PLLInst_0' cannot
     obtain FREQUENCY_PIN_CLKOS=54.000 when FREQUENCY_PIN_CLKI=100.000,
     CLKI_DIV=1, CLKFB_DIV=2, CLKOS_DIV=10.
WARNING - map: EHXPLLJ 'u_pll_pix2byte_YUV422_8bit_2lane/PLLInst_0' cannot
     obtain FREQUENCY_PIN_CLKOS2=13.500 when FREQUENCY_PIN_CLKI=100.000,
     CLKI_DIV=1, CLKFB_DIV=2, CLKOS2_DIV=40.
WARNING - map: GSR inference not possible using signal 'reset_n_c_i' with
     GSR_NET preference. The signal should be a local reset of asynchronous
     registers with GSR enabled for GSR inference to be possible.
WARNING - map: IO buffer missing for top level port PIXDATA[7:0](7)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port PIXDATA[7:0](6)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port PIXDATA[7:0](5)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port PIXDATA[7:0](4)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port PIXDATA[7:0](3)...logic will

     be discarded.
WARNING - map: IO buffer missing for top level port PIXDATA[7:0](2)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port PIXDATA[7:0](1)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port PIXDATA[7:0](0)...logic will
     be discarded.
WARNING - map: There are semantic errors in the preference file C:/Users/matas/D
     ocuments/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_2lane_XO2_
     V6_Astrohn_Astir2/impl/Parallel2CSI2.lpf.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| DCK                 | OUTPUT    | LVDS25E   |            |
+---------------------+-----------+-----------+------------+
| LPCLK[0]            | OUTPUT    | LVCMOS12  |            |
+---------------------+-----------+-----------+------------+
| reset_n             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LV                  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FV                  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| PIXCLK              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LP0[1]              | OUTPUT    | LVCMOS12  |            |
+---------------------+-----------+-----------+------------+
| LP0[0]              | OUTPUT    | LVCMOS12  |            |
+---------------------+-----------+-----------+------------+
| LP1[1]              | OUTPUT    | LVCMOS12  |            |
+---------------------+-----------+-----------+------------+
| LP1[0]              | OUTPUT    | LVCMOS12  |            |
+---------------------+-----------+-----------+------------+
| LPCLK[1]            | OUTPUT    | LVCMOS12  |            |
+---------------------+-----------+-----------+------------+
| D0                  | OUTPUT    | LVDS25E   |            |
+---------------------+-----------+-----------+------------+
| D1                  | OUTPUT    | LVDS25E   |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block VCC undriven or does not drive anything - clipped.
Block u_BYTE_PACKETIZER/genblk2.u_crc16/VCC_0 undriven or does not drive
     anything - clipped.
Block u_BYTE_PACKETIZER/u_parallel2byte/VCC_0 undriven or does not drive
     anything - clipped.
Block u_BYTE_PACKETIZER/genblk2.u_crc16/GSR_INST undriven or does not drive
     anything - clipped.
Block u_BYTE_PACKETIZER/u_packetheader/GSR_INST undriven or does not drive

     anything - clipped.
Block u_BYTE_PACKETIZER/u_parallel2byte/GSR_INST undriven or does not drive
     anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block u_BYTE_PACKETIZER/VCC undriven or does not drive anything - clipped.
Block u_BYTE_PACKETIZER/genblk2.u_crc16/GND_0 undriven or does not drive
     anything - clipped.
Block u_DPHY_TX_INST/u_IO_Controller_TX/GND undriven or does not drive anything
     - clipped.
Signal u_DPHY_TX_INST/u_oDDRx4/opensync_cken was merged into signal
     u_DPHY_TX_INST/u_oDDRx4/FF_0_Q
Signal hs_en_i was merged into signal hs_en
Signal u_BYTE_PACKETIZER/u_packetheader/reset_n_i was merged into signal
     reset_n_c
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/invout_0 was merged into
     signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/Empty
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/invout_1 was merged into
     signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/Full
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/rRst was merged into
     signal u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/dec0_wre3 was merged into
     signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/wren_i
Signal u_BYTE_PACKETIZER/u_parallel2byte/reset_n_i was merged into signal
     reset_n_c
Signal u_LP_HS_DELAY_CNTRL/tmp1_i[4] was merged into signal
     u_LP_HS_DELAY_CNTRL/tmp1[4]
Signal hs_data_en_i was merged into signal hs_data_en
Signal hs_clk_en_i was merged into signal hs_clk_en
Signal u_colorbar_gen/rstn_cnt_i[7] was merged into signal
     u_colorbar_gen/rstn_cnt[7]
Signal u_BYTE_PACKETIZER/u_packetheader/un2_EoTp_En_0[0] undriven or does not
     drive anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/GND undriven or does not drive anything
     - clipped.
Signal u_BYTE_PACKETIZER/GND undriven or does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/byte_D2[0] undriven or does not drive anything -
     clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/GND undriven or does not
     drive anything - clipped.
Signal u_BYTE_PACKETIZER/byte_data[16] undriven or does not drive anything -
     clipped.
Signal u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/VCC undriven or does not drive
     anything - clipped.
Signal u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/GND undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/GND undriven or does not drive anything - clipped.
Signal u_colorbar_gen/GND undriven or does not drive anything - clipped.
Signal u_DPHY_TX_INST/u_oDDRx4/GND undriven or does not drive anything -
     clipped.
Signal u_DPHY_TX_INST/u_oDDRx4/VCC undriven or does not drive anything -
     clipped.
Signal u_BYTE_PACKETIZER/genblk2.u_crc16/VCC undriven or does not drive anything
     - clipped.
Signal u_BYTE_PACKETIZER/u_parallel2byte/VCC undriven or does not drive anything
     - clipped.

Signal VCC undriven or does not drive anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/CLKINTFB undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/DPHSRC undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLACK undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLDATO0 undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLDATO1 undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLDATO2 undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLDATO3 undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLDATO4 undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLDATO5 undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLDATO6 undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/PLLDATO7 undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/REFCLK undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/INTLOCK undriven or does not drive
     anything - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/LOCK undriven or does not drive anything
     - clipped.
Signal u_pll_pix2byte_YUV422_8bit_2lane/CLKOS3 undriven or does not drive
     anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_s_0_S1[15] undriven or does not
     drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_s_0_COUT[15] undriven or does
     not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0_0_S1 undriven
     or does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_0_0_S0 undriven
     or does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/N_2 undriven or does not drive anything
     - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_15_0_COUT
     undriven or does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/full_cmp_ci_a_S1 undriven
     or does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/full_cmp_ci_a_S0 undriven
     or does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/a0_S1 undriven or does not
     drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/a0_COUT undriven or does
     not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/empty_cmp_ci_a_S1 undriven
     or does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/empty_cmp_ci_a_S0 undriven
     or does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/r_gctr_cia_S1 undriven or

     does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/r_gctr_cia_S0 undriven or
     does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/co1 undriven or does not
     drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/w_gctr_cia_S1 undriven or
     does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/w_gctr_cia_S0 undriven or
     does not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/a1_S1 undriven or does not
     drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/a1_COUT undriven or does
     not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/co1_1 undriven or does not
     drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_cry_0_S0[0] undriven or does
     not drive anything - clipped.
Signal u_BYTE_PACKETIZER/u_packetheader/N_1 undriven or does not drive anything
     - clipped.
Signal u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/AFF undriven or does not drive
     anything - clipped.
Signal u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/AEF undriven or does not drive
     anything - clipped.
Signal u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/DO17 undriven or does not drive
     anything - clipped.
Signal u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/DO8 undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hs_extended_cry_0_COUT[3] undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hs_en_high_cnt_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/N_2 undriven or does not drive anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hs_en_high_cnt_s_0_S1[15] undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hs_en_high_cnt_s_0_COUT[15] undriven or does not
     drive anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hs_en_low_cnt_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/N_3 undriven or does not drive anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hs_en_low_cnt_s_0_S1[15] undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hs_en_low_cnt_s_0_COUT[15] undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hold_data_CF4_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/N_4 undriven or does not drive anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hold_data_CF4_cry_0_COUT[3] undriven or does not
     drive anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/hs_extended_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal u_LP_HS_DELAY_CNTRL/N_1 undriven or does not drive anything - clipped.
Signal u_colorbar_gen/rstn_cnt_cry_0_S0[0] undriven or does not drive anything -
     clipped.
Signal u_colorbar_gen/N_3 undriven or does not drive anything - clipped.
Signal u_colorbar_gen/rstn_cnt_s_0_S1[7] undriven or does not drive anything -
     clipped.

Signal u_colorbar_gen/rstn_cnt_s_0_COUT[7] undriven or does not drive anything -
     clipped.
Signal u_colorbar_gen/color_cntr_cry_0_S0[0] undriven or does not drive anything
     - clipped.
Signal u_colorbar_gen/N_4 undriven or does not drive anything - clipped.
Signal u_colorbar_gen/color_cntr_s_0_S1[11] undriven or does not drive anything
     - clipped.
Signal u_colorbar_gen/color_cntr_s_0_COUT[11] undriven or does not drive
     anything - clipped.
Signal u_colorbar_gen/un2_linecnt_cry_0_0_S0 undriven or does not drive anything
     - clipped.
Signal u_colorbar_gen/N_5 undriven or does not drive anything - clipped.
Signal u_colorbar_gen/un2_linecnt_cry_7_0_COUT undriven or does not drive
     anything - clipped.
Signal u_colorbar_gen/un7_pixcnt_cry_0_0_S1 undriven or does not drive anything
     - clipped.
Signal u_colorbar_gen/un7_pixcnt_cry_0_0_S0 undriven or does not drive anything
     - clipped.
Signal u_colorbar_gen/N_6 undriven or does not drive anything - clipped.
Signal u_colorbar_gen/un7_pixcnt_cry_9_0_COUT undriven or does not drive
     anything - clipped.
Signal u_DPHY_TX_INST/u_oDDRx4/cdiv1 undriven or does not drive anything -
     clipped.
Block u_DPHY_TX_INST/u_oDDRx4/LUT4_1 was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader_RNISO12 was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader/reset_n_RNIGUS4 was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/INV_0 was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/INV_1 was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/OR2_t6 was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/LUT4_10 was optimized away.
     
Block u_BYTE_PACKETIZER/u_parallel2byte/reset_n_RNIGUS4 was optimized away.
Block u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CF4_RNIQGLA[4] was optimized
     away.
Block u_LP_HS_DELAY_CNTRL/hs_data_en_RNIEHJB was optimized away.
Block u_LP_HS_DELAY_CNTRL/hs_clk_en_RNIES was optimized away.
Block u_colorbar_gen/rstn_cnt_RNI9AI[7] was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader/un2_EoTp_En[0] was optimized away.
Block u_pll_pix2byte_YUV422_8bit_2lane/GND was optimized away.
Block u_BYTE_PACKETIZER/GND was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader/GND_0 was optimized away.
Block u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/GND_0 was optimized away.
Block u_BYTE_PACKETIZER/u_parallel2byte/GND_0 was optimized away.
Block u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/VCC_0 was optimized away.
Block u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/GND_0 was optimized away.
Block u_LP_HS_DELAY_CNTRL/GND was optimized away.
Block u_colorbar_gen/GND was optimized away.
Block u_DPHY_TX_INST/u_oDDRx4/GND was optimized away.
Block u_DPHY_TX_INST/u_oDDRx4/VCC was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>

/:
    EBRs: 0
    RAM SLICEs: 4

    Logic SLICEs: 16
    PFU Registers: 32
/u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO:
    EBRs: 0
    RAM SLICEs: 12
    Logic SLICEs: 10
    PFU Registers: 34
/u_BYTE_PACKETIZER/u_parallel2byte/u_fifo:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR pixel2byte_fifo_8to16_0_0:  TYPE= FIFO8KB,  Width= 16,
         REGMODE= NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR=
         DISABLED
/u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CR31_ram:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CR31_ram_0:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CR31_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CR31_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CR31_ram_3:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CR31_ram_4:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CR31_ram_5:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/u_LP_HS_DELAY_CNTRL/data_dly[20].hold_data_CR31_ram_6:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0


     



<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                u_pll_pix2byte_YUV422_8bit_2
       lane/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      PIXCLK_c
  Output Clock(P):                         NODE     CLKOP
  Output Clock(S):                         NODE     CLKOS
  Output Clock(S2):                        NODE     byte_clk
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     CLKOP
  Reset Signal:                            NODE     reset_n_c_i
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      100.0000
  Output Clock(P) Frequency (MHz):                  54.0000
  Output Clock(S) Frequency (MHz):                  54.0000
  Output Clock(S2) Frequency (MHz):                 13.5000
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD

  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    2
  CLKOP Divider:                                    10
  CLKOS Divider:                                    10
  CLKOS2 Divider:                                   40
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                90
  CLKOS Trim Option Rising/Falling:                 RISING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

CLKDIV Summary
--------------

CLKDIV 1:                                     Pin/Node Value
  CLKDIV Instance Name:
       u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
  CLKDIV Type:                                         CLKDIVC
  GSR:                                              DISABLED
  CLK DIVIDER:                                      4.0

ECLKSYNC Summary
----------------

ECLKSYNC 1:                                     Pin/Node Value
  ECLKSYNC Instance Name:
       u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
  ECLKSYNC Type:                                         ECLKSYNCA
  ECLKI Input:                             NODE     CLKOS
  STOP Input:                              NODE
       u_DPHY_TX_INST/u_oDDRx4/xstop
  ECLKO Output:                            NODE
       u_DPHY_TX_INST/u_oDDRx4/eclkc
ECLKSYNC 2:                                     Pin/Node Value
  ECLKSYNC Instance Name:
       u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
  ECLKSYNC Type:                                         ECLKSYNCA
  ECLKI Input:                             NODE     CLKOP
  STOP Input:                                       NONE
  ECLKO Output:                            NODE
       u_DPHY_TX_INST/u_oDDRx4/eclkd




<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
         Type: CLKDIVC
Instance Name: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
         Type: ECLKSYNCA
Instance Name: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
         Type: ECLKSYNCA
Instance Name:
     u_BYTE_PACKETIZER/u_parallel2byte/u_fifo/pixel2byte_fifo_8to16_0_0
         Type: FIFO8KB
Instance Name: u_pll_pix2byte_YUV422_8bit_2lane/PLLInst_0
         Type: EHXPLLJ



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 54 MB
        







































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
