Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Wed Dec  4 14:42:49 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
SYNTH-16   Warning           Address collision              1           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (14)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.681        0.000                      0                  430        0.109        0.000                      0                  430        4.500        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.681        0.000                      0                  430        0.109        0.000                      0                  430        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 tsg/db_set/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.560ns (26.694%)  route 4.284ns (73.306%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.560     5.081    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  tsg/db_set/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  tsg/db_set/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.798     6.335    tsg/db_set/q_reg_reg_n_0_[19]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.485 f  tsg/db_set/cur_x_reg[5]_i_12/O
                         net (fo=1, routed)           0.578     7.063    tsg/db_set/cur_x_reg[5]_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.326     7.389 f  tsg/db_set/cur_x_reg[5]_i_9/O
                         net (fo=1, routed)           0.263     7.652    tsg/db_set/cur_x_reg[5]_i_9_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  tsg/db_set/cur_x_reg[5]_i_6/O
                         net (fo=10, routed)          1.260     9.036    tsg/db_right/cur_x_reg_reg[1]
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.152     9.188 r  tsg/db_right/cur_x_reg[6]_i_3/O
                         net (fo=7, routed)           0.879    10.067    tsg/db_left/cur_x_reg_reg[0]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.352    10.419 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.506    10.925    tsg/cur_x_reg0
    SLICE_X11Y9          FDCE                                         r  tsg/cur_x_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.449    14.790    tsg/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  tsg/cur_x_reg_reg[4]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y9          FDCE (Setup_fdce_C_CE)      -0.409    14.606    tsg/cur_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 tsg/db_set/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.560ns (26.694%)  route 4.284ns (73.306%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.560     5.081    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  tsg/db_set/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  tsg/db_set/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.798     6.335    tsg/db_set/q_reg_reg_n_0_[19]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.485 f  tsg/db_set/cur_x_reg[5]_i_12/O
                         net (fo=1, routed)           0.578     7.063    tsg/db_set/cur_x_reg[5]_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.326     7.389 f  tsg/db_set/cur_x_reg[5]_i_9/O
                         net (fo=1, routed)           0.263     7.652    tsg/db_set/cur_x_reg[5]_i_9_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  tsg/db_set/cur_x_reg[5]_i_6/O
                         net (fo=10, routed)          1.260     9.036    tsg/db_right/cur_x_reg_reg[1]
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.152     9.188 r  tsg/db_right/cur_x_reg[6]_i_3/O
                         net (fo=7, routed)           0.879    10.067    tsg/db_left/cur_x_reg_reg[0]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.352    10.419 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.506    10.925    tsg/cur_x_reg0
    SLICE_X11Y9          FDCE                                         r  tsg/cur_x_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.449    14.790    tsg/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  tsg/cur_x_reg_reg[5]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y9          FDCE (Setup_fdce_C_CE)      -0.409    14.606    tsg/cur_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 tsg/db_set/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 1.560ns (26.604%)  route 4.304ns (73.396%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.560     5.081    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  tsg/db_set/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  tsg/db_set/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.798     6.335    tsg/db_set/q_reg_reg_n_0_[19]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.485 f  tsg/db_set/cur_x_reg[5]_i_12/O
                         net (fo=1, routed)           0.578     7.063    tsg/db_set/cur_x_reg[5]_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.326     7.389 f  tsg/db_set/cur_x_reg[5]_i_9/O
                         net (fo=1, routed)           0.263     7.652    tsg/db_set/cur_x_reg[5]_i_9_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  tsg/db_set/cur_x_reg[5]_i_6/O
                         net (fo=10, routed)          1.260     9.036    tsg/db_right/cur_x_reg_reg[1]
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.152     9.188 r  tsg/db_right/cur_x_reg[6]_i_3/O
                         net (fo=7, routed)           0.879    10.067    tsg/db_left/cur_x_reg_reg[0]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.352    10.419 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.526    10.945    tsg/cur_x_reg0
    SLICE_X12Y9          FDCE                                         r  tsg/cur_x_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  tsg/cur_x_reg_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDCE (Setup_fdce_C_CE)      -0.373    14.641    tsg/cur_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 tsg/db_set/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 1.560ns (26.604%)  route 4.304ns (73.396%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.560     5.081    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  tsg/db_set/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  tsg/db_set/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.798     6.335    tsg/db_set/q_reg_reg_n_0_[19]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.485 f  tsg/db_set/cur_x_reg[5]_i_12/O
                         net (fo=1, routed)           0.578     7.063    tsg/db_set/cur_x_reg[5]_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.326     7.389 f  tsg/db_set/cur_x_reg[5]_i_9/O
                         net (fo=1, routed)           0.263     7.652    tsg/db_set/cur_x_reg[5]_i_9_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  tsg/db_set/cur_x_reg[5]_i_6/O
                         net (fo=10, routed)          1.260     9.036    tsg/db_right/cur_x_reg_reg[1]
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.152     9.188 r  tsg/db_right/cur_x_reg[6]_i_3/O
                         net (fo=7, routed)           0.879    10.067    tsg/db_left/cur_x_reg_reg[0]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.352    10.419 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.526    10.945    tsg/cur_x_reg0
    SLICE_X12Y9          FDCE                                         r  tsg/cur_x_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  tsg/cur_x_reg_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDCE (Setup_fdce_C_CE)      -0.373    14.641    tsg/cur_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 tsg/db_set/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 1.560ns (26.604%)  route 4.304ns (73.396%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.560     5.081    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  tsg/db_set/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  tsg/db_set/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.798     6.335    tsg/db_set/q_reg_reg_n_0_[19]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.485 f  tsg/db_set/cur_x_reg[5]_i_12/O
                         net (fo=1, routed)           0.578     7.063    tsg/db_set/cur_x_reg[5]_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.326     7.389 f  tsg/db_set/cur_x_reg[5]_i_9/O
                         net (fo=1, routed)           0.263     7.652    tsg/db_set/cur_x_reg[5]_i_9_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  tsg/db_set/cur_x_reg[5]_i_6/O
                         net (fo=10, routed)          1.260     9.036    tsg/db_right/cur_x_reg_reg[1]
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.152     9.188 r  tsg/db_right/cur_x_reg[6]_i_3/O
                         net (fo=7, routed)           0.879    10.067    tsg/db_left/cur_x_reg_reg[0]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.352    10.419 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.526    10.945    tsg/cur_x_reg0
    SLICE_X12Y9          FDCE                                         r  tsg/cur_x_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.448    14.789    tsg/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  tsg/cur_x_reg_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDCE (Setup_fdce_C_CE)      -0.373    14.641    tsg/cur_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 tsg/db_set/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.560ns (26.650%)  route 4.294ns (73.350%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.560     5.081    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  tsg/db_set/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  tsg/db_set/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.798     6.335    tsg/db_set/q_reg_reg_n_0_[19]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.485 f  tsg/db_set/cur_x_reg[5]_i_12/O
                         net (fo=1, routed)           0.578     7.063    tsg/db_set/cur_x_reg[5]_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.326     7.389 f  tsg/db_set/cur_x_reg[5]_i_9/O
                         net (fo=1, routed)           0.263     7.652    tsg/db_set/cur_x_reg[5]_i_9_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  tsg/db_set/cur_x_reg[5]_i_6/O
                         net (fo=10, routed)          1.260     9.036    tsg/db_right/cur_x_reg_reg[1]
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.152     9.188 r  tsg/db_right/cur_x_reg[6]_i_3/O
                         net (fo=7, routed)           0.879    10.067    tsg/db_left/cur_x_reg_reg[0]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.352    10.419 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.516    10.935    tsg/cur_x_reg0
    SLICE_X10Y8          FDCE                                         r  tsg/cur_x_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.450    14.791    tsg/clk_IBUF_BUFG
    SLICE_X10Y8          FDCE                                         r  tsg/cur_x_reg_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    14.643    tsg/cur_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 2.702ns (43.824%)  route 3.464ns (56.176%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.601     5.122    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.576 f  tsg/a_rom/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.309     8.885    tsg/a_rom/font_word[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I3_O)        0.124     9.009 r  tsg/a_rom/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.433     9.442    tsg/a_rom/rgb_reg[7]_i_4_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  tsg/a_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.721    11.287    rgb_next[7]
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.067    15.013    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 tsg/db_set/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.560ns (27.302%)  route 4.154ns (72.698%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.560     5.081    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  tsg/db_set/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  tsg/db_set/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.798     6.335    tsg/db_set/q_reg_reg_n_0_[19]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.150     6.485 f  tsg/db_set/cur_x_reg[5]_i_12/O
                         net (fo=1, routed)           0.578     7.063    tsg/db_set/cur_x_reg[5]_i_12_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.326     7.389 f  tsg/db_set/cur_x_reg[5]_i_9/O
                         net (fo=1, routed)           0.263     7.652    tsg/db_set/cur_x_reg[5]_i_9_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  tsg/db_set/cur_x_reg[5]_i_6/O
                         net (fo=10, routed)          1.260     9.036    tsg/db_right/cur_x_reg_reg[1]
    SLICE_X7Y10          LUT5 (Prop_lut5_I0_O)        0.152     9.188 r  tsg/db_right/cur_x_reg[6]_i_3/O
                         net (fo=7, routed)           0.879    10.067    tsg/db_left/cur_x_reg_reg[0]
    SLICE_X10Y10         LUT5 (Prop_lut5_I4_O)        0.352    10.419 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.376    10.795    tsg/cur_x_reg0
    SLICE_X10Y9          FDCE                                         r  tsg/cur_x_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.449    14.790    tsg/clk_IBUF_BUFG
    SLICE_X10Y9          FDCE                                         r  tsg/cur_x_reg_reg[6]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y9          FDCE (Setup_fdce_C_CE)      -0.373    14.642    tsg/cur_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 2.702ns (44.892%)  route 3.317ns (55.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.601     5.122    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.576 f  tsg/a_rom/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.309     8.885    tsg/a_rom/font_word[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I3_O)        0.124     9.009 r  tsg/a_rom/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.433     9.442    tsg/a_rom/rgb_reg[7]_i_4_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     9.566 r  tsg/a_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.574    11.141    rgb_next[7]
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)       -0.061    15.019    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 2.481ns (44.972%)  route 3.036ns (55.028%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.088    baudrate_gen/counter_reg[0]
    SLICE_X36Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.668 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.668    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.782    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.896    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.010    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.124    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.238    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.352    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.490    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.303     8.793 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.810     9.603    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.727 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.874    10.601    baudrate_gen/clear
    SLICE_X37Y43         FDRE                                         r  baudrate_gen/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.445    14.786    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudrate_gen/counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrate_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  3.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.067%)  route 0.229ns (61.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.229     1.818    tsg/dp_ram/ADDRBWRADDR[1]
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.709    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.843%)  route 0.288ns (67.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.288     1.876    tsg/dp_ram/ADDRBWRADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.709    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    tsg/clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  tsg/pix_y1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDCE (Prop_fdce_C_Q)         0.164     1.639 r  tsg/pix_y1_reg_reg[5]/Q
                         net (fo=1, routed)           0.101     1.740    tsg/pix_y1_reg[5]
    SLICE_X5Y8           FDCE                                         r  tsg/pix_y2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    tsg/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y8           FDCE (Hold_fdce_C_D)         0.066     1.557    tsg/pix_y2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tsg/db_left/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_left/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.189ns (57.690%)  route 0.139ns (42.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    tsg/db_left/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  tsg/db_left/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  tsg/db_left/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=25, routed)          0.139     1.727    tsg/db_left/state_reg[0]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.048     1.775 r  tsg/db_left/q_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.775    tsg/db_left/q_reg[7]_i_1__1_n_0
    SLICE_X10Y11         FDCE                                         r  tsg/db_left/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.961    tsg/db_left/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  tsg/db_left/q_reg_reg[7]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y11         FDCE (Hold_fdce_C_D)         0.131     1.591    tsg/db_left/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tsg/db_left/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_left/q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    tsg/db_left/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  tsg/db_left/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  tsg/db_left/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=25, routed)          0.139     1.727    tsg/db_left/state_reg[0]
    SLICE_X10Y11         LUT4 (Prop_lut4_I1_O)        0.045     1.772 r  tsg/db_left/q_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.772    tsg/db_left/q_reg[5]_i_1__1_n_0
    SLICE_X10Y11         FDCE                                         r  tsg/db_left/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.961    tsg/db_left/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  tsg/db_left/q_reg_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y11         FDCE (Hold_fdce_C_D)         0.121     1.581    tsg/db_left/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 db_sett/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sett/q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.110%)  route 0.148ns (43.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.589     1.472    db_sett/clk_IBUF_BUFG
    SLICE_X7Y15          FDCE                                         r  db_sett/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  db_sett/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=33, routed)          0.148     1.761    db_sett/FSM_sequential_state_reg_reg_n_0_[1]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.048     1.809 r  db_sett/q_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    db_sett/q_next[9]
    SLICE_X6Y15          FDCE                                         r  db_sett/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.858     1.985    db_sett/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  db_sett/q_reg_reg[9]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.131     1.616    db_sett/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.168%)  route 0.297ns (67.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.297     1.886    tsg/dp_ram/ADDRBWRADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.876     2.004    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.689    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.565     1.448    tsg/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.104     1.693    tsg/pix_x1_reg[9]
    SLICE_X9Y9           FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.835     1.962    tsg/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y9           FDCE (Hold_fdce_C_D)         0.047     1.495    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tsg/db_set/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_set/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.562     1.445    tsg/db_set/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  tsg/db_set/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tsg/db_set/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.146     1.732    tsg/db_set/state_reg[0]
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.045     1.777 r  tsg/db_set/q_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.777    tsg/db_set/q_reg[10]_i_1_n_0
    SLICE_X10Y15         FDCE                                         r  tsg/db_set/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.830     1.957    tsg/db_set/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  tsg/db_set/q_reg_reg[10]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120     1.578    tsg/db_set/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.800%)  route 0.317ns (69.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.565     1.448    tsg/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  tsg/cur_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  tsg/cur_x_reg_reg[5]/Q
                         net (fo=7, routed)           0.317     1.906    tsg/dp_ram/addr_w[5]
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.873     2.001    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.706    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    tsg/a_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y36    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y46   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y40   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y36    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   baudrate_gen/baud_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.036ns (42.381%)  route 5.487ns (57.619%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE                         0.000     0.000 r  transmitter/bit_out_reg/C
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.487     6.005    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.523 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.523    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 1.456ns (19.601%)  route 5.973ns (80.399%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.973     7.429    vga/AR[0]
    SLICE_X9Y10          FDCE                                         f  vga/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 1.456ns (19.601%)  route 5.973ns (80.399%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.973     7.429    vga/AR[0]
    SLICE_X9Y10          FDCE                                         f  vga/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 1.456ns (19.601%)  route 5.973ns (80.399%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.973     7.429    vga/AR[0]
    SLICE_X9Y10          FDCE                                         f  vga/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 1.456ns (19.601%)  route 5.973ns (80.399%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.973     7.429    vga/AR[0]
    SLICE_X9Y10          FDCE                                         f  vga/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 1.456ns (19.764%)  route 5.912ns (80.236%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.912     7.368    vga/AR[0]
    SLICE_X6Y9           FDCE                                         f  vga/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.283ns  (logic 1.456ns (19.993%)  route 5.827ns (80.007%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.827     7.283    vga/AR[0]
    SLICE_X8Y9           FDCE                                         f  vga/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.283ns  (logic 1.456ns (19.993%)  route 5.827ns (80.007%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.827     7.283    vga/AR[0]
    SLICE_X8Y9           FDCE                                         f  vga/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 1.456ns (20.430%)  route 5.672ns (79.570%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.672     7.128    vga/AR[0]
    SLICE_X8Y8           FDCE                                         f  vga/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 1.456ns (20.430%)  route 5.672ns (79.570%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         5.672     7.128    vga/AR[0]
    SLICE_X8Y8           FDCE                                         f  vga/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  transmitter/temp_reg[7]/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.089     0.230    transmitter/data7
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.275 r  transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.275    transmitter/bit_out_i_3_n_0
    SLICE_X6Y17          FDRE                                         r  transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  data_in_reg[7]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[7]/Q
                         net (fo=1, routed)           0.112     0.276    transmitter/Q[7]
    SLICE_X7Y17          FDRE                                         r  transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[5]/Q
                         net (fo=2, routed)           0.124     0.288    transmitter/Q[5]
    SLICE_X7Y17          FDRE                                         r  transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.479%)  route 0.126ns (43.521%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[6]/Q
                         net (fo=2, routed)           0.126     0.290    transmitter/Q[6]
    SLICE_X7Y17          FDRE                                         r  transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  receiver/last_bit_reg/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.113     0.254    receiver/last_bit
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.299    receiver/received_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  receiver/count_reg[0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.096     0.260    receiver/count_reg[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.305    receiver/p_0_in__0[5]
    SLICE_X3Y18          FDRE                                         r  receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.158%)  route 0.145ns (43.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  receiver/last_bit_reg/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.145     0.286    receiver/last_bit
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.331    receiver/receiving_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.081%)  route 0.184ns (52.919%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  data_in_reg[0]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_in_reg[0]/Q
                         net (fo=2, routed)           0.184     0.348    transmitter/Q[0]
    SLICE_X7Y17          FDRE                                         r  transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.459%)  route 0.207ns (59.541%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE                         0.000     0.000 r  data_in_reg[3]/C
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[3]/Q
                         net (fo=2, routed)           0.207     0.348    transmitter/Q[3]
    SLICE_X5Y16          FDRE                                         r  transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE                         0.000     0.000 r  transmitter/count_reg[2]/C
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/count_reg[2]/Q
                         net (fo=6, routed)           0.148     0.312    transmitter/count_reg[2]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.357 r  transmitter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.357    transmitter/p_0_in__1[5]
    SLICE_X6Y19          FDRE                                         r  transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 4.015ns (61.026%)  route 2.564ns (38.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    vga/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518     5.606 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.564     8.170    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.667 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.667    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.530ns  (logic 3.959ns (60.635%)  route 2.570ns (39.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.570     8.116    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.619 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.619    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.986ns (65.891%)  route 2.064ns (34.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.064     7.674    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.204 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.204    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.961ns (67.987%)  route 1.865ns (32.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.865     7.476    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.981 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.981    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 3.985ns (69.798%)  route 1.724ns (30.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.724     7.335    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.864 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.864    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.977ns (70.401%)  route 1.672ns (29.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.672     7.282    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.803 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.803    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.785ns  (logic 1.290ns (26.959%)  route 3.495ns (73.041%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.566     5.087    vga/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.460     7.003    vga/Q[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.152     7.155 r  vga/h_count_next[7]_i_2/O
                         net (fo=4, routed)           1.190     8.345    vga/h_count_next[7]_i_2_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.354     8.699 r  vga/h_count_next[8]_i_2/O
                         net (fo=1, routed)           0.845     9.544    vga/h_count_next[8]_i_2_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.328     9.872 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     9.872    vga/h_count_next_0[8]
    SLICE_X8Y9           FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.347ns  (logic 0.940ns (21.623%)  route 3.407ns (78.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.566     5.087    vga/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.460     7.003    vga/Q[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.152     7.155 r  vga/h_count_next[7]_i_2/O
                         net (fo=4, routed)           1.190     8.345    vga/h_count_next[7]_i_2_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.332     8.677 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.758     9.434    vga/h_count_next_0[7]
    SLICE_X6Y9           FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.005ns  (logic 1.057ns (26.389%)  route 2.948ns (73.611%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.566     5.087    vga/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.460     7.003    vga/Q[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.152     7.155 r  vga/h_count_next[7]_i_2/O
                         net (fo=4, routed)           0.995     8.149    vga/h_count_next[7]_i_2_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.332     8.481 r  vga/h_count_next[9]_i_3/O
                         net (fo=1, routed)           0.494     8.976    vga/h_count_next[9]_i_3_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.117     9.093 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     9.093    vga/h_count_next_0[9]
    SLICE_X8Y9           FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sett/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.936ns  (logic 1.087ns (27.618%)  route 2.849ns (72.382%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.630     5.151    db_sett/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  db_sett/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  db_sett/q_reg_reg[4]/Q
                         net (fo=3, routed)           0.839     6.409    db_sett/q_reg[4]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.296     6.705 f  db_sett/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.280     6.984    db_sett/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X4Y15          LUT5 (Prop_lut5_I4_O)        0.124     7.108 f  db_sett/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.579     7.687    db_sett/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.811 f  db_sett/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=11, routed)          0.355     8.166    db_sett/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.290 r  db_sett/data_in[7]_i_1/O
                         net (fo=9, routed)           0.797     9.087    db_sett_n_8
    SLICE_X6Y16          FDRE                                         r  data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.078     1.668    vga/v_count_reg_reg[8]_0[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.713 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.713    vga/v_count_next[5]_i_1_n_0
    SLICE_X8Y7           FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.402%)  route 0.103ns (35.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.103     1.692    vga/v_count_reg_reg[8]_0[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.737    vga/v_count_next[3]_i_1_n_0
    SLICE_X8Y8           FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.959%)  route 0.105ns (36.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     1.589 f  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.105     1.694    vga/v_count_reg_reg[8]_0[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.739    vga/v_count_next[2]_i_1_n_0
    SLICE_X8Y8           FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.123     1.713    vga/v_count_reg_reg[8]_0[6]
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.045     1.758 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.758    vga/v_count_next[6]_i_1_n_0
    SLICE_X8Y6           FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.123     1.713    vga/v_count_reg_reg[8]_0[6]
    SLICE_X8Y6           LUT4 (Prop_lut4_I2_O)        0.048     1.761 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.761    vga/v_count_next[7]_i_1_n_0
    SLICE_X8Y6           FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.127     1.717    vga/v_count_reg_reg[8]_0[6]
    SLICE_X8Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.762 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.762    vga/v_count_next[8]_i_1_n_0
    SLICE_X8Y6           FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.782%)  route 0.119ns (36.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.119     1.730    vga/Q[1]
    SLICE_X9Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    vga/h_count_next_0[1]
    SLICE_X9Y10          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.212ns (64.111%)  route 0.119ns (35.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.119     1.730    vga/Q[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.048     1.778 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    vga/h_count_next_0[2]
    SLICE_X9Y10          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_sett/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.588     1.471    db_sett/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  db_sett/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  db_sett/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=32, routed)          0.122     1.735    db_sett/state_reg[0]
    SLICE_X6Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  db_sett/data_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    db_sett_n_3
    SLICE_X6Y16          FDRE                                         r  data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.870%)  route 0.147ns (44.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.147     1.736    vga/v_count_reg_reg[8]_0[1]
    SLICE_X8Y7           LUT5 (Prop_lut5_I1_O)        0.045     1.781 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga/v_count_next[4]_i_1_n_0
    SLICE_X8Y7           FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           518 Endpoints
Min Delay           518 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_left/q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.465ns  (logic 1.456ns (17.202%)  route 7.009ns (82.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         7.009     8.465    tsg/db_left/AR[0]
    SLICE_X9Y11          FDCE                                         f  tsg/db_left/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.447     4.788    tsg/db_left/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  tsg/db_left/q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_right/q_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.107ns  (logic 1.456ns (17.963%)  route 6.650ns (82.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.650     8.107    tsg/db_right/AR[0]
    SLICE_X7Y11          FDCE                                         f  tsg/db_right/q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.514     4.855    tsg/db_right/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  tsg/db_right/q_reg_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_right/q_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.107ns  (logic 1.456ns (17.963%)  route 6.650ns (82.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.650     8.107    tsg/db_right/AR[0]
    SLICE_X7Y11          FDCE                                         f  tsg/db_right/q_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.514     4.855    tsg/db_right/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  tsg/db_right/q_reg_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_right/q_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.107ns  (logic 1.456ns (17.963%)  route 6.650ns (82.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.650     8.107    tsg/db_right/AR[0]
    SLICE_X7Y11          FDCE                                         f  tsg/db_right/q_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.514     4.855    tsg/db_right/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  tsg/db_right/q_reg_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_right/q_reg_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.107ns  (logic 1.456ns (17.963%)  route 6.650ns (82.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.650     8.107    tsg/db_right/AR[0]
    SLICE_X7Y11          FDCE                                         f  tsg/db_right/q_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.514     4.855    tsg/db_right/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  tsg/db_right/q_reg_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.960ns  (logic 1.456ns (18.294%)  route 6.504ns (81.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.504     7.960    vga/AR[0]
    SLICE_X2Y12          FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.515     4.856    vga/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  vga/r_25MHz_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.960ns  (logic 1.456ns (18.294%)  route 6.504ns (81.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.504     7.960    vga/AR[0]
    SLICE_X2Y12          FDCE                                         f  vga/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.515     4.856    vga/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  vga/r_25MHz_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.823ns  (logic 1.456ns (18.614%)  route 6.367ns (81.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.367     7.823    tsg/AR[0]
    SLICE_X3Y8           FDCE                                         f  tsg/cur_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  tsg/cur_y_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_down/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.823ns  (logic 1.456ns (18.614%)  route 6.367ns (81.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.367     7.823    tsg/db_down/AR[0]
    SLICE_X2Y8           FDCE                                         f  tsg/db_down/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.518     4.859    tsg/db_down/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  tsg/db_down/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_down/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.668ns  (logic 1.456ns (18.990%)  route 6.212ns (81.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.212     7.668    tsg/db_down/AR[0]
    SLICE_X3Y9           FDCE                                         f  tsg/db_down/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517     4.858    tsg/db_down/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  tsg/db_down/FSM_sequential_state_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[5]
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[0]
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next[1]
    SLICE_X8Y10          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.120     0.268    vga/h_count_next[9]
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.280    vga/h_count_next[8]
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.171     0.312    vga/h_count_next[6]
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.829%)  route 0.202ns (61.171%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.202     0.330    vga/h_count_next[2]
    SLICE_X8Y10          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.170     0.334    vga/v_count_next[4]
    SLICE_X9Y7           FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.176     0.340    vga/v_count_next[5]
    SLICE_X9Y7           FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.176     0.340    vga/v_count_next[9]
    SLICE_X9Y6           FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  vga/v_count_reg_reg[9]/C





