{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79931,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79971,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000693567,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000405303,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000137183,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000405303,
	"finish__design__instance__count__class:buffer": 15,
	"finish__design__instance__area__class:buffer": 107.603,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 467.949,
	"finish__design__instance__count__class:timing_repair_buffer": 37,
	"finish__design__instance__area__class:timing_repair_buffer": 213.955,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 45.0432,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 138.883,
	"finish__design__instance__count__class:sequential_cell": 147,
	"finish__design__instance__area__class:sequential_cell": 4334.16,
	"finish__design__instance__count__class:multi_input_combinational_cell": 146,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1891.81,
	"finish__design__instance__count": 386,
	"finish__design__instance__area": 7199.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.85629,
	"finish__clock__skew__setup": 0.00986072,
	"finish__clock__skew__hold": 0.00986072,
	"finish__timing__drv__max_slew_limit": 0.517118,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.868395,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00310415,
	"finish__power__switching__total": 0.00151486,
	"finish__power__leakage__total": 2.5738e-09,
	"finish__power__total": 0.00461902,
	"finish__design__io": 34,
	"finish__design__die__area": 11415.9,
	"finish__design__core__area": 10508.8,
	"finish__design__instance__count": 522,
	"finish__design__instance__area": 7369.57,
	"finish__design__instance__count__stdcell": 522,
	"finish__design__instance__area__stdcell": 7369.57,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.701274,
	"finish__design__instance__utilization__stdcell": 0.701274,
	"finish__design__rows": 37,
	"finish__design__rows:unithd": 37,
	"finish__design__sites": 8399,
	"finish__design__sites:unithd": 8399,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}