Analysis & Synthesis report for DE1_SoC
Wed Nov 23 11:51:12 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 23 11:51:12 2016          ;
; Quartus II 64-Bit Version   ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name               ; DE1_SoC                                    ;
; Top-level Entity Name       ; CPU                                        ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Wed Nov 23 11:51:05 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1
    Info (12023): Found entity 2: mux32_1_testbench
Info (12021): Found 1 design units, including 1 entities, in source file mux16_1.sv
    Info (12023): Found entity 1: mux16_1
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF
Info (12021): Found 2 design units, including 2 entities, in source file dff_var.sv
    Info (12023): Found entity 1: DFF_VAR
    Info (12023): Found entity 2: DFF_VAR_testbench
Info (12021): Found 2 design units, including 2 entities, in source file dff_reg.sv
    Info (12023): Found entity 1: DFF_REG
    Info (12023): Found entity 2: DFF_REG_testbench
Info (12021): Found 2 design units, including 2 entities, in source file mux6432_1.sv
    Info (12023): Found entity 1: mux6432_1
    Info (12023): Found entity 2: mux6432_1_testbench
Info (12021): Found 1 design units, including 1 entities, in source file endecoder5_32.sv
    Info (12023): Found entity 1: enDecoder5_32
Info (12021): Found 1 design units, including 1 entities, in source file endecoder4_16.sv
    Info (12023): Found entity 1: enDecoder4_16
Info (12021): Found 1 design units, including 1 entities, in source file endecoder2_4.sv
    Info (12023): Found entity 1: enDecoder2_4
Info (12021): Found 1 design units, including 1 entities, in source file endecoder1_2.sv
    Info (12023): Found entity 1: enDecoder1_2
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file bit_slice.sv
    Info (12023): Found entity 1: Bit_Slice
Info (12021): Found 1 design units, including 1 entities, in source file or_32.sv
    Info (12023): Found entity 1: or_32
Info (12021): Found 1 design units, including 1 entities, in source file or_16.sv
    Info (12023): Found entity 1: or_16
Info (12021): Found 1 design units, including 1 entities, in source file or_8.sv
    Info (12023): Found entity 1: or_8
Info (12021): Found 1 design units, including 1 entities, in source file or_4.sv
    Info (12023): Found entity 1: or_4
Info (12021): Found 1 design units, including 1 entities, in source file zeroflag.sv
    Info (12023): Found entity 1: ZeroFlag
Info (12021): Found 1 design units, including 1 entities, in source file subs.sv
    Info (12023): Found entity 1: subs
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult
    Info (12023): Found entity 2: shifter
    Info (12023): Found entity 3: shifter_testbench
    Info (12023): Found entity 4: mult_testbench
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: regstim
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
    Info (12023): Found entity 2: alustim
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem
    Info (12023): Found entity 2: datamem_testbench
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem
    Info (12023): Found entity 2: instructmem_testbench
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: Control
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU
    Info (12023): Found entity 2: CPU_testbench
Info (12021): Found 2 design units, including 2 entities, in source file signextend.sv
    Info (12023): Found entity 1: SignExtend
    Info (12023): Found entity 2: SignExtend_testbench
Info (12021): Found 1 design units, including 1 entities, in source file mux5_2_1.sv
    Info (12023): Found entity 1: mux5_2_1
Info (12021): Found 1 design units, including 1 entities, in source file mux64_2_1.sv
    Info (12023): Found entity 1: mux64_2_1
Info (12021): Found 1 design units, including 1 entities, in source file calpc.sv
    Info (12023): Found entity 1: calPC
Info (12021): Found 1 design units, including 1 entities, in source file flags.sv
    Info (12023): Found entity 1: flags
Info (12021): Found 2 design units, including 2 entities, in source file d_ff1.sv
    Info (12023): Found entity 1: D_FF1
    Info (12023): Found entity 2: D_FF1_testbench
Info (12021): Found 2 design units, including 2 entities, in source file d_ff2.sv
    Info (12023): Found entity 1: D_FF2
    Info (12023): Found entity 2: D_FF2_testbench
Info (12021): Found 1 design units, including 1 entities, in source file dff_32bit.sv
    Info (12023): Found entity 1: DFF_32bit
Info (12021): Found 1 design units, including 1 entities, in source file dff_5bit2.sv
    Info (12023): Found entity 1: DFF_5bit
Info (12021): Found 1 design units, including 1 entities, in source file fowardunit.sv
    Info (12023): Found entity 1: FowardUnit
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "DFF_VAR" for hierarchy "DFF_VAR:cp"
Info (12128): Elaborating entity "D_FF" for hierarchy "DFF_VAR:cp|D_FF:eachDff[0].d1"
Info (12128): Elaborating entity "mux2_1" for hierarchy "DFF_VAR:cp|mux2_1:eachDff[0].m1"
Info (12128): Elaborating entity "mux64_2_1" for hierarchy "mux64_2_1:mBR"
Info (12128): Elaborating entity "calPC" for hierarchy "calPC:cal"
Info (12128): Elaborating entity "shifter" for hierarchy "calPC:cal|shifter:s1"
Info (12128): Elaborating entity "alu" for hierarchy "calPC:cal|alu:add0"
Info (12128): Elaborating entity "mux8_1" for hierarchy "calPC:cal|alu:add0|mux8_1:m1"
Info (12128): Elaborating entity "mux4_1" for hierarchy "calPC:cal|alu:add0|mux8_1:m1|mux4_1:m1"
Info (12128): Elaborating entity "Bit_Slice" for hierarchy "calPC:cal|alu:add0|Bit_Slice:eachDff[0].b1"
Info (12128): Elaborating entity "full_adder" for hierarchy "calPC:cal|alu:add0|Bit_Slice:eachDff[0].b1|full_adder:fa"
Info (12128): Elaborating entity "subs" for hierarchy "calPC:cal|alu:add0|Bit_Slice:eachDff[0].b1|subs:sub"
Info (12128): Elaborating entity "ZeroFlag" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1"
Info (12128): Elaborating entity "or_32" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1|or_32:o1"
Info (12128): Elaborating entity "or_16" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1|or_32:o1|or_16:o1"
Info (12128): Elaborating entity "or_8" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o1"
Info (12128): Elaborating entity "or_4" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o1|or_4:o1"
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:ins"
Warning (10175): Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task
Error (10054): Verilog HDL File I/O error at instructmem.sv(46): can't open Verilog Design File "U:/64-bit-Processor/benchmarks/test12_Fibonacci.arm" File: C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/instructmem.sv Line: 46
Info (10648): Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark: 
Error (12152): Can't elaborate user hierarchy "instructmem:ins" File: C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/CPU.sv Line: 42
Info (144001): Generated suppressed messages file C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DE1_SoC.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 588 megabytes
    Error: Processing ended: Wed Nov 23 11:51:12 2016
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DE1_SoC.map.smsg.


