Timing Analyzer report for Robot_arm
Tue Aug  5 14:39:48 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Hold: 'sys_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'sys_clk'
 22. Slow 1200mV 0C Model Hold: 'sys_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'sys_clk'
 30. Fast 1200mV 0C Model Hold: 'sys_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Robot_arm                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6F17C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.5%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   2.6%      ;
;     Processors 5-16        ;   2.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; sys_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 62.11 MHz ; 62.11 MHz       ; sys_clk    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+---------+-----------------+
; Clock   ; Slack   ; End Point TNS   ;
+---------+---------+-----------------+
; sys_clk ; -15.101 ; -3889.970       ;
+---------+---------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; sys_clk ; 0.443 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; sys_clk ; -3.201 ; -1736.829                      ;
+---------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                       ;
+---------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.101 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.406      ; 16.508     ;
; -15.062 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.446      ; 16.509     ;
; -14.921 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.406      ; 16.328     ;
; -14.882 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.446      ; 16.329     ;
; -14.796 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.406      ; 16.203     ;
; -14.757 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.446      ; 16.204     ;
; -14.504 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.406      ; 15.911     ;
; -14.465 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.446      ; 15.912     ;
; -13.829 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.406      ; 15.236     ;
; -13.790 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.446      ; 15.237     ;
; -12.482 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.354      ; 13.837     ;
; -12.302 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.354      ; 13.657     ;
; -12.245 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.393      ; 13.639     ;
; -12.177 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.354      ; 13.532     ;
; -12.065 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.393      ; 13.459     ;
; -11.940 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.393      ; 13.334     ;
; -11.885 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.354      ; 13.240     ;
; -11.648 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.393      ; 13.042     ;
; -11.405 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 12.325     ;
; -11.405 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 12.325     ;
; -11.292 ; warehouse:warehouse_inst|color_in[0]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 12.212     ;
; -11.292 ; warehouse:warehouse_inst|color_in[0]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 12.212     ;
; -11.210 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.354      ; 12.565     ;
; -11.189 ; xyz_calculate:xyz_calculate_inst|numer_in[3] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.405      ; 12.595     ;
; -11.150 ; xyz_calculate:xyz_calculate_inst|numer_in[3] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.445      ; 12.596     ;
; -10.975 ; warehouse:warehouse_inst|color_in[3]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.895     ;
; -10.975 ; warehouse:warehouse_inst|color_in[3]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.895     ;
; -10.973 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.393      ; 12.367     ;
; -10.881 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.801     ;
; -10.881 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.801     ;
; -10.827 ; warehouse:warehouse_inst|color_in[1]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.747     ;
; -10.827 ; warehouse:warehouse_inst|color_in[1]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.747     ;
; -10.771 ; warehouse:warehouse_inst|shape_in[1]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.691     ;
; -10.771 ; warehouse:warehouse_inst|shape_in[1]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.691     ;
; -10.700 ; warehouse:warehouse_inst|shape_in[3]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.620     ;
; -10.700 ; warehouse:warehouse_inst|shape_in[3]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.620     ;
; -10.607 ; warehouse:warehouse_inst|shape_in[0]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.527     ;
; -10.607 ; warehouse:warehouse_inst|shape_in[0]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 11.527     ;
; -10.298 ; warehouse:warehouse_inst|ware_house3[2][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 11.191     ;
; -10.298 ; warehouse:warehouse_inst|ware_house3[2][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 11.191     ;
; -10.170 ; warehouse:warehouse_inst|ware_house3[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 11.063     ;
; -10.170 ; warehouse:warehouse_inst|ware_house3[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 11.063     ;
; -10.109 ; warehouse:warehouse_inst|ware_house3[3][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 11.002     ;
; -10.109 ; warehouse:warehouse_inst|ware_house3[3][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 11.002     ;
; -9.980  ; warehouse:warehouse_inst|state[2]            ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.873     ;
; -9.980  ; warehouse:warehouse_inst|state[2]            ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.873     ;
; -9.881  ; warehouse:warehouse_inst|ware_house3[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.774     ;
; -9.881  ; warehouse:warehouse_inst|ware_house3[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.774     ;
; -9.855  ; warehouse:warehouse_inst|ware_house3[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.748     ;
; -9.855  ; warehouse:warehouse_inst|ware_house3[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.748     ;
; -9.842  ; warehouse:warehouse_inst|state[1]            ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.735     ;
; -9.842  ; warehouse:warehouse_inst|state[1]            ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.735     ;
; -9.827  ; warehouse:warehouse_inst|ware_house7[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.709     ;
; -9.827  ; warehouse:warehouse_inst|ware_house7[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.709     ;
; -9.781  ; warehouse:warehouse_inst|ware_house7[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.663     ;
; -9.781  ; warehouse:warehouse_inst|ware_house7[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.663     ;
; -9.759  ; warehouse:warehouse_inst|ware_house3[2][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.652     ;
; -9.759  ; warehouse:warehouse_inst|ware_house3[2][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.652     ;
; -9.541  ; warehouse:warehouse_inst|ware_house3[3][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.434     ;
; -9.541  ; warehouse:warehouse_inst|ware_house3[3][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.434     ;
; -9.538  ; warehouse:warehouse_inst|ware_house5[2][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.112     ; 10.427     ;
; -9.538  ; warehouse:warehouse_inst|ware_house5[2][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.112     ; 10.427     ;
; -9.511  ; warehouse:warehouse_inst|ware_house7[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.393     ;
; -9.511  ; warehouse:warehouse_inst|ware_house7[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.393     ;
; -9.507  ; warehouse:warehouse_inst|ware_house6[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.117     ; 10.391     ;
; -9.507  ; warehouse:warehouse_inst|ware_house6[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.117     ; 10.391     ;
; -9.504  ; warehouse:warehouse_inst|ware_house1[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.386     ;
; -9.504  ; warehouse:warehouse_inst|ware_house1[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.386     ;
; -9.489  ; warehouse:warehouse_inst|ware_house7[2][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.371     ;
; -9.489  ; warehouse:warehouse_inst|ware_house7[2][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.371     ;
; -9.474  ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|y_data_in[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.354      ; 10.829     ;
; -9.438  ; warehouse:warehouse_inst|ware_house3[3][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.331     ;
; -9.438  ; warehouse:warehouse_inst|ware_house3[3][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.108     ; 10.331     ;
; -9.426  ; warehouse:warehouse_inst|ware_house1[3][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.308     ;
; -9.426  ; warehouse:warehouse_inst|ware_house1[3][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.308     ;
; -9.420  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[3]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 10.365     ;
; -9.420  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|x_warehouse[2]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 10.365     ;
; -9.405  ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|x_data_in[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.393      ; 10.799     ;
; -9.389  ; warehouse:warehouse_inst|ware_house2[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.115     ; 10.275     ;
; -9.389  ; warehouse:warehouse_inst|ware_house2[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.115     ; 10.275     ;
; -9.350  ; warehouse:warehouse_inst|ware_house1[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.232     ;
; -9.350  ; warehouse:warehouse_inst|ware_house1[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.232     ;
; -9.328  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|x_warehouse[6]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 10.250     ;
; -9.328  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[6]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 10.250     ;
; -9.328  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[7]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 10.250     ;
; -9.328  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[4]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 10.250     ;
; -9.328  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[0]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 10.250     ;
; -9.307  ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[3]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 10.252     ;
; -9.307  ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[2]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.056     ; 10.252     ;
; -9.294  ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|y_data_in[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.354      ; 10.649     ;
; -9.270  ; warehouse:warehouse_inst|ware_house7[3][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.152     ;
; -9.270  ; warehouse:warehouse_inst|ware_house7[3][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.119     ; 10.152     ;
; -9.267  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[0]         ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 10.187     ;
; -9.267  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[2]         ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 10.187     ;
; -9.267  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[1]         ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 10.187     ;
; -9.267  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[3]         ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 10.187     ;
; -9.253  ; warehouse:warehouse_inst|ware_house5[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.112     ; 10.142     ;
; -9.253  ; warehouse:warehouse_inst|ware_house5[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.112     ; 10.142     ;
; -9.236  ; warehouse:warehouse_inst|ware_house6[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.117     ; 10.120     ;
; -9.236  ; warehouse:warehouse_inst|ware_house6[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.117     ; 10.120     ;
+---------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.443 ; xyz_calculate:xyz_calculate_inst|address[0]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.471      ; 1.168      ;
; 0.445 ; xyz_calculate:xyz_calculate_inst|address[4]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.172      ;
; 0.452 ; all_instruction:all_instruction_inst|ID[2]                                                                                ; all_instruction:all_instruction_inst|ID[2]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; all_instruction:all_instruction_inst|Delay_en                                                                             ; all_instruction:all_instruction_inst|Delay_en                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|work_en     ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|work_en                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outfinish                                 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outfinish                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[1]                                ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[1]                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; xyz_calculate:xyz_calculate_inst|first_step[1]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[1]                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; xyz_calculate:xyz_calculate_inst|first_step[4]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[4]                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; xyz_calculate:xyz_calculate_inst|first_step[3]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[3]                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; xyz_calculate:xyz_calculate_inst|first_step[2]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[2]                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house24[5][0]                                                                               ; warehouse:warehouse_inst|ware_house24[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|state[3]                                                                                         ; warehouse:warehouse_inst|state[3]                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|state[2]                                                                                         ; warehouse:warehouse_inst|state[2]                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house20[5][0]                                                                               ; warehouse:warehouse_inst|ware_house20[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house16[5][0]                                                                               ; warehouse:warehouse_inst|ware_house16[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house12[5][0]                                                                               ; warehouse:warehouse_inst|ware_house12[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house8[5][0]                                                                                ; warehouse:warehouse_inst|ware_house8[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house22[5][0]                                                                               ; warehouse:warehouse_inst|ware_house22[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house1[5][0]                                                                                ; warehouse:warehouse_inst|ware_house1[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house5[5][0]                                                                                ; warehouse:warehouse_inst|ware_house5[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house11[5][0]                                                                               ; warehouse:warehouse_inst|ware_house11[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house15[5][0]                                                                               ; warehouse:warehouse_inst|ware_house15[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house13[5][0]                                                                               ; warehouse:warehouse_inst|ware_house13[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house9[5][0]                                                                                ; warehouse:warehouse_inst|ware_house9[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house4[5][0]                                                                                ; warehouse:warehouse_inst|ware_house4[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house2[5][0]                                                                                ; warehouse:warehouse_inst|ware_house2[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house6[5][0]                                                                                ; warehouse:warehouse_inst|ware_house6[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house21[5][0]                                                                               ; warehouse:warehouse_inst|ware_house21[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; warehouse:warehouse_inst|ware_house17[5][0]                                                                               ; warehouse:warehouse_inst|ware_house17[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|Send_finish                                                                          ; all_instruction:all_instruction_inst|Send_finish                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|ID[0]                                                                                ; all_instruction:all_instruction_inst|ID[0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|ID[1]                                                                                ; all_instruction:all_instruction_inst|ID[1]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|step[2]                                                                              ; all_instruction:all_instruction_inst|step[2]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|step[1]                                                                              ; all_instruction:all_instruction_inst|step[1]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[2]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[3]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[1]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[1] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[1]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[3] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[3]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[2] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[2]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state[3]                                                                                                                  ; state[3]                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state[2]                                                                                                                  ; state[2]                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cnt_begin2                                                                                                                ; cnt_begin2                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cnt_begin                                                                                                                 ; cnt_begin                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; start_flag                                                                                                                ; start_flag                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cnt_finish2                                                                                                               ; cnt_finish2                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cnt_finish                                                                                                                ; cnt_finish                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_pump:uart_tx_pumpinst|work_en                                                                                     ; uart_tx_pump:uart_tx_pumpinst|work_en                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[2]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[2]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[1]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[1]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[3]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[3]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[2]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[2]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[3]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[3]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[1]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[1]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_camera:uart_camera_init|angle_adjust_reg[0]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[0]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; xyz_calculate:xyz_calculate_inst|numer_in[8]                                                                              ; xyz_calculate:xyz_calculate_inst|numer_in[8]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_camera:uart_camera_init|x_data_high[0]                                                                               ; uart_camera:uart_camera_init|x_data_high[0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|ready_flag                                                                                       ; warehouse:warehouse_inst|ready_flag                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|ware_house23[5][0]                                                                               ; warehouse:warehouse_inst|ware_house23[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|ware_house19[5][0]                                                                               ; warehouse:warehouse_inst|ware_house19[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|ware_house18[5][0]                                                                               ; warehouse:warehouse_inst|ware_house18[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|ware_house3[5][0]                                                                                ; warehouse:warehouse_inst|ware_house3[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|ware_house7[5][0]                                                                                ; warehouse:warehouse_inst|ware_house7[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|ware_house10[5][0]                                                                               ; warehouse:warehouse_inst|ware_house10[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|ware_house14[5][0]                                                                               ; warehouse:warehouse_inst|ware_house14[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|valid                                                               ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|valid                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.000                                                           ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.000                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|UART_RX:u_UART_RX|work_en                                           ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|UART_RX:u_UART_RX|work_en                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_camera:uart_camera_init|valid                                                                                        ; uart_camera:uart_camera_init|valid                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_camera:uart_camera_init|state[0]                                                                                     ; uart_camera:uart_camera_init|state[0]                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_camera:uart_camera_init|state[1]                                                                                     ; uart_camera:uart_camera_init|state[1]                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_camera:uart_camera_init|state[2]                                                                                     ; uart_camera:uart_camera_init|state[2]                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_camera:uart_camera_init|UART_RX:UART_RX_inst|work_en                                                                 ; uart_camera:uart_camera_init|UART_RX:UART_RX_inst|work_en                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; write_start                                                                                                               ; write_start                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; pwm_value0[11]                                                                                                            ; pwm_value0[11]                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; warehouse_start                                                                                                           ; warehouse_start                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; xyz_calculate_start                                                                                                       ; xyz_calculate_start                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; xyz_calculate:xyz_calculate_inst|ready_flag                                                                               ; xyz_calculate:xyz_calculate_inst|ready_flag                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_camera:uart_camera_init|angle_adjust_reg[3]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[3]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_camera:uart_camera_init|angle_adjust_reg[2]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[2]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_camera:uart_camera_init|angle_adjust_reg[1]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[1]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; all_instruction:all_instruction_inst|step[0]                                                                              ; all_instruction:all_instruction_inst|step[0]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[0]                                ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[0]                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[0] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[0]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[0]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[0]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[0]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[0]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[0]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; warehouse:warehouse_inst|uart_state[0]                                                                                    ; warehouse:warehouse_inst|uart_state[0]                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|UART_RX:u_UART_RX|bit_cnt[3]                                        ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|UART_RX:u_UART_RX|bit_cnt[3]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_camera:uart_camera_init|state[3]                                                                                     ; uart_camera:uart_camera_init|state[3]                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_camera:uart_camera_init|UART_RX:UART_RX_inst|bit_cnt[3]                                                              ; uart_camera:uart_camera_init|UART_RX:UART_RX_inst|bit_cnt[3]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; xyz_calculate:xyz_calculate_inst|address[5]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a4~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.489      ; 1.210      ;
; 0.471 ; xyz_calculate:xyz_calculate_inst|address_atan[2]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.198      ;
; 0.478 ; xyz_calculate:xyz_calculate_inst|address[4]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.471      ; 1.203      ;
; 0.481 ; xyz_calculate:xyz_calculate_inst|address[7]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.208      ;
; 0.483 ; xyz_calculate:xyz_calculate_inst|address[6]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.471      ; 1.208      ;
; 0.484 ; xyz_calculate:xyz_calculate_inst|address[7]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.471      ; 1.209      ;
; 0.485 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|sum[1]                                    ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|Calibration[1]                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.000                                                           ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.001                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.778      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 68.07 MHz ; 68.07 MHz       ; sys_clk    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+---------+----------------+
; Clock   ; Slack   ; End Point TNS  ;
+---------+---------+----------------+
; sys_clk ; -13.691 ; -3584.236      ;
+---------+---------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.400 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.201 ; -1736.829                     ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                        ;
+---------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.691 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 15.076     ;
; -13.650 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.425      ; 15.077     ;
; -13.474 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 14.859     ;
; -13.433 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.425      ; 14.860     ;
; -13.396 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 14.781     ;
; -13.355 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.425      ; 14.782     ;
; -13.131 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 14.516     ;
; -13.090 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.425      ; 14.517     ;
; -12.479 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 13.864     ;
; -12.438 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.425      ; 13.865     ;
; -11.324 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.332      ; 12.658     ;
; -11.107 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.332      ; 12.441     ;
; -11.096 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.370      ; 12.468     ;
; -11.029 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.332      ; 12.363     ;
; -10.879 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.370      ; 12.251     ;
; -10.811 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.740     ;
; -10.811 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.740     ;
; -10.801 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.370      ; 12.173     ;
; -10.764 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.332      ; 12.098     ;
; -10.590 ; warehouse:warehouse_inst|color_in[0]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.519     ;
; -10.590 ; warehouse:warehouse_inst|color_in[0]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.519     ;
; -10.536 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.370      ; 11.908     ;
; -10.429 ; warehouse:warehouse_inst|color_in[3]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.358     ;
; -10.429 ; warehouse:warehouse_inst|color_in[3]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.358     ;
; -10.244 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.173     ;
; -10.244 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.173     ;
; -10.217 ; warehouse:warehouse_inst|color_in[1]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.146     ;
; -10.217 ; warehouse:warehouse_inst|color_in[1]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 11.146     ;
; -10.112 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.332      ; 11.446     ;
; -10.064 ; warehouse:warehouse_inst|shape_in[1]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 10.993     ;
; -10.064 ; warehouse:warehouse_inst|shape_in[1]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 10.993     ;
; -10.062 ; xyz_calculate:xyz_calculate_inst|numer_in[3] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.383      ; 11.447     ;
; -10.061 ; warehouse:warehouse_inst|shape_in[3]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 10.990     ;
; -10.061 ; warehouse:warehouse_inst|shape_in[3]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 10.990     ;
; -10.023 ; warehouse:warehouse_inst|shape_in[0]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 10.952     ;
; -10.023 ; warehouse:warehouse_inst|shape_in[0]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 10.952     ;
; -10.021 ; xyz_calculate:xyz_calculate_inst|numer_in[3] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.425      ; 11.448     ;
; -9.884  ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.370      ; 11.256     ;
; -9.732  ; warehouse:warehouse_inst|ware_house3[2][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.098     ; 10.636     ;
; -9.732  ; warehouse:warehouse_inst|ware_house3[2][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.098     ; 10.636     ;
; -9.592  ; warehouse:warehouse_inst|ware_house3[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.098     ; 10.496     ;
; -9.592  ; warehouse:warehouse_inst|ware_house3[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.098     ; 10.496     ;
; -9.528  ; warehouse:warehouse_inst|ware_house3[3][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.097     ; 10.433     ;
; -9.528  ; warehouse:warehouse_inst|ware_house3[3][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.097     ; 10.433     ;
; -9.418  ; warehouse:warehouse_inst|state[2]            ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.096     ; 10.324     ;
; -9.418  ; warehouse:warehouse_inst|state[2]            ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.096     ; 10.324     ;
; -9.356  ; warehouse:warehouse_inst|ware_house3[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.098     ; 10.260     ;
; -9.356  ; warehouse:warehouse_inst|ware_house3[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.098     ; 10.260     ;
; -9.284  ; warehouse:warehouse_inst|ware_house3[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.097     ; 10.189     ;
; -9.284  ; warehouse:warehouse_inst|ware_house3[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.097     ; 10.189     ;
; -9.284  ; warehouse:warehouse_inst|state[1]            ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.096     ; 10.190     ;
; -9.284  ; warehouse:warehouse_inst|state[1]            ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.096     ; 10.190     ;
; -9.227  ; warehouse:warehouse_inst|ware_house3[2][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.098     ; 10.131     ;
; -9.227  ; warehouse:warehouse_inst|ware_house3[2][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.098     ; 10.131     ;
; -9.226  ; warehouse:warehouse_inst|ware_house7[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 10.121     ;
; -9.226  ; warehouse:warehouse_inst|ware_house7[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 10.121     ;
; -9.128  ; warehouse:warehouse_inst|ware_house7[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 10.023     ;
; -9.128  ; warehouse:warehouse_inst|ware_house7[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 10.023     ;
; -9.003  ; warehouse:warehouse_inst|ware_house3[3][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.097     ; 9.908      ;
; -9.003  ; warehouse:warehouse_inst|ware_house3[3][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.097     ; 9.908      ;
; -9.001  ; warehouse:warehouse_inst|ware_house5[2][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.100     ; 9.903      ;
; -9.001  ; warehouse:warehouse_inst|ware_house5[2][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.100     ; 9.903      ;
; -8.949  ; warehouse:warehouse_inst|ware_house1[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.845      ;
; -8.949  ; warehouse:warehouse_inst|ware_house1[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.845      ;
; -8.912  ; warehouse:warehouse_inst|ware_house6[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.808      ;
; -8.912  ; warehouse:warehouse_inst|ware_house6[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.808      ;
; -8.908  ; warehouse:warehouse_inst|ware_house3[3][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.097     ; 9.813      ;
; -8.908  ; warehouse:warehouse_inst|ware_house3[3][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.097     ; 9.813      ;
; -8.851  ; warehouse:warehouse_inst|ware_house7[2][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 9.746      ;
; -8.851  ; warehouse:warehouse_inst|ware_house7[2][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 9.746      ;
; -8.851  ; warehouse:warehouse_inst|ware_house1[3][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.747      ;
; -8.851  ; warehouse:warehouse_inst|ware_house1[3][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.747      ;
; -8.822  ; warehouse:warehouse_inst|ware_house2[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.103     ; 9.721      ;
; -8.822  ; warehouse:warehouse_inst|ware_house2[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.103     ; 9.721      ;
; -8.815  ; warehouse:warehouse_inst|ware_house7[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 9.710      ;
; -8.815  ; warehouse:warehouse_inst|ware_house7[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 9.710      ;
; -8.796  ; warehouse:warehouse_inst|ware_house1[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.692      ;
; -8.796  ; warehouse:warehouse_inst|ware_house1[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.692      ;
; -8.792  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[3]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 9.744      ;
; -8.792  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|x_warehouse[2]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 9.744      ;
; -8.732  ; warehouse:warehouse_inst|ware_house5[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.100     ; 9.634      ;
; -8.732  ; warehouse:warehouse_inst|ware_house5[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.100     ; 9.634      ;
; -8.704  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|x_warehouse[6]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.069     ; 9.637      ;
; -8.704  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[6]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.069     ; 9.637      ;
; -8.704  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[7]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.069     ; 9.637      ;
; -8.704  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[4]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.069     ; 9.637      ;
; -8.704  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[0]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.069     ; 9.637      ;
; -8.699  ; warehouse:warehouse_inst|ware_house6[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.595      ;
; -8.699  ; warehouse:warehouse_inst|ware_house6[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.595      ;
; -8.697  ; warehouse:warehouse_inst|ware_house7[3][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 9.592      ;
; -8.697  ; warehouse:warehouse_inst|ware_house7[3][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.107     ; 9.592      ;
; -8.662  ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[3]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 9.614      ;
; -8.662  ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[2]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 9.614      ;
; -8.661  ; warehouse:warehouse_inst|ware_house2[2][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.103     ; 9.560      ;
; -8.661  ; warehouse:warehouse_inst|ware_house2[2][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.103     ; 9.560      ;
; -8.632  ; warehouse:warehouse_inst|ware_house6[2][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.528      ;
; -8.632  ; warehouse:warehouse_inst|ware_house6[2][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.106     ; 9.528      ;
; -8.626  ; warehouse:warehouse_inst|ware_house5[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.100     ; 9.528      ;
; -8.626  ; warehouse:warehouse_inst|ware_house5[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.100     ; 9.528      ;
; -8.621  ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[5]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 9.551      ;
+---------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; xyz_calculate:xyz_calculate_inst|numer_in[8]                                                                              ; xyz_calculate:xyz_calculate_inst|numer_in[8]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|ID[2]                                                                                ; all_instruction:all_instruction_inst|ID[2]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|Delay_en                                                                             ; all_instruction:all_instruction_inst|Delay_en                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[2]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[3]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[1]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|work_en     ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|work_en                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[1] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[1]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outfinish                                 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outfinish                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[1]                                ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[1]                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cnt_begin                                                                                                                 ; cnt_begin                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; xyz_calculate:xyz_calculate_inst|first_step[1]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[1]                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; xyz_calculate:xyz_calculate_inst|first_step[4]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[4]                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; xyz_calculate:xyz_calculate_inst|first_step[3]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[3]                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; xyz_calculate:xyz_calculate_inst|first_step[2]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[2]                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; start_flag                                                                                                                ; start_flag                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cnt_finish                                                                                                                ; cnt_finish                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[2]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[2]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[1]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[1]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[3]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[3]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house24[5][0]                                                                               ; warehouse:warehouse_inst|ware_house24[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|state[3]                                                                                         ; warehouse:warehouse_inst|state[3]                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|state[2]                                                                                         ; warehouse:warehouse_inst|state[2]                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house20[5][0]                                                                               ; warehouse:warehouse_inst|ware_house20[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house16[5][0]                                                                               ; warehouse:warehouse_inst|ware_house16[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house12[5][0]                                                                               ; warehouse:warehouse_inst|ware_house12[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house8[5][0]                                                                                ; warehouse:warehouse_inst|ware_house8[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house23[5][0]                                                                               ; warehouse:warehouse_inst|ware_house23[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house19[5][0]                                                                               ; warehouse:warehouse_inst|ware_house19[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house22[5][0]                                                                               ; warehouse:warehouse_inst|ware_house22[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house18[5][0]                                                                               ; warehouse:warehouse_inst|ware_house18[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house1[5][0]                                                                                ; warehouse:warehouse_inst|ware_house1[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house5[5][0]                                                                                ; warehouse:warehouse_inst|ware_house5[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house3[5][0]                                                                                ; warehouse:warehouse_inst|ware_house3[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house7[5][0]                                                                                ; warehouse:warehouse_inst|ware_house7[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house11[5][0]                                                                               ; warehouse:warehouse_inst|ware_house11[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house15[5][0]                                                                               ; warehouse:warehouse_inst|ware_house15[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house13[5][0]                                                                               ; warehouse:warehouse_inst|ware_house13[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house9[5][0]                                                                                ; warehouse:warehouse_inst|ware_house9[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house10[5][0]                                                                               ; warehouse:warehouse_inst|ware_house10[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house14[5][0]                                                                               ; warehouse:warehouse_inst|ware_house14[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house4[5][0]                                                                                ; warehouse:warehouse_inst|ware_house4[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house2[5][0]                                                                                ; warehouse:warehouse_inst|ware_house2[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house6[5][0]                                                                                ; warehouse:warehouse_inst|ware_house6[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house21[5][0]                                                                               ; warehouse:warehouse_inst|ware_house21[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; warehouse:warehouse_inst|ware_house17[5][0]                                                                               ; warehouse:warehouse_inst|ware_house17[5][0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_camera:uart_camera_init|valid                                                                                        ; uart_camera:uart_camera_init|valid                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_camera:uart_camera_init|state[1]                                                                                     ; uart_camera:uart_camera_init|state[1]                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_camera:uart_camera_init|state[2]                                                                                     ; uart_camera:uart_camera_init|state[2]                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; all_instruction:all_instruction_inst|Send_finish                                                                          ; all_instruction:all_instruction_inst|Send_finish                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; all_instruction:all_instruction_inst|ID[0]                                                                                ; all_instruction:all_instruction_inst|ID[0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; all_instruction:all_instruction_inst|ID[1]                                                                                ; all_instruction:all_instruction_inst|ID[1]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; all_instruction:all_instruction_inst|step[2]                                                                              ; all_instruction:all_instruction_inst|step[2]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; all_instruction:all_instruction_inst|step[1]                                                                              ; all_instruction:all_instruction_inst|step[1]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; write_start                                                                                                               ; write_start                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[3] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[3]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[2] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[2]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; pwm_value0[11]                                                                                                            ; pwm_value0[11]                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state[3]                                                                                                                  ; state[3]                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state[2]                                                                                                                  ; state[2]                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; warehouse_start                                                                                                           ; warehouse_start                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cnt_begin2                                                                                                                ; cnt_begin2                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xyz_calculate_start                                                                                                       ; xyz_calculate_start                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xyz_calculate:xyz_calculate_inst|ready_flag                                                                               ; xyz_calculate:xyz_calculate_inst|ready_flag                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cnt_finish2                                                                                                               ; cnt_finish2                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_pump:uart_tx_pumpinst|work_en                                                                                     ; uart_tx_pump:uart_tx_pumpinst|work_en                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[2]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[2]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[3]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[3]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[1]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[1]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_camera:uart_camera_init|angle_adjust_reg[3]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[3]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_camera:uart_camera_init|angle_adjust_reg[2]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[2]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_camera:uart_camera_init|angle_adjust_reg[1]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[1]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_camera:uart_camera_init|angle_adjust_reg[0]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[0]                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_camera:uart_camera_init|x_data_high[0]                                                                               ; uart_camera:uart_camera_init|x_data_high[0]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; warehouse:warehouse_inst|ready_flag                                                                                       ; warehouse:warehouse_inst|ready_flag                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|valid                                                               ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|valid                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.000                                                           ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.000                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|UART_RX:u_UART_RX|work_en                                           ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|UART_RX:u_UART_RX|work_en                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_camera:uart_camera_init|state[0]                                                                                     ; uart_camera:uart_camera_init|state[0]                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_camera:uart_camera_init|UART_RX:UART_RX_inst|work_en                                                                 ; uart_camera:uart_camera_init|UART_RX:UART_RX_inst|work_en                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; all_instruction:all_instruction_inst|step[0]                                                                              ; all_instruction:all_instruction_inst|step[0]                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[0]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[0]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[0]                                ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[0]                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[0]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_camera:uart_camera_init|state[3]                                                                                     ; uart_camera:uart_camera_init|state[3]                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[0] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[0]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[0]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[0]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; xyz_calculate:xyz_calculate_inst|address[0]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.419      ; 1.066      ;
; 0.417 ; warehouse:warehouse_inst|uart_state[0]                                                                                    ; warehouse:warehouse_inst|uart_state[0]                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|UART_RX:u_UART_RX|bit_cnt[3]                                        ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|UART_RX:u_UART_RX|bit_cnt[3]                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; uart_camera:uart_camera_init|UART_RX:UART_RX_inst|bit_cnt[3]                                                              ; uart_camera:uart_camera_init|UART_RX:UART_RX_inst|bit_cnt[3]                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.422 ; xyz_calculate:xyz_calculate_inst|address[4]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.070      ;
; 0.441 ; xyz_calculate:xyz_calculate_inst|address_atan[2]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.089      ;
; 0.449 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|sum[1]                                    ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|Calibration[1]                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.000                                                           ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.001                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.716      ;
; 0.450 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|sum[2]                                    ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|Calibration[2]                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.717      ;
; 0.451 ; xyz_calculate:xyz_calculate_inst|address[5]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a4~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.432      ; 1.113      ;
; 0.453 ; xyz_calculate:xyz_calculate_inst|address[4]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.419      ; 1.102      ;
; 0.456 ; xyz_calculate:xyz_calculate_inst|address[6]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.419      ; 1.105      ;
; 0.456 ; xyz_calculate:xyz_calculate_inst|address[7]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.104      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -5.913 ; -1123.887       ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.148 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.000 ; -1161.510                     ;
+---------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                       ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.913 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.160      ; 7.060      ;
; -5.900 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.174      ; 7.061      ;
; -5.822 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.160      ; 6.969      ;
; -5.809 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.174      ; 6.970      ;
; -5.780 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.160      ; 6.927      ;
; -5.767 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.174      ; 6.928      ;
; -5.637 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.160      ; 6.784      ;
; -5.624 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.174      ; 6.785      ;
; -5.346 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.160      ; 6.493      ;
; -5.333 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.174      ; 6.494      ;
; -4.768 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.141      ; 5.896      ;
; -4.677 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.141      ; 5.805      ;
; -4.661 ; xyz_calculate:xyz_calculate_inst|numer_in[5] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.153      ; 5.801      ;
; -4.635 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.141      ; 5.763      ;
; -4.570 ; xyz_calculate:xyz_calculate_inst|numer_in[7] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.153      ; 5.710      ;
; -4.528 ; xyz_calculate:xyz_calculate_inst|numer_in[8] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.153      ; 5.668      ;
; -4.492 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.141      ; 5.620      ;
; -4.476 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.426      ;
; -4.476 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.426      ;
; -4.471 ; warehouse:warehouse_inst|color_in[0]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.421      ;
; -4.471 ; warehouse:warehouse_inst|color_in[0]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.421      ;
; -4.385 ; xyz_calculate:xyz_calculate_inst|numer_in[6] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.153      ; 5.525      ;
; -4.343 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.293      ;
; -4.343 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.293      ;
; -4.268 ; warehouse:warehouse_inst|color_in[3]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.218      ;
; -4.268 ; warehouse:warehouse_inst|color_in[3]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.218      ;
; -4.231 ; xyz_calculate:xyz_calculate_inst|numer_in[3] ; xyz_calculate:xyz_calculate_inst|x_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.159      ; 5.377      ;
; -4.229 ; warehouse:warehouse_inst|color_in[1]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.179      ;
; -4.229 ; warehouse:warehouse_inst|color_in[1]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.179      ;
; -4.226 ; warehouse:warehouse_inst|shape_in[1]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.176      ;
; -4.226 ; warehouse:warehouse_inst|shape_in[1]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.176      ;
; -4.218 ; xyz_calculate:xyz_calculate_inst|numer_in[3] ; xyz_calculate:xyz_calculate_inst|y_data_in[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.173      ; 5.378      ;
; -4.201 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|y_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.141      ; 5.329      ;
; -4.175 ; warehouse:warehouse_inst|shape_in[0]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.125      ;
; -4.175 ; warehouse:warehouse_inst|shape_in[0]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.125      ;
; -4.153 ; warehouse:warehouse_inst|shape_in[3]         ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.103      ;
; -4.153 ; warehouse:warehouse_inst|shape_in[3]         ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 5.103      ;
; -4.094 ; xyz_calculate:xyz_calculate_inst|numer_in[4] ; xyz_calculate:xyz_calculate_inst|x_data_in[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.153      ; 5.234      ;
; -3.882 ; warehouse:warehouse_inst|ware_house3[2][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.053     ; 4.816      ;
; -3.882 ; warehouse:warehouse_inst|ware_house3[2][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.053     ; 4.816      ;
; -3.882 ; warehouse:warehouse_inst|ware_house3[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.053     ; 4.816      ;
; -3.882 ; warehouse:warehouse_inst|ware_house3[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.053     ; 4.816      ;
; -3.872 ; warehouse:warehouse_inst|ware_house3[3][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 4.809      ;
; -3.872 ; warehouse:warehouse_inst|ware_house3[3][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 4.809      ;
; -3.839 ; warehouse:warehouse_inst|state[2]            ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 4.777      ;
; -3.839 ; warehouse:warehouse_inst|state[2]            ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 4.777      ;
; -3.769 ; warehouse:warehouse_inst|state[1]            ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 4.707      ;
; -3.769 ; warehouse:warehouse_inst|state[1]            ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.049     ; 4.707      ;
; -3.736 ; warehouse:warehouse_inst|ware_house3[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.053     ; 4.670      ;
; -3.736 ; warehouse:warehouse_inst|ware_house3[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.053     ; 4.670      ;
; -3.723 ; warehouse:warehouse_inst|ware_house7[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.648      ;
; -3.723 ; warehouse:warehouse_inst|ware_house7[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.648      ;
; -3.702 ; warehouse:warehouse_inst|ware_house3[2][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.053     ; 4.636      ;
; -3.702 ; warehouse:warehouse_inst|ware_house3[2][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.053     ; 4.636      ;
; -3.698 ; warehouse:warehouse_inst|ware_house3[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 4.635      ;
; -3.698 ; warehouse:warehouse_inst|ware_house3[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 4.635      ;
; -3.680 ; warehouse:warehouse_inst|ware_house7[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.605      ;
; -3.680 ; warehouse:warehouse_inst|ware_house7[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.605      ;
; -3.641 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[3]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 4.604      ;
; -3.641 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[2]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 4.604      ;
; -3.616 ; warehouse:warehouse_inst|ware_house3[3][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 4.553      ;
; -3.616 ; warehouse:warehouse_inst|ware_house3[3][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 4.553      ;
; -3.606 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[3]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 4.569      ;
; -3.606 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|x_warehouse[2]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 4.569      ;
; -3.600 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[6]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.553      ;
; -3.600 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[6]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.553      ;
; -3.600 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[7]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.553      ;
; -3.600 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[4]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.553      ;
; -3.600 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[0]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.553      ;
; -3.588 ; warehouse:warehouse_inst|ware_house7[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.513      ;
; -3.588 ; warehouse:warehouse_inst|ware_house7[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.513      ;
; -3.575 ; warehouse:warehouse_inst|ware_house7[2][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.500      ;
; -3.575 ; warehouse:warehouse_inst|ware_house7[2][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.500      ;
; -3.574 ; warehouse:warehouse_inst|ware_house5[2][3]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.054     ; 4.507      ;
; -3.574 ; warehouse:warehouse_inst|ware_house5[2][3]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.054     ; 4.507      ;
; -3.565 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|x_warehouse[6]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.518      ;
; -3.565 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[6]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.518      ;
; -3.565 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[7]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.518      ;
; -3.565 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[4]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.518      ;
; -3.565 ; warehouse:warehouse_inst|color_in[2]         ; warehouse:warehouse_inst|y_warehouse[0]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 4.518      ;
; -3.552 ; warehouse:warehouse_inst|ware_house3[3][0]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 4.489      ;
; -3.552 ; warehouse:warehouse_inst|ware_house3[3][0]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.050     ; 4.489      ;
; -3.550 ; warehouse:warehouse_inst|ware_house6[2][2]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.475      ;
; -3.550 ; warehouse:warehouse_inst|ware_house6[2][2]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.062     ; 4.475      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[5]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[5]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[7]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[4]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[3]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[2]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|y_warehouse[1]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[1]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.549 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|x_warehouse[0]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 4.500      ;
; -3.547 ; warehouse:warehouse_inst|ware_house1[3][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.061     ; 4.473      ;
; -3.547 ; warehouse:warehouse_inst|ware_house1[3][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.061     ; 4.473      ;
; -3.531 ; warehouse:warehouse_inst|ware_house1[2][1]   ; warehouse:warehouse_inst|direction[11]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.061     ; 4.457      ;
; -3.531 ; warehouse:warehouse_inst|ware_house1[2][1]   ; warehouse:warehouse_inst|direction[10]        ; sys_clk      ; sys_clk     ; 1.000        ; -0.061     ; 4.457      ;
; -3.520 ; warehouse:warehouse_inst|shape_in[0]         ; warehouse:warehouse_inst|y_warehouse[3]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 4.483      ;
; -3.520 ; warehouse:warehouse_inst|shape_in[0]         ; warehouse:warehouse_inst|x_warehouse[2]       ; sys_clk      ; sys_clk     ; 1.000        ; -0.024     ; 4.483      ;
; -3.516 ; warehouse:warehouse_inst|shape_in[2]         ; warehouse:warehouse_inst|direction[0]         ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 4.466      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; xyz_calculate:xyz_calculate_inst|address[4]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.470      ;
; 0.157 ; xyz_calculate:xyz_calculate_inst|address[0]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; xyz_calculate:xyz_calculate_inst|address_atan[2]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a2~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.481      ;
; 0.161 ; xyz_calculate:xyz_calculate_inst|address[4]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; xyz_calculate:xyz_calculate_inst|address[7]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.483      ;
; 0.162 ; xyz_calculate:xyz_calculate_inst|address[6]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.485      ;
; 0.164 ; xyz_calculate:xyz_calculate_inst|address[7]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; xyz_calculate:xyz_calculate_inst|address_atan[3]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a2~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; xyz_calculate:xyz_calculate_inst|address[8]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.488      ;
; 0.165 ; xyz_calculate:xyz_calculate_inst|address[8]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.487      ;
; 0.167 ; xyz_calculate:xyz_calculate_inst|address[5]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a4~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.497      ;
; 0.169 ; xyz_calculate:xyz_calculate_inst|address[6]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a0~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.492      ;
; 0.170 ; xyz_calculate:xyz_calculate_inst|address[2]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.492      ;
; 0.171 ; xyz_calculate:xyz_calculate_inst|address[3]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.493      ;
; 0.172 ; xyz_calculate:xyz_calculate_inst|address[2]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; xyz_calculate:xyz_calculate_inst|address[3]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a3~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; xyz_calculate:xyz_calculate_inst|address_atan[2]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a10~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; xyz_calculate:xyz_calculate_inst|address_atan[3]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a10~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; xyz_calculate:xyz_calculate_inst|address_atan[3]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a14~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.495      ;
; 0.175 ; xyz_calculate:xyz_calculate_inst|address[4]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a0~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.498      ;
; 0.177 ; xyz_calculate:xyz_calculate_inst|address[2]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a4~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.507      ;
; 0.179 ; xyz_calculate:xyz_calculate_inst|address[8]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a0~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.502      ;
; 0.179 ; xyz_calculate:xyz_calculate_inst|address_atan[5]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a8~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.502      ;
; 0.180 ; xyz_calculate:xyz_calculate_inst|address[8]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a4~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.510      ;
; 0.180 ; xyz_calculate:xyz_calculate_inst|address[5]                                                                               ; xyz_calculate:xyz_calculate_inst|arm_rom:arm_rom_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.502      ;
; 0.180 ; xyz_calculate:xyz_calculate_inst|address_atan[11]                                                                         ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a14~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.502      ;
; 0.182 ; xyz_calculate:xyz_calculate_inst|address_atan[1]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a2~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.505      ;
; 0.184 ; xyz_calculate:xyz_calculate_inst|address_atan[0]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a2~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.507      ;
; 0.184 ; xyz_calculate:xyz_calculate_inst|address_atan[1]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a14~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.506      ;
; 0.184 ; xyz_calculate:xyz_calculate_inst|address_atan[6]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a14~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.506      ;
; 0.185 ; xyz_calculate:xyz_calculate_inst|address_atan[2]                                                                          ; xyz_calculate:xyz_calculate_inst|bottom_rom:bottom_inst|altsyncram:altsyncram_component|altsyncram_eq91:auto_generated|ram_block1a14~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.507      ;
; 0.186 ; all_instruction:all_instruction_inst|ID[2]                                                                                ; all_instruction:all_instruction_inst|ID[2]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; all_instruction:all_instruction_inst|Delay_en                                                                             ; all_instruction:all_instruction_inst|Delay_en                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; write_start                                                                                                               ; write_start                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[2]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[2]                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[3]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[3]                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[1]  ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|bit_cnt[1]                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|work_en     ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|work_en                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[1] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[1]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outfinish                                 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outfinish                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[1]                                ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|outstep[1]                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pwm_value0[11]                                                                                                            ; pwm_value0[11]                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cnt_begin                                                                                                                 ; cnt_begin                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; xyz_calculate_start                                                                                                       ; xyz_calculate_start                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; xyz_calculate:xyz_calculate_inst|first_step[1]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[1]                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; xyz_calculate:xyz_calculate_inst|first_step[4]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[4]                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; xyz_calculate:xyz_calculate_inst|first_step[3]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[3]                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; xyz_calculate:xyz_calculate_inst|first_step[2]                                                                            ; xyz_calculate:xyz_calculate_inst|first_step[2]                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; start_flag                                                                                                                ; start_flag                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cnt_finish                                                                                                                ; cnt_finish                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_camera:uart_camera_init|angle_adjust_reg[3]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[3]                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_camera:uart_camera_init|angle_adjust_reg[2]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[2]                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_camera:uart_camera_init|angle_adjust_reg[1]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[1]                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; xyz_calculate:xyz_calculate_inst|numer_in[8]                                                                              ; xyz_calculate:xyz_calculate_inst|numer_in[8]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|state[3]                                                                                         ; warehouse:warehouse_inst|state[3]                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house8[5][0]                                                                                ; warehouse:warehouse_inst|ware_house8[5][0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house18[5][0]                                                                               ; warehouse:warehouse_inst|ware_house18[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house1[5][0]                                                                                ; warehouse:warehouse_inst|ware_house1[5][0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house5[5][0]                                                                                ; warehouse:warehouse_inst|ware_house5[5][0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house3[5][0]                                                                                ; warehouse:warehouse_inst|ware_house3[5][0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house7[5][0]                                                                                ; warehouse:warehouse_inst|ware_house7[5][0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house13[5][0]                                                                               ; warehouse:warehouse_inst|ware_house13[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house9[5][0]                                                                                ; warehouse:warehouse_inst|ware_house9[5][0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house10[5][0]                                                                               ; warehouse:warehouse_inst|ware_house10[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house14[5][0]                                                                               ; warehouse:warehouse_inst|ware_house14[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house2[5][0]                                                                                ; warehouse:warehouse_inst|ware_house2[5][0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|ware_house6[5][0]                                                                                ; warehouse:warehouse_inst|ware_house6[5][0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|valid                                                               ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|valid                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.000                                                           ; warehouse:warehouse_inst|uart_packet:uart_packet_inst|state.000                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_camera:uart_camera_init|valid                                                                                        ; uart_camera:uart_camera_init|valid                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_camera:uart_camera_init|state[1]                                                                                     ; uart_camera:uart_camera_init|state[1]                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_camera:uart_camera_init|state[2]                                                                                     ; uart_camera:uart_camera_init|state[2]                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; all_instruction:all_instruction_inst|Send_finish                                                                          ; all_instruction:all_instruction_inst|Send_finish                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; all_instruction:all_instruction_inst|ID[0]                                                                                ; all_instruction:all_instruction_inst|ID[0]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; all_instruction:all_instruction_inst|ID[1]                                                                                ; all_instruction:all_instruction_inst|ID[1]                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; all_instruction:all_instruction_inst|step[2]                                                                              ; all_instruction:all_instruction_inst|step[2]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; all_instruction:all_instruction_inst|step[1]                                                                              ; all_instruction:all_instruction_inst|step[1]                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[3] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[3]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[2] ; all_instruction:all_instruction_inst|single_instruction:single_instruction_inst|uart_Robot_tx:u_uart_Robot_tx|byte_cnt[2]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[3]                                                                                                                  ; state[3]                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state[2]                                                                                                                  ; state[2]                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; warehouse_start                                                                                                           ; warehouse_start                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cnt_begin2                                                                                                                ; cnt_begin2                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; xyz_calculate:xyz_calculate_inst|ready_flag                                                                               ; xyz_calculate:xyz_calculate_inst|ready_flag                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cnt_finish2                                                                                                               ; cnt_finish2                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_pump:uart_tx_pumpinst|work_en                                                                                     ; uart_tx_pump:uart_tx_pumpinst|work_en                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[2]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[2]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[1]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[1]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[3]                                                                                 ; uart_tx_pump:uart_tx_pumpinst|byte_cnt[3]                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[2]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[2]                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[3]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[3]                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[1]                                                                                  ; uart_tx_pump:uart_tx_pumpinst|bit_cnt[1]                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_camera:uart_camera_init|angle_adjust_reg[0]                                                                          ; uart_camera:uart_camera_init|angle_adjust_reg[0]                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; warehouse:warehouse_inst|ware_house24[5][0]                                                                               ; warehouse:warehouse_inst|ware_house24[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_camera:uart_camera_init|x_data_high[0]                                                                               ; uart_camera:uart_camera_init|x_data_high[0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; warehouse:warehouse_inst|ready_flag                                                                                       ; warehouse:warehouse_inst|ready_flag                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; warehouse:warehouse_inst|state[2]                                                                                         ; warehouse:warehouse_inst|state[2]                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; warehouse:warehouse_inst|ware_house20[5][0]                                                                               ; warehouse:warehouse_inst|ware_house20[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; warehouse:warehouse_inst|ware_house16[5][0]                                                                               ; warehouse:warehouse_inst|ware_house16[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; warehouse:warehouse_inst|ware_house12[5][0]                                                                               ; warehouse:warehouse_inst|ware_house12[5][0]                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -15.101   ; 0.148 ; N/A      ; N/A     ; -3.201              ;
;  sys_clk         ; -15.101   ; 0.148 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -3889.97  ; 0.0   ; 0.0      ; 0.0     ; -1736.829           ;
;  sys_clk         ; -3889.970 ; 0.000 ; N/A      ; N/A     ; -1736.829           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_done        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_test        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; control_finish ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx_camera               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; tx2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; tx_done        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; tx_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; control_finish ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; tx2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; tx_done        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; tx_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; control_finish ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; tx2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; tx_done        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; tx_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; control_finish ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 1364537  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 1364537  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 1015  ; 1015 ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; sys_clk ; sys_clk ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_camera  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; control_finish ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_test        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_camera  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; control_finish ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_test        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Aug  5 14:39:46 2025
Info: Command: quartus_sta Robot_arm -c Robot_arm
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Robot_arm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -15.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.101           -3889.970 sys_clk 
Info (332146): Worst-case hold slack is 0.443
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.443               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1736.829 sys_clk 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.691           -3584.236 sys_clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1736.829 sys_clk 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.913           -1123.887 sys_clk 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1161.510 sys_clk 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4938 megabytes
    Info: Processing ended: Tue Aug  5 14:39:48 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


