
ubuntu-preinstalled/openssl:     file format elf32-littlearm


Disassembly of section .init:

0001668c <.init>:
   1668c:	push	{r3, lr}
   16690:	bl	1a948 <ASN1_generate_nconf@plt+0x3a8>
   16694:	pop	{r3, pc}

Disassembly of section .plt:

00016698 <d2i_ECPrivateKey_bio@plt-0x14>:
   16698:	push	{lr}		; (str lr, [sp, #-4]!)
   1669c:	ldr	lr, [pc, #4]	; 166a8 <d2i_ECPrivateKey_bio@plt-0x4>
   166a0:	add	lr, pc, lr
   166a4:	ldr	pc, [lr, #8]!
   166a8:	andeq	r8, r6, r8, ror #6

000166ac <d2i_ECPrivateKey_bio@plt>:
   166ac:	add	ip, pc, #0, 12
   166b0:	add	ip, ip, #104, 20	; 0x68000
   166b4:	ldr	pc, [ip, #872]!	; 0x368

000166b8 <ENGINE_get_ciphers@plt>:
   166b8:	add	ip, pc, #0, 12
   166bc:	add	ip, ip, #104, 20	; 0x68000
   166c0:	ldr	pc, [ip, #864]!	; 0x360

000166c4 <BF_set_key@plt>:
   166c4:	add	ip, pc, #0, 12
   166c8:	add	ip, ip, #104, 20	; 0x68000
   166cc:	ldr	pc, [ip, #856]!	; 0x358

000166d0 <BIO_meth_set_create@plt>:
   166d0:	add	ip, pc, #0, 12
   166d4:	add	ip, ip, #104, 20	; 0x68000
   166d8:	ldr	pc, [ip, #848]!	; 0x350

000166dc <SSL_CTX_set_srp_username@plt>:
   166dc:	add	ip, pc, #0, 12
   166e0:	add	ip, ip, #104, 20	; 0x68000
   166e4:	ldr	pc, [ip, #840]!	; 0x348

000166e8 <OCSP_id_get0_info@plt>:
   166e8:	add	ip, pc, #0, 12
   166ec:	add	ip, ip, #104, 20	; 0x68000
   166f0:	ldr	pc, [ip, #832]!	; 0x340

000166f4 <ECDSA_verify@plt>:
   166f4:	add	ip, pc, #0, 12
   166f8:	add	ip, ip, #104, 20	; 0x68000
   166fc:	ldr	pc, [ip, #824]!	; 0x338

00016700 <OCSP_response_get1_basic@plt>:
   16700:	add	ip, pc, #0, 12
   16704:	add	ip, ip, #104, 20	; 0x68000
   16708:	ldr	pc, [ip, #816]!	; 0x330

0001670c <X509_CRL_new@plt>:
   1670c:	add	ip, pc, #0, 12
   16710:	add	ip, ip, #104, 20	; 0x68000
   16714:	ldr	pc, [ip, #808]!	; 0x328

00016718 <EC_GROUP_get_point_conversion_form@plt>:
   16718:	add	ip, pc, #0, 12
   1671c:	add	ip, ip, #104, 20	; 0x68000
   16720:	ldr	pc, [ip, #800]!	; 0x320

00016724 <SSL_get_servername@plt>:
   16724:	add	ip, pc, #0, 12
   16728:	add	ip, ip, #104, 20	; 0x68000
   1672c:	ldr	pc, [ip, #792]!	; 0x318

00016730 <open@plt>:
   16730:	add	ip, pc, #0, 12
   16734:	add	ip, ip, #104, 20	; 0x68000
   16738:	ldr	pc, [ip, #784]!	; 0x310

0001673c <PKCS12_create@plt>:
   1673c:	add	ip, pc, #0, 12
   16740:	add	ip, ip, #104, 20	; 0x68000
   16744:	ldr	pc, [ip, #776]!	; 0x308

00016748 <BN_GENCB_new@plt>:
   16748:	add	ip, pc, #0, 12
   1674c:	add	ip, ip, #104, 20	; 0x68000
   16750:	ldr	pc, [ip, #768]!	; 0x300

00016754 <OPENSSL_sk_value@plt>:
   16754:	add	ip, pc, #0, 12
   16758:	add	ip, ip, #104, 20	; 0x68000
   1675c:	ldr	pc, [ip, #760]!	; 0x2f8

00016760 <HMAC_CTX_new@plt>:
   16760:	add	ip, pc, #0, 12
   16764:	add	ip, ip, #104, 20	; 0x68000
   16768:	ldr	pc, [ip, #752]!	; 0x2f0

0001676c <EVP_MD_type@plt>:
   1676c:	add	ip, pc, #0, 12
   16770:	add	ip, ip, #104, 20	; 0x68000
   16774:	ldr	pc, [ip, #744]!	; 0x2e8

00016778 <DH_generate_parameters_ex@plt>:
   16778:	add	ip, pc, #0, 12
   1677c:	add	ip, ip, #104, 20	; 0x68000
   16780:	ldr	pc, [ip, #736]!	; 0x2e0

00016784 <ENGINE_get_id@plt>:
   16784:	add	ip, pc, #0, 12
   16788:	add	ip, ip, #104, 20	; 0x68000
   1678c:	ldr	pc, [ip, #728]!	; 0x2d8

00016790 <TS_RESP_get_tst_info@plt>:
   16790:	add	ip, pc, #0, 12
   16794:	add	ip, ip, #104, 20	; 0x68000
   16798:	ldr	pc, [ip, #720]!	; 0x2d0

0001679c <BIO_ADDRINFO_socktype@plt>:
   1679c:	add	ip, pc, #0, 12
   167a0:	add	ip, ip, #104, 20	; 0x68000
   167a4:	ldr	pc, [ip, #712]!	; 0x2c8

000167a8 <TS_REQ_set_msg_imprint@plt>:
   167a8:	add	ip, pc, #0, 12
   167ac:	add	ip, ip, #104, 20	; 0x68000
   167b0:	ldr	pc, [ip, #704]!	; 0x2c0

000167b4 <PKCS5_PBKDF2_HMAC@plt>:
   167b4:	add	ip, pc, #0, 12
   167b8:	add	ip, ip, #104, 20	; 0x68000
   167bc:	ldr	pc, [ip, #696]!	; 0x2b8

000167c0 <BIO_meth_set_read_ex@plt>:
   167c0:	add	ip, pc, #0, 12
   167c4:	add	ip, ip, #104, 20	; 0x68000
   167c8:	ldr	pc, [ip, #688]!	; 0x2b0

000167cc <EVP_DigestInit_ex@plt>:
   167cc:	add	ip, pc, #0, 12
   167d0:	add	ip, ip, #104, 20	; 0x68000
   167d4:	ldr	pc, [ip, #680]!	; 0x2a8

000167d8 <ERR_reason_error_string@plt>:
   167d8:	add	ip, pc, #0, 12
   167dc:	add	ip, ip, #104, 20	; 0x68000
   167e0:	ldr	pc, [ip, #672]!	; 0x2a0

000167e4 <X509_get1_email@plt>:
   167e4:	add	ip, pc, #0, 12
   167e8:	add	ip, ip, #104, 20	; 0x68000
   167ec:	ldr	pc, [ip, #664]!	; 0x298

000167f0 <SSL_CTX_use_serverinfo_file@plt>:
   167f0:	add	ip, pc, #0, 12
   167f4:	add	ip, ip, #104, 20	; 0x68000
   167f8:	ldr	pc, [ip, #656]!	; 0x290

000167fc <EVP_PKEY_sign@plt>:
   167fc:			; <UNDEFINED> instruction: 0xe7fd4778
   16800:	add	ip, pc, #0, 12
   16804:	add	ip, ip, #104, 20	; 0x68000
   16808:	ldr	pc, [ip, #644]!	; 0x284

0001680c <TS_CONF_set_signer_digest@plt>:
   1680c:	add	ip, pc, #0, 12
   16810:	add	ip, ip, #104, 20	; 0x68000
   16814:	ldr	pc, [ip, #636]!	; 0x27c

00016818 <BIO_printf@plt>:
   16818:			; <UNDEFINED> instruction: 0xe7fd4778
   1681c:	add	ip, pc, #0, 12
   16820:	add	ip, ip, #104, 20	; 0x68000
   16824:	ldr	pc, [ip, #624]!	; 0x270

00016828 <X509_check_host@plt>:
   16828:	add	ip, pc, #0, 12
   1682c:	add	ip, ip, #104, 20	; 0x68000
   16830:	ldr	pc, [ip, #616]!	; 0x268

00016834 <X509_verify_cert@plt>:
   16834:	add	ip, pc, #0, 12
   16838:	add	ip, ip, #104, 20	; 0x68000
   1683c:	ldr	pc, [ip, #608]!	; 0x260

00016840 <BIO_bind@plt>:
   16840:	add	ip, pc, #0, 12
   16844:	add	ip, ip, #104, 20	; 0x68000
   16848:	ldr	pc, [ip, #600]!	; 0x258

0001684c <EVP_PKEY_paramgen@plt>:
   1684c:	add	ip, pc, #0, 12
   16850:	add	ip, ip, #104, 20	; 0x68000
   16854:	ldr	pc, [ip, #592]!	; 0x250

00016858 <SSL_callback_ctrl@plt>:
   16858:	add	ip, pc, #0, 12
   1685c:	add	ip, ip, #104, 20	; 0x68000
   16860:	ldr	pc, [ip, #584]!	; 0x248

00016864 <qsort@plt>:
   16864:	add	ip, pc, #0, 12
   16868:	add	ip, ip, #104, 20	; 0x68000
   1686c:	ldr	pc, [ip, #576]!	; 0x240

00016870 <EVP_PKEY_public_check@plt>:
   16870:	add	ip, pc, #0, 12
   16874:	add	ip, ip, #104, 20	; 0x68000
   16878:	ldr	pc, [ip, #568]!	; 0x238

0001687c <EVP_des_ede3_wrap@plt>:
   1687c:	add	ip, pc, #0, 12
   16880:	add	ip, ip, #104, 20	; 0x68000
   16884:	ldr	pc, [ip, #560]!	; 0x230

00016888 <DSA_generate_parameters_ex@plt>:
   16888:	add	ip, pc, #0, 12
   1688c:	add	ip, ip, #104, 20	; 0x68000
   16890:	ldr	pc, [ip, #552]!	; 0x228

00016894 <PEM_write_bio_PKCS8@plt>:
   16894:	add	ip, pc, #0, 12
   16898:	add	ip, ip, #104, 20	; 0x68000
   1689c:	ldr	pc, [ip, #544]!	; 0x220

000168a0 <strerror@plt>:
   168a0:	add	ip, pc, #0, 12
   168a4:	add	ip, ip, #104, 20	; 0x68000
   168a8:	ldr	pc, [ip, #536]!	; 0x218

000168ac <PKCS5_pbe2_set_iv@plt>:
   168ac:	add	ip, pc, #0, 12
   168b0:	add	ip, ip, #104, 20	; 0x68000
   168b4:	ldr	pc, [ip, #528]!	; 0x210

000168b8 <SSL_SESSION_free@plt>:
   168b8:	add	ip, pc, #0, 12
   168bc:	add	ip, ip, #104, 20	; 0x68000
   168c0:	ldr	pc, [ip, #520]!	; 0x208

000168c4 <PBEPARAM_free@plt>:
   168c4:	add	ip, pc, #0, 12
   168c8:	add	ip, ip, #104, 20	; 0x68000
   168cc:	ldr	pc, [ip, #512]!	; 0x200

000168d0 <X509_add_ext@plt>:
   168d0:	add	ip, pc, #0, 12
   168d4:	add	ip, ip, #104, 20	; 0x68000
   168d8:	ldr	pc, [ip, #504]!	; 0x1f8

000168dc <__ctype_toupper_loc@plt>:
   168dc:	add	ip, pc, #0, 12
   168e0:	add	ip, ip, #104, 20	; 0x68000
   168e4:	ldr	pc, [ip, #496]!	; 0x1f0

000168e8 <i2d_PUBKEY_bio@plt>:
   168e8:	add	ip, pc, #0, 12
   168ec:	add	ip, ip, #104, 20	; 0x68000
   168f0:	ldr	pc, [ip, #488]!	; 0x1e8

000168f4 <fileno@plt>:
   168f4:			; <UNDEFINED> instruction: 0xe7fd4778
   168f8:	add	ip, pc, #0, 12
   168fc:	add	ip, ip, #104, 20	; 0x68000
   16900:	ldr	pc, [ip, #476]!	; 0x1dc

00016904 <X509_CRL_set_issuer_name@plt>:
   16904:	add	ip, pc, #0, 12
   16908:	add	ip, ip, #104, 20	; 0x68000
   1690c:	ldr	pc, [ip, #468]!	; 0x1d4

00016910 <OPENSSL_LH_strhash@plt>:
   16910:			; <UNDEFINED> instruction: 0xe7fd4778
   16914:	add	ip, pc, #0, 12
   16918:	add	ip, ip, #104, 20	; 0x68000
   1691c:	ldr	pc, [ip, #456]!	; 0x1c8

00016920 <PEM_read_bio_RSAPublicKey@plt>:
   16920:	add	ip, pc, #0, 12
   16924:	add	ip, ip, #104, 20	; 0x68000
   16928:	ldr	pc, [ip, #448]!	; 0x1c0

0001692c <SSL_get_rbio@plt>:
   1692c:	add	ip, pc, #0, 12
   16930:	add	ip, ip, #104, 20	; 0x68000
   16934:	ldr	pc, [ip, #440]!	; 0x1b8

00016938 <BIO_meth_set_puts@plt>:
   16938:	add	ip, pc, #0, 12
   1693c:	add	ip, ip, #104, 20	; 0x68000
   16940:	ldr	pc, [ip, #432]!	; 0x1b0

00016944 <ASN1_d2i_bio@plt>:
   16944:	add	ip, pc, #0, 12
   16948:	add	ip, ip, #104, 20	; 0x68000
   1694c:	ldr	pc, [ip, #424]!	; 0x1a8

00016950 <X509_STORE_CTX_get_error_depth@plt>:
   16950:	add	ip, pc, #0, 12
   16954:	add	ip, ip, #104, 20	; 0x68000
   16958:	ldr	pc, [ip, #416]!	; 0x1a0

0001695c <UI_add_user_data@plt>:
   1695c:	add	ip, pc, #0, 12
   16960:	add	ip, ip, #104, 20	; 0x68000
   16964:	ldr	pc, [ip, #408]!	; 0x198

00016968 <TS_MSG_IMPRINT_set_msg@plt>:
   16968:	add	ip, pc, #0, 12
   1696c:	add	ip, ip, #104, 20	; 0x68000
   16970:	ldr	pc, [ip, #400]!	; 0x190

00016974 <X509_sign@plt>:
   16974:	add	ip, pc, #0, 12
   16978:	add	ip, ip, #104, 20	; 0x68000
   1697c:	ldr	pc, [ip, #392]!	; 0x188

00016980 <OCSP_REQUEST_add_ext@plt>:
   16980:	add	ip, pc, #0, 12
   16984:	add	ip, ip, #104, 20	; 0x68000
   16988:	ldr	pc, [ip, #384]!	; 0x180

0001698c <EVP_PKEY_set1_DSA@plt>:
   1698c:	add	ip, pc, #0, 12
   16990:	add	ip, ip, #104, 20	; 0x68000
   16994:	ldr	pc, [ip, #376]!	; 0x178

00016998 <X509_ATTRIBUTE_count@plt>:
   16998:	add	ip, pc, #0, 12
   1699c:	add	ip, ip, #104, 20	; 0x68000
   169a0:	ldr	pc, [ip, #368]!	; 0x170

000169a4 <i2d_ECPrivateKey_bio@plt>:
   169a4:	add	ip, pc, #0, 12
   169a8:	add	ip, ip, #104, 20	; 0x68000
   169ac:	ldr	pc, [ip, #360]!	; 0x168

000169b0 <EC_KEY_free@plt>:
   169b0:	add	ip, pc, #0, 12
   169b4:	add	ip, ip, #104, 20	; 0x68000
   169b8:	ldr	pc, [ip, #352]!	; 0x160

000169bc <OCSP_CERTID_free@plt>:
   169bc:	add	ip, pc, #0, 12
   169c0:	add	ip, ip, #104, 20	; 0x68000
   169c4:	ldr	pc, [ip, #344]!	; 0x158

000169c8 <CMS_add0_recipient_password@plt>:
   169c8:	add	ip, pc, #0, 12
   169cc:	add	ip, ip, #104, 20	; 0x68000
   169d0:	ldr	pc, [ip, #336]!	; 0x150

000169d4 <X509_ATTRIBUTE_get0_object@plt>:
   169d4:	add	ip, pc, #0, 12
   169d8:	add	ip, ip, #104, 20	; 0x68000
   169dc:	ldr	pc, [ip, #328]!	; 0x148

000169e0 <OCSP_response_status@plt>:
   169e0:	add	ip, pc, #0, 12
   169e4:	add	ip, ip, #104, 20	; 0x68000
   169e8:	ldr	pc, [ip, #320]!	; 0x140

000169ec <abort@plt>:
   169ec:	add	ip, pc, #0, 12
   169f0:	add	ip, ip, #104, 20	; 0x68000
   169f4:	ldr	pc, [ip, #312]!	; 0x138

000169f8 <EVP_PKEY_get0_RSA@plt>:
   169f8:	add	ip, pc, #0, 12
   169fc:	add	ip, ip, #104, 20	; 0x68000
   16a00:	ldr	pc, [ip, #304]!	; 0x130

00016a04 <d2i_TS_REQ_bio@plt>:
   16a04:	add	ip, pc, #0, 12
   16a08:	add	ip, ip, #104, 20	; 0x68000
   16a0c:	ldr	pc, [ip, #296]!	; 0x128

00016a10 <SSL_get_shared_ciphers@plt>:
   16a10:	add	ip, pc, #0, 12
   16a14:	add	ip, ip, #104, 20	; 0x68000
   16a18:	ldr	pc, [ip, #288]!	; 0x120

00016a1c <EVP_PKEY_bits@plt>:
   16a1c:	add	ip, pc, #0, 12
   16a20:	add	ip, ip, #104, 20	; 0x68000
   16a24:	ldr	pc, [ip, #280]!	; 0x118

00016a28 <BIO_dump_indent@plt>:
   16a28:	add	ip, pc, #0, 12
   16a2c:	add	ip, ip, #104, 20	; 0x68000
   16a30:	ldr	pc, [ip, #272]!	; 0x110

00016a34 <EC_KEY_new@plt>:
   16a34:	add	ip, pc, #0, 12
   16a38:	add	ip, ip, #104, 20	; 0x68000
   16a3c:	ldr	pc, [ip, #264]!	; 0x108

00016a40 <X509_CRL_verify@plt>:
   16a40:	add	ip, pc, #0, 12
   16a44:	add	ip, ip, #104, 20	; 0x68000
   16a48:	ldr	pc, [ip, #256]!	; 0x100

00016a4c <EVP_PKEY_encrypt@plt>:
   16a4c:			; <UNDEFINED> instruction: 0xe7fd4778
   16a50:	add	ip, pc, #0, 12
   16a54:	add	ip, ip, #104, 20	; 0x68000
   16a58:	ldr	pc, [ip, #244]!	; 0xf4

00016a5c <TLS_client_method@plt>:
   16a5c:	add	ip, pc, #0, 12
   16a60:	add	ip, ip, #104, 20	; 0x68000
   16a64:	ldr	pc, [ip, #236]!	; 0xec

00016a68 <TXT_DB_read@plt>:
   16a68:	add	ip, pc, #0, 12
   16a6c:	add	ip, ip, #104, 20	; 0x68000
   16a70:	ldr	pc, [ip, #228]!	; 0xe4

00016a74 <PEM_read_bio_NETSCAPE_CERT_SEQUENCE@plt>:
   16a74:	add	ip, pc, #0, 12
   16a78:	add	ip, ip, #104, 20	; 0x68000
   16a7c:	ldr	pc, [ip, #220]!	; 0xdc

00016a80 <SSL_CTX_set_cipher_list@plt>:
   16a80:	add	ip, pc, #0, 12
   16a84:	add	ip, ip, #104, 20	; 0x68000
   16a88:	ldr	pc, [ip, #212]!	; 0xd4

00016a8c <OCSP_REQUEST_new@plt>:
   16a8c:	add	ip, pc, #0, 12
   16a90:	add	ip, ip, #104, 20	; 0x68000
   16a94:	ldr	pc, [ip, #204]!	; 0xcc

00016a98 <BIO_parse_hostserv@plt>:
   16a98:	add	ip, pc, #0, 12
   16a9c:	add	ip, ip, #104, 20	; 0x68000
   16aa0:	ldr	pc, [ip, #196]!	; 0xc4

00016aa4 <ERR_get_error@plt>:
   16aa4:	add	ip, pc, #0, 12
   16aa8:	add	ip, ip, #104, 20	; 0x68000
   16aac:	ldr	pc, [ip, #188]!	; 0xbc

00016ab0 <EVP_CipherInit_ex@plt>:
   16ab0:	add	ip, pc, #0, 12
   16ab4:	add	ip, ip, #104, 20	; 0x68000
   16ab8:	ldr	pc, [ip, #180]!	; 0xb4

00016abc <ASN1_TIME_free@plt>:
   16abc:	add	ip, pc, #0, 12
   16ac0:	add	ip, ip, #104, 20	; 0x68000
   16ac4:	ldr	pc, [ip, #172]!	; 0xac

00016ac8 <OSSL_STORE_INFO_type_string@plt>:
   16ac8:	add	ip, pc, #0, 12
   16acc:	add	ip, ip, #104, 20	; 0x68000
   16ad0:	ldr	pc, [ip, #164]!	; 0xa4

00016ad4 <DSA_sign@plt>:
   16ad4:	add	ip, pc, #0, 12
   16ad8:	add	ip, ip, #104, 20	; 0x68000
   16adc:	ldr	pc, [ip, #156]!	; 0x9c

00016ae0 <X509V3_set_nconf@plt>:
   16ae0:	add	ip, pc, #0, 12
   16ae4:	add	ip, ip, #104, 20	; 0x68000
   16ae8:	ldr	pc, [ip, #148]!	; 0x94

00016aec <RSA_pkey_ctx_ctrl@plt>:
   16aec:	add	ip, pc, #0, 12
   16af0:	add	ip, ip, #104, 20	; 0x68000
   16af4:	ldr	pc, [ip, #140]!	; 0x8c

00016af8 <OPENSSL_sk_sort@plt>:
   16af8:	add	ip, pc, #0, 12
   16afc:	add	ip, ip, #104, 20	; 0x68000
   16b00:	ldr	pc, [ip, #132]!	; 0x84

00016b04 <SSL_SESSION_set1_id_context@plt>:
   16b04:	add	ip, pc, #0, 12
   16b08:	add	ip, ip, #104, 20	; 0x68000
   16b0c:	ldr	pc, [ip, #124]!	; 0x7c

00016b10 <RAND_load_file@plt>:
   16b10:	add	ip, pc, #0, 12
   16b14:	add	ip, ip, #104, 20	; 0x68000
   16b18:	ldr	pc, [ip, #116]!	; 0x74

00016b1c <BIO_new_connect@plt>:
   16b1c:	add	ip, pc, #0, 12
   16b20:	add	ip, ip, #104, 20	; 0x68000
   16b24:	ldr	pc, [ip, #108]!	; 0x6c

00016b28 <i2d_DSA_PUBKEY_bio@plt>:
   16b28:	add	ip, pc, #0, 12
   16b2c:	add	ip, ip, #104, 20	; 0x68000
   16b30:	ldr	pc, [ip, #100]!	; 0x64

00016b34 <SHA512@plt>:
   16b34:	add	ip, pc, #0, 12
   16b38:	add	ip, ip, #104, 20	; 0x68000
   16b3c:	ldr	pc, [ip, #92]!	; 0x5c

00016b40 <i2d_TS_RESP_bio@plt>:
   16b40:	add	ip, pc, #0, 12
   16b44:	add	ip, ip, #104, 20	; 0x68000
   16b48:	ldr	pc, [ip, #84]!	; 0x54

00016b4c <CMS_RecipientInfo_kari_get0_ctx@plt>:
   16b4c:	add	ip, pc, #0, 12
   16b50:	add	ip, ip, #104, 20	; 0x68000
   16b54:	ldr	pc, [ip, #76]!	; 0x4c

00016b58 <memcmp@plt>:
   16b58:	add	ip, pc, #0, 12
   16b5c:	add	ip, ip, #104, 20	; 0x68000
   16b60:	ldr	pc, [ip, #68]!	; 0x44

00016b64 <SCT_validation_status_string@plt>:
   16b64:	add	ip, pc, #0, 12
   16b68:	add	ip, ip, #104, 20	; 0x68000
   16b6c:	ldr	pc, [ip, #60]!	; 0x3c

00016b70 <SSL_CTX_free@plt>:
   16b70:	add	ip, pc, #0, 12
   16b74:	add	ip, ip, #104, 20	; 0x68000
   16b78:	ldr	pc, [ip, #52]!	; 0x34

00016b7c <UI_method_set_reader@plt>:
   16b7c:	add	ip, pc, #0, 12
   16b80:	add	ip, ip, #104, 20	; 0x68000
   16b84:	ldr	pc, [ip, #44]!	; 0x2c

00016b88 <OSSL_STORE_find@plt>:
   16b88:	add	ip, pc, #0, 12
   16b8c:	add	ip, ip, #104, 20	; 0x68000
   16b90:	ldr	pc, [ip, #36]!	; 0x24

00016b94 <BN_is_odd@plt>:
   16b94:	add	ip, pc, #0, 12
   16b98:	add	ip, ip, #104, 20	; 0x68000
   16b9c:	ldr	pc, [ip, #28]!

00016ba0 <TS_CONF_set_signer_cert@plt>:
   16ba0:	add	ip, pc, #0, 12
   16ba4:	add	ip, ip, #104, 20	; 0x68000
   16ba8:	ldr	pc, [ip, #20]!

00016bac <X509_VERIFY_PARAM_get_count@plt>:
   16bac:	add	ip, pc, #0, 12
   16bb0:	add	ip, ip, #104, 20	; 0x68000
   16bb4:	ldr	pc, [ip, #12]!

00016bb8 <SSL_CTX_set_stateless_cookie_generate_cb@plt>:
   16bb8:	add	ip, pc, #0, 12
   16bbc:	add	ip, ip, #104, 20	; 0x68000
   16bc0:	ldr	pc, [ip, #4]!

00016bc4 <EVP_MD_do_all_sorted@plt>:
   16bc4:	add	ip, pc, #0, 12
   16bc8:	add	ip, ip, #421888	; 0x67000
   16bcc:	ldr	pc, [ip, #4092]!	; 0xffc

00016bd0 <sysconf@plt>:
   16bd0:	add	ip, pc, #0, 12
   16bd4:	add	ip, ip, #421888	; 0x67000
   16bd8:	ldr	pc, [ip, #4084]!	; 0xff4

00016bdc <X509_VERIFY_PARAM_new@plt>:
   16bdc:	add	ip, pc, #0, 12
   16be0:	add	ip, ip, #421888	; 0x67000
   16be4:	ldr	pc, [ip, #4076]!	; 0xfec

00016be8 <SSL_dane_set_flags@plt>:
   16be8:	add	ip, pc, #0, 12
   16bec:	add	ip, ip, #421888	; 0x67000
   16bf0:	ldr	pc, [ip, #4068]!	; 0xfe4

00016bf4 <EVP_MD_CTX_md@plt>:
   16bf4:	add	ip, pc, #0, 12
   16bf8:	add	ip, ip, #421888	; 0x67000
   16bfc:	ldr	pc, [ip, #4060]!	; 0xfdc

00016c00 <SRP_user_pwd_free@plt>:
   16c00:	add	ip, pc, #0, 12
   16c04:	add	ip, ip, #421888	; 0x67000
   16c08:	ldr	pc, [ip, #4052]!	; 0xfd4

00016c0c <X509_CRL_diff@plt>:
   16c0c:	add	ip, pc, #0, 12
   16c10:	add	ip, ip, #421888	; 0x67000
   16c14:	ldr	pc, [ip, #4044]!	; 0xfcc

00016c18 <__xstat@plt>:
   16c18:	add	ip, pc, #0, 12
   16c1c:	add	ip, ip, #421888	; 0x67000
   16c20:	ldr	pc, [ip, #4036]!	; 0xfc4

00016c24 <SSL_CIPHER_get_version@plt>:
   16c24:	add	ip, pc, #0, 12
   16c28:	add	ip, ip, #421888	; 0x67000
   16c2c:	ldr	pc, [ip, #4028]!	; 0xfbc

00016c30 <__libc_start_main@plt>:
   16c30:	add	ip, pc, #0, 12
   16c34:	add	ip, ip, #421888	; 0x67000
   16c38:	ldr	pc, [ip, #4020]!	; 0xfb4

00016c3c <BN_CTX_free@plt>:
   16c3c:	add	ip, pc, #0, 12
   16c40:	add	ip, ip, #421888	; 0x67000
   16c44:	ldr	pc, [ip, #4012]!	; 0xfac

00016c48 <BIO_ADDR_rawport@plt>:
   16c48:	add	ip, pc, #0, 12
   16c4c:	add	ip, ip, #421888	; 0x67000
   16c50:	ldr	pc, [ip, #4004]!	; 0xfa4

00016c54 <EVP_PKEY_get1_EC_KEY@plt>:
   16c54:	add	ip, pc, #0, 12
   16c58:	add	ip, ip, #421888	; 0x67000
   16c5c:	ldr	pc, [ip, #3996]!	; 0xf9c

00016c60 <X509_get_issuer_name@plt>:
   16c60:	add	ip, pc, #0, 12
   16c64:	add	ip, ip, #421888	; 0x67000
   16c68:	ldr	pc, [ip, #3988]!	; 0xf94

00016c6c <TXT_DB_get_by_index@plt>:
   16c6c:	add	ip, pc, #0, 12
   16c70:	add	ip, ip, #421888	; 0x67000
   16c74:	ldr	pc, [ip, #3980]!	; 0xf8c

00016c78 <BIO_ADDR_free@plt>:
   16c78:	add	ip, pc, #0, 12
   16c7c:	add	ip, ip, #421888	; 0x67000
   16c80:	ldr	pc, [ip, #3972]!	; 0xf84

00016c84 <CMS_decrypt_set1_pkey@plt>:
   16c84:	add	ip, pc, #0, 12
   16c88:	add	ip, ip, #421888	; 0x67000
   16c8c:	ldr	pc, [ip, #3964]!	; 0xf7c

00016c90 <setbuf@plt>:
   16c90:			; <UNDEFINED> instruction: 0xe7fd4778
   16c94:	add	ip, pc, #0, 12
   16c98:	add	ip, ip, #421888	; 0x67000
   16c9c:	ldr	pc, [ip, #3952]!	; 0xf70

00016ca0 <X509_STORE_CTX_get_current_cert@plt>:
   16ca0:	add	ip, pc, #0, 12
   16ca4:	add	ip, ip, #421888	; 0x67000
   16ca8:	ldr	pc, [ip, #3944]!	; 0xf68

00016cac <CRYPTO_memdup@plt>:
   16cac:	add	ip, pc, #0, 12
   16cb0:	add	ip, ip, #421888	; 0x67000
   16cb4:	ldr	pc, [ip, #3936]!	; 0xf60

00016cb8 <SSL_get_key_update_type@plt>:
   16cb8:	add	ip, pc, #0, 12
   16cbc:	add	ip, ip, #421888	; 0x67000
   16cc0:	ldr	pc, [ip, #3928]!	; 0xf58

00016cc4 <SSL_is_init_finished@plt>:
   16cc4:	add	ip, pc, #0, 12
   16cc8:	add	ip, ip, #421888	; 0x67000
   16ccc:	ldr	pc, [ip, #3920]!	; 0xf50

00016cd0 <s2i_ASN1_INTEGER@plt>:
   16cd0:	add	ip, pc, #0, 12
   16cd4:	add	ip, ip, #421888	; 0x67000
   16cd8:	ldr	pc, [ip, #3912]!	; 0xf48

00016cdc <PKCS12_mac_present@plt>:
   16cdc:	add	ip, pc, #0, 12
   16ce0:	add	ip, ip, #421888	; 0x67000
   16ce4:	ldr	pc, [ip, #3904]!	; 0xf40

00016ce8 <X509_CRL_http_nbio@plt>:
   16ce8:	add	ip, pc, #0, 12
   16cec:	add	ip, ip, #421888	; 0x67000
   16cf0:	ldr	pc, [ip, #3896]!	; 0xf38

00016cf4 <EVP_PKEY_paramgen_init@plt>:
   16cf4:	add	ip, pc, #0, 12
   16cf8:	add	ip, ip, #421888	; 0x67000
   16cfc:	ldr	pc, [ip, #3888]!	; 0xf30

00016d00 <OSSL_STORE_INFO_get0_CRL@plt>:
   16d00:	add	ip, pc, #0, 12
   16d04:	add	ip, ip, #421888	; 0x67000
   16d08:	ldr	pc, [ip, #3880]!	; 0xf28

00016d0c <SSL_CTX_set_security_callback@plt>:
   16d0c:	add	ip, pc, #0, 12
   16d10:	add	ip, ip, #421888	; 0x67000
   16d14:	ldr	pc, [ip, #3872]!	; 0xf20

00016d18 <X509_add1_reject_object@plt>:
   16d18:	add	ip, pc, #0, 12
   16d1c:	add	ip, ip, #421888	; 0x67000
   16d20:	ldr	pc, [ip, #3864]!	; 0xf18

00016d24 <BIO_connect@plt>:
   16d24:	add	ip, pc, #0, 12
   16d28:	add	ip, ip, #421888	; 0x67000
   16d2c:	ldr	pc, [ip, #3856]!	; 0xf10

00016d30 <EVP_CIPHER_CTX_key_length@plt>:
   16d30:	add	ip, pc, #0, 12
   16d34:	add	ip, ip, #421888	; 0x67000
   16d38:	ldr	pc, [ip, #3848]!	; 0xf08

00016d3c <PKCS8_decrypt@plt>:
   16d3c:	add	ip, pc, #0, 12
   16d40:	add	ip, ip, #421888	; 0x67000
   16d44:	ldr	pc, [ip, #3840]!	; 0xf00

00016d48 <ASN1_STRING_set@plt>:
   16d48:	add	ip, pc, #0, 12
   16d4c:	add	ip, ip, #421888	; 0x67000
   16d50:	ldr	pc, [ip, #3832]!	; 0xef8

00016d54 <X509_VERIFY_PARAM_free@plt>:
   16d54:	add	ip, pc, #0, 12
   16d58:	add	ip, ip, #421888	; 0x67000
   16d5c:	ldr	pc, [ip, #3824]!	; 0xef0

00016d60 <CMS_decrypt_set1_key@plt>:
   16d60:	add	ip, pc, #0, 12
   16d64:	add	ip, ip, #421888	; 0x67000
   16d68:	ldr	pc, [ip, #3816]!	; 0xee8

00016d6c <EVP_CIPHER_flags@plt>:
   16d6c:	add	ip, pc, #0, 12
   16d70:	add	ip, ip, #421888	; 0x67000
   16d74:	ldr	pc, [ip, #3808]!	; 0xee0

00016d78 <UI_create_method@plt>:
   16d78:	add	ip, pc, #0, 12
   16d7c:	add	ip, ip, #421888	; 0x67000
   16d80:	ldr	pc, [ip, #3800]!	; 0xed8

00016d84 <BN_is_zero@plt>:
   16d84:	add	ip, pc, #0, 12
   16d88:	add	ip, ip, #421888	; 0x67000
   16d8c:	ldr	pc, [ip, #3792]!	; 0xed0

00016d90 <SSL_get_srp_username@plt>:
   16d90:	add	ip, pc, #0, 12
   16d94:	add	ip, ip, #421888	; 0x67000
   16d98:	ldr	pc, [ip, #3784]!	; 0xec8

00016d9c <BN_GENCB_get_arg@plt>:
   16d9c:	add	ip, pc, #0, 12
   16da0:	add	ip, ip, #421888	; 0x67000
   16da4:	ldr	pc, [ip, #3776]!	; 0xec0

00016da8 <BIO_next@plt>:
   16da8:	add	ip, pc, #0, 12
   16dac:	add	ip, ip, #421888	; 0x67000
   16db0:	ldr	pc, [ip, #3768]!	; 0xeb8

00016db4 <signal@plt>:
   16db4:	add	ip, pc, #0, 12
   16db8:	add	ip, ip, #421888	; 0x67000
   16dbc:	ldr	pc, [ip, #3760]!	; 0xeb0

00016dc0 <X509_check_purpose@plt>:
   16dc0:	add	ip, pc, #0, 12
   16dc4:	add	ip, ip, #421888	; 0x67000
   16dc8:	ldr	pc, [ip, #3752]!	; 0xea8

00016dcc <SSL_CTX_use_certificate@plt>:
   16dcc:	add	ip, pc, #0, 12
   16dd0:	add	ip, ip, #421888	; 0x67000
   16dd4:	ldr	pc, [ip, #3744]!	; 0xea0

00016dd8 <CMS_ReceiptRequest_create0@plt>:
   16dd8:	add	ip, pc, #0, 12
   16ddc:	add	ip, ip, #421888	; 0x67000
   16de0:	ldr	pc, [ip, #3736]!	; 0xe98

00016de4 <PKCS7_verify@plt>:
   16de4:	add	ip, pc, #0, 12
   16de8:	add	ip, ip, #421888	; 0x67000
   16dec:	ldr	pc, [ip, #3728]!	; 0xe90

00016df0 <SSL_CTX_sess_set_new_cb@plt>:
   16df0:	add	ip, pc, #0, 12
   16df4:	add	ip, ip, #421888	; 0x67000
   16df8:	ldr	pc, [ip, #3720]!	; 0xe88

00016dfc <TS_VERIFY_CTX_add_flags@plt>:
   16dfc:	add	ip, pc, #0, 12
   16e00:	add	ip, ip, #421888	; 0x67000
   16e04:	ldr	pc, [ip, #3712]!	; 0xe80

00016e08 <SSL_CTX_set_not_resumable_session_callback@plt>:
   16e08:	add	ip, pc, #0, 12
   16e0c:	add	ip, ip, #421888	; 0x67000
   16e10:	ldr	pc, [ip, #3704]!	; 0xe78

00016e14 <OBJ_NAME_do_all_sorted@plt>:
   16e14:	add	ip, pc, #0, 12
   16e18:	add	ip, ip, #421888	; 0x67000
   16e1c:	ldr	pc, [ip, #3696]!	; 0xe70

00016e20 <PEM_write_bio_PrivateKey_traditional@plt>:
   16e20:	add	ip, pc, #0, 12
   16e24:	add	ip, ip, #421888	; 0x67000
   16e28:	ldr	pc, [ip, #3688]!	; 0xe68

00016e2c <X509_get_signature_nid@plt>:
   16e2c:	add	ip, pc, #0, 12
   16e30:	add	ip, ip, #421888	; 0x67000
   16e34:	ldr	pc, [ip, #3680]!	; 0xe60

00016e38 <NCONF_free@plt>:
   16e38:	add	ip, pc, #0, 12
   16e3c:	add	ip, ip, #421888	; 0x67000
   16e40:	ldr	pc, [ip, #3672]!	; 0xe58

00016e44 <Camellia_set_key@plt>:
   16e44:	add	ip, pc, #0, 12
   16e48:	add	ip, ip, #421888	; 0x67000
   16e4c:	ldr	pc, [ip, #3664]!	; 0xe50

00016e50 <CMS_final@plt>:
   16e50:	add	ip, pc, #0, 12
   16e54:	add	ip, ip, #421888	; 0x67000
   16e58:	ldr	pc, [ip, #3656]!	; 0xe48

00016e5c <TS_VERIFY_CTX_new@plt>:
   16e5c:	add	ip, pc, #0, 12
   16e60:	add	ip, ip, #421888	; 0x67000
   16e64:	ldr	pc, [ip, #3648]!	; 0xe40

00016e68 <EC_get_builtin_curves@plt>:
   16e68:	add	ip, pc, #0, 12
   16e6c:	add	ip, ip, #421888	; 0x67000
   16e70:	ldr	pc, [ip, #3640]!	; 0xe38

00016e74 <X509_CRL_get_ext_d2i@plt>:
   16e74:	add	ip, pc, #0, 12
   16e78:	add	ip, ip, #421888	; 0x67000
   16e7c:	ldr	pc, [ip, #3632]!	; 0xe30

00016e80 <SSL_get_sigalgs@plt>:
   16e80:	add	ip, pc, #0, 12
   16e84:	add	ip, ip, #421888	; 0x67000
   16e88:	ldr	pc, [ip, #3624]!	; 0xe28

00016e8c <ASN1_item_d2i@plt>:
   16e8c:	add	ip, pc, #0, 12
   16e90:	add	ip, ip, #421888	; 0x67000
   16e94:	ldr	pc, [ip, #3616]!	; 0xe20

00016e98 <SSL_CONF_CTX_set_flags@plt>:
   16e98:	add	ip, pc, #0, 12
   16e9c:	add	ip, ip, #421888	; 0x67000
   16ea0:	ldr	pc, [ip, #3608]!	; 0xe18

00016ea4 <__lxstat@plt>:
   16ea4:	add	ip, pc, #0, 12
   16ea8:	add	ip, ip, #421888	; 0x67000
   16eac:	ldr	pc, [ip, #3600]!	; 0xe10

00016eb0 <BIO_dump@plt>:
   16eb0:	add	ip, pc, #0, 12
   16eb4:	add	ip, ip, #421888	; 0x67000
   16eb8:	ldr	pc, [ip, #3592]!	; 0xe08

00016ebc <PEM_write_bio_X509_AUX@plt>:
   16ebc:	add	ip, pc, #0, 12
   16ec0:	add	ip, ip, #421888	; 0x67000
   16ec4:	ldr	pc, [ip, #3584]!	; 0xe00

00016ec8 <__gmon_start__@plt>:
   16ec8:	add	ip, pc, #0, 12
   16ecc:	add	ip, ip, #421888	; 0x67000
   16ed0:	ldr	pc, [ip, #3576]!	; 0xdf8

00016ed4 <SSL_get_current_cipher@plt>:
   16ed4:	add	ip, pc, #0, 12
   16ed8:	add	ip, ip, #421888	; 0x67000
   16edc:	ldr	pc, [ip, #3568]!	; 0xdf0

00016ee0 <ASN1_TYPE_free@plt>:
   16ee0:	add	ip, pc, #0, 12
   16ee4:	add	ip, ip, #421888	; 0x67000
   16ee8:	ldr	pc, [ip, #3560]!	; 0xde8

00016eec <GENERAL_NAMES_free@plt>:
   16eec:	add	ip, pc, #0, 12
   16ef0:	add	ip, ip, #421888	; 0x67000
   16ef4:	ldr	pc, [ip, #3552]!	; 0xde0

00016ef8 <RSA_private_encrypt@plt>:
   16ef8:	add	ip, pc, #0, 12
   16efc:	add	ip, ip, #421888	; 0x67000
   16f00:	ldr	pc, [ip, #3544]!	; 0xdd8

00016f04 <X509_VERIFY_PARAM_set_auth_level@plt>:
   16f04:	add	ip, pc, #0, 12
   16f08:	add	ip, ip, #421888	; 0x67000
   16f0c:	ldr	pc, [ip, #3536]!	; 0xdd0

00016f10 <ASN1_TIME_print@plt>:
   16f10:	add	ip, pc, #0, 12
   16f14:	add	ip, ip, #421888	; 0x67000
   16f18:	ldr	pc, [ip, #3528]!	; 0xdc8

00016f1c <SSL_version@plt>:
   16f1c:	add	ip, pc, #0, 12
   16f20:	add	ip, ip, #421888	; 0x67000
   16f24:	ldr	pc, [ip, #3520]!	; 0xdc0

00016f28 <ASN1_TIME_set_string@plt>:
   16f28:	add	ip, pc, #0, 12
   16f2c:	add	ip, ip, #421888	; 0x67000
   16f30:	ldr	pc, [ip, #3512]!	; 0xdb8

00016f34 <DH_size@plt>:
   16f34:	add	ip, pc, #0, 12
   16f38:	add	ip, ip, #421888	; 0x67000
   16f3c:	ldr	pc, [ip, #3504]!	; 0xdb0

00016f40 <CMS_get0_SignerInfos@plt>:
   16f40:	add	ip, pc, #0, 12
   16f44:	add	ip, ip, #421888	; 0x67000
   16f48:	ldr	pc, [ip, #3496]!	; 0xda8

00016f4c <X509_get_X509_PUBKEY@plt>:
   16f4c:	add	ip, pc, #0, 12
   16f50:	add	ip, ip, #421888	; 0x67000
   16f54:	ldr	pc, [ip, #3488]!	; 0xda0

00016f58 <PEM_write_bio_ECPKParameters@plt>:
   16f58:	add	ip, pc, #0, 12
   16f5c:	add	ip, ip, #421888	; 0x67000
   16f60:	ldr	pc, [ip, #3480]!	; 0xd98

00016f64 <EVP_PKEY2PKCS8@plt>:
   16f64:	add	ip, pc, #0, 12
   16f68:	add	ip, ip, #421888	; 0x67000
   16f6c:	ldr	pc, [ip, #3472]!	; 0xd90

00016f70 <OCSP_copy_nonce@plt>:
   16f70:	add	ip, pc, #0, 12
   16f74:	add	ip, ip, #421888	; 0x67000
   16f78:	ldr	pc, [ip, #3464]!	; 0xd88

00016f7c <d2i_RSAPrivateKey@plt>:
   16f7c:	add	ip, pc, #0, 12
   16f80:	add	ip, ip, #421888	; 0x67000
   16f84:	ldr	pc, [ip, #3456]!	; 0xd80

00016f88 <__isoc99_sscanf@plt>:
   16f88:	add	ip, pc, #0, 12
   16f8c:	add	ip, ip, #421888	; 0x67000
   16f90:	ldr	pc, [ip, #3448]!	; 0xd78

00016f94 <ASN1_TYPE_get@plt>:
   16f94:	add	ip, pc, #0, 12
   16f98:	add	ip, ip, #421888	; 0x67000
   16f9c:	ldr	pc, [ip, #3440]!	; 0xd70

00016fa0 <CMS_get0_signers@plt>:
   16fa0:	add	ip, pc, #0, 12
   16fa4:	add	ip, ip, #421888	; 0x67000
   16fa8:	ldr	pc, [ip, #3432]!	; 0xd68

00016fac <PKCS12_SAFEBAG_get0_safes@plt>:
   16fac:	add	ip, pc, #0, 12
   16fb0:	add	ip, ip, #421888	; 0x67000
   16fb4:	ldr	pc, [ip, #3424]!	; 0xd60

00016fb8 <TS_REQ_to_TS_VERIFY_CTX@plt>:
   16fb8:	add	ip, pc, #0, 12
   16fbc:	add	ip, ip, #421888	; 0x67000
   16fc0:	ldr	pc, [ip, #3416]!	; 0xd58

00016fc4 <SSL_CONF_CTX_set_ssl_ctx@plt>:
   16fc4:	add	ip, pc, #0, 12
   16fc8:	add	ip, ip, #421888	; 0x67000
   16fcc:	ldr	pc, [ip, #3408]!	; 0xd50

00016fd0 <i2d_OCSP_RESPONSE@plt>:
   16fd0:	add	ip, pc, #0, 12
   16fd4:	add	ip, ip, #421888	; 0x67000
   16fd8:	ldr	pc, [ip, #3400]!	; 0xd48

00016fdc <OSSL_STORE_expect@plt>:
   16fdc:	add	ip, pc, #0, 12
   16fe0:	add	ip, ip, #421888	; 0x67000
   16fe4:	ldr	pc, [ip, #3392]!	; 0xd40

00016fe8 <d2i_PUBKEY_bio@plt>:
   16fe8:	add	ip, pc, #0, 12
   16fec:	add	ip, ip, #421888	; 0x67000
   16ff0:	ldr	pc, [ip, #3384]!	; 0xd38

00016ff4 <X509_STORE_CTX_get_num_untrusted@plt>:
   16ff4:	add	ip, pc, #0, 12
   16ff8:	add	ip, ip, #421888	; 0x67000
   16ffc:	ldr	pc, [ip, #3376]!	; 0xd30

00017000 <Camellia_cbc_encrypt@plt>:
   17000:	add	ip, pc, #0, 12
   17004:	add	ip, ip, #421888	; 0x67000
   17008:	ldr	pc, [ip, #3368]!	; 0xd28

0001700c <OBJ_nid2ln@plt>:
   1700c:	add	ip, pc, #0, 12
   17010:	add	ip, ip, #421888	; 0x67000
   17014:	ldr	pc, [ip, #3360]!	; 0xd20

00017018 <EC_GROUP_new_by_curve_name@plt>:
   17018:	add	ip, pc, #0, 12
   1701c:	add	ip, ip, #421888	; 0x67000
   17020:	ldr	pc, [ip, #3352]!	; 0xd18

00017024 <GENERAL_NAME_free@plt>:
   17024:	add	ip, pc, #0, 12
   17028:	add	ip, ip, #421888	; 0x67000
   1702c:	ldr	pc, [ip, #3344]!	; 0xd10

00017030 <OSSL_STORE_SEARCH_by_name@plt>:
   17030:	add	ip, pc, #0, 12
   17034:	add	ip, ip, #421888	; 0x67000
   17038:	ldr	pc, [ip, #3336]!	; 0xd08

0001703c <PEM_read_bio_ECPKParameters@plt>:
   1703c:	add	ip, pc, #0, 12
   17040:	add	ip, ip, #421888	; 0x67000
   17044:	ldr	pc, [ip, #3328]!	; 0xd00

00017048 <TS_MSG_IMPRINT_new@plt>:
   17048:	add	ip, pc, #0, 12
   1704c:	add	ip, ip, #421888	; 0x67000
   17050:	ldr	pc, [ip, #3320]!	; 0xcf8

00017054 <BIO_number_written@plt>:
   17054:	add	ip, pc, #0, 12
   17058:	add	ip, ip, #421888	; 0x67000
   1705c:	ldr	pc, [ip, #3312]!	; 0xcf0

00017060 <BIO_get_retry_reason@plt>:
   17060:	add	ip, pc, #0, 12
   17064:	add	ip, ip, #421888	; 0x67000
   17068:	ldr	pc, [ip, #3304]!	; 0xce8

0001706c <ERR_clear_error@plt>:
   1706c:			; <UNDEFINED> instruction: 0xe7fd4778
   17070:	add	ip, pc, #0, 12
   17074:	add	ip, ip, #421888	; 0x67000
   17078:	ldr	pc, [ip, #3292]!	; 0xcdc

0001707c <OBJ_obj2nid@plt>:
   1707c:	add	ip, pc, #0, 12
   17080:	add	ip, ip, #421888	; 0x67000
   17084:	ldr	pc, [ip, #3284]!	; 0xcd4

00017088 <NETSCAPE_CERT_SEQUENCE_new@plt>:
   17088:	add	ip, pc, #0, 12
   1708c:	add	ip, ip, #421888	; 0x67000
   17090:	ldr	pc, [ip, #3276]!	; 0xccc

00017094 <SSL_ct_is_enabled@plt>:
   17094:	add	ip, pc, #0, 12
   17098:	add	ip, ip, #421888	; 0x67000
   1709c:	ldr	pc, [ip, #3268]!	; 0xcc4

000170a0 <SSL_SESSION_new@plt>:
   170a0:	add	ip, pc, #0, 12
   170a4:	add	ip, ip, #421888	; 0x67000
   170a8:	ldr	pc, [ip, #3260]!	; 0xcbc

000170ac <EVP_PKEY_CTX_new@plt>:
   170ac:	add	ip, pc, #0, 12
   170b0:	add	ip, ip, #421888	; 0x67000
   170b4:	ldr	pc, [ip, #3252]!	; 0xcb4

000170b8 <i2b_PVK_bio@plt>:
   170b8:	add	ip, pc, #0, 12
   170bc:	add	ip, ip, #421888	; 0x67000
   170c0:	ldr	pc, [ip, #3244]!	; 0xcac

000170c4 <ASN1_GENERALIZEDTIME_new@plt>:
   170c4:	add	ip, pc, #0, 12
   170c8:	add	ip, ip, #421888	; 0x67000
   170cc:	ldr	pc, [ip, #3236]!	; 0xca4

000170d0 <X509_ATTRIBUTE_get0_type@plt>:
   170d0:	add	ip, pc, #0, 12
   170d4:	add	ip, ip, #421888	; 0x67000
   170d8:	ldr	pc, [ip, #3228]!	; 0xc9c

000170dc <X509V3_EXT_add_nconf@plt>:
   170dc:	add	ip, pc, #0, 12
   170e0:	add	ip, ip, #421888	; 0x67000
   170e4:	ldr	pc, [ip, #3220]!	; 0xc94

000170e8 <RAND_poll@plt>:
   170e8:	add	ip, pc, #0, 12
   170ec:	add	ip, ip, #421888	; 0x67000
   170f0:	ldr	pc, [ip, #3212]!	; 0xc8c

000170f4 <X509_digest@plt>:
   170f4:	add	ip, pc, #0, 12
   170f8:	add	ip, ip, #421888	; 0x67000
   170fc:	ldr	pc, [ip, #3204]!	; 0xc84

00017100 <X509_VERIFY_PARAM_get0_name@plt>:
   17100:	add	ip, pc, #0, 12
   17104:	add	ip, ip, #421888	; 0x67000
   17108:	ldr	pc, [ip, #3196]!	; 0xc7c

0001710c <rename@plt>:
   1710c:	add	ip, pc, #0, 12
   17110:	add	ip, ip, #421888	; 0x67000
   17114:	ldr	pc, [ip, #3188]!	; 0xc74

00017118 <TS_CONF_set_certs@plt>:
   17118:	add	ip, pc, #0, 12
   1711c:	add	ip, ip, #421888	; 0x67000
   17120:	ldr	pc, [ip, #3180]!	; 0xc6c

00017124 <EC_POINT_point2bn@plt>:
   17124:	add	ip, pc, #0, 12
   17128:	add	ip, ip, #421888	; 0x67000
   1712c:	ldr	pc, [ip, #3172]!	; 0xc64

00017130 <BIO_new_dgram@plt>:
   17130:	add	ip, pc, #0, 12
   17134:	add	ip, ip, #421888	; 0x67000
   17138:	ldr	pc, [ip, #3164]!	; 0xc5c

0001713c <strncpy@plt>:
   1713c:	add	ip, pc, #0, 12
   17140:	add	ip, ip, #421888	; 0x67000
   17144:	ldr	pc, [ip, #3156]!	; 0xc54

00017148 <fclose@plt>:
   17148:	add	ip, pc, #0, 12
   1714c:	add	ip, ip, #421888	; 0x67000
   17150:	ldr	pc, [ip, #3148]!	; 0xc4c

00017154 <BIO_set_tcp_ndelay@plt>:
   17154:	add	ip, pc, #0, 12
   17158:	add	ip, ip, #421888	; 0x67000
   1715c:	ldr	pc, [ip, #3140]!	; 0xc44

00017160 <EVP_PKEY_missing_parameters@plt>:
   17160:	add	ip, pc, #0, 12
   17164:	add	ip, ip, #421888	; 0x67000
   17168:	ldr	pc, [ip, #3132]!	; 0xc3c

0001716c <TS_CONF_set_ess_cert_id_digest@plt>:
   1716c:	add	ip, pc, #0, 12
   17170:	add	ip, ip, #421888	; 0x67000
   17174:	ldr	pc, [ip, #3124]!	; 0xc34

00017178 <fgets@plt>:
   17178:	add	ip, pc, #0, 12
   1717c:	add	ip, ip, #421888	; 0x67000
   17180:	ldr	pc, [ip, #3116]!	; 0xc2c

00017184 <CMS_EncryptedData_encrypt@plt>:
   17184:	add	ip, pc, #0, 12
   17188:	add	ip, ip, #421888	; 0x67000
   1718c:	ldr	pc, [ip, #3108]!	; 0xc24

00017190 <getenv@plt>:
   17190:	add	ip, pc, #0, 12
   17194:	add	ip, ip, #421888	; 0x67000
   17198:	ldr	pc, [ip, #3100]!	; 0xc1c

0001719c <EVP_PKEY_new@plt>:
   1719c:	add	ip, pc, #0, 12
   171a0:	add	ip, ip, #421888	; 0x67000
   171a4:	ldr	pc, [ip, #3092]!	; 0xc14

000171a8 <CONF_modules_load@plt>:
   171a8:	add	ip, pc, #0, 12
   171ac:	add	ip, ip, #421888	; 0x67000
   171b0:	ldr	pc, [ip, #3084]!	; 0xc0c

000171b4 <OPENSSL_strlcat@plt>:
   171b4:	add	ip, pc, #0, 12
   171b8:	add	ip, ip, #421888	; 0x67000
   171bc:	ldr	pc, [ip, #3076]!	; 0xc04

000171c0 <CMS_sign@plt>:
   171c0:	add	ip, pc, #0, 12
   171c4:	add	ip, ip, #421888	; 0x67000
   171c8:	ldr	pc, [ip, #3068]!	; 0xbfc

000171cc <X509_LOOKUP_ctrl@plt>:
   171cc:	add	ip, pc, #0, 12
   171d0:	add	ip, ip, #421888	; 0x67000
   171d4:	ldr	pc, [ip, #3060]!	; 0xbf4

000171d8 <SSL_CTX_set_ciphersuites@plt>:
   171d8:	add	ip, pc, #0, 12
   171dc:	add	ip, ip, #421888	; 0x67000
   171e0:	ldr	pc, [ip, #3052]!	; 0xbec

000171e4 <SSL_SESSION_get0_peer@plt>:
   171e4:	add	ip, pc, #0, 12
   171e8:	add	ip, ip, #421888	; 0x67000
   171ec:	ldr	pc, [ip, #3044]!	; 0xbe4

000171f0 <__printf_chk@plt>:
   171f0:	add	ip, pc, #0, 12
   171f4:	add	ip, ip, #421888	; 0x67000
   171f8:	ldr	pc, [ip, #3036]!	; 0xbdc

000171fc <ERR_error_string_n@plt>:
   171fc:	add	ip, pc, #0, 12
   17200:	add	ip, ip, #421888	; 0x67000
   17204:	ldr	pc, [ip, #3028]!	; 0xbd4

00017208 <i2d_CMS_bio_stream@plt>:
   17208:	add	ip, pc, #0, 12
   1720c:	add	ip, ip, #421888	; 0x67000
   17210:	ldr	pc, [ip, #3020]!	; 0xbcc

00017214 <SSL_CTX_set_psk_find_session_callback@plt>:
   17214:	add	ip, pc, #0, 12
   17218:	add	ip, ip, #421888	; 0x67000
   1721c:	ldr	pc, [ip, #3012]!	; 0xbc4

00017220 <PKCS7_decrypt@plt>:
   17220:	add	ip, pc, #0, 12
   17224:	add	ip, ip, #421888	; 0x67000
   17228:	ldr	pc, [ip, #3004]!	; 0xbbc

0001722c <strtod@plt>:
   1722c:	add	ip, pc, #0, 12
   17230:	add	ip, ip, #421888	; 0x67000
   17234:	ldr	pc, [ip, #2996]!	; 0xbb4

00017238 <X509_get_pubkey@plt>:
   17238:	add	ip, pc, #0, 12
   1723c:	add	ip, ip, #421888	; 0x67000
   17240:	ldr	pc, [ip, #2988]!	; 0xbac

00017244 <PEM_write_bio_X509_CRL@plt>:
   17244:	add	ip, pc, #0, 12
   17248:	add	ip, ip, #421888	; 0x67000
   1724c:	ldr	pc, [ip, #2980]!	; 0xba4

00017250 <strchr@plt>:
   17250:	add	ip, pc, #0, 12
   17254:	add	ip, ip, #421888	; 0x67000
   17258:	ldr	pc, [ip, #2972]!	; 0xb9c

0001725c <EC_KEY_check_key@plt>:
   1725c:	add	ip, pc, #0, 12
   17260:	add	ip, ip, #421888	; 0x67000
   17264:	ldr	pc, [ip, #2964]!	; 0xb94

00017268 <SRP_VBASE_get1_by_user@plt>:
   17268:	add	ip, pc, #0, 12
   1726c:	add	ip, ip, #421888	; 0x67000
   17270:	ldr	pc, [ip, #2956]!	; 0xb8c

00017274 <SSL_CTX_set_srp_verify_param_callback@plt>:
   17274:	add	ip, pc, #0, 12
   17278:	add	ip, ip, #421888	; 0x67000
   1727c:	ldr	pc, [ip, #2948]!	; 0xb84

00017280 <TS_RESP_print_bio@plt>:
   17280:	add	ip, pc, #0, 12
   17284:	add	ip, ip, #421888	; 0x67000
   17288:	ldr	pc, [ip, #2940]!	; 0xb7c

0001728c <X509_VERIFY_PARAM_set1_ip_asc@plt>:
   1728c:	add	ip, pc, #0, 12
   17290:	add	ip, ip, #421888	; 0x67000
   17294:	ldr	pc, [ip, #2932]!	; 0xb74

00017298 <CMS_EncryptedData_decrypt@plt>:
   17298:	add	ip, pc, #0, 12
   1729c:	add	ip, ip, #421888	; 0x67000
   172a0:	ldr	pc, [ip, #2924]!	; 0xb6c

000172a4 <EC_KEY_set_enc_flags@plt>:
   172a4:	add	ip, pc, #0, 12
   172a8:	add	ip, ip, #421888	; 0x67000
   172ac:	ldr	pc, [ip, #2916]!	; 0xb64

000172b0 <putchar@plt>:
   172b0:	add	ip, pc, #0, 12
   172b4:	add	ip, ip, #421888	; 0x67000
   172b8:	ldr	pc, [ip, #2908]!	; 0xb5c

000172bc <SSL_set_SSL_CTX@plt>:
   172bc:	add	ip, pc, #0, 12
   172c0:	add	ip, ip, #421888	; 0x67000
   172c4:	ldr	pc, [ip, #2900]!	; 0xb54

000172c8 <strcasecmp@plt>:
   172c8:	add	ip, pc, #0, 12
   172cc:	add	ip, ip, #421888	; 0x67000
   172d0:	ldr	pc, [ip, #2892]!	; 0xb4c

000172d4 <TS_MSG_IMPRINT_free@plt>:
   172d4:	add	ip, pc, #0, 12
   172d8:	add	ip, ip, #421888	; 0x67000
   172dc:	ldr	pc, [ip, #2884]!	; 0xb44

000172e0 <CMS_add1_signer@plt>:
   172e0:	add	ip, pc, #0, 12
   172e4:	add	ip, ip, #421888	; 0x67000
   172e8:	ldr	pc, [ip, #2876]!	; 0xb3c

000172ec <PEM_X509_INFO_read_bio@plt>:
   172ec:	add	ip, pc, #0, 12
   172f0:	add	ip, ip, #421888	; 0x67000
   172f4:	ldr	pc, [ip, #2868]!	; 0xb34

000172f8 <EVP_CIPHER_key_length@plt>:
   172f8:	add	ip, pc, #0, 12
   172fc:	add	ip, ip, #421888	; 0x67000
   17300:	ldr	pc, [ip, #2860]!	; 0xb2c

00017304 <PKCS7_get0_signers@plt>:
   17304:	add	ip, pc, #0, 12
   17308:	add	ip, ip, #421888	; 0x67000
   1730c:	ldr	pc, [ip, #2852]!	; 0xb24

00017310 <HMAC_Update@plt>:
   17310:	add	ip, pc, #0, 12
   17314:	add	ip, ip, #421888	; 0x67000
   17318:	ldr	pc, [ip, #2844]!	; 0xb1c

0001731c <UI_method_set_closer@plt>:
   1731c:	add	ip, pc, #0, 12
   17320:	add	ip, ip, #421888	; 0x67000
   17324:	ldr	pc, [ip, #2836]!	; 0xb14

00017328 <PKCS12_unpack_p7encdata@plt>:
   17328:	add	ip, pc, #0, 12
   1732c:	add	ip, ip, #421888	; 0x67000
   17330:	ldr	pc, [ip, #2828]!	; 0xb0c

00017334 <CMS_ContentInfo_free@plt>:
   17334:	add	ip, pc, #0, 12
   17338:	add	ip, ip, #421888	; 0x67000
   1733c:	ldr	pc, [ip, #2820]!	; 0xb04

00017340 <EVP_PKEY_encrypt_init@plt>:
   17340:	add	ip, pc, #0, 12
   17344:	add	ip, ip, #421888	; 0x67000
   17348:	ldr	pc, [ip, #2812]!	; 0xafc

0001734c <PEM_read_bio_DSAparams@plt>:
   1734c:	add	ip, pc, #0, 12
   17350:	add	ip, ip, #421888	; 0x67000
   17354:	ldr	pc, [ip, #2804]!	; 0xaf4

00017358 <SSL_get_session@plt>:
   17358:	add	ip, pc, #0, 12
   1735c:	add	ip, ip, #421888	; 0x67000
   17360:	ldr	pc, [ip, #2796]!	; 0xaec

00017364 <SSL_dane_tlsa_add@plt>:
   17364:	add	ip, pc, #0, 12
   17368:	add	ip, ip, #421888	; 0x67000
   1736c:	ldr	pc, [ip, #2788]!	; 0xae4

00017370 <EVP_read_pw_string@plt>:
   17370:	add	ip, pc, #0, 12
   17374:	add	ip, ip, #421888	; 0x67000
   17378:	ldr	pc, [ip, #2780]!	; 0xadc

0001737c <EVP_PKEY_sign_init@plt>:
   1737c:	add	ip, pc, #0, 12
   17380:	add	ip, ip, #421888	; 0x67000
   17384:	ldr	pc, [ip, #2772]!	; 0xad4

00017388 <SMIME_write_PKCS7@plt>:
   17388:	add	ip, pc, #0, 12
   1738c:	add	ip, ip, #421888	; 0x67000
   17390:	ldr	pc, [ip, #2764]!	; 0xacc

00017394 <X509_INFO_free@plt>:
   17394:	add	ip, pc, #0, 12
   17398:	add	ip, ip, #421888	; 0x67000
   1739c:	ldr	pc, [ip, #2756]!	; 0xac4

000173a0 <BN_generate_prime_ex@plt>:
   173a0:	add	ip, pc, #0, 12
   173a4:	add	ip, ip, #421888	; 0x67000
   173a8:	ldr	pc, [ip, #2748]!	; 0xabc

000173ac <SSL_verify_client_post_handshake@plt>:
   173ac:	add	ip, pc, #0, 12
   173b0:	add	ip, ip, #421888	; 0x67000
   173b4:	ldr	pc, [ip, #2740]!	; 0xab4

000173b8 <ASN1_UNIVERSALSTRING_to_string@plt>:
   173b8:	add	ip, pc, #0, 12
   173bc:	add	ip, ip, #421888	; 0x67000
   173c0:	ldr	pc, [ip, #2732]!	; 0xaac

000173c4 <SSL_CTX_set_psk_server_callback@plt>:
   173c4:	add	ip, pc, #0, 12
   173c8:	add	ip, ip, #421888	; 0x67000
   173cc:	ldr	pc, [ip, #2724]!	; 0xaa4

000173d0 <X509_OBJECT_get0_X509@plt>:
   173d0:	add	ip, pc, #0, 12
   173d4:	add	ip, ip, #421888	; 0x67000
   173d8:	ldr	pc, [ip, #2716]!	; 0xa9c

000173dc <SSL_CIPHER_find@plt>:
   173dc:	add	ip, pc, #0, 12
   173e0:	add	ip, ip, #421888	; 0x67000
   173e4:	ldr	pc, [ip, #2708]!	; 0xa94

000173e8 <PKCS12_SAFEBAG_get0_p8inf@plt>:
   173e8:	add	ip, pc, #0, 12
   173ec:	add	ip, ip, #421888	; 0x67000
   173f0:	ldr	pc, [ip, #2700]!	; 0xa8c

000173f4 <TS_STATUS_INFO_new@plt>:
   173f4:	add	ip, pc, #0, 12
   173f8:	add	ip, ip, #421888	; 0x67000
   173fc:	ldr	pc, [ip, #2692]!	; 0xa84

00017400 <TS_REQ_free@plt>:
   17400:	add	ip, pc, #0, 12
   17404:	add	ip, ip, #421888	; 0x67000
   17408:	ldr	pc, [ip, #2684]!	; 0xa7c

0001740c <X509_VERIFY_PARAM_set_depth@plt>:
   1740c:	add	ip, pc, #0, 12
   17410:	add	ip, ip, #421888	; 0x67000
   17414:	ldr	pc, [ip, #2676]!	; 0xa74

00017418 <SSL_write@plt>:
   17418:	add	ip, pc, #0, 12
   1741c:	add	ip, ip, #421888	; 0x67000
   17420:	ldr	pc, [ip, #2668]!	; 0xa6c

00017424 <i2b_PublicKey_bio@plt>:
   17424:	add	ip, pc, #0, 12
   17428:	add	ip, ip, #421888	; 0x67000
   1742c:	ldr	pc, [ip, #2660]!	; 0xa64

00017430 <SSL_CTX_set_tlsext_use_srtp@plt>:
   17430:	add	ip, pc, #0, 12
   17434:	add	ip, ip, #421888	; 0x67000
   17438:	ldr	pc, [ip, #2652]!	; 0xa5c

0001743c <EC_KEY_precompute_mult@plt>:
   1743c:	add	ip, pc, #0, 12
   17440:	add	ip, ip, #421888	; 0x67000
   17444:	ldr	pc, [ip, #2644]!	; 0xa54

00017448 <d2i_ASN1_TYPE@plt>:
   17448:	add	ip, pc, #0, 12
   1744c:	add	ip, ip, #421888	; 0x67000
   17450:	ldr	pc, [ip, #2636]!	; 0xa4c

00017454 <ENGINE_get_first@plt>:
   17454:	add	ip, pc, #0, 12
   17458:	add	ip, ip, #421888	; 0x67000
   1745c:	ldr	pc, [ip, #2628]!	; 0xa44

00017460 <TS_TST_INFO_free@plt>:
   17460:	add	ip, pc, #0, 12
   17464:	add	ip, ip, #421888	; 0x67000
   17468:	ldr	pc, [ip, #2620]!	; 0xa3c

0001746c <BN_set_word@plt>:
   1746c:	add	ip, pc, #0, 12
   17470:	add	ip, ip, #421888	; 0x67000
   17474:	ldr	pc, [ip, #2612]!	; 0xa34

00017478 <BIO_ADDRINFO_protocol@plt>:
   17478:	add	ip, pc, #0, 12
   1747c:	add	ip, ip, #421888	; 0x67000
   17480:	ldr	pc, [ip, #2604]!	; 0xa2c

00017484 <X509_NAME_hash_old@plt>:
   17484:	add	ip, pc, #0, 12
   17488:	add	ip, ip, #421888	; 0x67000
   1748c:	ldr	pc, [ip, #2596]!	; 0xa24

00017490 <stpcpy@plt>:
   17490:	add	ip, pc, #0, 12
   17494:	add	ip, ip, #421888	; 0x67000
   17498:	ldr	pc, [ip, #2588]!	; 0xa1c

0001749c <EVP_DigestSignInit@plt>:
   1749c:	add	ip, pc, #0, 12
   174a0:	add	ip, ip, #421888	; 0x67000
   174a4:	ldr	pc, [ip, #2580]!	; 0xa14

000174a8 <ENGINE_get_name@plt>:
   174a8:	add	ip, pc, #0, 12
   174ac:	add	ip, ip, #421888	; 0x67000
   174b0:	ldr	pc, [ip, #2572]!	; 0xa0c

000174b4 <X509_VERIFY_PARAM_set_flags@plt>:
   174b4:	add	ip, pc, #0, 12
   174b8:	add	ip, ip, #421888	; 0x67000
   174bc:	ldr	pc, [ip, #2564]!	; 0xa04

000174c0 <BUF_reverse@plt>:
   174c0:	add	ip, pc, #0, 12
   174c4:	add	ip, ip, #421888	; 0x67000
   174c8:	ldr	pc, [ip, #2556]!	; 0x9fc

000174cc <i2a_ASN1_OBJECT@plt>:
   174cc:	add	ip, pc, #0, 12
   174d0:	add	ip, ip, #421888	; 0x67000
   174d4:	ldr	pc, [ip, #2548]!	; 0x9f4

000174d8 <SSL_session_reused@plt>:
   174d8:	add	ip, pc, #0, 12
   174dc:	add	ip, ip, #421888	; 0x67000
   174e0:	ldr	pc, [ip, #2540]!	; 0x9ec

000174e4 <UI_add_verify_string@plt>:
   174e4:	add	ip, pc, #0, 12
   174e8:	add	ip, ip, #421888	; 0x67000
   174ec:	ldr	pc, [ip, #2532]!	; 0x9e4

000174f0 <BN_bin2bn@plt>:
   174f0:	add	ip, pc, #0, 12
   174f4:	add	ip, ip, #421888	; 0x67000
   174f8:	ldr	pc, [ip, #2524]!	; 0x9dc

000174fc <ASYNC_WAIT_CTX_free@plt>:
   174fc:	add	ip, pc, #0, 12
   17500:	add	ip, ip, #421888	; 0x67000
   17504:	ldr	pc, [ip, #2516]!	; 0x9d4

00017508 <d2i_CMS_bio@plt>:
   17508:	add	ip, pc, #0, 12
   1750c:	add	ip, ip, #421888	; 0x67000
   17510:	ldr	pc, [ip, #2508]!	; 0x9cc

00017514 <X509_NAME_new@plt>:
   17514:	add	ip, pc, #0, 12
   17518:	add	ip, ip, #421888	; 0x67000
   1751c:	ldr	pc, [ip, #2500]!	; 0x9c4

00017520 <SSL_CTX_set_default_ctlog_list_file@plt>:
   17520:			; <UNDEFINED> instruction: 0xe7fd4778
   17524:	add	ip, pc, #0, 12
   17528:	add	ip, ip, #421888	; 0x67000
   1752c:	ldr	pc, [ip, #2488]!	; 0x9b8

00017530 <EC_GROUP_method_of@plt>:
   17530:	add	ip, pc, #0, 12
   17534:	add	ip, ip, #421888	; 0x67000
   17538:	ldr	pc, [ip, #2480]!	; 0x9b0

0001753c <BIO_s_accept@plt>:
   1753c:	add	ip, pc, #0, 12
   17540:	add	ip, ip, #421888	; 0x67000
   17544:	ldr	pc, [ip, #2472]!	; 0x9a8

00017548 <SSL_CTX_set_srp_client_pwd_callback@plt>:
   17548:	add	ip, pc, #0, 12
   1754c:	add	ip, ip, #421888	; 0x67000
   17550:	ldr	pc, [ip, #2464]!	; 0x9a0

00017554 <X509_EXTENSION_get_object@plt>:
   17554:	add	ip, pc, #0, 12
   17558:	add	ip, ip, #421888	; 0x67000
   1755c:	ldr	pc, [ip, #2456]!	; 0x998

00017560 <EVP_CIPHER_CTX_ctrl@plt>:
   17560:	add	ip, pc, #0, 12
   17564:	add	ip, ip, #421888	; 0x67000
   17568:	ldr	pc, [ip, #2448]!	; 0x990

0001756c <X509_ALGOR_get0@plt>:
   1756c:	add	ip, pc, #0, 12
   17570:	add	ip, ip, #421888	; 0x67000
   17574:	ldr	pc, [ip, #2440]!	; 0x988

00017578 <memset@plt>:
   17578:	add	ip, pc, #0, 12
   1757c:	add	ip, ip, #421888	; 0x67000
   17580:	ldr	pc, [ip, #2432]!	; 0x980

00017584 <X509_VERIFY_PARAM_set_time@plt>:
   17584:	add	ip, pc, #0, 12
   17588:	add	ip, ip, #421888	; 0x67000
   1758c:	ldr	pc, [ip, #2424]!	; 0x978

00017590 <OCSP_request_onereq_count@plt>:
   17590:	add	ip, pc, #0, 12
   17594:	add	ip, ip, #421888	; 0x67000
   17598:	ldr	pc, [ip, #2416]!	; 0x970

0001759c <SSL_get_ciphers@plt>:
   1759c:	add	ip, pc, #0, 12
   175a0:	add	ip, ip, #421888	; 0x67000
   175a4:	ldr	pc, [ip, #2408]!	; 0x968

000175a8 <BIO_f_nbio_test@plt>:
   175a8:	add	ip, pc, #0, 12
   175ac:	add	ip, ip, #421888	; 0x67000
   175b0:	ldr	pc, [ip, #2400]!	; 0x960

000175b4 <EVP_DecryptInit_ex@plt>:
   175b4:	add	ip, pc, #0, 12
   175b8:	add	ip, ip, #421888	; 0x67000
   175bc:	ldr	pc, [ip, #2392]!	; 0x958

000175c0 <SSL_set_shutdown@plt>:
   175c0:	add	ip, pc, #0, 12
   175c4:	add	ip, ip, #421888	; 0x67000
   175c8:	ldr	pc, [ip, #2384]!	; 0x950

000175cc <i2d_X509_REQ_bio@plt>:
   175cc:	add	ip, pc, #0, 12
   175d0:	add	ip, ip, #421888	; 0x67000
   175d4:	ldr	pc, [ip, #2376]!	; 0x948

000175d8 <BIO_puts@plt>:
   175d8:			; <UNDEFINED> instruction: 0xe7fd4778
   175dc:	add	ip, pc, #0, 12
   175e0:	add	ip, ip, #421888	; 0x67000
   175e4:	ldr	pc, [ip, #2364]!	; 0x93c

000175e8 <GENERAL_NAME_print@plt>:
   175e8:	add	ip, pc, #0, 12
   175ec:	add	ip, ip, #421888	; 0x67000
   175f0:	ldr	pc, [ip, #2356]!	; 0x934

000175f4 <EVP_get_digestbyname@plt>:
   175f4:	add	ip, pc, #0, 12
   175f8:	add	ip, ip, #421888	; 0x67000
   175fc:	ldr	pc, [ip, #2348]!	; 0x92c

00017600 <SSL_CTX_use_certificate_file@plt>:
   17600:	add	ip, pc, #0, 12
   17604:	add	ip, ip, #421888	; 0x67000
   17608:	ldr	pc, [ip, #2340]!	; 0x924

0001760c <EVP_PKEY_CTX_get_app_data@plt>:
   1760c:	add	ip, pc, #0, 12
   17610:	add	ip, ip, #421888	; 0x67000
   17614:	ldr	pc, [ip, #2332]!	; 0x91c

00017618 <BN_bn2dec@plt>:
   17618:	add	ip, pc, #0, 12
   1761c:	add	ip, ip, #421888	; 0x67000
   17620:	ldr	pc, [ip, #2324]!	; 0x914

00017624 <UI_method_get_opener@plt>:
   17624:	add	ip, pc, #0, 12
   17628:	add	ip, ip, #421888	; 0x67000
   1762c:	ldr	pc, [ip, #2316]!	; 0x90c

00017630 <BIO_s_null@plt>:
   17630:	add	ip, pc, #0, 12
   17634:	add	ip, ip, #421888	; 0x67000
   17638:	ldr	pc, [ip, #2308]!	; 0x904

0001763c <UI_get0_user_data@plt>:
   1763c:	add	ip, pc, #0, 12
   17640:	add	ip, ip, #421888	; 0x67000
   17644:	ldr	pc, [ip, #2300]!	; 0x8fc

00017648 <EC_GROUP_free@plt>:
   17648:	add	ip, pc, #0, 12
   1764c:	add	ip, ip, #421888	; 0x67000
   17650:	ldr	pc, [ip, #2292]!	; 0x8f4

00017654 <BIO_s_connect@plt>:
   17654:	add	ip, pc, #0, 12
   17658:	add	ip, ip, #421888	; 0x67000
   1765c:	ldr	pc, [ip, #2284]!	; 0x8ec

00017660 <OCSP_onereq_get0_id@plt>:
   17660:	add	ip, pc, #0, 12
   17664:	add	ip, ip, #421888	; 0x67000
   17668:	ldr	pc, [ip, #2276]!	; 0x8e4

0001766c <SHA256@plt>:
   1766c:	add	ip, pc, #0, 12
   17670:	add	ip, ip, #421888	; 0x67000
   17674:	ldr	pc, [ip, #2268]!	; 0x8dc

00017678 <OCSP_resp_get0_signature@plt>:
   17678:	add	ip, pc, #0, 12
   1767c:	add	ip, ip, #421888	; 0x67000
   17680:	ldr	pc, [ip, #2260]!	; 0x8d4

00017684 <PEM_read_bio_X509_CRL@plt>:
   17684:	add	ip, pc, #0, 12
   17688:	add	ip, ip, #421888	; 0x67000
   1768c:	ldr	pc, [ip, #2252]!	; 0x8cc

00017690 <ASN1_INTEGER_to_BN@plt>:
   17690:	add	ip, pc, #0, 12
   17694:	add	ip, ip, #421888	; 0x67000
   17698:	ldr	pc, [ip, #2244]!	; 0x8c4

0001769c <EVP_PKEY_base_id@plt>:
   1769c:	add	ip, pc, #0, 12
   176a0:	add	ip, ip, #421888	; 0x67000
   176a4:	ldr	pc, [ip, #2236]!	; 0x8bc

000176a8 <SSL_is_server@plt>:
   176a8:	add	ip, pc, #0, 12
   176ac:	add	ip, ip, #421888	; 0x67000
   176b0:	ldr	pc, [ip, #2228]!	; 0x8b4

000176b4 <CMS_get1_certs@plt>:
   176b4:	add	ip, pc, #0, 12
   176b8:	add	ip, ip, #421888	; 0x67000
   176bc:	ldr	pc, [ip, #2220]!	; 0x8ac

000176c0 <BIO_set_callback@plt>:
   176c0:	add	ip, pc, #0, 12
   176c4:	add	ip, ip, #421888	; 0x67000
   176c8:	ldr	pc, [ip, #2212]!	; 0x8a4

000176cc <EC_KEY_set_group@plt>:
   176cc:	add	ip, pc, #0, 12
   176d0:	add	ip, ip, #421888	; 0x67000
   176d4:	ldr	pc, [ip, #2204]!	; 0x89c

000176d8 <BIO_push@plt>:
   176d8:	add	ip, pc, #0, 12
   176dc:	add	ip, ip, #421888	; 0x67000
   176e0:	ldr	pc, [ip, #2196]!	; 0x894

000176e4 <SSL_CONF_CTX_new@plt>:
   176e4:	add	ip, pc, #0, 12
   176e8:	add	ip, ip, #421888	; 0x67000
   176ec:	ldr	pc, [ip, #2188]!	; 0x88c

000176f0 <X509V3_EXT_CRL_add_nconf@plt>:
   176f0:	add	ip, pc, #0, 12
   176f4:	add	ip, ip, #421888	; 0x67000
   176f8:	ldr	pc, [ip, #2180]!	; 0x884

000176fc <EVP_PKEY_id@plt>:
   176fc:	add	ip, pc, #0, 12
   17700:	add	ip, ip, #421888	; 0x67000
   17704:	ldr	pc, [ip, #2172]!	; 0x87c

00017708 <SRP_get_default_gN@plt>:
   17708:	add	ip, pc, #0, 12
   1770c:	add	ip, ip, #421888	; 0x67000
   17710:	ldr	pc, [ip, #2164]!	; 0x874

00017714 <OSSL_STORE_INFO_get0_NAME_description@plt>:
   17714:	add	ip, pc, #0, 12
   17718:	add	ip, ip, #421888	; 0x67000
   1771c:	ldr	pc, [ip, #2156]!	; 0x86c

00017720 <X509_reject_clear@plt>:
   17720:	add	ip, pc, #0, 12
   17724:	add	ip, ip, #421888	; 0x67000
   17728:	ldr	pc, [ip, #2148]!	; 0x864

0001772c <CMS_add1_recipient_cert@plt>:
   1772c:	add	ip, pc, #0, 12
   17730:	add	ip, ip, #421888	; 0x67000
   17734:	ldr	pc, [ip, #2140]!	; 0x85c

00017738 <EC_curve_nid2nist@plt>:
   17738:	add	ip, pc, #0, 12
   1773c:	add	ip, ip, #421888	; 0x67000
   17740:	ldr	pc, [ip, #2132]!	; 0x854

00017744 <strrchr@plt>:
   17744:	add	ip, pc, #0, 12
   17748:	add	ip, ip, #421888	; 0x67000
   1774c:	ldr	pc, [ip, #2124]!	; 0x84c

00017750 <PEM_write_bio_X509@plt>:
   17750:	add	ip, pc, #0, 12
   17754:	add	ip, ip, #421888	; 0x67000
   17758:	ldr	pc, [ip, #2116]!	; 0x844

0001775c <ENGINE_ctrl_cmd@plt>:
   1775c:	add	ip, pc, #0, 12
   17760:	add	ip, ip, #421888	; 0x67000
   17764:	ldr	pc, [ip, #2108]!	; 0x83c

00017768 <OPENSSL_die@plt>:
   17768:	add	ip, pc, #0, 12
   1776c:	add	ip, ip, #421888	; 0x67000
   17770:	ldr	pc, [ip, #2100]!	; 0x834

00017774 <UI_ctrl@plt>:
   17774:	add	ip, pc, #0, 12
   17778:	add	ip, ip, #421888	; 0x67000
   1777c:	ldr	pc, [ip, #2092]!	; 0x82c

00017780 <RC2_cbc_encrypt@plt>:
   17780:	add	ip, pc, #0, 12
   17784:	add	ip, ip, #421888	; 0x67000
   17788:	ldr	pc, [ip, #2084]!	; 0x824

0001778c <SSL_state_string_long@plt>:
   1778c:	add	ip, pc, #0, 12
   17790:	add	ip, ip, #421888	; 0x67000
   17794:	ldr	pc, [ip, #2076]!	; 0x81c

00017798 <SSL_get0_alpn_selected@plt>:
   17798:	add	ip, pc, #0, 12
   1779c:	add	ip, ip, #421888	; 0x67000
   177a0:	ldr	pc, [ip, #2068]!	; 0x814

000177a4 <OCSP_REQ_CTX_free@plt>:
   177a4:	add	ip, pc, #0, 12
   177a8:	add	ip, ip, #421888	; 0x67000
   177ac:	ldr	pc, [ip, #2060]!	; 0x80c

000177b0 <EVP_PKEY_get1_DSA@plt>:
   177b0:	add	ip, pc, #0, 12
   177b4:	add	ip, ip, #421888	; 0x67000
   177b8:	ldr	pc, [ip, #2052]!	; 0x804

000177bc <X509_VERIFY_PARAM_lookup@plt>:
   177bc:	add	ip, pc, #0, 12
   177c0:	add	ip, ip, #421888	; 0x67000
   177c4:	ldr	pc, [ip, #2044]!	; 0x7fc

000177c8 <DTLS_server_method@plt>:
   177c8:	add	ip, pc, #0, 12
   177cc:	add	ip, ip, #421888	; 0x67000
   177d0:	ldr	pc, [ip, #2036]!	; 0x7f4

000177d4 <TS_RESP_CTX_new@plt>:
   177d4:	add	ip, pc, #0, 12
   177d8:	add	ip, ip, #421888	; 0x67000
   177dc:	ldr	pc, [ip, #2028]!	; 0x7ec

000177e0 <UI_set_result@plt>:
   177e0:	add	ip, pc, #0, 12
   177e4:	add	ip, ip, #421888	; 0x67000
   177e8:	ldr	pc, [ip, #2020]!	; 0x7e4

000177ec <X509_NAME_get_entry@plt>:
   177ec:	add	ip, pc, #0, 12
   177f0:	add	ip, ip, #421888	; 0x67000
   177f4:	ldr	pc, [ip, #2012]!	; 0x7dc

000177f8 <DSA_generate_key@plt>:
   177f8:	add	ip, pc, #0, 12
   177fc:	add	ip, ip, #421888	; 0x67000
   17800:	ldr	pc, [ip, #2004]!	; 0x7d4

00017804 <i2d_TS_REQ_bio@plt>:
   17804:	add	ip, pc, #0, 12
   17808:	add	ip, ip, #421888	; 0x67000
   1780c:	ldr	pc, [ip, #1996]!	; 0x7cc

00017810 <OCSP_resp_find_status@plt>:
   17810:	add	ip, pc, #0, 12
   17814:	add	ip, ip, #421888	; 0x67000
   17818:	ldr	pc, [ip, #1988]!	; 0x7c4

0001781c <EVP_md5@plt>:
   1781c:	add	ip, pc, #0, 12
   17820:	add	ip, ip, #421888	; 0x67000
   17824:	ldr	pc, [ip, #1980]!	; 0x7bc

00017828 <perror@plt>:
   17828:	add	ip, pc, #0, 12
   1782c:	add	ip, ip, #421888	; 0x67000
   17830:	ldr	pc, [ip, #1972]!	; 0x7b4

00017834 <BN_num_bits@plt>:
   17834:	add	ip, pc, #0, 12
   17838:	add	ip, ip, #421888	; 0x67000
   1783c:	ldr	pc, [ip, #1964]!	; 0x7ac

00017840 <SSL_key_update@plt>:
   17840:	add	ip, pc, #0, 12
   17844:	add	ip, ip, #421888	; 0x67000
   17848:	ldr	pc, [ip, #1956]!	; 0x7a4

0001784c <EVP_PKEY_print_private@plt>:
   1784c:	add	ip, pc, #0, 12
   17850:	add	ip, ip, #421888	; 0x67000
   17854:	ldr	pc, [ip, #1948]!	; 0x79c

00017858 <X509_issuer_name_hash_old@plt>:
   17858:	add	ip, pc, #0, 12
   1785c:	add	ip, ip, #421888	; 0x67000
   17860:	ldr	pc, [ip, #1940]!	; 0x794

00017864 <EVP_MD_size@plt>:
   17864:	add	ip, pc, #0, 12
   17868:	add	ip, ip, #421888	; 0x67000
   1786c:	ldr	pc, [ip, #1932]!	; 0x78c

00017870 <OCSP_check_nonce@plt>:
   17870:	add	ip, pc, #0, 12
   17874:	add	ip, ip, #421888	; 0x67000
   17878:	ldr	pc, [ip, #1924]!	; 0x784

0001787c <BIO_callback_ctrl@plt>:
   1787c:			; <UNDEFINED> instruction: 0xe7fd4778
   17880:	add	ip, pc, #0, 12
   17884:	add	ip, ip, #421888	; 0x67000
   17888:	ldr	pc, [ip, #1912]!	; 0x778

0001788c <NETSCAPE_SPKI_sign@plt>:
   1788c:	add	ip, pc, #0, 12
   17890:	add	ip, ip, #421888	; 0x67000
   17894:	ldr	pc, [ip, #1904]!	; 0x770

00017898 <BIO_lookup_ex@plt>:
   17898:	add	ip, pc, #0, 12
   1789c:	add	ip, ip, #421888	; 0x67000
   178a0:	ldr	pc, [ip, #1896]!	; 0x768

000178a4 <OSSL_STORE_SEARCH_by_key_fingerprint@plt>:
   178a4:	add	ip, pc, #0, 12
   178a8:	add	ip, ip, #421888	; 0x67000
   178ac:	ldr	pc, [ip, #1888]!	; 0x760

000178b0 <BIO_get_callback_arg@plt>:
   178b0:	add	ip, pc, #0, 12
   178b4:	add	ip, ip, #421888	; 0x67000
   178b8:	ldr	pc, [ip, #1880]!	; 0x758

000178bc <X509_NAME_ENTRY_get_data@plt>:
   178bc:	add	ip, pc, #0, 12
   178c0:	add	ip, ip, #421888	; 0x67000
   178c4:	ldr	pc, [ip, #1872]!	; 0x750

000178c8 <SSL_CTX_ctrl@plt>:
   178c8:	add	ip, pc, #0, 12
   178cc:	add	ip, ip, #421888	; 0x67000
   178d0:	ldr	pc, [ip, #1864]!	; 0x748

000178d4 <SSL_get1_supported_ciphers@plt>:
   178d4:	add	ip, pc, #0, 12
   178d8:	add	ip, ip, #421888	; 0x67000
   178dc:	ldr	pc, [ip, #1856]!	; 0x740

000178e0 <X509_to_X509_REQ@plt>:
   178e0:	add	ip, pc, #0, 12
   178e4:	add	ip, ip, #421888	; 0x67000
   178e8:	ldr	pc, [ip, #1848]!	; 0x738

000178ec <OSSL_STORE_INFO_get0_NAME@plt>:
   178ec:	add	ip, pc, #0, 12
   178f0:	add	ip, ip, #421888	; 0x67000
   178f4:	ldr	pc, [ip, #1840]!	; 0x730

000178f8 <X509_STORE_new@plt>:
   178f8:	add	ip, pc, #0, 12
   178fc:	add	ip, ip, #421888	; 0x67000
   17900:	ldr	pc, [ip, #1832]!	; 0x728

00017904 <UI_destroy_method@plt>:
   17904:	add	ip, pc, #0, 12
   17908:	add	ip, ip, #421888	; 0x67000
   1790c:	ldr	pc, [ip, #1824]!	; 0x720

00017910 <OPENSSL_cipher_name@plt>:
   17910:	add	ip, pc, #0, 12
   17914:	add	ip, ip, #421888	; 0x67000
   17918:	ldr	pc, [ip, #1816]!	; 0x718

0001791c <SSL_SESSION_print@plt>:
   1791c:	add	ip, pc, #0, 12
   17920:	add	ip, ip, #421888	; 0x67000
   17924:	ldr	pc, [ip, #1808]!	; 0x710

00017928 <X509_REQ_add1_attr_by_NID@plt>:
   17928:	add	ip, pc, #0, 12
   1792c:	add	ip, ip, #421888	; 0x67000
   17930:	ldr	pc, [ip, #1800]!	; 0x708

00017934 <DH_check@plt>:
   17934:	add	ip, pc, #0, 12
   17938:	add	ip, ip, #421888	; 0x67000
   1793c:	ldr	pc, [ip, #1792]!	; 0x700

00017940 <SSL_CTX_set_default_read_buffer_len@plt>:
   17940:	add	ip, pc, #0, 12
   17944:	add	ip, ip, #421888	; 0x67000
   17948:	ldr	pc, [ip, #1784]!	; 0x6f8

0001794c <ENGINE_get_RAND@plt>:
   1794c:	add	ip, pc, #0, 12
   17950:	add	ip, ip, #421888	; 0x67000
   17954:	ldr	pc, [ip, #1776]!	; 0x6f0

00017958 <SSL_set_post_handshake_auth@plt>:
   17958:	add	ip, pc, #0, 12
   1795c:	add	ip, ip, #421888	; 0x67000
   17960:	ldr	pc, [ip, #1768]!	; 0x6e8

00017964 <BIO_sock_should_retry@plt>:
   17964:	add	ip, pc, #0, 12
   17968:	add	ip, ip, #421888	; 0x67000
   1796c:	ldr	pc, [ip, #1760]!	; 0x6e0

00017970 <NETSCAPE_SPKI_get_pubkey@plt>:
   17970:	add	ip, pc, #0, 12
   17974:	add	ip, ip, #421888	; 0x67000
   17978:	ldr	pc, [ip, #1752]!	; 0x6d8

0001797c <SSL_CTX_get_security_callback@plt>:
   1797c:	add	ip, pc, #0, 12
   17980:	add	ip, ip, #421888	; 0x67000
   17984:	ldr	pc, [ip, #1744]!	; 0x6d0

00017988 <SSL_get0_next_proto_negotiated@plt>:
   17988:	add	ip, pc, #0, 12
   1798c:	add	ip, ip, #421888	; 0x67000
   17990:	ldr	pc, [ip, #1736]!	; 0x6c8

00017994 <__strtoll_internal@plt>:
   17994:	add	ip, pc, #0, 12
   17998:	add	ip, ip, #421888	; 0x67000
   1799c:	ldr	pc, [ip, #1728]!	; 0x6c0

000179a0 <SSL_check_chain@plt>:
   179a0:	add	ip, pc, #0, 12
   179a4:	add	ip, ip, #421888	; 0x67000
   179a8:	ldr	pc, [ip, #1720]!	; 0x6b8

000179ac <SSL_CTX_set_max_early_data@plt>:
   179ac:	add	ip, pc, #0, 12
   179b0:	add	ip, ip, #421888	; 0x67000
   179b4:	ldr	pc, [ip, #1712]!	; 0x6b0

000179b8 <RSA_verify@plt>:
   179b8:	add	ip, pc, #0, 12
   179bc:	add	ip, ip, #421888	; 0x67000
   179c0:	ldr	pc, [ip, #1704]!	; 0x6a8

000179c4 <PEM_write_bio_RSA_PUBKEY@plt>:
   179c4:	add	ip, pc, #0, 12
   179c8:	add	ip, ip, #421888	; 0x67000
   179cc:	ldr	pc, [ip, #1696]!	; 0x6a0

000179d0 <OCSP_REQUEST_free@plt>:
   179d0:	add	ip, pc, #0, 12
   179d4:	add	ip, ip, #421888	; 0x67000
   179d8:	ldr	pc, [ip, #1688]!	; 0x698

000179dc <SSL_SESSION_up_ref@plt>:
   179dc:	add	ip, pc, #0, 12
   179e0:	add	ip, ip, #421888	; 0x67000
   179e4:	ldr	pc, [ip, #1680]!	; 0x690

000179e8 <NETSCAPE_SPKI_b64_decode@plt>:
   179e8:	add	ip, pc, #0, 12
   179ec:	add	ip, ip, #421888	; 0x67000
   179f0:	ldr	pc, [ip, #1672]!	; 0x688

000179f4 <PBKDF2PARAM_free@plt>:
   179f4:	add	ip, pc, #0, 12
   179f8:	add	ip, ip, #421888	; 0x67000
   179fc:	ldr	pc, [ip, #1664]!	; 0x680

00017a00 <PEM_read_bio_PKCS7@plt>:
   17a00:	add	ip, pc, #0, 12
   17a04:	add	ip, ip, #421888	; 0x67000
   17a08:	ldr	pc, [ip, #1656]!	; 0x678

00017a0c <CRYPTO_malloc@plt>:
   17a0c:	add	ip, pc, #0, 12
   17a10:	add	ip, ip, #421888	; 0x67000
   17a14:	ldr	pc, [ip, #1648]!	; 0x670

00017a18 <OPENSSL_LH_free@plt>:
   17a18:	add	ip, pc, #0, 12
   17a1c:	add	ip, ip, #421888	; 0x67000
   17a20:	ldr	pc, [ip, #1640]!	; 0x668

00017a24 <X509_getm_notAfter@plt>:
   17a24:	add	ip, pc, #0, 12
   17a28:	add	ip, ip, #421888	; 0x67000
   17a2c:	ldr	pc, [ip, #1632]!	; 0x660

00017a30 <CRYPTO_strdup@plt>:
   17a30:	add	ip, pc, #0, 12
   17a34:	add	ip, ip, #421888	; 0x67000
   17a38:	ldr	pc, [ip, #1624]!	; 0x658

00017a3c <i2d_DSAPrivateKey_bio@plt>:
   17a3c:	add	ip, pc, #0, 12
   17a40:	add	ip, ip, #421888	; 0x67000
   17a44:	ldr	pc, [ip, #1616]!	; 0x650

00017a48 <ASN1_STRING_get0_data@plt>:
   17a48:	add	ip, pc, #0, 12
   17a4c:	add	ip, ip, #421888	; 0x67000
   17a50:	ldr	pc, [ip, #1608]!	; 0x648

00017a54 <EVP_DigestUpdate@plt>:
   17a54:	add	ip, pc, #0, 12
   17a58:	add	ip, ip, #421888	; 0x67000
   17a5c:	ldr	pc, [ip, #1600]!	; 0x640

00017a60 <DH_new@plt>:
   17a60:	add	ip, pc, #0, 12
   17a64:	add	ip, ip, #421888	; 0x67000
   17a68:	ldr	pc, [ip, #1592]!	; 0x638

00017a6c <SSL_CTX_add_client_custom_ext@plt>:
   17a6c:	add	ip, pc, #0, 12
   17a70:	add	ip, ip, #421888	; 0x67000
   17a74:	ldr	pc, [ip, #1584]!	; 0x630

00017a78 <TS_REQ_set_version@plt>:
   17a78:	add	ip, pc, #0, 12
   17a7c:	add	ip, ip, #421888	; 0x67000
   17a80:	ldr	pc, [ip, #1576]!	; 0x628

00017a84 <ASN1_ITEM_lookup@plt>:
   17a84:	add	ip, pc, #0, 12
   17a88:	add	ip, ip, #421888	; 0x67000
   17a8c:	ldr	pc, [ip, #1568]!	; 0x620

00017a90 <UI_get_string_type@plt>:
   17a90:	add	ip, pc, #0, 12
   17a94:	add	ip, ip, #421888	; 0x67000
   17a98:	ldr	pc, [ip, #1560]!	; 0x618

00017a9c <SSL_read_early_data@plt>:
   17a9c:	add	ip, pc, #0, 12
   17aa0:	add	ip, ip, #421888	; 0x67000
   17aa4:	ldr	pc, [ip, #1552]!	; 0x610

00017aa8 <EC_KEY_print@plt>:
   17aa8:	add	ip, pc, #0, 12
   17aac:	add	ip, ip, #421888	; 0x67000
   17ab0:	ldr	pc, [ip, #1544]!	; 0x608

00017ab4 <SSL_CIPHER_get_name@plt>:
   17ab4:	add	ip, pc, #0, 12
   17ab8:	add	ip, ip, #421888	; 0x67000
   17abc:	ldr	pc, [ip, #1536]!	; 0x600

00017ac0 <PKCS7_to_TS_TST_INFO@plt>:
   17ac0:	add	ip, pc, #0, 12
   17ac4:	add	ip, ip, #421888	; 0x67000
   17ac8:	ldr	pc, [ip, #1528]!	; 0x5f8

00017acc <OCSP_basic_add1_status@plt>:
   17acc:	add	ip, pc, #0, 12
   17ad0:	add	ip, ip, #421888	; 0x67000
   17ad4:	ldr	pc, [ip, #1520]!	; 0x5f0

00017ad8 <SSL_CTX_set_recv_max_early_data@plt>:
   17ad8:	add	ip, pc, #0, 12
   17adc:	add	ip, ip, #421888	; 0x67000
   17ae0:	ldr	pc, [ip, #1512]!	; 0x5e8

00017ae4 <X509_time_adj_ex@plt>:
   17ae4:	add	ip, pc, #0, 12
   17ae8:	add	ip, ip, #421888	; 0x67000
   17aec:	ldr	pc, [ip, #1504]!	; 0x5e0

00017af0 <EC_KEY_get0_group@plt>:
   17af0:	add	ip, pc, #0, 12
   17af4:	add	ip, ip, #421888	; 0x67000
   17af8:	ldr	pc, [ip, #1496]!	; 0x5d8

00017afc <OpenSSL_version_num@plt>:
   17afc:	add	ip, pc, #0, 12
   17b00:	add	ip, ip, #421888	; 0x67000
   17b04:	ldr	pc, [ip, #1488]!	; 0x5d0

00017b08 <X509_cmp_time@plt>:
   17b08:	add	ip, pc, #0, 12
   17b0c:	add	ip, ip, #421888	; 0x67000
   17b10:	ldr	pc, [ip, #1480]!	; 0x5c8

00017b14 <ENGINE_load_private_key@plt>:
   17b14:	add	ip, pc, #0, 12
   17b18:	add	ip, ip, #421888	; 0x67000
   17b1c:	ldr	pc, [ip, #1472]!	; 0x5c0

00017b20 <OPENSSL_sk_new_null@plt>:
   17b20:	add	ip, pc, #0, 12
   17b24:	add	ip, ip, #421888	; 0x67000
   17b28:	ldr	pc, [ip, #1464]!	; 0x5b8

00017b2c <OPENSSL_LH_new@plt>:
   17b2c:	add	ip, pc, #0, 12
   17b30:	add	ip, ip, #421888	; 0x67000
   17b34:	ldr	pc, [ip, #1456]!	; 0x5b0

00017b38 <_exit@plt>:
   17b38:	add	ip, pc, #0, 12
   17b3c:	add	ip, ip, #421888	; 0x67000
   17b40:	ldr	pc, [ip, #1448]!	; 0x5a8

00017b44 <BIO_gets@plt>:
   17b44:			; <UNDEFINED> instruction: 0xe7fd4778
   17b48:	add	ip, pc, #0, 12
   17b4c:	add	ip, ip, #421888	; 0x67000
   17b50:	ldr	pc, [ip, #1436]!	; 0x59c

00017b54 <UI_method_get_closer@plt>:
   17b54:	add	ip, pc, #0, 12
   17b58:	add	ip, ip, #421888	; 0x67000
   17b5c:	ldr	pc, [ip, #1428]!	; 0x594

00017b60 <TXT_DB_insert@plt>:
   17b60:	add	ip, pc, #0, 12
   17b64:	add	ip, ip, #421888	; 0x67000
   17b68:	ldr	pc, [ip, #1420]!	; 0x58c

00017b6c <DSA_get0_key@plt>:
   17b6c:	add	ip, pc, #0, 12
   17b70:	add	ip, ip, #421888	; 0x67000
   17b74:	ldr	pc, [ip, #1412]!	; 0x584

00017b78 <BIO_s_file@plt>:
   17b78:	add	ip, pc, #0, 12
   17b7c:	add	ip, ip, #421888	; 0x67000
   17b80:	ldr	pc, [ip, #1404]!	; 0x57c

00017b84 <SSL_select_next_proto@plt>:
   17b84:	add	ip, pc, #0, 12
   17b88:	add	ip, ip, #421888	; 0x67000
   17b8c:	ldr	pc, [ip, #1396]!	; 0x574

00017b90 <BN_cmp@plt>:
   17b90:	add	ip, pc, #0, 12
   17b94:	add	ip, ip, #421888	; 0x67000
   17b98:	ldr	pc, [ip, #1388]!	; 0x56c

00017b9c <X509_EXTENSION_free@plt>:
   17b9c:	add	ip, pc, #0, 12
   17ba0:	add	ip, ip, #421888	; 0x67000
   17ba4:	ldr	pc, [ip, #1380]!	; 0x564

00017ba8 <X509_LOOKUP_file@plt>:
   17ba8:	add	ip, pc, #0, 12
   17bac:	add	ip, ip, #421888	; 0x67000
   17bb0:	ldr	pc, [ip, #1372]!	; 0x55c

00017bb4 <DSA_set0_key@plt>:
   17bb4:	add	ip, pc, #0, 12
   17bb8:	add	ip, ip, #421888	; 0x67000
   17bbc:	ldr	pc, [ip, #1364]!	; 0x554

00017bc0 <BIO_new_file@plt>:
   17bc0:	add	ip, pc, #0, 12
   17bc4:	add	ip, ip, #421888	; 0x67000
   17bc8:	ldr	pc, [ip, #1356]!	; 0x54c

00017bcc <UI_get_input_flags@plt>:
   17bcc:	add	ip, pc, #0, 12
   17bd0:	add	ip, ip, #421888	; 0x67000
   17bd4:	ldr	pc, [ip, #1348]!	; 0x544

00017bd8 <CRYPTO_free@plt>:
   17bd8:			; <UNDEFINED> instruction: 0xe7fd4778
   17bdc:	add	ip, pc, #0, 12
   17be0:	add	ip, ip, #421888	; 0x67000
   17be4:	ldr	pc, [ip, #1336]!	; 0x538

00017be8 <X509V3_set_ctx@plt>:
   17be8:	add	ip, pc, #0, 12
   17bec:	add	ip, ip, #421888	; 0x67000
   17bf0:	ldr	pc, [ip, #1328]!	; 0x530

00017bf4 <DES_ncbc_encrypt@plt>:
   17bf4:	add	ip, pc, #0, 12
   17bf8:	add	ip, ip, #421888	; 0x67000
   17bfc:	ldr	pc, [ip, #1320]!	; 0x528

00017c00 <SSL_CONF_CTX_free@plt>:
   17c00:	add	ip, pc, #0, 12
   17c04:	add	ip, ip, #421888	; 0x67000
   17c08:	ldr	pc, [ip, #1312]!	; 0x520

00017c0c <BIO_listen@plt>:
   17c0c:	add	ip, pc, #0, 12
   17c10:	add	ip, ip, #421888	; 0x67000
   17c14:	ldr	pc, [ip, #1304]!	; 0x518

00017c18 <CONF_load@plt>:
   17c18:	add	ip, pc, #0, 12
   17c1c:	add	ip, ip, #421888	; 0x67000
   17c20:	ldr	pc, [ip, #1296]!	; 0x510

00017c24 <free@plt>:
   17c24:	add	ip, pc, #0, 12
   17c28:	add	ip, ip, #421888	; 0x67000
   17c2c:	ldr	pc, [ip, #1288]!	; 0x508

00017c30 <BUF_MEM_grow@plt>:
   17c30:	add	ip, pc, #0, 12
   17c34:	add	ip, ip, #421888	; 0x67000
   17c38:	ldr	pc, [ip, #1280]!	; 0x500

00017c3c <BN_add_word@plt>:
   17c3c:	add	ip, pc, #0, 12
   17c40:	add	ip, ip, #421888	; 0x67000
   17c44:	ldr	pc, [ip, #1272]!	; 0x4f8

00017c48 <setpgid@plt>:
   17c48:	add	ip, pc, #0, 12
   17c4c:	add	ip, ip, #421888	; 0x67000
   17c50:	ldr	pc, [ip, #1264]!	; 0x4f0

00017c54 <read@plt>:
   17c54:			; <UNDEFINED> instruction: 0xe7fd4778
   17c58:	add	ip, pc, #0, 12
   17c5c:	add	ip, ip, #421888	; 0x67000
   17c60:	ldr	pc, [ip, #1252]!	; 0x4e4

00017c64 <PEM_read_bio_PKCS8@plt>:
   17c64:	add	ip, pc, #0, 12
   17c68:	add	ip, ip, #421888	; 0x67000
   17c6c:	ldr	pc, [ip, #1244]!	; 0x4dc

00017c70 <CMS_verify@plt>:
   17c70:	add	ip, pc, #0, 12
   17c74:	add	ip, ip, #421888	; 0x67000
   17c78:	ldr	pc, [ip, #1236]!	; 0x4d4

00017c7c <OSSL_STORE_open@plt>:
   17c7c:	add	ip, pc, #0, 12
   17c80:	add	ip, ip, #421888	; 0x67000
   17c84:	ldr	pc, [ip, #1228]!	; 0x4cc

00017c88 <write@plt>:
   17c88:			; <UNDEFINED> instruction: 0xe7fd4778
   17c8c:	add	ip, pc, #0, 12
   17c90:	add	ip, ip, #421888	; 0x67000
   17c94:	ldr	pc, [ip, #1216]!	; 0x4c0

00017c98 <PEM_write_bio_PKCS8_PRIV_KEY_INFO@plt>:
   17c98:	add	ip, pc, #0, 12
   17c9c:	add	ip, ip, #421888	; 0x67000
   17ca0:	ldr	pc, [ip, #1208]!	; 0x4b8

00017ca4 <X509_PURPOSE_get_id@plt>:
   17ca4:	add	ip, pc, #0, 12
   17ca8:	add	ip, ip, #421888	; 0x67000
   17cac:	ldr	pc, [ip, #1200]!	; 0x4b0

00017cb0 <i2d_X509_PUBKEY@plt>:
   17cb0:	add	ip, pc, #0, 12
   17cb4:	add	ip, ip, #421888	; 0x67000
   17cb8:	ldr	pc, [ip, #1192]!	; 0x4a8

00017cbc <X509_NAME_add_entry_by_NID@plt>:
   17cbc:	add	ip, pc, #0, 12
   17cc0:	add	ip, ip, #421888	; 0x67000
   17cc4:	ldr	pc, [ip, #1184]!	; 0x4a0

00017cc8 <TS_RESP_verify_token@plt>:
   17cc8:	add	ip, pc, #0, 12
   17ccc:	add	ip, ip, #421888	; 0x67000
   17cd0:	ldr	pc, [ip, #1176]!	; 0x498

00017cd4 <SSL_new@plt>:
   17cd4:	add	ip, pc, #0, 12
   17cd8:	add	ip, ip, #421888	; 0x67000
   17cdc:	ldr	pc, [ip, #1168]!	; 0x490

00017ce0 <TS_VERIFY_CTX_set_data@plt>:
   17ce0:	add	ip, pc, #0, 12
   17ce4:	add	ip, ip, #421888	; 0x67000
   17ce8:	ldr	pc, [ip, #1160]!	; 0x488

00017cec <RSA_size@plt>:
   17cec:	add	ip, pc, #0, 12
   17cf0:	add	ip, ip, #421888	; 0x67000
   17cf4:	ldr	pc, [ip, #1152]!	; 0x480

00017cf8 <EVP_DigestFinal_ex@plt>:
   17cf8:	add	ip, pc, #0, 12
   17cfc:	add	ip, ip, #421888	; 0x67000
   17d00:	ldr	pc, [ip, #1144]!	; 0x478

00017d04 <d2i_X509_REQ_bio@plt>:
   17d04:	add	ip, pc, #0, 12
   17d08:	add	ip, ip, #421888	; 0x67000
   17d0c:	ldr	pc, [ip, #1136]!	; 0x470

00017d10 <d2i_PKCS7_bio@plt>:
   17d10:	add	ip, pc, #0, 12
   17d14:	add	ip, ip, #421888	; 0x67000
   17d18:	ldr	pc, [ip, #1128]!	; 0x468

00017d1c <access@plt>:
   17d1c:			; <UNDEFINED> instruction: 0xe7fd4778
   17d20:	add	ip, pc, #0, 12
   17d24:	add	ip, ip, #421888	; 0x67000
   17d28:	ldr	pc, [ip, #1116]!	; 0x45c

00017d2c <NCONF_get_number_e@plt>:
   17d2c:	add	ip, pc, #0, 12
   17d30:	add	ip, ip, #421888	; 0x67000
   17d34:	ldr	pc, [ip, #1108]!	; 0x454

00017d38 <BIO_socket_nbio@plt>:
   17d38:	add	ip, pc, #0, 12
   17d3c:	add	ip, ip, #421888	; 0x67000
   17d40:	ldr	pc, [ip, #1100]!	; 0x44c

00017d44 <BIO_ADDR_rawaddress@plt>:
   17d44:	add	ip, pc, #0, 12
   17d48:	add	ip, ip, #421888	; 0x67000
   17d4c:	ldr	pc, [ip, #1092]!	; 0x444

00017d50 <openlog@plt>:
   17d50:	add	ip, pc, #0, 12
   17d54:	add	ip, ip, #421888	; 0x67000
   17d58:	ldr	pc, [ip, #1084]!	; 0x43c

00017d5c <SSL_has_pending@plt>:
   17d5c:	add	ip, pc, #0, 12
   17d60:	add	ip, ip, #421888	; 0x67000
   17d64:	ldr	pc, [ip, #1076]!	; 0x434

00017d68 <OPENSSL_sk_shift@plt>:
   17d68:	add	ip, pc, #0, 12
   17d6c:	add	ip, ip, #421888	; 0x67000
   17d70:	ldr	pc, [ip, #1068]!	; 0x42c

00017d74 <PEM_read_bio_Parameters@plt>:
   17d74:	add	ip, pc, #0, 12
   17d78:	add	ip, ip, #421888	; 0x67000
   17d7c:	ldr	pc, [ip, #1060]!	; 0x424

00017d80 <BIO_get_data@plt>:
   17d80:	add	ip, pc, #0, 12
   17d84:	add	ip, ip, #421888	; 0x67000
   17d88:	ldr	pc, [ip, #1052]!	; 0x41c

00017d8c <BIO_socket@plt>:
   17d8c:	add	ip, pc, #0, 12
   17d90:	add	ip, ip, #421888	; 0x67000
   17d94:	ldr	pc, [ip, #1044]!	; 0x414

00017d98 <CRYPTO_gcm128_aad@plt>:
   17d98:	add	ip, pc, #0, 12
   17d9c:	add	ip, ip, #421888	; 0x67000
   17da0:	ldr	pc, [ip, #1036]!	; 0x40c

00017da4 <EVP_PKEY_set1_RSA@plt>:
   17da4:	add	ip, pc, #0, 12
   17da8:	add	ip, ip, #421888	; 0x67000
   17dac:	ldr	pc, [ip, #1028]!	; 0x404

00017db0 <EVP_PKEY_keygen_init@plt>:
   17db0:	add	ip, pc, #0, 12
   17db4:	add	ip, ip, #421888	; 0x67000
   17db8:	ldr	pc, [ip, #1020]!	; 0x3fc

00017dbc <EVP_PKEY_check@plt>:
   17dbc:	add	ip, pc, #0, 12
   17dc0:	add	ip, ip, #421888	; 0x67000
   17dc4:	ldr	pc, [ip, #1012]!	; 0x3f4

00017dc8 <CMS_get1_ReceiptRequest@plt>:
   17dc8:	add	ip, pc, #0, 12
   17dcc:	add	ip, ip, #421888	; 0x67000
   17dd0:	ldr	pc, [ip, #1004]!	; 0x3ec

00017dd4 <SSL_clear@plt>:
   17dd4:	add	ip, pc, #0, 12
   17dd8:	add	ip, ip, #421888	; 0x67000
   17ddc:	ldr	pc, [ip, #996]!	; 0x3e4

00017de0 <OCSP_RESPONSE_print@plt>:
   17de0:	add	ip, pc, #0, 12
   17de4:	add	ip, ip, #421888	; 0x67000
   17de8:	ldr	pc, [ip, #988]!	; 0x3dc

00017dec <ASN1_STRING_cmp@plt>:
   17dec:	add	ip, pc, #0, 12
   17df0:	add	ip, ip, #421888	; 0x67000
   17df4:	ldr	pc, [ip, #980]!	; 0x3d4

00017df8 <MD5@plt>:
   17df8:	add	ip, pc, #0, 12
   17dfc:	add	ip, ip, #421888	; 0x67000
   17e00:	ldr	pc, [ip, #972]!	; 0x3cc

00017e04 <TS_REQ_set_nonce@plt>:
   17e04:	add	ip, pc, #0, 12
   17e08:	add	ip, ip, #421888	; 0x67000
   17e0c:	ldr	pc, [ip, #964]!	; 0x3c4

00017e10 <EC_KEY_generate_key@plt>:
   17e10:	add	ip, pc, #0, 12
   17e14:	add	ip, ip, #421888	; 0x67000
   17e18:	ldr	pc, [ip, #956]!	; 0x3bc

00017e1c <BN_options@plt>:
   17e1c:	add	ip, pc, #0, 12
   17e20:	add	ip, ip, #421888	; 0x67000
   17e24:	ldr	pc, [ip, #948]!	; 0x3b4

00017e28 <SSL_get_servername_type@plt>:
   17e28:	add	ip, pc, #0, 12
   17e2c:	add	ip, ip, #421888	; 0x67000
   17e30:	ldr	pc, [ip, #940]!	; 0x3ac

00017e34 <SSL_CTX_enable_ct@plt>:
   17e34:	add	ip, pc, #0, 12
   17e38:	add	ip, ip, #421888	; 0x67000
   17e3c:	ldr	pc, [ip, #932]!	; 0x3a4

00017e40 <PEM_write_bio_NETSCAPE_CERT_SEQUENCE@plt>:
   17e40:	add	ip, pc, #0, 12
   17e44:	add	ip, ip, #421888	; 0x67000
   17e48:	ldr	pc, [ip, #924]!	; 0x39c

00017e4c <ASYNC_WAIT_CTX_new@plt>:
   17e4c:	add	ip, pc, #0, 12
   17e50:	add	ip, ip, #421888	; 0x67000
   17e54:	ldr	pc, [ip, #916]!	; 0x394

00017e58 <SMIME_read_CMS@plt>:
   17e58:	add	ip, pc, #0, 12
   17e5c:	add	ip, ip, #421888	; 0x67000
   17e60:	ldr	pc, [ip, #908]!	; 0x38c

00017e64 <EVP_PKEY_verify_recover_init@plt>:
   17e64:	add	ip, pc, #0, 12
   17e68:	add	ip, ip, #421888	; 0x67000
   17e6c:	ldr	pc, [ip, #900]!	; 0x384

00017e70 <__memcpy_chk@plt>:
   17e70:	add	ip, pc, #0, 12
   17e74:	add	ip, ip, #421888	; 0x67000
   17e78:	ldr	pc, [ip, #892]!	; 0x37c

00017e7c <SRP_check_known_gN_param@plt>:
   17e7c:	add	ip, pc, #0, 12
   17e80:	add	ip, ip, #421888	; 0x67000
   17e84:	ldr	pc, [ip, #884]!	; 0x374

00017e88 <SSL_dane_enable@plt>:
   17e88:	add	ip, pc, #0, 12
   17e8c:	add	ip, ip, #421888	; 0x67000
   17e90:	ldr	pc, [ip, #876]!	; 0x36c

00017e94 <symlink@plt>:
   17e94:	add	ip, pc, #0, 12
   17e98:	add	ip, ip, #421888	; 0x67000
   17e9c:	ldr	pc, [ip, #868]!	; 0x364

00017ea0 <X509_REQ_get_subject_name@plt>:
   17ea0:	add	ip, pc, #0, 12
   17ea4:	add	ip, ip, #421888	; 0x67000
   17ea8:	ldr	pc, [ip, #860]!	; 0x35c

00017eac <PEM_write_bio_SSL_SESSION@plt>:
   17eac:	add	ip, pc, #0, 12
   17eb0:	add	ip, ip, #421888	; 0x67000
   17eb4:	ldr	pc, [ip, #852]!	; 0x354

00017eb8 <X509_VERIFY_PARAM_add0_policy@plt>:
   17eb8:	add	ip, pc, #0, 12
   17ebc:	add	ip, ip, #421888	; 0x67000
   17ec0:	ldr	pc, [ip, #844]!	; 0x34c

00017ec4 <EVP_DigestFinal@plt>:
   17ec4:	add	ip, pc, #0, 12
   17ec8:	add	ip, ip, #421888	; 0x67000
   17ecc:	ldr	pc, [ip, #836]!	; 0x344

00017ed0 <X509_CRL_set1_nextUpdate@plt>:
   17ed0:	add	ip, pc, #0, 12
   17ed4:	add	ip, ip, #421888	; 0x67000
   17ed8:	ldr	pc, [ip, #828]!	; 0x33c

00017edc <i2d_EC_PUBKEY_bio@plt>:
   17edc:	add	ip, pc, #0, 12
   17ee0:	add	ip, ip, #421888	; 0x67000
   17ee4:	ldr	pc, [ip, #820]!	; 0x334

00017ee8 <ASN1_parse_dump@plt>:
   17ee8:	add	ip, pc, #0, 12
   17eec:	add	ip, ip, #421888	; 0x67000
   17ef0:	ldr	pc, [ip, #812]!	; 0x32c

00017ef4 <X509_alias_get0@plt>:
   17ef4:	add	ip, pc, #0, 12
   17ef8:	add	ip, ip, #421888	; 0x67000
   17efc:	ldr	pc, [ip, #804]!	; 0x324

00017f00 <SSL_read@plt>:
   17f00:	add	ip, pc, #0, 12
   17f04:	add	ip, ip, #421888	; 0x67000
   17f08:	ldr	pc, [ip, #796]!	; 0x31c

00017f0c <ASN1_UTCTIME_free@plt>:
   17f0c:	add	ip, pc, #0, 12
   17f10:	add	ip, ip, #421888	; 0x67000
   17f14:	ldr	pc, [ip, #788]!	; 0x314

00017f18 <i2d_PKCS8_bio@plt>:
   17f18:	add	ip, pc, #0, 12
   17f1c:	add	ip, ip, #421888	; 0x67000
   17f20:	ldr	pc, [ip, #780]!	; 0x30c

00017f24 <BIO_new@plt>:
   17f24:	add	ip, pc, #0, 12
   17f28:	add	ip, ip, #421888	; 0x67000
   17f2c:	ldr	pc, [ip, #772]!	; 0x304

00017f30 <PKCS7_add_certificate@plt>:
   17f30:	add	ip, pc, #0, 12
   17f34:	add	ip, ip, #421888	; 0x67000
   17f38:	ldr	pc, [ip, #764]!	; 0x2fc

00017f3c <BN_hex2bn@plt>:
   17f3c:	add	ip, pc, #0, 12
   17f40:	add	ip, ip, #421888	; 0x67000
   17f44:	ldr	pc, [ip, #756]!	; 0x2f4

00017f48 <SSL_CTX_set_default_verify_dir@plt>:
   17f48:	add	ip, pc, #0, 12
   17f4c:	add	ip, ip, #421888	; 0x67000
   17f50:	ldr	pc, [ip, #748]!	; 0x2ec

00017f54 <TS_RESP_set_tst_info@plt>:
   17f54:	add	ip, pc, #0, 12
   17f58:	add	ip, ip, #421888	; 0x67000
   17f5c:	ldr	pc, [ip, #740]!	; 0x2e4

00017f60 <SSL_CTX_load_verify_locations@plt>:
   17f60:			; <UNDEFINED> instruction: 0xe7fd4778
   17f64:	add	ip, pc, #0, 12
   17f68:	add	ip, ip, #421888	; 0x67000
   17f6c:	ldr	pc, [ip, #728]!	; 0x2d8

00017f70 <EC_GROUP_get0_generator@plt>:
   17f70:	add	ip, pc, #0, 12
   17f74:	add	ip, ip, #421888	; 0x67000
   17f78:	ldr	pc, [ip, #720]!	; 0x2d0

00017f7c <fflush@plt>:
   17f7c:	add	ip, pc, #0, 12
   17f80:	add	ip, ip, #421888	; 0x67000
   17f84:	ldr	pc, [ip, #712]!	; 0x2c8

00017f88 <CRYPTO_gcm128_setiv@plt>:
   17f88:	add	ip, pc, #0, 12
   17f8c:	add	ip, ip, #421888	; 0x67000
   17f90:	ldr	pc, [ip, #704]!	; 0x2c0

00017f94 <OPENSSL_LH_retrieve@plt>:
   17f94:	add	ip, pc, #0, 12
   17f98:	add	ip, ip, #421888	; 0x67000
   17f9c:	ldr	pc, [ip, #696]!	; 0x2b8

00017fa0 <EVP_PKEY_derive@plt>:
   17fa0:			; <UNDEFINED> instruction: 0xe7fd4778
   17fa4:	add	ip, pc, #0, 12
   17fa8:	add	ip, ip, #421888	; 0x67000
   17fac:	ldr	pc, [ip, #684]!	; 0x2ac

00017fb0 <X509_PURPOSE_get_by_sname@plt>:
   17fb0:	add	ip, pc, #0, 12
   17fb4:	add	ip, ip, #421888	; 0x67000
   17fb8:	ldr	pc, [ip, #676]!	; 0x2a4

00017fbc <BIO_ADDR_new@plt>:
   17fbc:	add	ip, pc, #0, 12
   17fc0:	add	ip, ip, #421888	; 0x67000
   17fc4:	ldr	pc, [ip, #668]!	; 0x29c

00017fc8 <SSL_CONF_cmd@plt>:
   17fc8:	add	ip, pc, #0, 12
   17fcc:	add	ip, ip, #421888	; 0x67000
   17fd0:	ldr	pc, [ip, #660]!	; 0x294

00017fd4 <SSL_has_matching_session_id@plt>:
   17fd4:	add	ip, pc, #0, 12
   17fd8:	add	ip, ip, #421888	; 0x67000
   17fdc:	ldr	pc, [ip, #652]!	; 0x28c

00017fe0 <TS_STATUS_INFO_free@plt>:
   17fe0:	add	ip, pc, #0, 12
   17fe4:	add	ip, ip, #421888	; 0x67000
   17fe8:	ldr	pc, [ip, #644]!	; 0x284

00017fec <EVP_DigestVerifyInit@plt>:
   17fec:	add	ip, pc, #0, 12
   17ff0:	add	ip, ip, #421888	; 0x67000
   17ff4:	ldr	pc, [ip, #636]!	; 0x27c

00017ff8 <RSA_new@plt>:
   17ff8:	add	ip, pc, #0, 12
   17ffc:	add	ip, ip, #421888	; 0x67000
   18000:	ldr	pc, [ip, #628]!	; 0x274

00018004 <X509_gmtime_adj@plt>:
   18004:	add	ip, pc, #0, 12
   18008:	add	ip, ip, #421888	; 0x67000
   1800c:	ldr	pc, [ip, #620]!	; 0x26c

00018010 <OSSL_STORE_SEARCH_by_issuer_serial@plt>:
   18010:	add	ip, pc, #0, 12
   18014:	add	ip, ip, #421888	; 0x67000
   18018:	ldr	pc, [ip, #612]!	; 0x264

0001801c <SSL_get_options@plt>:
   1801c:	add	ip, pc, #0, 12
   18020:	add	ip, ip, #421888	; 0x67000
   18024:	ldr	pc, [ip, #604]!	; 0x25c

00018028 <SSL_CTX_set_srp_strength@plt>:
   18028:	add	ip, pc, #0, 12
   1802c:	add	ip, ip, #421888	; 0x67000
   18030:	ldr	pc, [ip, #596]!	; 0x254

00018034 <BIO_ADDRINFO_family@plt>:
   18034:	add	ip, pc, #0, 12
   18038:	add	ip, ip, #421888	; 0x67000
   1803c:	ldr	pc, [ip, #588]!	; 0x24c

00018040 <SSL_CTX_callback_ctrl@plt>:
   18040:	add	ip, pc, #0, 12
   18044:	add	ip, ip, #421888	; 0x67000
   18048:	ldr	pc, [ip, #580]!	; 0x244

0001804c <BIO_sock_info@plt>:
   1804c:	add	ip, pc, #0, 12
   18050:	add	ip, ip, #421888	; 0x67000
   18054:	ldr	pc, [ip, #572]!	; 0x23c

00018058 <X509_VERIFY_PARAM_get0@plt>:
   18058:	add	ip, pc, #0, 12
   1805c:	add	ip, ip, #421888	; 0x67000
   18060:	ldr	pc, [ip, #564]!	; 0x234

00018064 <ENGINE_get_DH@plt>:
   18064:	add	ip, pc, #0, 12
   18068:	add	ip, ip, #421888	; 0x67000
   1806c:	ldr	pc, [ip, #556]!	; 0x22c

00018070 <SSL_CTX_use_PrivateKey@plt>:
   18070:	add	ip, pc, #0, 12
   18074:	add	ip, ip, #421888	; 0x67000
   18078:	ldr	pc, [ip, #548]!	; 0x224

0001807c <CMS_add0_recipient_key@plt>:
   1807c:	add	ip, pc, #0, 12
   18080:	add	ip, ip, #421888	; 0x67000
   18084:	ldr	pc, [ip, #540]!	; 0x21c

00018088 <EVP_PKEY_decrypt@plt>:
   18088:			; <UNDEFINED> instruction: 0xe7fd4778
   1808c:	add	ip, pc, #0, 12
   18090:	add	ip, ip, #421888	; 0x67000
   18094:	ldr	pc, [ip, #528]!	; 0x210

00018098 <ASN1_INTEGER_free@plt>:
   18098:	add	ip, pc, #0, 12
   1809c:	add	ip, ip, #421888	; 0x67000
   180a0:	ldr	pc, [ip, #520]!	; 0x208

000180a4 <OSSL_STORE_close@plt>:
   180a4:	add	ip, pc, #0, 12
   180a8:	add	ip, ip, #421888	; 0x67000
   180ac:	ldr	pc, [ip, #512]!	; 0x200

000180b0 <PKCS7_encrypt@plt>:
   180b0:	add	ip, pc, #0, 12
   180b4:	add	ip, ip, #421888	; 0x67000
   180b8:	ldr	pc, [ip, #504]!	; 0x1f8

000180bc <CMS_uncompress@plt>:
   180bc:	add	ip, pc, #0, 12
   180c0:	add	ip, ip, #421888	; 0x67000
   180c4:	ldr	pc, [ip, #496]!	; 0x1f0

000180c8 <AES_set_encrypt_key@plt>:
   180c8:	add	ip, pc, #0, 12
   180cc:	add	ip, ip, #421888	; 0x67000
   180d0:	ldr	pc, [ip, #488]!	; 0x1e8

000180d4 <DSA_set0_pqg@plt>:
   180d4:	add	ip, pc, #0, 12
   180d8:	add	ip, ip, #421888	; 0x67000
   180dc:	ldr	pc, [ip, #480]!	; 0x1e0

000180e0 <SSL_CTX_set_stateless_cookie_verify_cb@plt>:
   180e0:	add	ip, pc, #0, 12
   180e4:	add	ip, ip, #421888	; 0x67000
   180e8:	ldr	pc, [ip, #472]!	; 0x1d8

000180ec <X509_check_email@plt>:
   180ec:	add	ip, pc, #0, 12
   180f0:	add	ip, ip, #421888	; 0x67000
   180f4:	ldr	pc, [ip, #464]!	; 0x1d0

000180f8 <PEM_write_bio_X509_REQ_NEW@plt>:
   180f8:	add	ip, pc, #0, 12
   180fc:	add	ip, ip, #421888	; 0x67000
   18100:	ldr	pc, [ip, #456]!	; 0x1c8

00018104 <SSL_CTX_get0_ctlog_store@plt>:
   18104:	add	ip, pc, #0, 12
   18108:	add	ip, ip, #421888	; 0x67000
   1810c:	ldr	pc, [ip, #448]!	; 0x1c0

00018110 <X509_get0_pubkey_bitstr@plt>:
   18110:	add	ip, pc, #0, 12
   18114:	add	ip, ip, #421888	; 0x67000
   18118:	ldr	pc, [ip, #440]!	; 0x1b8

0001811c <PKCS8_set0_pbe@plt>:
   1811c:	add	ip, pc, #0, 12
   18120:	add	ip, ip, #421888	; 0x67000
   18124:	ldr	pc, [ip, #432]!	; 0x1b0

00018128 <b2i_PVK_bio@plt>:
   18128:	add	ip, pc, #0, 12
   1812c:	add	ip, ip, #421888	; 0x67000
   18130:	ldr	pc, [ip, #424]!	; 0x1a8

00018134 <X509_get0_signature@plt>:
   18134:	add	ip, pc, #0, 12
   18138:	add	ip, ip, #421888	; 0x67000
   1813c:	ldr	pc, [ip, #416]!	; 0x1a0

00018140 <X509_REQ_free@plt>:
   18140:	add	ip, pc, #0, 12
   18144:	add	ip, ip, #421888	; 0x67000
   18148:	ldr	pc, [ip, #408]!	; 0x198

0001814c <BIO_ptr_ctrl@plt>:
   1814c:	add	ip, pc, #0, 12
   18150:	add	ip, ip, #421888	; 0x67000
   18154:	ldr	pc, [ip, #400]!	; 0x190

00018158 <ENGINE_ctrl@plt>:
   18158:	add	ip, pc, #0, 12
   1815c:	add	ip, ip, #421888	; 0x67000
   18160:	ldr	pc, [ip, #392]!	; 0x188

00018164 <UI_process@plt>:
   18164:	add	ip, pc, #0, 12
   18168:	add	ip, ip, #421888	; 0x67000
   1816c:	ldr	pc, [ip, #384]!	; 0x180

00018170 <SSL_CTX_get_cert_store@plt>:
   18170:	add	ip, pc, #0, 12
   18174:	add	ip, ip, #421888	; 0x67000
   18178:	ldr	pc, [ip, #376]!	; 0x178

0001817c <X509_STORE_CTX_get0_parent_ctx@plt>:
   1817c:	add	ip, pc, #0, 12
   18180:	add	ip, ip, #421888	; 0x67000
   18184:	ldr	pc, [ip, #368]!	; 0x170

00018188 <i2d_PKCS8_PRIV_KEY_INFO_bio@plt>:
   18188:	add	ip, pc, #0, 12
   1818c:	add	ip, ip, #421888	; 0x67000
   18190:	ldr	pc, [ip, #360]!	; 0x168

00018194 <ASN1_INTEGER_new@plt>:
   18194:	add	ip, pc, #0, 12
   18198:	add	ip, ip, #421888	; 0x67000
   1819c:	ldr	pc, [ip, #352]!	; 0x160

000181a0 <DSAparams_print@plt>:
   181a0:	add	ip, pc, #0, 12
   181a4:	add	ip, ip, #421888	; 0x67000
   181a8:	ldr	pc, [ip, #344]!	; 0x158

000181ac <X509_NAME_delete_entry@plt>:
   181ac:	add	ip, pc, #0, 12
   181b0:	add	ip, ip, #421888	; 0x67000
   181b4:	ldr	pc, [ip, #336]!	; 0x150

000181b8 <X509_ALGOR_free@plt>:
   181b8:	add	ip, pc, #0, 12
   181bc:	add	ip, ip, #421888	; 0x67000
   181c0:	ldr	pc, [ip, #328]!	; 0x148

000181c4 <X509_REVOKED_add1_ext_i2d@plt>:
   181c4:	add	ip, pc, #0, 12
   181c8:	add	ip, ip, #421888	; 0x67000
   181cc:	ldr	pc, [ip, #320]!	; 0x140

000181d0 <TXT_DB_free@plt>:
   181d0:	add	ip, pc, #0, 12
   181d4:	add	ip, ip, #421888	; 0x67000
   181d8:	ldr	pc, [ip, #312]!	; 0x138

000181dc <SSL_do_handshake@plt>:
   181dc:	add	ip, pc, #0, 12
   181e0:	add	ip, ip, #421888	; 0x67000
   181e4:	ldr	pc, [ip, #304]!	; 0x130

000181e8 <BIO_ADDRINFO_address@plt>:
   181e8:	add	ip, pc, #0, 12
   181ec:	add	ip, ip, #421888	; 0x67000
   181f0:	ldr	pc, [ip, #296]!	; 0x128

000181f4 <SSL_CTX_set_next_protos_advertised_cb@plt>:
   181f4:	add	ip, pc, #0, 12
   181f8:	add	ip, ip, #421888	; 0x67000
   181fc:	ldr	pc, [ip, #288]!	; 0x120

00018200 <EVP_PKEY_meth_get_count@plt>:
   18200:	add	ip, pc, #0, 12
   18204:	add	ip, ip, #421888	; 0x67000
   18208:	ldr	pc, [ip, #280]!	; 0x118

0001820c <RSA_private_decrypt@plt>:
   1820c:	add	ip, pc, #0, 12
   18210:	add	ip, ip, #421888	; 0x67000
   18214:	ldr	pc, [ip, #272]!	; 0x110

00018218 <OSSL_STORE_SEARCH_free@plt>:
   18218:	add	ip, pc, #0, 12
   1821c:	add	ip, ip, #421888	; 0x67000
   18220:	ldr	pc, [ip, #264]!	; 0x108

00018224 <TXT_DB_create_index@plt>:
   18224:	add	ip, pc, #0, 12
   18228:	add	ip, ip, #421888	; 0x67000
   1822c:	ldr	pc, [ip, #256]!	; 0x100

00018230 <X509_CRL_add1_ext_i2d@plt>:
   18230:	add	ip, pc, #0, 12
   18234:	add	ip, ip, #421888	; 0x67000
   18238:	ldr	pc, [ip, #248]!	; 0xf8

0001823c <EVP_PKEY_derive_set_peer@plt>:
   1823c:	add	ip, pc, #0, 12
   18240:	add	ip, ip, #421888	; 0x67000
   18244:	ldr	pc, [ip, #240]!	; 0xf0

00018248 <TXT_DB_write@plt>:
   18248:	add	ip, pc, #0, 12
   1824c:	add	ip, ip, #421888	; 0x67000
   18250:	ldr	pc, [ip, #232]!	; 0xe8

00018254 <EVP_PKEY_get0_DSA@plt>:
   18254:	add	ip, pc, #0, 12
   18258:	add	ip, ip, #421888	; 0x67000
   1825c:	ldr	pc, [ip, #224]!	; 0xe0

00018260 <X509_get0_extensions@plt>:
   18260:	add	ip, pc, #0, 12
   18264:	add	ip, ip, #421888	; 0x67000
   18268:	ldr	pc, [ip, #216]!	; 0xd8

0001826c <BN_is_prime_ex@plt>:
   1826c:	add	ip, pc, #0, 12
   18270:	add	ip, ip, #421888	; 0x67000
   18274:	ldr	pc, [ip, #208]!	; 0xd0

00018278 <SMIME_write_CMS@plt>:
   18278:	add	ip, pc, #0, 12
   1827c:	add	ip, ip, #421888	; 0x67000
   18280:	ldr	pc, [ip, #200]!	; 0xc8

00018284 <CMS_ReceiptRequest_get0_values@plt>:
   18284:	add	ip, pc, #0, 12
   18288:	add	ip, ip, #421888	; 0x67000
   1828c:	ldr	pc, [ip, #192]!	; 0xc0

00018290 <ASN1_STRING_set_default_mask_asc@plt>:
   18290:	add	ip, pc, #0, 12
   18294:	add	ip, ip, #421888	; 0x67000
   18298:	ldr	pc, [ip, #184]!	; 0xb8

0001829c <strlen@plt>:
   1829c:	add	ip, pc, #0, 12
   182a0:	add	ip, ip, #421888	; 0x67000
   182a4:	ldr	pc, [ip, #176]!	; 0xb0

000182a8 <WHIRLPOOL@plt>:
   182a8:	add	ip, pc, #0, 12
   182ac:	add	ip, ip, #421888	; 0x67000
   182b0:	ldr	pc, [ip, #168]!	; 0xa8

000182b4 <SSL_CTX_set_psk_use_session_callback@plt>:
   182b4:	add	ip, pc, #0, 12
   182b8:	add	ip, ip, #421888	; 0x67000
   182bc:	ldr	pc, [ip, #160]!	; 0xa0

000182c0 <CRYPTO_set_mem_debug@plt>:
   182c0:	add	ip, pc, #0, 12
   182c4:	add	ip, ip, #421888	; 0x67000
   182c8:	ldr	pc, [ip, #152]!	; 0x98

000182cc <ASYNC_start_job@plt>:
   182cc:	add	ip, pc, #0, 12
   182d0:	add	ip, ip, #421888	; 0x67000
   182d4:	ldr	pc, [ip, #144]!	; 0x90

000182d8 <PEM_read_bio_PrivateKey@plt>:
   182d8:	add	ip, pc, #0, 12
   182dc:	add	ip, ip, #421888	; 0x67000
   182e0:	ldr	pc, [ip, #136]!	; 0x88

000182e4 <RAND_write_file@plt>:
   182e4:	add	ip, pc, #0, 12
   182e8:	add	ip, ip, #421888	; 0x67000
   182ec:	ldr	pc, [ip, #128]!	; 0x80

000182f0 <OBJ_txt2nid@plt>:
   182f0:	add	ip, pc, #0, 12
   182f4:	add	ip, ip, #421888	; 0x67000
   182f8:	ldr	pc, [ip, #120]!	; 0x78

000182fc <X509_PURPOSE_get0_name@plt>:
   182fc:	add	ip, pc, #0, 12
   18300:	add	ip, ip, #421888	; 0x67000
   18304:	ldr	pc, [ip, #112]!	; 0x70

00018308 <EVP_PKCS82PKEY@plt>:
   18308:	add	ip, pc, #0, 12
   1830c:	add	ip, ip, #421888	; 0x67000
   18310:	ldr	pc, [ip, #104]!	; 0x68

00018314 <TLS_server_method@plt>:
   18314:	add	ip, pc, #0, 12
   18318:	add	ip, ip, #421888	; 0x67000
   1831c:	ldr	pc, [ip, #96]!	; 0x60

00018320 <EVP_DigestSignFinal@plt>:
   18320:	add	ip, pc, #0, 12
   18324:	add	ip, ip, #421888	; 0x67000
   18328:	ldr	pc, [ip, #88]!	; 0x58

0001832c <DES_set_key_unchecked@plt>:
   1832c:	add	ip, pc, #0, 12
   18330:	add	ip, ip, #421888	; 0x67000
   18334:	ldr	pc, [ip, #80]!	; 0x50

00018338 <ECPKParameters_print@plt>:
   18338:	add	ip, pc, #0, 12
   1833c:	add	ip, ip, #421888	; 0x67000
   18340:	ldr	pc, [ip, #72]!	; 0x48

00018344 <unlink@plt>:
   18344:	add	ip, pc, #0, 12
   18348:	add	ip, ip, #421888	; 0x67000
   1834c:	ldr	pc, [ip, #64]!	; 0x40

00018350 <SSL_CTX_set_quiet_shutdown@plt>:
   18350:	add	ip, pc, #0, 12
   18354:	add	ip, ip, #421888	; 0x67000
   18358:	ldr	pc, [ip, #56]!	; 0x38

0001835c <SSL_set_session@plt>:
   1835c:	add	ip, pc, #0, 12
   18360:	add	ip, ip, #421888	; 0x67000
   18364:	ldr	pc, [ip, #48]!	; 0x30

00018368 <UI_method_set_opener@plt>:
   18368:	add	ip, pc, #0, 12
   1836c:	add	ip, ip, #421888	; 0x67000
   18370:	ldr	pc, [ip, #40]!	; 0x28

00018374 <strtoul@plt>:
   18374:	add	ip, pc, #0, 12
   18378:	add	ip, ip, #421888	; 0x67000
   1837c:	ldr	pc, [ip, #32]!

00018380 <b2i_PublicKey_bio@plt>:
   18380:	add	ip, pc, #0, 12
   18384:	add	ip, ip, #421888	; 0x67000
   18388:	ldr	pc, [ip, #24]!

0001838c <BN_to_ASN1_INTEGER@plt>:
   1838c:	add	ip, pc, #0, 12
   18390:	add	ip, ip, #421888	; 0x67000
   18394:	ldr	pc, [ip, #16]!

00018398 <BUF_MEM_free@plt>:
   18398:	add	ip, pc, #0, 12
   1839c:	add	ip, ip, #421888	; 0x67000
   183a0:	ldr	pc, [ip, #8]!

000183a4 <ENGINE_get_DSA@plt>:
   183a4:	add	ip, pc, #0, 12
   183a8:	add	ip, ip, #421888	; 0x67000
   183ac:	ldr	pc, [ip, #0]!

000183b0 <CAST_cbc_encrypt@plt>:
   183b0:	add	ip, pc, #0, 12
   183b4:	add	ip, ip, #417792	; 0x66000
   183b8:	ldr	pc, [ip, #4088]!	; 0xff8

000183bc <EVP_PKEY_CTX_ctrl_str@plt>:
   183bc:	add	ip, pc, #0, 12
   183c0:	add	ip, ip, #417792	; 0x66000
   183c4:	ldr	pc, [ip, #4080]!	; 0xff0

000183c8 <PEM_write_bio_PKCS7@plt>:
   183c8:	add	ip, pc, #0, 12
   183cc:	add	ip, ip, #417792	; 0x66000
   183d0:	ldr	pc, [ip, #4072]!	; 0xfe8

000183d4 <OBJ_create@plt>:
   183d4:	add	ip, pc, #0, 12
   183d8:	add	ip, ip, #417792	; 0x66000
   183dc:	ldr	pc, [ip, #4064]!	; 0xfe0

000183e0 <EVP_PBE_find@plt>:
   183e0:	add	ip, pc, #0, 12
   183e4:	add	ip, ip, #417792	; 0x66000
   183e8:	ldr	pc, [ip, #4056]!	; 0xfd8

000183ec <OCSP_sendreq_new@plt>:
   183ec:	add	ip, pc, #0, 12
   183f0:	add	ip, ip, #417792	; 0x66000
   183f4:	ldr	pc, [ip, #4048]!	; 0xfd0

000183f8 <RC4@plt>:
   183f8:	add	ip, pc, #0, 12
   183fc:	add	ip, ip, #417792	; 0x66000
   18400:	ldr	pc, [ip, #4040]!	; 0xfc8

00018404 <X509_STORE_add_crl@plt>:
   18404:	add	ip, pc, #0, 12
   18408:	add	ip, ip, #417792	; 0x66000
   1840c:	ldr	pc, [ip, #4032]!	; 0xfc0

00018410 <OSSL_STORE_INFO_get0_PKEY@plt>:
   18410:	add	ip, pc, #0, 12
   18414:	add	ip, ip, #417792	; 0x66000
   18418:	ldr	pc, [ip, #4024]!	; 0xfb8

0001841c <EC_KEY_new_by_curve_name@plt>:
   1841c:	add	ip, pc, #0, 12
   18420:	add	ip, ip, #417792	; 0x66000
   18424:	ldr	pc, [ip, #4016]!	; 0xfb0

00018428 <X509_STORE_CTX_get1_chain@plt>:
   18428:	add	ip, pc, #0, 12
   1842c:	add	ip, ip, #417792	; 0x66000
   18430:	ldr	pc, [ip, #4008]!	; 0xfa8

00018434 <memcpy@plt>:
   18434:	add	ip, pc, #0, 12
   18438:	add	ip, ip, #417792	; 0x66000
   1843c:	ldr	pc, [ip, #4000]!	; 0xfa0

00018440 <ECDSA_sign@plt>:
   18440:	add	ip, pc, #0, 12
   18444:	add	ip, ip, #417792	; 0x66000
   18448:	ldr	pc, [ip, #3992]!	; 0xf98

0001844c <OCSP_request_onereq_get0@plt>:
   1844c:	add	ip, pc, #0, 12
   18450:	add	ip, ip, #417792	; 0x66000
   18454:	ldr	pc, [ip, #3984]!	; 0xf90

00018458 <EVP_PKEY_asn1_get0_info@plt>:
   18458:	add	ip, pc, #0, 12
   1845c:	add	ip, ip, #417792	; 0x66000
   18460:	ldr	pc, [ip, #3976]!	; 0xf88

00018464 <SSL_CTX_sess_set_get_cb@plt>:
   18464:	add	ip, pc, #0, 12
   18468:	add	ip, ip, #417792	; 0x66000
   1846c:	ldr	pc, [ip, #3968]!	; 0xf80

00018470 <CMS_data_create@plt>:
   18470:	add	ip, pc, #0, 12
   18474:	add	ip, ip, #417792	; 0x66000
   18478:	ldr	pc, [ip, #3960]!	; 0xf78

0001847c <OSSL_STORE_INFO_get0_CERT@plt>:
   1847c:	add	ip, pc, #0, 12
   18480:	add	ip, ip, #417792	; 0x66000
   18484:	ldr	pc, [ip, #3952]!	; 0xf70

00018488 <BIO_set_init@plt>:
   18488:	add	ip, pc, #0, 12
   1848c:	add	ip, ip, #417792	; 0x66000
   18490:	ldr	pc, [ip, #3944]!	; 0xf68

00018494 <d2i_OCSP_RESPONSE@plt>:
   18494:	add	ip, pc, #0, 12
   18498:	add	ip, ip, #417792	; 0x66000
   1849c:	ldr	pc, [ip, #3936]!	; 0xf60

000184a0 <BIO_ADDRINFO_free@plt>:
   184a0:	add	ip, pc, #0, 12
   184a4:	add	ip, ip, #417792	; 0x66000
   184a8:	ldr	pc, [ip, #3928]!	; 0xf58

000184ac <SSL_stateless@plt>:
   184ac:	add	ip, pc, #0, 12
   184b0:	add	ip, ip, #417792	; 0x66000
   184b4:	ldr	pc, [ip, #3920]!	; 0xf50

000184b8 <ASN1_INTEGER_get@plt>:
   184b8:	add	ip, pc, #0, 12
   184bc:	add	ip, ip, #417792	; 0x66000
   184c0:	ldr	pc, [ip, #3912]!	; 0xf48

000184c4 <DHparams_print@plt>:
   184c4:	add	ip, pc, #0, 12
   184c8:	add	ip, ip, #417792	; 0x66000
   184cc:	ldr	pc, [ip, #3904]!	; 0xf40

000184d0 <X509_NAME_hash@plt>:
   184d0:	add	ip, pc, #0, 12
   184d4:	add	ip, ip, #417792	; 0x66000
   184d8:	ldr	pc, [ip, #3896]!	; 0xf38

000184dc <X509_policy_tree_get0_user_policies@plt>:
   184dc:	add	ip, pc, #0, 12
   184e0:	add	ip, ip, #417792	; 0x66000
   184e4:	ldr	pc, [ip, #3888]!	; 0xf30

000184e8 <SSL_get_peer_signature_type_nid@plt>:
   184e8:	add	ip, pc, #0, 12
   184ec:	add	ip, ip, #417792	; 0x66000
   184f0:	ldr	pc, [ip, #3880]!	; 0xf28

000184f4 <DSA_print@plt>:
   184f4:	add	ip, pc, #0, 12
   184f8:	add	ip, ip, #417792	; 0x66000
   184fc:	ldr	pc, [ip, #3872]!	; 0xf20

00018500 <SSL_get0_peer_CA_list@plt>:
   18500:	add	ip, pc, #0, 12
   18504:	add	ip, ip, #417792	; 0x66000
   18508:	ldr	pc, [ip, #3864]!	; 0xf18

0001850c <SSL_SESSION_get0_cipher@plt>:
   1850c:	add	ip, pc, #0, 12
   18510:	add	ip, ip, #417792	; 0x66000
   18514:	ldr	pc, [ip, #3856]!	; 0xf10

00018518 <SSL_COMP_get_name@plt>:
   18518:	add	ip, pc, #0, 12
   1851c:	add	ip, ip, #417792	; 0x66000
   18520:	ldr	pc, [ip, #3848]!	; 0xf08

00018524 <CMS_compress@plt>:
   18524:	add	ip, pc, #0, 12
   18528:	add	ip, ip, #417792	; 0x66000
   1852c:	ldr	pc, [ip, #3840]!	; 0xf00

00018530 <d2i_TS_RESP_bio@plt>:
   18530:	add	ip, pc, #0, 12
   18534:	add	ip, ip, #417792	; 0x66000
   18538:	ldr	pc, [ip, #3832]!	; 0xef8

0001853c <SSL_set_srp_server_param@plt>:
   1853c:	add	ip, pc, #0, 12
   18540:	add	ip, ip, #417792	; 0x66000
   18544:	ldr	pc, [ip, #3824]!	; 0xef0

00018548 <BN_GENCB_set@plt>:
   18548:	add	ip, pc, #0, 12
   1854c:	add	ip, ip, #417792	; 0x66000
   18550:	ldr	pc, [ip, #3816]!	; 0xee8

00018554 <X509_PURPOSE_get0_sname@plt>:
   18554:	add	ip, pc, #0, 12
   18558:	add	ip, ip, #417792	; 0x66000
   1855c:	ldr	pc, [ip, #3808]!	; 0xee0

00018560 <EC_GROUP_set_point_conversion_form@plt>:
   18560:	add	ip, pc, #0, 12
   18564:	add	ip, ip, #417792	; 0x66000
   18568:	ldr	pc, [ip, #3800]!	; 0xed8

0001856c <X509_subject_name_hash@plt>:
   1856c:	add	ip, pc, #0, 12
   18570:	add	ip, ip, #417792	; 0x66000
   18574:	ldr	pc, [ip, #3792]!	; 0xed0

00018578 <EVP_MD_CTX_new@plt>:
   18578:	add	ip, pc, #0, 12
   1857c:	add	ip, ip, #417792	; 0x66000
   18580:	ldr	pc, [ip, #3784]!	; 0xec8

00018584 <OCSP_parse_url@plt>:
   18584:	add	ip, pc, #0, 12
   18588:	add	ip, ip, #417792	; 0x66000
   1858c:	ldr	pc, [ip, #3776]!	; 0xec0

00018590 <BIO_s_mem@plt>:
   18590:	add	ip, pc, #0, 12
   18594:	add	ip, ip, #417792	; 0x66000
   18598:	ldr	pc, [ip, #3768]!	; 0xeb8

0001859c <SSL_CTX_set1_param@plt>:
   1859c:	add	ip, pc, #0, 12
   185a0:	add	ip, ip, #417792	; 0x66000
   185a4:	ldr	pc, [ip, #3760]!	; 0xeb0

000185a8 <X509V3_parse_list@plt>:
   185a8:	add	ip, pc, #0, 12
   185ac:	add	ip, ip, #417792	; 0x66000
   185b0:	ldr	pc, [ip, #3752]!	; 0xea8

000185b4 <SSL_get_current_compression@plt>:
   185b4:	add	ip, pc, #0, 12
   185b8:	add	ip, ip, #417792	; 0x66000
   185bc:	ldr	pc, [ip, #3744]!	; 0xea0

000185c0 <EVP_DecryptFinal_ex@plt>:
   185c0:	add	ip, pc, #0, 12
   185c4:	add	ip, ip, #417792	; 0x66000
   185c8:	ldr	pc, [ip, #3736]!	; 0xe98

000185cc <X509_NAME_oneline@plt>:
   185cc:	add	ip, pc, #0, 12
   185d0:	add	ip, ip, #417792	; 0x66000
   185d4:	ldr	pc, [ip, #3728]!	; 0xe90

000185d8 <PKCS8_pkey_get0_attrs@plt>:
   185d8:	add	ip, pc, #0, 12
   185dc:	add	ip, ip, #417792	; 0x66000
   185e0:	ldr	pc, [ip, #3720]!	; 0xe88

000185e4 <d2i_PKCS8_PRIV_KEY_INFO_bio@plt>:
   185e4:	add	ip, pc, #0, 12
   185e8:	add	ip, ip, #417792	; 0x66000
   185ec:	ldr	pc, [ip, #3712]!	; 0xe80

000185f0 <CMS_SignerInfo_get0_pkey_ctx@plt>:
   185f0:	add	ip, pc, #0, 12
   185f4:	add	ip, ip, #417792	; 0x66000
   185f8:	ldr	pc, [ip, #3704]!	; 0xe78

000185fc <X509_CRL_set_version@plt>:
   185fc:	add	ip, pc, #0, 12
   18600:	add	ip, ip, #417792	; 0x66000
   18604:	ldr	pc, [ip, #3696]!	; 0xe70

00018608 <ENGINE_get_pkey_asn1_meth_str@plt>:
   18608:	add	ip, pc, #0, 12
   1860c:	add	ip, ip, #417792	; 0x66000
   18610:	ldr	pc, [ip, #3688]!	; 0xe68

00018614 <BIO_new_mem_buf@plt>:
   18614:	add	ip, pc, #0, 12
   18618:	add	ip, ip, #417792	; 0x66000
   1861c:	ldr	pc, [ip, #3680]!	; 0xe60

00018620 <SSL_export_keying_material@plt>:
   18620:	add	ip, pc, #0, 12
   18624:	add	ip, ip, #417792	; 0x66000
   18628:	ldr	pc, [ip, #3672]!	; 0xe58

0001862c <EC_GROUP_get_curve_name@plt>:
   1862c:	add	ip, pc, #0, 12
   18630:	add	ip, ip, #417792	; 0x66000
   18634:	ldr	pc, [ip, #3664]!	; 0xe50

00018638 <X509_keyid_set1@plt>:
   18638:	add	ip, pc, #0, 12
   1863c:	add	ip, ip, #417792	; 0x66000
   18640:	ldr	pc, [ip, #3656]!	; 0xe48

00018644 <OCSP_REQ_CTX_add1_header@plt>:
   18644:	add	ip, pc, #0, 12
   18648:	add	ip, ip, #417792	; 0x66000
   1864c:	ldr	pc, [ip, #3648]!	; 0xe40

00018650 <SSL_CTX_set_options@plt>:
   18650:	add	ip, pc, #0, 12
   18654:	add	ip, ip, #417792	; 0x66000
   18658:	ldr	pc, [ip, #3640]!	; 0xe38

0001865c <alarm@plt>:
   1865c:			; <UNDEFINED> instruction: 0xe7fd4778
   18660:	add	ip, pc, #0, 12
   18664:	add	ip, ip, #417792	; 0x66000
   18668:	ldr	pc, [ip, #3628]!	; 0xe2c

0001866c <NCONF_new@plt>:
   1866c:	add	ip, pc, #0, 12
   18670:	add	ip, ip, #417792	; 0x66000
   18674:	ldr	pc, [ip, #3620]!	; 0xe24

00018678 <BIO_sock_init@plt>:
   18678:	add	ip, pc, #0, 12
   1867c:	add	ip, ip, #417792	; 0x66000
   18680:	ldr	pc, [ip, #3612]!	; 0xe1c

00018684 <RSA_public_decrypt@plt>:
   18684:	add	ip, pc, #0, 12
   18688:	add	ip, ip, #417792	; 0x66000
   1868c:	ldr	pc, [ip, #3604]!	; 0xe14

00018690 <BIO_ADDRINFO_next@plt>:
   18690:	add	ip, pc, #0, 12
   18694:	add	ip, ip, #417792	; 0x66000
   18698:	ldr	pc, [ip, #3596]!	; 0xe0c

0001869c <X509_STORE_set_verify_cb@plt>:
   1869c:	add	ip, pc, #0, 12
   186a0:	add	ip, ip, #417792	; 0x66000
   186a4:	ldr	pc, [ip, #3588]!	; 0xe04

000186a8 <X509_CRL_add0_revoked@plt>:
   186a8:	add	ip, pc, #0, 12
   186ac:	add	ip, ip, #417792	; 0x66000
   186b0:	ldr	pc, [ip, #3580]!	; 0xdfc

000186b4 <X509_ocspid_print@plt>:
   186b4:	add	ip, pc, #0, 12
   186b8:	add	ip, ip, #417792	; 0x66000
   186bc:	ldr	pc, [ip, #3572]!	; 0xdf4

000186c0 <BIO_closesocket@plt>:
   186c0:	add	ip, pc, #0, 12
   186c4:	add	ip, ip, #417792	; 0x66000
   186c8:	ldr	pc, [ip, #3564]!	; 0xdec

000186cc <CONF_get_section@plt>:
   186cc:	add	ip, pc, #0, 12
   186d0:	add	ip, ip, #417792	; 0x66000
   186d4:	ldr	pc, [ip, #3556]!	; 0xde4

000186d8 <SSL_alert_desc_string_long@plt>:
   186d8:	add	ip, pc, #0, 12
   186dc:	add	ip, ip, #417792	; 0x66000
   186e0:	ldr	pc, [ip, #3548]!	; 0xddc

000186e4 <X509_add1_ext_i2d@plt>:
   186e4:	add	ip, pc, #0, 12
   186e8:	add	ip, ip, #417792	; 0x66000
   186ec:	ldr	pc, [ip, #3540]!	; 0xdd4

000186f0 <OCSP_cert_status_str@plt>:
   186f0:	add	ip, pc, #0, 12
   186f4:	add	ip, ip, #417792	; 0x66000
   186f8:	ldr	pc, [ip, #3532]!	; 0xdcc

000186fc <BIO_meth_set_ctrl@plt>:
   186fc:	add	ip, pc, #0, 12
   18700:	add	ip, ip, #417792	; 0x66000
   18704:	ldr	pc, [ip, #3524]!	; 0xdc4

00018708 <d2i_SSL_SESSION@plt>:
   18708:	add	ip, pc, #0, 12
   1870c:	add	ip, ip, #417792	; 0x66000
   18710:	ldr	pc, [ip, #3516]!	; 0xdbc

00018714 <PEM_write_bio_RSAPublicKey@plt>:
   18714:	add	ip, pc, #0, 12
   18718:	add	ip, ip, #417792	; 0x66000
   1871c:	ldr	pc, [ip, #3508]!	; 0xdb4

00018720 <strtol@plt>:
   18720:	add	ip, pc, #0, 12
   18724:	add	ip, ip, #417792	; 0x66000
   18728:	ldr	pc, [ip, #3500]!	; 0xdac

0001872c <NETSCAPE_SPKI_verify@plt>:
   1872c:	add	ip, pc, #0, 12
   18730:	add	ip, ip, #417792	; 0x66000
   18734:	ldr	pc, [ip, #3492]!	; 0xda4

00018738 <strcpy@plt>:
   18738:	add	ip, pc, #0, 12
   1873c:	add	ip, ip, #417792	; 0x66000
   18740:	ldr	pc, [ip, #3484]!	; 0xd9c

00018744 <NETSCAPE_SPKI_free@plt>:
   18744:	add	ip, pc, #0, 12
   18748:	add	ip, ip, #417792	; 0x66000
   1874c:	ldr	pc, [ip, #3476]!	; 0xd94

00018750 <TS_VERIFY_CTX_set_imprint@plt>:
   18750:	add	ip, pc, #0, 12
   18754:	add	ip, ip, #417792	; 0x66000
   18758:	ldr	pc, [ip, #3468]!	; 0xd8c

0001875c <X509_new@plt>:
   1875c:	add	ip, pc, #0, 12
   18760:	add	ip, ip, #417792	; 0x66000
   18764:	ldr	pc, [ip, #3460]!	; 0xd84

00018768 <EVP_PKEY_print_params@plt>:
   18768:	add	ip, pc, #0, 12
   1876c:	add	ip, ip, #417792	; 0x66000
   18770:	ldr	pc, [ip, #3452]!	; 0xd7c

00018774 <BF_cbc_encrypt@plt>:
   18774:	add	ip, pc, #0, 12
   18778:	add	ip, ip, #417792	; 0x66000
   1877c:	ldr	pc, [ip, #3444]!	; 0xd74

00018780 <waitpid@plt>:
   18780:	add	ip, pc, #0, 12
   18784:	add	ip, ip, #417792	; 0x66000
   18788:	ldr	pc, [ip, #3436]!	; 0xd6c

0001878c <X509_set_pubkey@plt>:
   1878c:	add	ip, pc, #0, 12
   18790:	add	ip, ip, #417792	; 0x66000
   18794:	ldr	pc, [ip, #3428]!	; 0xd64

00018798 <X509_REQ_get0_pubkey@plt>:
   18798:	add	ip, pc, #0, 12
   1879c:	add	ip, ip, #417792	; 0x66000
   187a0:	ldr	pc, [ip, #3420]!	; 0xd5c

000187a4 <OCSP_crl_reason_str@plt>:
   187a4:	add	ip, pc, #0, 12
   187a8:	add	ip, ip, #417792	; 0x66000
   187ac:	ldr	pc, [ip, #3412]!	; 0xd54

000187b0 <OSSL_STORE_SEARCH_by_alias@plt>:
   187b0:	add	ip, pc, #0, 12
   187b4:	add	ip, ip, #417792	; 0x66000
   187b8:	ldr	pc, [ip, #3404]!	; 0xd4c

000187bc <SSL_get_wbio@plt>:
   187bc:	add	ip, pc, #0, 12
   187c0:	add	ip, ip, #417792	; 0x66000
   187c4:	ldr	pc, [ip, #3396]!	; 0xd44

000187c8 <CMS_decrypt_set1_password@plt>:
   187c8:	add	ip, pc, #0, 12
   187cc:	add	ip, ip, #417792	; 0x66000
   187d0:	ldr	pc, [ip, #3388]!	; 0xd3c

000187d4 <RC2_set_key@plt>:
   187d4:	add	ip, pc, #0, 12
   187d8:	add	ip, ip, #417792	; 0x66000
   187dc:	ldr	pc, [ip, #3380]!	; 0xd34

000187e0 <ERR_print_errors_cb@plt>:
   187e0:	add	ip, pc, #0, 12
   187e4:	add	ip, ip, #417792	; 0x66000
   187e8:	ldr	pc, [ip, #3372]!	; 0xd2c

000187ec <X509_NAME_print_ex_fp@plt>:
   187ec:	add	ip, pc, #0, 12
   187f0:	add	ip, ip, #417792	; 0x66000
   187f4:	ldr	pc, [ip, #3364]!	; 0xd24

000187f8 <i2d_X509_NAME@plt>:
   187f8:	add	ip, pc, #0, 12
   187fc:	add	ip, ip, #417792	; 0x66000
   18800:	ldr	pc, [ip, #3356]!	; 0xd1c

00018804 <OCSP_BASICRESP_free@plt>:
   18804:	add	ip, pc, #0, 12
   18808:	add	ip, ip, #417792	; 0x66000
   1880c:	ldr	pc, [ip, #3348]!	; 0xd14

00018810 <__vsnprintf_chk@plt>:
   18810:	add	ip, pc, #0, 12
   18814:	add	ip, ip, #417792	; 0x66000
   18818:	ldr	pc, [ip, #3340]!	; 0xd0c

0001881c <i2d_PKCS12_bio@plt>:
   1881c:	add	ip, pc, #0, 12
   18820:	add	ip, ip, #417792	; 0x66000
   18824:	ldr	pc, [ip, #3332]!	; 0xd04

00018828 <i2d_RSA_PUBKEY_bio@plt>:
   18828:	add	ip, pc, #0, 12
   1882c:	add	ip, ip, #417792	; 0x66000
   18830:	ldr	pc, [ip, #3324]!	; 0xcfc

00018834 <BIO_f_cipher@plt>:
   18834:	add	ip, pc, #0, 12
   18838:	add	ip, ip, #417792	; 0x66000
   1883c:	ldr	pc, [ip, #3316]!	; 0xcf4

00018840 <SSL_connect@plt>:
   18840:	add	ip, pc, #0, 12
   18844:	add	ip, ip, #417792	; 0x66000
   18848:	ldr	pc, [ip, #3308]!	; 0xcec

0001884c <BN_new@plt>:
   1884c:	add	ip, pc, #0, 12
   18850:	add	ip, ip, #417792	; 0x66000
   18854:	ldr	pc, [ip, #3300]!	; 0xce4

00018858 <SSL_CTX_set_cert_cb@plt>:
   18858:			; <UNDEFINED> instruction: 0xe7fd4778
   1885c:	add	ip, pc, #0, 12
   18860:	add	ip, ip, #417792	; 0x66000
   18864:	ldr	pc, [ip, #3288]!	; 0xcd8

00018868 <X509_subject_name_hash_old@plt>:
   18868:	add	ip, pc, #0, 12
   1886c:	add	ip, ip, #417792	; 0x66000
   18870:	ldr	pc, [ip, #3280]!	; 0xcd0

00018874 <SSL_SESSION_get_max_early_data@plt>:
   18874:	add	ip, pc, #0, 12
   18878:	add	ip, ip, #417792	; 0x66000
   1887c:	ldr	pc, [ip, #3272]!	; 0xcc8

00018880 <BIO_pop@plt>:
   18880:	add	ip, pc, #0, 12
   18884:	add	ip, ip, #417792	; 0x66000
   18888:	ldr	pc, [ip, #3264]!	; 0xcc0

0001888c <ENGINE_get_pkey_meths@plt>:
   1888c:	add	ip, pc, #0, 12
   18890:	add	ip, ip, #417792	; 0x66000
   18894:	ldr	pc, [ip, #3256]!	; 0xcb8

00018898 <X509_LOOKUP_hash_dir@plt>:
   18898:	add	ip, pc, #0, 12
   1889c:	add	ip, ip, #417792	; 0x66000
   188a0:	ldr	pc, [ip, #3248]!	; 0xcb0

000188a4 <EVP_PKEY_get0_asn1@plt>:
   188a4:	add	ip, pc, #0, 12
   188a8:	add	ip, ip, #417792	; 0x66000
   188ac:	ldr	pc, [ip, #3240]!	; 0xca8

000188b0 <EVP_Digest@plt>:
   188b0:	add	ip, pc, #0, 12
   188b4:	add	ip, ip, #417792	; 0x66000
   188b8:	ldr	pc, [ip, #3232]!	; 0xca0

000188bc <raise@plt>:
   188bc:	add	ip, pc, #0, 12
   188c0:	add	ip, ip, #417792	; 0x66000
   188c4:	ldr	pc, [ip, #3224]!	; 0xc98

000188c8 <TS_CONF_set_policies@plt>:
   188c8:	add	ip, pc, #0, 12
   188cc:	add	ip, ip, #417792	; 0x66000
   188d0:	ldr	pc, [ip, #3216]!	; 0xc90

000188d4 <TS_CONF_set_clock_precision_digits@plt>:
   188d4:	add	ip, pc, #0, 12
   188d8:	add	ip, ip, #417792	; 0x66000
   188dc:	ldr	pc, [ip, #3208]!	; 0xc88

000188e0 <EVP_DigestSign@plt>:
   188e0:	add	ip, pc, #0, 12
   188e4:	add	ip, ip, #417792	; 0x66000
   188e8:	ldr	pc, [ip, #3200]!	; 0xc80

000188ec <X509_REQ_set_subject_name@plt>:
   188ec:	add	ip, pc, #0, 12
   188f0:	add	ip, ip, #417792	; 0x66000
   188f4:	ldr	pc, [ip, #3192]!	; 0xc78

000188f8 <ASN1_ITEM_get@plt>:
   188f8:	add	ip, pc, #0, 12
   188fc:	add	ip, ip, #417792	; 0x66000
   18900:	ldr	pc, [ip, #3184]!	; 0xc70

00018904 <PEM_write_bio_PUBKEY@plt>:
   18904:	add	ip, pc, #0, 12
   18908:	add	ip, ip, #417792	; 0x66000
   1890c:	ldr	pc, [ip, #3176]!	; 0xc68

00018910 <TS_RESP_CTX_free@plt>:
   18910:	add	ip, pc, #0, 12
   18914:	add	ip, ip, #417792	; 0x66000
   18918:	ldr	pc, [ip, #3168]!	; 0xc60

0001891c <X509_CRL_get0_signature@plt>:
   1891c:	add	ip, pc, #0, 12
   18920:	add	ip, ip, #417792	; 0x66000
   18924:	ldr	pc, [ip, #3160]!	; 0xc58

00018928 <SSL_get0_peer_scts@plt>:
   18928:	add	ip, pc, #0, 12
   1892c:	add	ip, ip, #417792	; 0x66000
   18930:	ldr	pc, [ip, #3152]!	; 0xc50

00018934 <X509_policy_tree_get0_policies@plt>:
   18934:	add	ip, pc, #0, 12
   18938:	add	ip, ip, #417792	; 0x66000
   1893c:	ldr	pc, [ip, #3144]!	; 0xc48

00018940 <TS_STATUS_INFO_set_status@plt>:
   18940:	add	ip, pc, #0, 12
   18944:	add	ip, ip, #417792	; 0x66000
   18948:	ldr	pc, [ip, #3136]!	; 0xc40

0001894c <DTLSv1_listen@plt>:
   1894c:	add	ip, pc, #0, 12
   18950:	add	ip, ip, #417792	; 0x66000
   18954:	ldr	pc, [ip, #3128]!	; 0xc38

00018958 <EVP_sha1@plt>:
   18958:	add	ip, pc, #0, 12
   1895c:	add	ip, ip, #417792	; 0x66000
   18960:	ldr	pc, [ip, #3120]!	; 0xc30

00018964 <OSSL_STORE_INFO_free@plt>:
   18964:	add	ip, pc, #0, 12
   18968:	add	ip, ip, #417792	; 0x66000
   1896c:	ldr	pc, [ip, #3112]!	; 0xc28

00018970 <PEM_write_bio_DHxparams@plt>:
   18970:	add	ip, pc, #0, 12
   18974:	add	ip, ip, #417792	; 0x66000
   18978:	ldr	pc, [ip, #3104]!	; 0xc20

0001897c <EVP_PKEY_CTX_free@plt>:
   1897c:	add	ip, pc, #0, 12
   18980:	add	ip, ip, #417792	; 0x66000
   18984:	ldr	pc, [ip, #3096]!	; 0xc18

00018988 <X509_getm_notBefore@plt>:
   18988:	add	ip, pc, #0, 12
   1898c:	add	ip, ip, #417792	; 0x66000
   18990:	ldr	pc, [ip, #3088]!	; 0xc10

00018994 <EVP_PKEY_size@plt>:
   18994:	add	ip, pc, #0, 12
   18998:	add	ip, ip, #417792	; 0x66000
   1899c:	ldr	pc, [ip, #3080]!	; 0xc08

000189a0 <SSL_renegotiate@plt>:
   189a0:	add	ip, pc, #0, 12
   189a4:	add	ip, ip, #417792	; 0x66000
   189a8:	ldr	pc, [ip, #3072]!	; 0xc00

000189ac <CRYPTO_realloc@plt>:
   189ac:	add	ip, pc, #0, 12
   189b0:	add	ip, ip, #417792	; 0x66000
   189b4:	ldr	pc, [ip, #3064]!	; 0xbf8

000189b8 <OSSL_STORE_INFO_get0_PARAMS@plt>:
   189b8:	add	ip, pc, #0, 12
   189bc:	add	ip, ip, #417792	; 0x66000
   189c0:	ldr	pc, [ip, #3056]!	; 0xbf0

000189c4 <PEM_read_bio@plt>:
   189c4:	add	ip, pc, #0, 12
   189c8:	add	ip, ip, #417792	; 0x66000
   189cc:	ldr	pc, [ip, #3048]!	; 0xbe8

000189d0 <SSL_CTX_set_keylog_callback@plt>:
   189d0:	add	ip, pc, #0, 12
   189d4:	add	ip, ip, #417792	; 0x66000
   189d8:	ldr	pc, [ip, #3040]!	; 0xbe0

000189dc <BIO_f_base64@plt>:
   189dc:	add	ip, pc, #0, 12
   189e0:	add	ip, ip, #417792	; 0x66000
   189e4:	ldr	pc, [ip, #3032]!	; 0xbd8

000189e8 <X509_CRL_get_issuer@plt>:
   189e8:	add	ip, pc, #0, 12
   189ec:	add	ip, ip, #417792	; 0x66000
   189f0:	ldr	pc, [ip, #3024]!	; 0xbd0

000189f4 <X509_get_serialNumber@plt>:
   189f4:	add	ip, pc, #0, 12
   189f8:	add	ip, ip, #417792	; 0x66000
   189fc:	ldr	pc, [ip, #3016]!	; 0xbc8

00018a00 <X509_REQ_set_pubkey@plt>:
   18a00:	add	ip, pc, #0, 12
   18a04:	add	ip, ip, #417792	; 0x66000
   18a08:	ldr	pc, [ip, #3008]!	; 0xbc0

00018a0c <SSL_get_early_data_status@plt>:
   18a0c:	add	ip, pc, #0, 12
   18a10:	add	ip, ip, #417792	; 0x66000
   18a14:	ldr	pc, [ip, #3000]!	; 0xbb8

00018a18 <OBJ_txt2obj@plt>:
   18a18:	add	ip, pc, #0, 12
   18a1c:	add	ip, ip, #417792	; 0x66000
   18a20:	ldr	pc, [ip, #2992]!	; 0xbb0

00018a24 <SSL_CTX_set_ctlog_list_file@plt>:
   18a24:			; <UNDEFINED> instruction: 0xe7fd4778
   18a28:	add	ip, pc, #0, 12
   18a2c:	add	ip, ip, #417792	; 0x66000
   18a30:	ldr	pc, [ip, #2980]!	; 0xba4

00018a34 <GENERAL_NAME_get0_value@plt>:
   18a34:	add	ip, pc, #0, 12
   18a38:	add	ip, ip, #417792	; 0x66000
   18a3c:	ldr	pc, [ip, #2972]!	; 0xb9c

00018a40 <X509_get_default_cert_area@plt>:
   18a40:	add	ip, pc, #0, 12
   18a44:	add	ip, ip, #417792	; 0x66000
   18a48:	ldr	pc, [ip, #2964]!	; 0xb94

00018a4c <EVP_PKEY_decrypt_init@plt>:
   18a4c:	add	ip, pc, #0, 12
   18a50:	add	ip, ip, #417792	; 0x66000
   18a54:	ldr	pc, [ip, #2956]!	; 0xb8c

00018a58 <X509_REQ_add1_attr_by_txt@plt>:
   18a58:	add	ip, pc, #0, 12
   18a5c:	add	ip, ip, #417792	; 0x66000
   18a60:	ldr	pc, [ip, #2948]!	; 0xb84

00018a64 <X509_get_ext_by_OBJ@plt>:
   18a64:	add	ip, pc, #0, 12
   18a68:	add	ip, ip, #417792	; 0x66000
   18a6c:	ldr	pc, [ip, #2940]!	; 0xb7c

00018a70 <i2d_RSAPublicKey_bio@plt>:
   18a70:	add	ip, pc, #0, 12
   18a74:	add	ip, ip, #417792	; 0x66000
   18a78:	ldr	pc, [ip, #2932]!	; 0xb74

00018a7c <BIO_meth_free@plt>:
   18a7c:	add	ip, pc, #0, 12
   18a80:	add	ip, ip, #417792	; 0x66000
   18a84:	ldr	pc, [ip, #2924]!	; 0xb6c

00018a88 <ASN1_ENUMERATED_set@plt>:
   18a88:	add	ip, pc, #0, 12
   18a8c:	add	ip, ip, #417792	; 0x66000
   18a90:	ldr	pc, [ip, #2916]!	; 0xb64

00018a94 <X509_VERIFY_PARAM_set_purpose@plt>:
   18a94:	add	ip, pc, #0, 12
   18a98:	add	ip, ip, #417792	; 0x66000
   18a9c:	ldr	pc, [ip, #2908]!	; 0xb5c

00018aa0 <PEM_read_bio_SSL_SESSION@plt>:
   18aa0:	add	ip, pc, #0, 12
   18aa4:	add	ip, ip, #417792	; 0x66000
   18aa8:	ldr	pc, [ip, #2900]!	; 0xb54

00018aac <SSL_CTX_set_next_proto_select_cb@plt>:
   18aac:	add	ip, pc, #0, 12
   18ab0:	add	ip, ip, #417792	; 0x66000
   18ab4:	ldr	pc, [ip, #2892]!	; 0xb4c

00018ab8 <shutdown@plt>:
   18ab8:			; <UNDEFINED> instruction: 0xe7fd4778
   18abc:	add	ip, pc, #0, 12
   18ac0:	add	ip, ip, #417792	; 0x66000
   18ac4:	ldr	pc, [ip, #2880]!	; 0xb40

00018ac8 <fdopen@plt>:
   18ac8:	add	ip, pc, #0, 12
   18acc:	add	ip, ip, #417792	; 0x66000
   18ad0:	ldr	pc, [ip, #2872]!	; 0xb38

00018ad4 <EVP_CIPHER_CTX_new@plt>:
   18ad4:	add	ip, pc, #0, 12
   18ad8:	add	ip, ip, #417792	; 0x66000
   18adc:	ldr	pc, [ip, #2864]!	; 0xb30

00018ae0 <X509_CRL_set1_lastUpdate@plt>:
   18ae0:	add	ip, pc, #0, 12
   18ae4:	add	ip, ip, #417792	; 0x66000
   18ae8:	ldr	pc, [ip, #2856]!	; 0xb28

00018aec <CMS_verify_receipt@plt>:
   18aec:	add	ip, pc, #0, 12
   18af0:	add	ip, ip, #417792	; 0x66000
   18af4:	ldr	pc, [ip, #2848]!	; 0xb20

00018af8 <BN_CTX_new@plt>:
   18af8:	add	ip, pc, #0, 12
   18afc:	add	ip, ip, #417792	; 0x66000
   18b00:	ldr	pc, [ip, #2840]!	; 0xb18

00018b04 <ASN1_GENERALIZEDTIME_set_string@plt>:
   18b04:	add	ip, pc, #0, 12
   18b08:	add	ip, ip, #417792	; 0x66000
   18b0c:	ldr	pc, [ip, #2832]!	; 0xb10

00018b10 <ENGINE_get_digests@plt>:
   18b10:	add	ip, pc, #0, 12
   18b14:	add	ip, ip, #417792	; 0x66000
   18b18:	ldr	pc, [ip, #2824]!	; 0xb08

00018b1c <PKCS7_SIGNED_new@plt>:
   18b1c:	add	ip, pc, #0, 12
   18b20:	add	ip, ip, #417792	; 0x66000
   18b24:	ldr	pc, [ip, #2816]!	; 0xb00

00018b28 <BIO_f_ssl@plt>:
   18b28:	add	ip, pc, #0, 12
   18b2c:	add	ip, ip, #417792	; 0x66000
   18b30:	ldr	pc, [ip, #2808]!	; 0xaf8

00018b34 <SSL_CTX_set_default_verify_file@plt>:
   18b34:	add	ip, pc, #0, 12
   18b38:	add	ip, ip, #417792	; 0x66000
   18b3c:	ldr	pc, [ip, #2800]!	; 0xaf0

00018b40 <OCSP_request_add1_nonce@plt>:
   18b40:	add	ip, pc, #0, 12
   18b44:	add	ip, ip, #417792	; 0x66000
   18b48:	ldr	pc, [ip, #2792]!	; 0xae8

00018b4c <ASN1_GENERALIZEDTIME_free@plt>:
   18b4c:	add	ip, pc, #0, 12
   18b50:	add	ip, ip, #417792	; 0x66000
   18b54:	ldr	pc, [ip, #2784]!	; 0xae0

00018b58 <d2i_PKCS8_bio@plt>:
   18b58:	add	ip, pc, #0, 12
   18b5c:	add	ip, ip, #417792	; 0x66000
   18b60:	ldr	pc, [ip, #2776]!	; 0xad8

00018b64 <X509_ALGOR_new@plt>:
   18b64:	add	ip, pc, #0, 12
   18b68:	add	ip, ip, #417792	; 0x66000
   18b6c:	ldr	pc, [ip, #2768]!	; 0xad0

00018b70 <__syslog_chk@plt>:
   18b70:	add	ip, pc, #0, 12
   18b74:	add	ip, ip, #417792	; 0x66000
   18b78:	ldr	pc, [ip, #2760]!	; 0xac8

00018b7c <ASN1_TIME_set_string_X509@plt>:
   18b7c:	add	ip, pc, #0, 12
   18b80:	add	ip, ip, #417792	; 0x66000
   18b84:	ldr	pc, [ip, #2752]!	; 0xac0

00018b88 <X509_REQ_get_extensions@plt>:
   18b88:	add	ip, pc, #0, 12
   18b8c:	add	ip, ip, #417792	; 0x66000
   18b90:	ldr	pc, [ip, #2744]!	; 0xab8

00018b94 <strstr@plt>:
   18b94:	add	ip, pc, #0, 12
   18b98:	add	ip, ip, #417792	; 0x66000
   18b9c:	ldr	pc, [ip, #2736]!	; 0xab0

00018ba0 <BIO_meth_set_callback_ctrl@plt>:
   18ba0:	add	ip, pc, #0, 12
   18ba4:	add	ip, ip, #417792	; 0x66000
   18ba8:	ldr	pc, [ip, #2728]!	; 0xaa8

00018bac <PEM_read_bio_EC_PUBKEY@plt>:
   18bac:	add	ip, pc, #0, 12
   18bb0:	add	ip, ip, #417792	; 0x66000
   18bb4:	ldr	pc, [ip, #2720]!	; 0xaa0

00018bb8 <i2a_ASN1_INTEGER@plt>:
   18bb8:	add	ip, pc, #0, 12
   18bbc:	add	ip, ip, #417792	; 0x66000
   18bc0:	ldr	pc, [ip, #2712]!	; 0xa98

00018bc4 <SSL_CTX_use_PrivateKey_file@plt>:
   18bc4:	add	ip, pc, #0, 12
   18bc8:	add	ip, ip, #417792	; 0x66000
   18bcc:	ldr	pc, [ip, #2704]!	; 0xa90

00018bd0 <BIO_new_ssl@plt>:
   18bd0:	add	ip, pc, #0, 12
   18bd4:	add	ip, ip, #417792	; 0x66000
   18bd8:	ldr	pc, [ip, #2696]!	; 0xa88

00018bdc <select@plt>:
   18bdc:	add	ip, pc, #0, 12
   18be0:	add	ip, ip, #417792	; 0x66000
   18be4:	ldr	pc, [ip, #2688]!	; 0xa80

00018be8 <PKCS12_decrypt_skey@plt>:
   18be8:	add	ip, pc, #0, 12
   18bec:	add	ip, ip, #417792	; 0x66000
   18bf0:	ldr	pc, [ip, #2680]!	; 0xa78

00018bf4 <ASN1_GENERALIZEDTIME_print@plt>:
   18bf4:	add	ip, pc, #0, 12
   18bf8:	add	ip, ip, #417792	; 0x66000
   18bfc:	ldr	pc, [ip, #2672]!	; 0xa70

00018c00 <EC_KEY_set_conv_form@plt>:
   18c00:	add	ip, pc, #0, 12
   18c04:	add	ip, ip, #417792	; 0x66000
   18c08:	ldr	pc, [ip, #2664]!	; 0xa68

00018c0c <X509_NAME_free@plt>:
   18c0c:	add	ip, pc, #0, 12
   18c10:	add	ip, ip, #417792	; 0x66000
   18c14:	ldr	pc, [ip, #2656]!	; 0xa60

00018c18 <X509_STORE_CTX_free@plt>:
   18c18:	add	ip, pc, #0, 12
   18c1c:	add	ip, ip, #417792	; 0x66000
   18c20:	ldr	pc, [ip, #2648]!	; 0xa58

00018c24 <BIO_number_read@plt>:
   18c24:	add	ip, pc, #0, 12
   18c28:	add	ip, ip, #417792	; 0x66000
   18c2c:	ldr	pc, [ip, #2640]!	; 0xa50

00018c30 <TS_RESP_CTX_add_failure_info@plt>:
   18c30:	add	ip, pc, #0, 12
   18c34:	add	ip, ip, #417792	; 0x66000
   18c38:	ldr	pc, [ip, #2632]!	; 0xa48

00018c3c <close@plt>:
   18c3c:	add	ip, pc, #0, 12
   18c40:	add	ip, ip, #417792	; 0x66000
   18c44:	ldr	pc, [ip, #2624]!	; 0xa40

00018c48 <X509_STORE_set_flags@plt>:
   18c48:	add	ip, pc, #0, 12
   18c4c:	add	ip, ip, #417792	; 0x66000
   18c50:	ldr	pc, [ip, #2616]!	; 0xa38

00018c54 <EVP_DigestVerifyFinal@plt>:
   18c54:	add	ip, pc, #0, 12
   18c58:	add	ip, ip, #417792	; 0x66000
   18c5c:	ldr	pc, [ip, #2608]!	; 0xa30

00018c60 <X509_STORE_add_lookup@plt>:
   18c60:	add	ip, pc, #0, 12
   18c64:	add	ip, ip, #417792	; 0x66000
   18c68:	ldr	pc, [ip, #2600]!	; 0xa28

00018c6c <CMS_ContentInfo_print_ctx@plt>:
   18c6c:	add	ip, pc, #0, 12
   18c70:	add	ip, ip, #417792	; 0x66000
   18c74:	ldr	pc, [ip, #2592]!	; 0xa20

00018c78 <HMAC_CTX_free@plt>:
   18c78:	add	ip, pc, #0, 12
   18c7c:	add	ip, ip, #417792	; 0x66000
   18c80:	ldr	pc, [ip, #2584]!	; 0xa18

00018c84 <EVP_PKEY_verify_init@plt>:
   18c84:	add	ip, pc, #0, 12
   18c88:	add	ip, ip, #417792	; 0x66000
   18c8c:	ldr	pc, [ip, #2576]!	; 0xa10

00018c90 <EC_GROUP_get_order@plt>:
   18c90:	add	ip, pc, #0, 12
   18c94:	add	ip, ip, #417792	; 0x66000
   18c98:	ldr	pc, [ip, #2568]!	; 0xa08

00018c9c <X509_CRL_sign_ctx@plt>:
   18c9c:	add	ip, pc, #0, 12
   18ca0:	add	ip, ip, #417792	; 0x66000
   18ca4:	ldr	pc, [ip, #2560]!	; 0xa00

00018ca8 <UI_construct_prompt@plt>:
   18ca8:	add	ip, pc, #0, 12
   18cac:	add	ip, ip, #417792	; 0x66000
   18cb0:	ldr	pc, [ip, #2552]!	; 0x9f8

00018cb4 <UI_new_method@plt>:
   18cb4:	add	ip, pc, #0, 12
   18cb8:	add	ip, ip, #417792	; 0x66000
   18cbc:	ldr	pc, [ip, #2544]!	; 0x9f0

00018cc0 <PEM_write_bio_ECPrivateKey@plt>:
   18cc0:	add	ip, pc, #0, 12
   18cc4:	add	ip, ip, #417792	; 0x66000
   18cc8:	ldr	pc, [ip, #2536]!	; 0x9e8

00018ccc <ASN1_UTCTIME_set_string@plt>:
   18ccc:	add	ip, pc, #0, 12
   18cd0:	add	ip, ip, #417792	; 0x66000
   18cd4:	ldr	pc, [ip, #2528]!	; 0x9e0

00018cd8 <SSL_free@plt>:
   18cd8:	add	ip, pc, #0, 12
   18cdc:	add	ip, ip, #417792	; 0x66000
   18ce0:	ldr	pc, [ip, #2520]!	; 0x9d8

00018ce4 <CRYPTO_gcm128_new@plt>:
   18ce4:	add	ip, pc, #0, 12
   18ce8:	add	ip, ip, #417792	; 0x66000
   18cec:	ldr	pc, [ip, #2512]!	; 0x9d0

00018cf0 <fwrite@plt>:
   18cf0:	add	ip, pc, #0, 12
   18cf4:	add	ip, ip, #417792	; 0x66000
   18cf8:	ldr	pc, [ip, #2504]!	; 0x9c8

00018cfc <SSL_use_certificate@plt>:
   18cfc:	add	ip, pc, #0, 12
   18d00:	add	ip, ip, #417792	; 0x66000
   18d04:	ldr	pc, [ip, #2496]!	; 0x9c0

00018d08 <X509_verify@plt>:
   18d08:	add	ip, pc, #0, 12
   18d0c:	add	ip, ip, #417792	; 0x66000
   18d10:	ldr	pc, [ip, #2488]!	; 0x9b8

00018d14 <X509_POLICY_NODE_print@plt>:
   18d14:	add	ip, pc, #0, 12
   18d18:	add	ip, ip, #417792	; 0x66000
   18d1c:	ldr	pc, [ip, #2480]!	; 0x9b0

00018d20 <EVP_PKEY_CTX_get_keygen_info@plt>:
   18d20:	add	ip, pc, #0, 12
   18d24:	add	ip, ip, #417792	; 0x66000
   18d28:	ldr	pc, [ip, #2472]!	; 0x9a8

00018d2c <ASN1_item_free@plt>:
   18d2c:	add	ip, pc, #0, 12
   18d30:	add	ip, ip, #417792	; 0x66000
   18d34:	ldr	pc, [ip, #2464]!	; 0x9a0

00018d38 <i2d_ASN1_TYPE@plt>:
   18d38:	add	ip, pc, #0, 12
   18d3c:	add	ip, ip, #417792	; 0x66000
   18d40:	ldr	pc, [ip, #2456]!	; 0x998

00018d44 <X509_get0_notBefore@plt>:
   18d44:	add	ip, pc, #0, 12
   18d48:	add	ip, ip, #417792	; 0x66000
   18d4c:	ldr	pc, [ip, #2448]!	; 0x990

00018d50 <SSL_CTX_set_client_CA_list@plt>:
   18d50:	add	ip, pc, #0, 12
   18d54:	add	ip, ip, #417792	; 0x66000
   18d58:	ldr	pc, [ip, #2440]!	; 0x988

00018d5c <PKCS12_verify_mac@plt>:
   18d5c:	add	ip, pc, #0, 12
   18d60:	add	ip, ip, #417792	; 0x66000
   18d64:	ldr	pc, [ip, #2432]!	; 0x980

00018d68 <ENGINE_finish@plt>:
   18d68:	add	ip, pc, #0, 12
   18d6c:	add	ip, ip, #417792	; 0x66000
   18d70:	ldr	pc, [ip, #2424]!	; 0x978

00018d74 <ENGINE_set_default@plt>:
   18d74:	add	ip, pc, #0, 12
   18d78:	add	ip, ip, #417792	; 0x66000
   18d7c:	ldr	pc, [ip, #2416]!	; 0x970

00018d80 <ASYNC_is_capable@plt>:
   18d80:	add	ip, pc, #0, 12
   18d84:	add	ip, ip, #417792	; 0x66000
   18d88:	ldr	pc, [ip, #2408]!	; 0x968

00018d8c <TS_CONF_set_tsa_name@plt>:
   18d8c:	add	ip, pc, #0, 12
   18d90:	add	ip, ip, #417792	; 0x66000
   18d94:	ldr	pc, [ip, #2400]!	; 0x960

00018d98 <EVP_PKEY_keygen@plt>:
   18d98:	add	ip, pc, #0, 12
   18d9c:	add	ip, ip, #417792	; 0x66000
   18da0:	ldr	pc, [ip, #2392]!	; 0x958

00018da4 <ERR_peek_last_error@plt>:
   18da4:	add	ip, pc, #0, 12
   18da8:	add	ip, ip, #417792	; 0x66000
   18dac:	ldr	pc, [ip, #2384]!	; 0x950

00018db0 <strncasecmp@plt>:
   18db0:	add	ip, pc, #0, 12
   18db4:	add	ip, ip, #417792	; 0x66000
   18db8:	ldr	pc, [ip, #2376]!	; 0x948

00018dbc <ASN1_ENUMERATED_new@plt>:
   18dbc:	add	ip, pc, #0, 12
   18dc0:	add	ip, ip, #417792	; 0x66000
   18dc4:	ldr	pc, [ip, #2368]!	; 0x940

00018dc8 <ENGINE_free@plt>:
   18dc8:			; <UNDEFINED> instruction: 0xe7fd4778
   18dcc:	add	ip, pc, #0, 12
   18dd0:	add	ip, ip, #417792	; 0x66000
   18dd4:	ldr	pc, [ip, #2356]!	; 0x934

00018dd8 <X509V3_extensions_print@plt>:
   18dd8:	add	ip, pc, #0, 12
   18ddc:	add	ip, ip, #417792	; 0x66000
   18de0:	ldr	pc, [ip, #2348]!	; 0x92c

00018de4 <BN_bn2hex@plt>:
   18de4:	add	ip, pc, #0, 12
   18de8:	add	ip, ip, #417792	; 0x66000
   18dec:	ldr	pc, [ip, #2340]!	; 0x924

00018df0 <OPENSSL_DIR_read@plt>:
   18df0:	add	ip, pc, #0, 12
   18df4:	add	ip, ip, #417792	; 0x66000
   18df8:	ldr	pc, [ip, #2332]!	; 0x91c

00018dfc <EVP_aes_256_cbc@plt>:
   18dfc:	add	ip, pc, #0, 12
   18e00:	add	ip, ip, #417792	; 0x66000
   18e04:	ldr	pc, [ip, #2324]!	; 0x914

00018e08 <X509_NAME_get_index_by_OBJ@plt>:
   18e08:	add	ip, pc, #0, 12
   18e0c:	add	ip, ip, #417792	; 0x66000
   18e10:	ldr	pc, [ip, #2316]!	; 0x90c

00018e14 <EVP_aes_128_wrap@plt>:
   18e14:	add	ip, pc, #0, 12
   18e18:	add	ip, ip, #417792	; 0x66000
   18e1c:	ldr	pc, [ip, #2308]!	; 0x904

00018e20 <SSL_CONF_CTX_finish@plt>:
   18e20:	add	ip, pc, #0, 12
   18e24:	add	ip, ip, #417792	; 0x66000
   18e28:	ldr	pc, [ip, #2300]!	; 0x8fc

00018e2c <PEM_read_bio_X509_AUX@plt>:
   18e2c:	add	ip, pc, #0, 12
   18e30:	add	ip, ip, #417792	; 0x66000
   18e34:	ldr	pc, [ip, #2292]!	; 0x8f4

00018e38 <RSA_check_key_ex@plt>:
   18e38:	add	ip, pc, #0, 12
   18e3c:	add	ip, ip, #417792	; 0x66000
   18e40:	ldr	pc, [ip, #2284]!	; 0x8ec

00018e44 <time@plt>:
   18e44:	add	ip, pc, #0, 12
   18e48:	add	ip, ip, #417792	; 0x66000
   18e4c:	ldr	pc, [ip, #2276]!	; 0x8e4

00018e50 <CRYPTO_zalloc@plt>:
   18e50:	add	ip, pc, #0, 12
   18e54:	add	ip, ip, #417792	; 0x66000
   18e58:	ldr	pc, [ip, #2268]!	; 0x8dc

00018e5c <EVP_des_ede3_cbc@plt>:
   18e5c:	add	ip, pc, #0, 12
   18e60:	add	ip, ip, #417792	; 0x66000
   18e64:	ldr	pc, [ip, #2260]!	; 0x8d4

00018e68 <X509_get0_pubkey@plt>:
   18e68:	add	ip, pc, #0, 12
   18e6c:	add	ip, ip, #417792	; 0x66000
   18e70:	ldr	pc, [ip, #2252]!	; 0x8cc

00018e74 <ASN1_get_object@plt>:
   18e74:	add	ip, pc, #0, 12
   18e78:	add	ip, ip, #417792	; 0x66000
   18e7c:	ldr	pc, [ip, #2244]!	; 0x8c4

00018e80 <TS_VERIFY_CTX_set_store@plt>:
   18e80:	add	ip, pc, #0, 12
   18e84:	add	ip, ip, #417792	; 0x66000
   18e88:	ldr	pc, [ip, #2236]!	; 0x8bc

00018e8c <SSL_set_session_id_context@plt>:
   18e8c:	add	ip, pc, #0, 12
   18e90:	add	ip, ip, #417792	; 0x66000
   18e94:	ldr	pc, [ip, #2228]!	; 0x8b4

00018e98 <i2d_X509@plt>:
   18e98:	add	ip, pc, #0, 12
   18e9c:	add	ip, ip, #417792	; 0x66000
   18ea0:	ldr	pc, [ip, #2220]!	; 0x8ac

00018ea4 <SSL_get_peer_cert_chain@plt>:
   18ea4:	add	ip, pc, #0, 12
   18ea8:	add	ip, ip, #417792	; 0x66000
   18eac:	ldr	pc, [ip, #2212]!	; 0x8a4

00018eb0 <X509_REQ_print_ex@plt>:
   18eb0:	add	ip, pc, #0, 12
   18eb4:	add	ip, ip, #417792	; 0x66000
   18eb8:	ldr	pc, [ip, #2204]!	; 0x89c

00018ebc <ERR_peek_error@plt>:
   18ebc:	add	ip, pc, #0, 12
   18ec0:	add	ip, ip, #417792	; 0x66000
   18ec4:	ldr	pc, [ip, #2196]!	; 0x894

00018ec8 <TS_RESP_new@plt>:
   18ec8:	add	ip, pc, #0, 12
   18ecc:	add	ip, ip, #417792	; 0x66000
   18ed0:	ldr	pc, [ip, #2188]!	; 0x88c

00018ed4 <EC_curve_nist2nid@plt>:
   18ed4:	add	ip, pc, #0, 12
   18ed8:	add	ip, ip, #417792	; 0x66000
   18edc:	ldr	pc, [ip, #2180]!	; 0x884

00018ee0 <__ctype_b_loc@plt>:
   18ee0:	add	ip, pc, #0, 12
   18ee4:	add	ip, ip, #417792	; 0x66000
   18ee8:	ldr	pc, [ip, #2172]!	; 0x87c

00018eec <X509_PURPOSE_get_count@plt>:
   18eec:	add	ip, pc, #0, 12
   18ef0:	add	ip, ip, #417792	; 0x66000
   18ef4:	ldr	pc, [ip, #2164]!	; 0x874

00018ef8 <X509_set_version@plt>:
   18ef8:	add	ip, pc, #0, 12
   18efc:	add	ip, ip, #417792	; 0x66000
   18f00:	ldr	pc, [ip, #2156]!	; 0x86c

00018f04 <AES_ige_encrypt@plt>:
   18f04:	add	ip, pc, #0, 12
   18f08:	add	ip, ip, #417792	; 0x66000
   18f0c:	ldr	pc, [ip, #2148]!	; 0x864

00018f10 <X509_check_private_key@plt>:
   18f10:	add	ip, pc, #0, 12
   18f14:	add	ip, ip, #417792	; 0x66000
   18f18:	ldr	pc, [ip, #2140]!	; 0x85c

00018f1c <SSL_get_all_async_fds@plt>:
   18f1c:	add	ip, pc, #0, 12
   18f20:	add	ip, ip, #417792	; 0x66000
   18f24:	ldr	pc, [ip, #2132]!	; 0x854

00018f28 <BIO_new_fp@plt>:
   18f28:			; <UNDEFINED> instruction: 0xe7fd4778
   18f2c:	add	ip, pc, #0, 12
   18f30:	add	ip, ip, #417792	; 0x66000
   18f34:	ldr	pc, [ip, #2120]!	; 0x848

00018f38 <CMS_set1_eContentType@plt>:
   18f38:	add	ip, pc, #0, 12
   18f3c:	add	ip, ip, #417792	; 0x66000
   18f40:	ldr	pc, [ip, #2112]!	; 0x840

00018f44 <SSL_alert_type_string_long@plt>:
   18f44:	add	ip, pc, #0, 12
   18f48:	add	ip, ip, #417792	; 0x66000
   18f4c:	ldr	pc, [ip, #2104]!	; 0x838

00018f50 <X509_NAME_add_entry_by_txt@plt>:
   18f50:	add	ip, pc, #0, 12
   18f54:	add	ip, ip, #417792	; 0x66000
   18f58:	ldr	pc, [ip, #2096]!	; 0x830

00018f5c <OCSP_check_validity@plt>:
   18f5c:	add	ip, pc, #0, 12
   18f60:	add	ip, ip, #417792	; 0x66000
   18f64:	ldr	pc, [ip, #2088]!	; 0x828

00018f68 <b2i_PrivateKey_bio@plt>:
   18f68:	add	ip, pc, #0, 12
   18f6c:	add	ip, ip, #417792	; 0x66000
   18f70:	ldr	pc, [ip, #2080]!	; 0x820

00018f74 <SSL_CTX_set_info_callback@plt>:
   18f74:	add	ip, pc, #0, 12
   18f78:	add	ip, ip, #417792	; 0x66000
   18f7c:	ldr	pc, [ip, #2072]!	; 0x818

00018f80 <TS_TST_INFO_print_bio@plt>:
   18f80:	add	ip, pc, #0, 12
   18f84:	add	ip, ip, #417792	; 0x66000
   18f88:	ldr	pc, [ip, #2064]!	; 0x810

00018f8c <DSAparams_dup@plt>:
   18f8c:	add	ip, pc, #0, 12
   18f90:	add	ip, ip, #417792	; 0x66000
   18f94:	ldr	pc, [ip, #2056]!	; 0x808

00018f98 <X509_check_ip_asc@plt>:
   18f98:	add	ip, pc, #0, 12
   18f9c:	add	ip, ip, #417792	; 0x66000
   18fa0:	ldr	pc, [ip, #2048]!	; 0x800

00018fa4 <BIO_write@plt>:
   18fa4:			; <UNDEFINED> instruction: 0xe7fd4778
   18fa8:	add	ip, pc, #0, 12
   18fac:	add	ip, ip, #417792	; 0x66000
   18fb0:	ldr	pc, [ip, #2036]!	; 0x7f4

00018fb4 <BIO_accept_ex@plt>:
   18fb4:	add	ip, pc, #0, 12
   18fb8:	add	ip, ip, #417792	; 0x66000
   18fbc:	ldr	pc, [ip, #2028]!	; 0x7ec

00018fc0 <OPENSSL_uni2asc@plt>:
   18fc0:	add	ip, pc, #0, 12
   18fc4:	add	ip, ip, #417792	; 0x66000
   18fc8:	ldr	pc, [ip, #2020]!	; 0x7e4

00018fcc <TS_CONF_set_accuracy@plt>:
   18fcc:	add	ip, pc, #0, 12
   18fd0:	add	ip, ip, #417792	; 0x66000
   18fd4:	ldr	pc, [ip, #2012]!	; 0x7dc

00018fd8 <PKCS5_pbe_set@plt>:
   18fd8:	add	ip, pc, #0, 12
   18fdc:	add	ip, ip, #417792	; 0x66000
   18fe0:	ldr	pc, [ip, #2004]!	; 0x7d4

00018fe4 <OPENSSL_sk_delete@plt>:
   18fe4:	add	ip, pc, #0, 12
   18fe8:	add	ip, ip, #417792	; 0x66000
   18fec:	ldr	pc, [ip, #1996]!	; 0x7cc

00018ff0 <AES_options@plt>:
   18ff0:	add	ip, pc, #0, 12
   18ff4:	add	ip, ip, #417792	; 0x66000
   18ff8:	ldr	pc, [ip, #1988]!	; 0x7c4

00018ffc <PKCS12_SAFEBAG_get0_type@plt>:
   18ffc:	add	ip, pc, #0, 12
   19000:	add	ip, ip, #417792	; 0x66000
   19004:	ldr	pc, [ip, #1980]!	; 0x7bc

00019008 <BIO_meth_new@plt>:
   19008:	add	ip, pc, #0, 12
   1900c:	add	ip, ip, #417792	; 0x66000
   19010:	ldr	pc, [ip, #1972]!	; 0x7b4

00019014 <OPENSSL_LH_insert@plt>:
   19014:	add	ip, pc, #0, 12
   19018:	add	ip, ip, #417792	; 0x66000
   1901c:	ldr	pc, [ip, #1964]!	; 0x7ac

00019020 <d2i_X509_bio@plt>:
   19020:	add	ip, pc, #0, 12
   19024:	add	ip, ip, #417792	; 0x66000
   19028:	ldr	pc, [ip, #1956]!	; 0x7a4

0001902c <X509_email_free@plt>:
   1902c:	add	ip, pc, #0, 12
   19030:	add	ip, ip, #417792	; 0x66000
   19034:	ldr	pc, [ip, #1948]!	; 0x79c

00019038 <i2d_X509_CRL_bio@plt>:
   19038:	add	ip, pc, #0, 12
   1903c:	add	ip, ip, #417792	; 0x66000
   19040:	ldr	pc, [ip, #1940]!	; 0x794

00019044 <X509_NAME_add_entry@plt>:
   19044:	add	ip, pc, #0, 12
   19048:	add	ip, ip, #417792	; 0x66000
   1904c:	ldr	pc, [ip, #1932]!	; 0x78c

00019050 <X509_NAME_ENTRY_get_object@plt>:
   19050:	add	ip, pc, #0, 12
   19054:	add	ip, ip, #417792	; 0x66000
   19058:	ldr	pc, [ip, #1924]!	; 0x784

0001905c <CMS_decrypt@plt>:
   1905c:	add	ip, pc, #0, 12
   19060:	add	ip, ip, #417792	; 0x66000
   19064:	ldr	pc, [ip, #1916]!	; 0x77c

00019068 <X509_get_default_cert_dir_env@plt>:
   19068:	add	ip, pc, #0, 12
   1906c:	add	ip, ip, #417792	; 0x66000
   19070:	ldr	pc, [ip, #1908]!	; 0x774

00019074 <SSL_set_accept_state@plt>:
   19074:	add	ip, pc, #0, 12
   19078:	add	ip, ip, #417792	; 0x66000
   1907c:	ldr	pc, [ip, #1900]!	; 0x76c

00019080 <__stack_chk_fail@plt>:
   19080:	add	ip, pc, #0, 12
   19084:	add	ip, ip, #417792	; 0x66000
   19088:	ldr	pc, [ip, #1892]!	; 0x764

0001908c <EVP_PKEY_asn1_get0@plt>:
   1908c:	add	ip, pc, #0, 12
   19090:	add	ip, ip, #417792	; 0x66000
   19094:	ldr	pc, [ip, #1884]!	; 0x75c

00019098 <OSSL_STORE_LOADER_get0_scheme@plt>:
   19098:	add	ip, pc, #0, 12
   1909c:	add	ip, ip, #417792	; 0x66000
   190a0:	ldr	pc, [ip, #1876]!	; 0x754

000190a4 <i2d_PrivateKey_bio@plt>:
   190a4:	add	ip, pc, #0, 12
   190a8:	add	ip, ip, #417792	; 0x66000
   190ac:	ldr	pc, [ip, #1868]!	; 0x74c

000190b0 <TS_CONF_set_ess_cert_id_chain@plt>:
   190b0:	add	ip, pc, #0, 12
   190b4:	add	ip, ip, #417792	; 0x66000
   190b8:	ldr	pc, [ip, #1860]!	; 0x744

000190bc <X509_OBJECT_free@plt>:
   190bc:	add	ip, pc, #0, 12
   190c0:	add	ip, ip, #417792	; 0x66000
   190c4:	ldr	pc, [ip, #1852]!	; 0x73c

000190c8 <CONF_free@plt>:
   190c8:	add	ip, pc, #0, 12
   190cc:	add	ip, ip, #417792	; 0x66000
   190d0:	ldr	pc, [ip, #1844]!	; 0x734

000190d4 <PKCS12_SAFEBAG_get0_attr@plt>:
   190d4:	add	ip, pc, #0, 12
   190d8:	add	ip, ip, #417792	; 0x66000
   190dc:	ldr	pc, [ip, #1836]!	; 0x72c

000190e0 <X509_NAME_get_index_by_NID@plt>:
   190e0:	add	ip, pc, #0, 12
   190e4:	add	ip, ip, #417792	; 0x66000
   190e8:	ldr	pc, [ip, #1828]!	; 0x724

000190ec <ERR_add_error_data@plt>:
   190ec:	add	ip, pc, #0, 12
   190f0:	add	ip, ip, #417792	; 0x66000
   190f4:	ldr	pc, [ip, #1820]!	; 0x71c

000190f8 <NETSCAPE_SPKI_b64_encode@plt>:
   190f8:	add	ip, pc, #0, 12
   190fc:	add	ip, ip, #417792	; 0x66000
   19100:	ldr	pc, [ip, #1812]!	; 0x714

00019104 <OBJ_sn2nid@plt>:
   19104:	add	ip, pc, #0, 12
   19108:	add	ip, ip, #417792	; 0x66000
   1910c:	ldr	pc, [ip, #1804]!	; 0x70c

00019110 <DSA_free@plt>:
   19110:	add	ip, pc, #0, 12
   19114:	add	ip, ip, #417792	; 0x66000
   19118:	ldr	pc, [ip, #1796]!	; 0x704

0001911c <PEM_read_bio_ECPrivateKey@plt>:
   1911c:	add	ip, pc, #0, 12
   19120:	add	ip, ip, #417792	; 0x66000
   19124:	ldr	pc, [ip, #1788]!	; 0x6fc

00019128 <SCRYPT_PARAMS_free@plt>:
   19128:	add	ip, pc, #0, 12
   1912c:	add	ip, ip, #417792	; 0x66000
   19130:	ldr	pc, [ip, #1780]!	; 0x6f4

00019134 <__fprintf_chk@plt>:
   19134:	add	ip, pc, #0, 12
   19138:	add	ip, ip, #417792	; 0x66000
   1913c:	ldr	pc, [ip, #1772]!	; 0x6ec

00019140 <UI_method_set_writer@plt>:
   19140:	add	ip, pc, #0, 12
   19144:	add	ip, ip, #417792	; 0x66000
   19148:	ldr	pc, [ip, #1764]!	; 0x6e4

0001914c <SSL_CTX_set_alpn_select_cb@plt>:
   1914c:	add	ip, pc, #0, 12
   19150:	add	ip, ip, #417792	; 0x66000
   19154:	ldr	pc, [ip, #1756]!	; 0x6dc

00019158 <HMAC@plt>:
   19158:	add	ip, pc, #0, 12
   1915c:	add	ip, ip, #417792	; 0x66000
   19160:	ldr	pc, [ip, #1748]!	; 0x6d4

00019164 <EVP_PKEY_add1_attr_by_NID@plt>:
   19164:	add	ip, pc, #0, 12
   19168:	add	ip, ip, #417792	; 0x66000
   1916c:	ldr	pc, [ip, #1740]!	; 0x6cc

00019170 <ASN1_ENUMERATED_free@plt>:
   19170:	add	ip, pc, #0, 12
   19174:	add	ip, ip, #417792	; 0x66000
   19178:	ldr	pc, [ip, #1732]!	; 0x6c4

0001917c <X509_get1_ocsp@plt>:
   1917c:	add	ip, pc, #0, 12
   19180:	add	ip, ip, #417792	; 0x66000
   19184:	ldr	pc, [ip, #1724]!	; 0x6bc

00019188 <OSSL_STORE_supports_search@plt>:
   19188:	add	ip, pc, #0, 12
   1918c:	add	ip, ip, #417792	; 0x66000
   19190:	ldr	pc, [ip, #1716]!	; 0x6b4

00019194 <BIO_free_all@plt>:
   19194:	add	ip, pc, #0, 12
   19198:	add	ip, ip, #417792	; 0x66000
   1919c:	ldr	pc, [ip, #1708]!	; 0x6ac

000191a0 <SSL_CTX_check_private_key@plt>:
   191a0:	add	ip, pc, #0, 12
   191a4:	add	ip, ip, #417792	; 0x66000
   191a8:	ldr	pc, [ip, #1700]!	; 0x6a4

000191ac <SRP_VBASE_new@plt>:
   191ac:	add	ip, pc, #0, 12
   191b0:	add	ip, ip, #417792	; 0x66000
   191b4:	ldr	pc, [ip, #1692]!	; 0x69c

000191b8 <EVP_get_cipherbyname@plt>:
   191b8:	add	ip, pc, #0, 12
   191bc:	add	ip, ip, #417792	; 0x66000
   191c0:	ldr	pc, [ip, #1684]!	; 0x694

000191c4 <PKCS12_SAFEBAG_get0_pkcs8@plt>:
   191c4:	add	ip, pc, #0, 12
   191c8:	add	ip, ip, #417792	; 0x66000
   191cc:	ldr	pc, [ip, #1676]!	; 0x68c

000191d0 <X509_NAME_entry_count@plt>:
   191d0:	add	ip, pc, #0, 12
   191d4:	add	ip, ip, #417792	; 0x66000
   191d8:	ldr	pc, [ip, #1668]!	; 0x684

000191dc <OBJ_create_objects@plt>:
   191dc:	add	ip, pc, #0, 12
   191e0:	add	ip, ip, #417792	; 0x66000
   191e4:	ldr	pc, [ip, #1660]!	; 0x67c

000191e8 <X509_VERIFY_PARAM_set1@plt>:
   191e8:	add	ip, pc, #0, 12
   191ec:	add	ip, ip, #417792	; 0x66000
   191f0:	ldr	pc, [ip, #1652]!	; 0x674

000191f4 <X509_STORE_CTX_set_flags@plt>:
   191f4:	add	ip, pc, #0, 12
   191f8:	add	ip, ip, #417792	; 0x66000
   191fc:	ldr	pc, [ip, #1644]!	; 0x66c

00019200 <SSL_get_peer_certificate@plt>:
   19200:	add	ip, pc, #0, 12
   19204:	add	ip, ip, #417792	; 0x66000
   19208:	ldr	pc, [ip, #1636]!	; 0x664

0001920c <PEM_read_bio_PKCS8_PRIV_KEY_INFO@plt>:
   1920c:	add	ip, pc, #0, 12
   19210:	add	ip, ip, #417792	; 0x66000
   19214:	ldr	pc, [ip, #1628]!	; 0x65c

00019218 <BUF_MEM_new@plt>:
   19218:	add	ip, pc, #0, 12
   1921c:	add	ip, ip, #417792	; 0x66000
   19220:	ldr	pc, [ip, #1620]!	; 0x654

00019224 <BIO_read@plt>:
   19224:	add	ip, pc, #0, 12
   19228:	add	ip, ip, #417792	; 0x66000
   1922c:	ldr	pc, [ip, #1612]!	; 0x64c

00019230 <X509_add1_trust_object@plt>:
   19230:	add	ip, pc, #0, 12
   19234:	add	ip, ip, #417792	; 0x66000
   19238:	ldr	pc, [ip, #1604]!	; 0x644

0001923c <EVP_PKEY_param_check@plt>:
   1923c:	add	ip, pc, #0, 12
   19240:	add	ip, ip, #417792	; 0x66000
   19244:	ldr	pc, [ip, #1596]!	; 0x63c

00019248 <OCSP_RESPONSE_free@plt>:
   19248:	add	ip, pc, #0, 12
   1924c:	add	ip, ip, #417792	; 0x66000
   19250:	ldr	pc, [ip, #1588]!	; 0x634

00019254 <SSL_get_selected_srtp_profile@plt>:
   19254:	add	ip, pc, #0, 12
   19258:	add	ip, ip, #417792	; 0x66000
   1925c:	ldr	pc, [ip, #1580]!	; 0x62c

00019260 <EVP_aes_256_wrap@plt>:
   19260:	add	ip, pc, #0, 12
   19264:	add	ip, ip, #417792	; 0x66000
   19268:	ldr	pc, [ip, #1572]!	; 0x624

0001926c <OPENSSL_sk_push@plt>:
   1926c:	add	ip, pc, #0, 12
   19270:	add	ip, ip, #417792	; 0x66000
   19274:	ldr	pc, [ip, #1564]!	; 0x61c

00019278 <PKCS12_unpack_p7data@plt>:
   19278:	add	ip, pc, #0, 12
   1927c:	add	ip, ip, #417792	; 0x66000
   19280:	ldr	pc, [ip, #1556]!	; 0x614

00019284 <OBJ_ln2nid@plt>:
   19284:	add	ip, pc, #0, 12
   19288:	add	ip, ip, #417792	; 0x66000
   1928c:	ldr	pc, [ip, #1548]!	; 0x60c

00019290 <SSL_CTX_set_srp_cb_arg@plt>:
   19290:	add	ip, pc, #0, 12
   19294:	add	ip, ip, #417792	; 0x66000
   19298:	ldr	pc, [ip, #1540]!	; 0x604

0001929c <SSL_get_verify_result@plt>:
   1929c:	add	ip, pc, #0, 12
   192a0:	add	ip, ip, #417792	; 0x66000
   192a4:	ldr	pc, [ip, #1532]!	; 0x5fc

000192a8 <fputc@plt>:
   192a8:	add	ip, pc, #0, 12
   192ac:	add	ip, ip, #417792	; 0x66000
   192b0:	ldr	pc, [ip, #1524]!	; 0x5f4

000192b4 <CMS_add1_ReceiptRequest@plt>:
   192b4:	add	ip, pc, #0, 12
   192b8:	add	ip, ip, #417792	; 0x66000
   192bc:	ldr	pc, [ip, #1516]!	; 0x5ec

000192c0 <PEM_write_bio_RSAPrivateKey@plt>:
   192c0:	add	ip, pc, #0, 12
   192c4:	add	ip, ip, #417792	; 0x66000
   192c8:	ldr	pc, [ip, #1508]!	; 0x5e4

000192cc <X509_alias_set1@plt>:
   192cc:	add	ip, pc, #0, 12
   192d0:	add	ip, ip, #417792	; 0x66000
   192d4:	ldr	pc, [ip, #1500]!	; 0x5dc

000192d8 <ENGINE_load_public_key@plt>:
   192d8:	add	ip, pc, #0, 12
   192dc:	add	ip, ip, #417792	; 0x66000
   192e0:	ldr	pc, [ip, #1492]!	; 0x5d4

000192e4 <BIO_test_flags@plt>:
   192e4:	add	ip, pc, #0, 12
   192e8:	add	ip, ip, #417792	; 0x66000
   192ec:	ldr	pc, [ip, #1484]!	; 0x5cc

000192f0 <X509_CRL_free@plt>:
   192f0:	add	ip, pc, #0, 12
   192f4:	add	ip, ip, #417792	; 0x66000
   192f8:	ldr	pc, [ip, #1476]!	; 0x5c4

000192fc <EVP_CIPHER_iv_length@plt>:
   192fc:	add	ip, pc, #0, 12
   19300:	add	ip, ip, #417792	; 0x66000
   19304:	ldr	pc, [ip, #1468]!	; 0x5bc

00019308 <NCONF_get_string@plt>:
   19308:	add	ip, pc, #0, 12
   1930c:	add	ip, ip, #417792	; 0x66000
   19310:	ldr	pc, [ip, #1460]!	; 0x5b4

00019314 <i2d_PKCS7_bio_stream@plt>:
   19314:	add	ip, pc, #0, 12
   19318:	add	ip, ip, #417792	; 0x66000
   1931c:	ldr	pc, [ip, #1452]!	; 0x5ac

00019320 <BIO_set_callback_arg@plt>:
   19320:	add	ip, pc, #0, 12
   19324:	add	ip, ip, #417792	; 0x66000
   19328:	ldr	pc, [ip, #1444]!	; 0x5a4

0001932c <strtok@plt>:
   1932c:	add	ip, pc, #0, 12
   19330:	add	ip, ip, #417792	; 0x66000
   19334:	ldr	pc, [ip, #1436]!	; 0x59c

00019338 <PEM_read_bio_DHparams@plt>:
   19338:	add	ip, pc, #0, 12
   1933c:	add	ip, ip, #417792	; 0x66000
   19340:	ldr	pc, [ip, #1428]!	; 0x594

00019344 <EVP_PKEY_verify_recover@plt>:
   19344:			; <UNDEFINED> instruction: 0xe7fd4778
   19348:	add	ip, pc, #0, 12
   1934c:	add	ip, ip, #417792	; 0x66000
   19350:	ldr	pc, [ip, #1416]!	; 0x588

00019354 <OPENSSL_hexstr2buf@plt>:
   19354:	add	ip, pc, #0, 12
   19358:	add	ip, ip, #417792	; 0x66000
   1935c:	ldr	pc, [ip, #1408]!	; 0x580

00019360 <X509_trust_clear@plt>:
   19360:	add	ip, pc, #0, 12
   19364:	add	ip, ip, #417792	; 0x66000
   19368:	ldr	pc, [ip, #1400]!	; 0x578

0001936c <DES_crypt@plt>:
   1936c:	add	ip, pc, #0, 12
   19370:	add	ip, ip, #417792	; 0x66000
   19374:	ldr	pc, [ip, #1392]!	; 0x570

00019378 <OPENSSL_init_ssl@plt>:
   19378:	add	ip, pc, #0, 12
   1937c:	add	ip, ip, #417792	; 0x66000
   19380:	ldr	pc, [ip, #1384]!	; 0x568

00019384 <ENGINE_init@plt>:
   19384:	add	ip, pc, #0, 12
   19388:	add	ip, ip, #417792	; 0x66000
   1938c:	ldr	pc, [ip, #1376]!	; 0x560

00019390 <OPENSSL_uni2utf8@plt>:
   19390:	add	ip, pc, #0, 12
   19394:	add	ip, ip, #417792	; 0x66000
   19398:	ldr	pc, [ip, #1368]!	; 0x558

0001939c <ERR_put_error@plt>:
   1939c:	add	ip, pc, #0, 12
   193a0:	add	ip, ip, #417792	; 0x66000
   193a4:	ldr	pc, [ip, #1360]!	; 0x550

000193a8 <RSA_generate_multi_prime_key@plt>:
   193a8:	add	ip, pc, #0, 12
   193ac:	add	ip, ip, #417792	; 0x66000
   193b0:	ldr	pc, [ip, #1352]!	; 0x548

000193b4 <PKCS7_sign@plt>:
   193b4:	add	ip, pc, #0, 12
   193b8:	add	ip, ip, #417792	; 0x66000
   193bc:	ldr	pc, [ip, #1344]!	; 0x540

000193c0 <SSL_load_client_CA_file@plt>:
   193c0:	add	ip, pc, #0, 12
   193c4:	add	ip, ip, #417792	; 0x66000
   193c8:	ldr	pc, [ip, #1336]!	; 0x538

000193cc <BN_rand@plt>:
   193cc:	add	ip, pc, #0, 12
   193d0:	add	ip, ip, #417792	; 0x66000
   193d4:	ldr	pc, [ip, #1328]!	; 0x530

000193d8 <X509_STORE_CTX_set_cert@plt>:
   193d8:	add	ip, pc, #0, 12
   193dc:	add	ip, ip, #417792	; 0x66000
   193e0:	ldr	pc, [ip, #1320]!	; 0x528

000193e4 <X509_print_ex@plt>:
   193e4:	add	ip, pc, #0, 12
   193e8:	add	ip, ip, #417792	; 0x66000
   193ec:	ldr	pc, [ip, #1312]!	; 0x520

000193f0 <TS_CONF_set_def_policy@plt>:
   193f0:	add	ip, pc, #0, 12
   193f4:	add	ip, ip, #417792	; 0x66000
   193f8:	ldr	pc, [ip, #1304]!	; 0x518

000193fc <a2i_ASN1_INTEGER@plt>:
   193fc:	add	ip, pc, #0, 12
   19400:	add	ip, ip, #417792	; 0x66000
   19404:	ldr	pc, [ip, #1296]!	; 0x510

00019408 <PEM_write_bio_DSAPrivateKey@plt>:
   19408:	add	ip, pc, #0, 12
   1940c:	add	ip, ip, #417792	; 0x66000
   19410:	ldr	pc, [ip, #1288]!	; 0x508

00019414 <TS_CONF_load_certs@plt>:
   19414:	add	ip, pc, #0, 12
   19418:	add	ip, ip, #417792	; 0x66000
   1941c:	ldr	pc, [ip, #1280]!	; 0x500

00019420 <X509_REQ_check_private_key@plt>:
   19420:	add	ip, pc, #0, 12
   19424:	add	ip, ip, #417792	; 0x66000
   19428:	ldr	pc, [ip, #1272]!	; 0x4f8

0001942c <UI_null@plt>:
   1942c:	add	ip, pc, #0, 12
   19430:	add	ip, ip, #417792	; 0x66000
   19434:	ldr	pc, [ip, #1264]!	; 0x4f0

00019438 <RSA_sign@plt>:
   19438:	add	ip, pc, #0, 12
   1943c:	add	ip, ip, #417792	; 0x66000
   19440:	ldr	pc, [ip, #1256]!	; 0x4e8

00019444 <BIO_snprintf@plt>:
   19444:	add	ip, pc, #0, 12
   19448:	add	ip, ip, #417792	; 0x66000
   1944c:	ldr	pc, [ip, #1248]!	; 0x4e0

00019450 <X509_REQ_verify@plt>:
   19450:	add	ip, pc, #0, 12
   19454:	add	ip, ip, #417792	; 0x66000
   19458:	ldr	pc, [ip, #1240]!	; 0x4d8

0001945c <SSL_CTX_set_srp_username_callback@plt>:
   1945c:	add	ip, pc, #0, 12
   19460:	add	ip, ip, #417792	; 0x66000
   19464:	ldr	pc, [ip, #1232]!	; 0x4d0

00019468 <TS_REQ_set_policy_id@plt>:
   19468:	add	ip, pc, #0, 12
   1946c:	add	ip, ip, #417792	; 0x66000
   19470:	ldr	pc, [ip, #1224]!	; 0x4c8

00019474 <SSL_CTX_set_client_cert_engine@plt>:
   19474:	add	ip, pc, #0, 12
   19478:	add	ip, ip, #417792	; 0x66000
   1947c:	ldr	pc, [ip, #1216]!	; 0x4c0

00019480 <UI_method_get_reader@plt>:
   19480:	add	ip, pc, #0, 12
   19484:	add	ip, ip, #417792	; 0x66000
   19488:	ldr	pc, [ip, #1208]!	; 0x4b8

0001948c <DH_free@plt>:
   1948c:	add	ip, pc, #0, 12
   19490:	add	ip, ip, #417792	; 0x66000
   19494:	ldr	pc, [ip, #1200]!	; 0x4b0

00019498 <BIO_f_buffer@plt>:
   19498:	add	ip, pc, #0, 12
   1949c:	add	ip, ip, #417792	; 0x66000
   194a0:	ldr	pc, [ip, #1192]!	; 0x4a8

000194a4 <HMAC_Init_ex@plt>:
   194a4:	add	ip, pc, #0, 12
   194a8:	add	ip, ip, #417792	; 0x66000
   194ac:	ldr	pc, [ip, #1184]!	; 0x4a0

000194b0 <BN_print@plt>:
   194b0:	add	ip, pc, #0, 12
   194b4:	add	ip, ip, #417792	; 0x66000
   194b8:	ldr	pc, [ip, #1176]!	; 0x498

000194bc <CMS_encrypt@plt>:
   194bc:	add	ip, pc, #0, 12
   194c0:	add	ip, ip, #417792	; 0x66000
   194c4:	ldr	pc, [ip, #1168]!	; 0x490

000194c8 <X509_get_ext@plt>:
   194c8:	add	ip, pc, #0, 12
   194cc:	add	ip, ip, #417792	; 0x66000
   194d0:	ldr	pc, [ip, #1160]!	; 0x488

000194d4 <OCSP_cert_to_id@plt>:
   194d4:	add	ip, pc, #0, 12
   194d8:	add	ip, ip, #417792	; 0x66000
   194dc:	ldr	pc, [ip, #1152]!	; 0x480

000194e0 <SSL_get0_dane_tlsa@plt>:
   194e0:	add	ip, pc, #0, 12
   194e4:	add	ip, ip, #417792	; 0x66000
   194e8:	ldr	pc, [ip, #1144]!	; 0x478

000194ec <PKCS12_unpack_authsafes@plt>:
   194ec:	add	ip, pc, #0, 12
   194f0:	add	ip, ip, #417792	; 0x66000
   194f4:	ldr	pc, [ip, #1136]!	; 0x470

000194f8 <SSL_get_shared_sigalgs@plt>:
   194f8:	add	ip, pc, #0, 12
   194fc:	add	ip, ip, #417792	; 0x66000
   19500:	ldr	pc, [ip, #1128]!	; 0x468

00019504 <ASN1_i2d_bio@plt>:
   19504:	add	ip, pc, #0, 12
   19508:	add	ip, ip, #417792	; 0x66000
   1950c:	ldr	pc, [ip, #1120]!	; 0x460

00019510 <EVP_aes_192_wrap@plt>:
   19510:	add	ip, pc, #0, 12
   19514:	add	ip, ip, #417792	; 0x66000
   19518:	ldr	pc, [ip, #1112]!	; 0x458

0001951c <X509_STORE_load_locations@plt>:
   1951c:	add	ip, pc, #0, 12
   19520:	add	ip, ip, #417792	; 0x66000
   19524:	ldr	pc, [ip, #1104]!	; 0x450

00019528 <sleep@plt>:
   19528:	add	ip, pc, #0, 12
   1952c:	add	ip, ip, #417792	; 0x66000
   19530:	ldr	pc, [ip, #1096]!	; 0x448

00019534 <SSL_CIPHER_get_handshake_digest@plt>:
   19534:	add	ip, pc, #0, 12
   19538:	add	ip, ip, #417792	; 0x66000
   1953c:	ldr	pc, [ip, #1088]!	; 0x440

00019540 <i2d_X509_bio@plt>:
   19540:	add	ip, pc, #0, 12
   19544:	add	ip, ip, #417792	; 0x66000
   19548:	ldr	pc, [ip, #1080]!	; 0x438

0001954c <X509_REVOKED_new@plt>:
   1954c:	add	ip, pc, #0, 12
   19550:	add	ip, ip, #417792	; 0x66000
   19554:	ldr	pc, [ip, #1072]!	; 0x430

00019558 <SSL_CTX_set0_CA_list@plt>:
   19558:	add	ip, pc, #0, 12
   1955c:	add	ip, ip, #417792	; 0x66000
   19560:	ldr	pc, [ip, #1064]!	; 0x428

00019564 <DH_get_length@plt>:
   19564:	add	ip, pc, #0, 12
   19568:	add	ip, ip, #417792	; 0x66000
   1956c:	ldr	pc, [ip, #1056]!	; 0x420

00019570 <SSL_shutdown@plt>:
   19570:	add	ip, pc, #0, 12
   19574:	add	ip, ip, #417792	; 0x66000
   19578:	ldr	pc, [ip, #1048]!	; 0x418

0001957c <AES_cbc_encrypt@plt>:
   1957c:	add	ip, pc, #0, 12
   19580:	add	ip, ip, #417792	; 0x66000
   19584:	ldr	pc, [ip, #1040]!	; 0x410

00019588 <X509_NAME_dup@plt>:
   19588:	add	ip, pc, #0, 12
   1958c:	add	ip, ip, #417792	; 0x66000
   19590:	ldr	pc, [ip, #1032]!	; 0x408

00019594 <EVP_ripemd160@plt>:
   19594:	add	ip, pc, #0, 12
   19598:	add	ip, ip, #417792	; 0x66000
   1959c:	ldr	pc, [ip, #1024]!	; 0x400

000195a0 <SSL_is_dtls@plt>:
   195a0:	add	ip, pc, #0, 12
   195a4:	add	ip, ip, #417792	; 0x66000
   195a8:	ldr	pc, [ip, #1016]!	; 0x3f8

000195ac <TS_CONF_set_digests@plt>:
   195ac:	add	ip, pc, #0, 12
   195b0:	add	ip, ip, #417792	; 0x66000
   195b4:	ldr	pc, [ip, #1008]!	; 0x3f0

000195b8 <EC_GROUP_check@plt>:
   195b8:	add	ip, pc, #0, 12
   195bc:	add	ip, ip, #417792	; 0x66000
   195c0:	ldr	pc, [ip, #1000]!	; 0x3e8

000195c4 <EVP_PKEY_asn1_get_count@plt>:
   195c4:	add	ip, pc, #0, 12
   195c8:	add	ip, ip, #417792	; 0x66000
   195cc:	ldr	pc, [ip, #992]!	; 0x3e0

000195d0 <X509_STORE_CTX_new@plt>:
   195d0:	add	ip, pc, #0, 12
   195d4:	add	ip, ip, #417792	; 0x66000
   195d8:	ldr	pc, [ip, #984]!	; 0x3d8

000195dc <BIO_set_flags@plt>:
   195dc:	add	ip, pc, #0, 12
   195e0:	add	ip, ip, #417792	; 0x66000
   195e4:	ldr	pc, [ip, #976]!	; 0x3d0

000195e8 <SRP_create_verifier@plt>:
   195e8:	add	ip, pc, #0, 12
   195ec:	add	ip, ip, #417792	; 0x66000
   195f0:	ldr	pc, [ip, #968]!	; 0x3c8

000195f4 <TS_CONF_set_serial@plt>:
   195f4:	add	ip, pc, #0, 12
   195f8:	add	ip, ip, #417792	; 0x66000
   195fc:	ldr	pc, [ip, #960]!	; 0x3c0

00019600 <X509_SIG_free@plt>:
   19600:	add	ip, pc, #0, 12
   19604:	add	ip, ip, #417792	; 0x66000
   19608:	ldr	pc, [ip, #952]!	; 0x3b8

0001960c <TS_CONF_set_signer_key@plt>:
   1960c:	add	ip, pc, #0, 12
   19610:	add	ip, ip, #417792	; 0x66000
   19614:	ldr	pc, [ip, #944]!	; 0x3b0

00019618 <TS_VERIFY_CTS_set_certs@plt>:
   19618:	add	ip, pc, #0, 12
   1961c:	add	ip, ip, #417792	; 0x66000
   19620:	ldr	pc, [ip, #936]!	; 0x3a8

00019624 <OPENSSL_cleanse@plt>:
   19624:	add	ip, pc, #0, 12
   19628:	add	ip, ip, #417792	; 0x66000
   1962c:	ldr	pc, [ip, #928]!	; 0x3a0

00019630 <OCSP_response_status_str@plt>:
   19630:	add	ip, pc, #0, 12
   19634:	add	ip, ip, #417792	; 0x66000
   19638:	ldr	pc, [ip, #920]!	; 0x398

0001963c <X509_STORE_CTX_init@plt>:
   1963c:	add	ip, pc, #0, 12
   19640:	add	ip, ip, #417792	; 0x66000
   19644:	ldr	pc, [ip, #912]!	; 0x390

00019648 <PEM_write_bio_PKCS7_stream@plt>:
   19648:	add	ip, pc, #0, 12
   1964c:	add	ip, ip, #417792	; 0x66000
   19650:	ldr	pc, [ip, #904]!	; 0x388

00019654 <SSL_CIPHER_standard_name@plt>:
   19654:	add	ip, pc, #0, 12
   19658:	add	ip, ip, #417792	; 0x66000
   1965c:	ldr	pc, [ip, #896]!	; 0x380

00019660 <SSL_set_bio@plt>:
   19660:	add	ip, pc, #0, 12
   19664:	add	ip, ip, #417792	; 0x66000
   19668:	ldr	pc, [ip, #888]!	; 0x378

0001966c <ASYNC_WAIT_CTX_get_all_fds@plt>:
   1966c:	add	ip, pc, #0, 12
   19670:	add	ip, ip, #417792	; 0x66000
   19674:	ldr	pc, [ip, #880]!	; 0x370

00019678 <SCT_print@plt>:
   19678:	add	ip, pc, #0, 12
   1967c:	add	ip, ip, #417792	; 0x66000
   19680:	ldr	pc, [ip, #872]!	; 0x368

00019684 <ASN1_OBJECT_free@plt>:
   19684:	add	ip, pc, #0, 12
   19688:	add	ip, ip, #417792	; 0x66000
   1968c:	ldr	pc, [ip, #864]!	; 0x360

00019690 <X509_get0_notAfter@plt>:
   19690:	add	ip, pc, #0, 12
   19694:	add	ip, ip, #417792	; 0x66000
   19698:	ldr	pc, [ip, #856]!	; 0x358

0001969c <EC_GROUP_set_asn1_flag@plt>:
   1969c:	add	ip, pc, #0, 12
   196a0:	add	ip, ip, #417792	; 0x66000
   196a4:	ldr	pc, [ip, #848]!	; 0x350

000196a8 <X509_CRL_print_ex@plt>:
   196a8:	add	ip, pc, #0, 12
   196ac:	add	ip, ip, #417792	; 0x66000
   196b0:	ldr	pc, [ip, #840]!	; 0x348

000196b4 <DES_options@plt>:
   196b4:	add	ip, pc, #0, 12
   196b8:	add	ip, ip, #417792	; 0x66000
   196bc:	ldr	pc, [ip, #832]!	; 0x340

000196c0 <EVP_PKEY_derive_init@plt>:
   196c0:	add	ip, pc, #0, 12
   196c4:	add	ip, ip, #417792	; 0x66000
   196c8:	ldr	pc, [ip, #824]!	; 0x338

000196cc <ASN1_PRINTABLE_type@plt>:
   196cc:	add	ip, pc, #0, 12
   196d0:	add	ip, ip, #417792	; 0x66000
   196d4:	ldr	pc, [ip, #816]!	; 0x330

000196d8 <SSL_SESSION_print_keylog@plt>:
   196d8:	add	ip, pc, #0, 12
   196dc:	add	ip, ip, #417792	; 0x66000
   196e0:	ldr	pc, [ip, #808]!	; 0x328

000196e4 <NCONF_load_bio@plt>:
   196e4:	add	ip, pc, #0, 12
   196e8:	add	ip, ip, #417792	; 0x66000
   196ec:	ldr	pc, [ip, #800]!	; 0x320

000196f0 <PKCS7_sign_add_signer@plt>:
   196f0:	add	ip, pc, #0, 12
   196f4:	add	ip, ip, #417792	; 0x66000
   196f8:	ldr	pc, [ip, #792]!	; 0x318

000196fc <DSA_get0_pqg@plt>:
   196fc:	add	ip, pc, #0, 12
   19700:	add	ip, ip, #417792	; 0x66000
   19704:	ldr	pc, [ip, #784]!	; 0x310

00019708 <X509_NAME_ENTRY_free@plt>:
   19708:	add	ip, pc, #0, 12
   1970c:	add	ip, ip, #417792	; 0x66000
   19710:	ldr	pc, [ip, #776]!	; 0x308

00019714 <OCSP_REQ_CTX_new@plt>:
   19714:	add	ip, pc, #0, 12
   19718:	add	ip, ip, #417792	; 0x66000
   1971c:	ldr	pc, [ip, #768]!	; 0x300

00019720 <X509_verify_cert_error_string@plt>:
   19720:	add	ip, pc, #0, 12
   19724:	add	ip, ip, #417792	; 0x66000
   19728:	ldr	pc, [ip, #760]!	; 0x2f8

0001972c <BIO_meth_set_destroy@plt>:
   1972c:	add	ip, pc, #0, 12
   19730:	add	ip, ip, #417792	; 0x66000
   19734:	ldr	pc, [ip, #752]!	; 0x2f0

00019738 <OSSL_STORE_do_all_loaders@plt>:
   19738:	add	ip, pc, #0, 12
   1973c:	add	ip, ip, #417792	; 0x66000
   19740:	ldr	pc, [ip, #744]!	; 0x2e8

00019744 <X509_get_subject_name@plt>:
   19744:	add	ip, pc, #0, 12
   19748:	add	ip, ip, #417792	; 0x66000
   1974c:	ldr	pc, [ip, #736]!	; 0x2e0

00019750 <EVP_CIPHER_CTX_free@plt>:
   19750:	add	ip, pc, #0, 12
   19754:	add	ip, ip, #417792	; 0x66000
   19758:	ldr	pc, [ip, #728]!	; 0x2d8

0001975c <CMS_digest_create@plt>:
   1975c:	add	ip, pc, #0, 12
   19760:	add	ip, ip, #417792	; 0x66000
   19764:	ldr	pc, [ip, #720]!	; 0x2d0

00019768 <SSL_get_srp_g@plt>:
   19768:	add	ip, pc, #0, 12
   1976c:	add	ip, ip, #417792	; 0x66000
   19770:	ldr	pc, [ip, #712]!	; 0x2c8

00019774 <puts@plt>:
   19774:	add	ip, pc, #0, 12
   19778:	add	ip, ip, #417792	; 0x66000
   1977c:	ldr	pc, [ip, #704]!	; 0x2c0

00019780 <EVP_PKEY_new_raw_private_key@plt>:
   19780:	add	ip, pc, #0, 12
   19784:	add	ip, ip, #417792	; 0x66000
   19788:	ldr	pc, [ip, #696]!	; 0x2b8

0001978c <X509_CRL_print@plt>:
   1978c:	add	ip, pc, #0, 12
   19790:	add	ip, ip, #417792	; 0x66000
   19794:	ldr	pc, [ip, #688]!	; 0x2b0

00019798 <EVP_MD_CTX_free@plt>:
   19798:	add	ip, pc, #0, 12
   1979c:	add	ip, ip, #417792	; 0x66000
   197a0:	ldr	pc, [ip, #680]!	; 0x2a8

000197a4 <PKCS12_get0_mac@plt>:
   197a4:	add	ip, pc, #0, 12
   197a8:	add	ip, ip, #417792	; 0x66000
   197ac:	ldr	pc, [ip, #672]!	; 0x2a0

000197b0 <OCSP_request_sign@plt>:
   197b0:	add	ip, pc, #0, 12
   197b4:	add	ip, ip, #417792	; 0x66000
   197b8:	ldr	pc, [ip, #664]!	; 0x298

000197bc <ENGINE_register_all_complete@plt>:
   197bc:	add	ip, pc, #0, 12
   197c0:	add	ip, ip, #417792	; 0x66000
   197c4:	ldr	pc, [ip, #656]!	; 0x290

000197c8 <X509_STORE_CTX_set0_trusted_stack@plt>:
   197c8:	add	ip, pc, #0, 12
   197cc:	add	ip, ip, #417792	; 0x66000
   197d0:	ldr	pc, [ip, #648]!	; 0x288

000197d4 <TS_RESP_verify_response@plt>:
   197d4:	add	ip, pc, #0, 12
   197d8:	add	ip, ip, #417792	; 0x66000
   197dc:	ldr	pc, [ip, #640]!	; 0x280

000197e0 <ASN1_UTCTIME_new@plt>:
   197e0:	add	ip, pc, #0, 12
   197e4:	add	ip, ip, #417792	; 0x66000
   197e8:	ldr	pc, [ip, #632]!	; 0x278

000197ec <EC_GROUP_set_seed@plt>:
   197ec:	add	ip, pc, #0, 12
   197f0:	add	ip, ip, #417792	; 0x66000
   197f4:	ldr	pc, [ip, #624]!	; 0x270

000197f8 <TS_RESP_CTX_set_status_info@plt>:
   197f8:	add	ip, pc, #0, 12
   197fc:	add	ip, ip, #417792	; 0x66000
   19800:	ldr	pc, [ip, #616]!	; 0x268

00019804 <ASN1_TYPE_new@plt>:
   19804:	add	ip, pc, #0, 12
   19808:	add	ip, ip, #417792	; 0x66000
   1980c:	ldr	pc, [ip, #608]!	; 0x260

00019810 <TS_REQ_print_bio@plt>:
   19810:	add	ip, pc, #0, 12
   19814:	add	ip, ip, #417792	; 0x66000
   19818:	ldr	pc, [ip, #600]!	; 0x258

0001981c <SSL_CTX_set_generate_session_id@plt>:
   1981c:	add	ip, pc, #0, 12
   19820:	add	ip, ip, #417792	; 0x66000
   19824:	ldr	pc, [ip, #592]!	; 0x250

00019828 <EVP_CIPHER_CTX_rand_key@plt>:
   19828:	add	ip, pc, #0, 12
   1982c:	add	ip, ip, #417792	; 0x66000
   19830:	ldr	pc, [ip, #584]!	; 0x248

00019834 <TS_RESP_CTX_set_signer_digest@plt>:
   19834:	add	ip, pc, #0, 12
   19838:	add	ip, ip, #417792	; 0x66000
   1983c:	ldr	pc, [ip, #576]!	; 0x240

00019840 <RAND_bytes@plt>:
   19840:	add	ip, pc, #0, 12
   19844:	add	ip, ip, #417792	; 0x66000
   19848:	ldr	pc, [ip, #568]!	; 0x238

0001984c <X509_PURPOSE_get0@plt>:
   1984c:	add	ip, pc, #0, 12
   19850:	add	ip, ip, #417792	; 0x66000
   19854:	ldr	pc, [ip, #560]!	; 0x230

00019858 <CRYPTO_gcm128_release@plt>:
   19858:	add	ip, pc, #0, 12
   1985c:	add	ip, ip, #417792	; 0x66000
   19860:	ldr	pc, [ip, #552]!	; 0x228

00019864 <PEM_write_bio_DSAparams@plt>:
   19864:	add	ip, pc, #0, 12
   19868:	add	ip, ip, #417792	; 0x66000
   1986c:	ldr	pc, [ip, #544]!	; 0x220

00019870 <ASYNC_cleanup_thread@plt>:
   19870:	add	ip, pc, #0, 12
   19874:	add	ip, ip, #417792	; 0x66000
   19878:	ldr	pc, [ip, #536]!	; 0x218

0001987c <SSL_CTX_set_alpn_protos@plt>:
   1987c:	add	ip, pc, #0, 12
   19880:	add	ip, ip, #417792	; 0x66000
   19884:	ldr	pc, [ip, #528]!	; 0x210

00019888 <RC4_set_key@plt>:
   19888:	add	ip, pc, #0, 12
   1988c:	add	ip, ip, #417792	; 0x66000
   19890:	ldr	pc, [ip, #520]!	; 0x208

00019894 <OPENSSL_hexchar2int@plt>:
   19894:	add	ip, pc, #0, 12
   19898:	add	ip, ip, #417792	; 0x66000
   1989c:	ldr	pc, [ip, #512]!	; 0x200

000198a0 <BIO_ADDR_service_string@plt>:
   198a0:	add	ip, pc, #0, 12
   198a4:	add	ip, ip, #417792	; 0x66000
   198a8:	ldr	pc, [ip, #504]!	; 0x1f8

000198ac <SSL_CTX_set_session_id_context@plt>:
   198ac:	add	ip, pc, #0, 12
   198b0:	add	ip, ip, #417792	; 0x66000
   198b4:	ldr	pc, [ip, #496]!	; 0x1f0

000198b8 <TS_REQ_new@plt>:
   198b8:	add	ip, pc, #0, 12
   198bc:	add	ip, ip, #417792	; 0x66000
   198c0:	ldr	pc, [ip, #488]!	; 0x1e8

000198c4 <PKCS12_SAFEBAG_get1_cert@plt>:
   198c4:	add	ip, pc, #0, 12
   198c8:	add	ip, ip, #417792	; 0x66000
   198cc:	ldr	pc, [ip, #480]!	; 0x1e0

000198d0 <TS_CONF_set_ordering@plt>:
   198d0:	add	ip, pc, #0, 12
   198d4:	add	ip, ip, #417792	; 0x66000
   198d8:	ldr	pc, [ip, #472]!	; 0x1d8

000198dc <OCSP_id_issuer_cmp@plt>:
   198dc:	add	ip, pc, #0, 12
   198e0:	add	ip, ip, #417792	; 0x66000
   198e4:	ldr	pc, [ip, #464]!	; 0x1d0

000198e8 <EVP_Cipher@plt>:
   198e8:	add	ip, pc, #0, 12
   198ec:	add	ip, ip, #417792	; 0x66000
   198f0:	ldr	pc, [ip, #456]!	; 0x1c8

000198f4 <ASN1_TIME_new@plt>:
   198f4:	add	ip, pc, #0, 12
   198f8:	add	ip, ip, #417792	; 0x66000
   198fc:	ldr	pc, [ip, #448]!	; 0x1c0

00019900 <X509_REVOKED_set_revocationDate@plt>:
   19900:	add	ip, pc, #0, 12
   19904:	add	ip, ip, #417792	; 0x66000
   19908:	ldr	pc, [ip, #440]!	; 0x1b8

0001990c <ENGINE_by_id@plt>:
   1990c:	add	ip, pc, #0, 12
   19910:	add	ip, ip, #417792	; 0x66000
   19914:	ldr	pc, [ip, #432]!	; 0x1b0

00019918 <X509_REVOKED_set_serialNumber@plt>:
   19918:	add	ip, pc, #0, 12
   1991c:	add	ip, ip, #417792	; 0x66000
   19920:	ldr	pc, [ip, #424]!	; 0x1a8

00019924 <OCSP_basic_verify@plt>:
   19924:	add	ip, pc, #0, 12
   19928:	add	ip, ip, #417792	; 0x66000
   1992c:	ldr	pc, [ip, #416]!	; 0x1a0

00019930 <PKCS12_SAFEBAG_get0_attrs@plt>:
   19930:	add	ip, pc, #0, 12
   19934:	add	ip, ip, #417792	; 0x66000
   19938:	ldr	pc, [ip, #408]!	; 0x198

0001993c <SSL_get_certificate@plt>:
   1993c:	add	ip, pc, #0, 12
   19940:	add	ip, ip, #417792	; 0x66000
   19944:	ldr	pc, [ip, #400]!	; 0x190

00019948 <X509_print@plt>:
   19948:	add	ip, pc, #0, 12
   1994c:	add	ip, ip, #417792	; 0x66000
   19950:	ldr	pc, [ip, #392]!	; 0x188

00019954 <OSSL_STORE_eof@plt>:
   19954:	add	ip, pc, #0, 12
   19958:	add	ip, ip, #417792	; 0x66000
   1995c:	ldr	pc, [ip, #384]!	; 0x180

00019960 <OCSP_REQ_CTX_http@plt>:
   19960:	add	ip, pc, #0, 12
   19964:	add	ip, ip, #417792	; 0x66000
   19968:	ldr	pc, [ip, #376]!	; 0x178

0001996c <RSA_public_encrypt@plt>:
   1996c:	add	ip, pc, #0, 12
   19970:	add	ip, ip, #417792	; 0x66000
   19974:	ldr	pc, [ip, #368]!	; 0x170

00019978 <PEM_write_bio@plt>:
   19978:	add	ip, pc, #0, 12
   1997c:	add	ip, ip, #417792	; 0x66000
   19980:	ldr	pc, [ip, #360]!	; 0x168

00019984 <NETSCAPE_SPKI_print@plt>:
   19984:	add	ip, pc, #0, 12
   19988:	add	ip, ip, #417792	; 0x66000
   1998c:	ldr	pc, [ip, #352]!	; 0x160

00019990 <i2d_RSAPrivateKey_bio@plt>:
   19990:	add	ip, pc, #0, 12
   19994:	add	ip, ip, #417792	; 0x66000
   19998:	ldr	pc, [ip, #344]!	; 0x158

0001999c <X509_issuer_name_hash@plt>:
   1999c:	add	ip, pc, #0, 12
   199a0:	add	ip, ip, #417792	; 0x66000
   199a4:	ldr	pc, [ip, #336]!	; 0x150

000199a8 <NETSCAPE_SPKI_new@plt>:
   199a8:	add	ip, pc, #0, 12
   199ac:	add	ip, ip, #417792	; 0x66000
   199b0:	ldr	pc, [ip, #328]!	; 0x148

000199b4 <EVP_PKEY_free@plt>:
   199b4:	add	ip, pc, #0, 12
   199b8:	add	ip, ip, #417792	; 0x66000
   199bc:	ldr	pc, [ip, #320]!	; 0x140

000199c0 <X509_REQ_set_version@plt>:
   199c0:	add	ip, pc, #0, 12
   199c4:	add	ip, ip, #417792	; 0x66000
   199c8:	ldr	pc, [ip, #312]!	; 0x138

000199cc <dup@plt>:
   199cc:	add	ip, pc, #0, 12
   199d0:	add	ip, ip, #417792	; 0x66000
   199d4:	ldr	pc, [ip, #304]!	; 0x130

000199d8 <SSL_CTX_set_psk_client_callback@plt>:
   199d8:	add	ip, pc, #0, 12
   199dc:	add	ip, ip, #417792	; 0x66000
   199e0:	ldr	pc, [ip, #296]!	; 0x128

000199e4 <TS_CONF_set_crypto_device@plt>:
   199e4:	add	ip, pc, #0, 12
   199e8:	add	ip, ip, #417792	; 0x66000
   199ec:	ldr	pc, [ip, #288]!	; 0x120

000199f0 <OCSP_response_create@plt>:
   199f0:	add	ip, pc, #0, 12
   199f4:	add	ip, ip, #417792	; 0x66000
   199f8:	ldr	pc, [ip, #280]!	; 0x118

000199fc <BIO_read_ex@plt>:
   199fc:			; <UNDEFINED> instruction: 0xe7fd4778
   19a00:	add	ip, pc, #0, 12
   19a04:	add	ip, ip, #417792	; 0x66000
   19a08:	ldr	pc, [ip, #268]!	; 0x10c

00019a0c <SSL_get_SSL_CTX@plt>:
   19a0c:	add	ip, pc, #0, 12
   19a10:	add	ip, ip, #417792	; 0x66000
   19a14:	ldr	pc, [ip, #260]!	; 0x104

00019a18 <UI_method_get_writer@plt>:
   19a18:	add	ip, pc, #0, 12
   19a1c:	add	ip, ip, #417792	; 0x66000
   19a20:	ldr	pc, [ip, #252]!	; 0xfc

00019a24 <TS_RESP_set_status_info@plt>:
   19a24:	add	ip, pc, #0, 12
   19a28:	add	ip, ip, #417792	; 0x66000
   19a2c:	ldr	pc, [ip, #244]!	; 0xf4

00019a30 <SMIME_read_PKCS7@plt>:
   19a30:	add	ip, pc, #0, 12
   19a34:	add	ip, ip, #417792	; 0x66000
   19a38:	ldr	pc, [ip, #236]!	; 0xec

00019a3c <d2i_PrivateKey_bio@plt>:
   19a3c:	add	ip, pc, #0, 12
   19a40:	add	ip, ip, #417792	; 0x66000
   19a44:	ldr	pc, [ip, #228]!	; 0xe4

00019a48 <SSL_CTX_dane_enable@plt>:
   19a48:	add	ip, pc, #0, 12
   19a4c:	add	ip, ip, #417792	; 0x66000
   19a50:	ldr	pc, [ip, #220]!	; 0xdc

00019a54 <SSL_CTX_sess_set_remove_cb@plt>:
   19a54:			; <UNDEFINED> instruction: 0xe7fd4778
   19a58:	add	ip, pc, #0, 12
   19a5c:	add	ip, ip, #417792	; 0x66000
   19a60:	ldr	pc, [ip, #208]!	; 0xd0

00019a64 <readlink@plt>:
   19a64:	add	ip, pc, #0, 12
   19a68:	add	ip, ip, #417792	; 0x66000
   19a6c:	ldr	pc, [ip, #200]!	; 0xc8

00019a70 <fork@plt>:
   19a70:	add	ip, pc, #0, 12
   19a74:	add	ip, ip, #417792	; 0x66000
   19a78:	ldr	pc, [ip, #192]!	; 0xc0

00019a7c <X509_CRL_get0_nextUpdate@plt>:
   19a7c:	add	ip, pc, #0, 12
   19a80:	add	ip, ip, #417792	; 0x66000
   19a84:	ldr	pc, [ip, #184]!	; 0xb8

00019a88 <PEM_read_bio_X509@plt>:
   19a88:	add	ip, pc, #0, 12
   19a8c:	add	ip, ip, #417792	; 0x66000
   19a90:	ldr	pc, [ip, #176]!	; 0xb0

00019a94 <X509_REQ_sign_ctx@plt>:
   19a94:	add	ip, pc, #0, 12
   19a98:	add	ip, ip, #417792	; 0x66000
   19a9c:	ldr	pc, [ip, #168]!	; 0xa8

00019aa0 <SSL_ctrl@plt>:
   19aa0:	add	ip, pc, #0, 12
   19aa4:	add	ip, ip, #417792	; 0x66000
   19aa8:	ldr	pc, [ip, #160]!	; 0xa0

00019aac <X509_set_serialNumber@plt>:
   19aac:	add	ip, pc, #0, 12
   19ab0:	add	ip, ip, #417792	; 0x66000
   19ab4:	ldr	pc, [ip, #152]!	; 0x98

00019ab8 <TS_MSG_IMPRINT_set_algo@plt>:
   19ab8:	add	ip, pc, #0, 12
   19abc:	add	ip, ip, #417792	; 0x66000
   19ac0:	ldr	pc, [ip, #144]!	; 0x90

00019ac4 <PKCS12_set_mac@plt>:
   19ac4:	add	ip, pc, #0, 12
   19ac8:	add	ip, ip, #417792	; 0x66000
   19acc:	ldr	pc, [ip, #136]!	; 0x88

00019ad0 <ASN1_TIME_diff@plt>:
   19ad0:	add	ip, pc, #0, 12
   19ad4:	add	ip, ip, #417792	; 0x66000
   19ad8:	ldr	pc, [ip, #128]!	; 0x80

00019adc <ENGINE_ctrl_cmd_string@plt>:
   19adc:	add	ip, pc, #0, 12
   19ae0:	add	ip, ip, #417792	; 0x66000
   19ae4:	ldr	pc, [ip, #120]!	; 0x78

00019ae8 <SSL_CTX_new@plt>:
   19ae8:	add	ip, pc, #0, 12
   19aec:	add	ip, ip, #417792	; 0x66000
   19af0:	ldr	pc, [ip, #112]!	; 0x70

00019af4 <BIO_f_md@plt>:
   19af4:	add	ip, pc, #0, 12
   19af8:	add	ip, ip, #417792	; 0x66000
   19afc:	ldr	pc, [ip, #104]!	; 0x68

00019b00 <SSL_set_msg_callback@plt>:
   19b00:	add	ip, pc, #0, 12
   19b04:	add	ip, ip, #417792	; 0x66000
   19b08:	ldr	pc, [ip, #96]!	; 0x60

00019b0c <CAST_set_key@plt>:
   19b0c:	add	ip, pc, #0, 12
   19b10:	add	ip, ip, #417792	; 0x66000
   19b14:	ldr	pc, [ip, #88]!	; 0x58

00019b18 <HMAC_Final@plt>:
   19b18:	add	ip, pc, #0, 12
   19b1c:	add	ip, ip, #417792	; 0x66000
   19b20:	ldr	pc, [ip, #80]!	; 0x50

00019b24 <SSL_get0_peername@plt>:
   19b24:	add	ip, pc, #0, 12
   19b28:	add	ip, ip, #417792	; 0x66000
   19b2c:	ldr	pc, [ip, #72]!	; 0x48

00019b30 <OSSL_STORE_LOADER_get0_engine@plt>:
   19b30:	add	ip, pc, #0, 12
   19b34:	add	ip, ip, #417792	; 0x66000
   19b38:	ldr	pc, [ip, #64]!	; 0x40

00019b3c <EVP_BytesToKey@plt>:
   19b3c:	add	ip, pc, #0, 12
   19b40:	add	ip, ip, #417792	; 0x66000
   19b44:	ldr	pc, [ip, #56]!	; 0x38

00019b48 <X509_STORE_free@plt>:
   19b48:	add	ip, pc, #0, 12
   19b4c:	add	ip, ip, #417792	; 0x66000
   19b50:	ldr	pc, [ip, #48]!	; 0x30

00019b54 <X509_REQ_new@plt>:
   19b54:	add	ip, pc, #0, 12
   19b58:	add	ip, ip, #417792	; 0x66000
   19b5c:	ldr	pc, [ip, #40]!	; 0x28

00019b60 <SHA1@plt>:
   19b60:	add	ip, pc, #0, 12
   19b64:	add	ip, ip, #417792	; 0x66000
   19b68:	ldr	pc, [ip, #32]!

00019b6c <EVP_CIPHER_CTX_set_padding@plt>:
   19b6c:	add	ip, pc, #0, 12
   19b70:	add	ip, ip, #417792	; 0x66000
   19b74:	ldr	pc, [ip, #24]!

00019b78 <OCSP_basic_sign_ctx@plt>:
   19b78:	add	ip, pc, #0, 12
   19b7c:	add	ip, ip, #417792	; 0x66000
   19b80:	ldr	pc, [ip, #16]!

00019b84 <BIO_set_data@plt>:
   19b84:	add	ip, pc, #0, 12
   19b88:	add	ip, ip, #417792	; 0x66000
   19b8c:	ldr	pc, [ip, #8]!

00019b90 <X509_SIG_get0@plt>:
   19b90:	add	ip, pc, #0, 12
   19b94:	add	ip, ip, #417792	; 0x66000
   19b98:	ldr	pc, [ip, #0]!

00019b9c <CMS_RecipientInfo_get0_pkey_ctx@plt>:
   19b9c:	add	ip, pc, #0, 12
   19ba0:	add	ip, ip, #413696	; 0x65000
   19ba4:	ldr	pc, [ip, #4088]!	; 0xff8

00019ba8 <__fxstat@plt>:
   19ba8:	add	ip, pc, #0, 12
   19bac:	add	ip, ip, #413696	; 0x65000
   19bb0:	ldr	pc, [ip, #4080]!	; 0xff0

00019bb4 <ERR_print_errors_fp@plt>:
   19bb4:	add	ip, pc, #0, 12
   19bb8:	add	ip, ip, #413696	; 0x65000
   19bbc:	ldr	pc, [ip, #4072]!	; 0xfe8

00019bc0 <d2i_RSAPublicKey_bio@plt>:
   19bc0:	add	ip, pc, #0, 12
   19bc4:	add	ip, ip, #413696	; 0x65000
   19bc8:	ldr	pc, [ip, #4064]!	; 0xfe0

00019bcc <SSL_set_connect_state@plt>:
   19bcc:	add	ip, pc, #0, 12
   19bd0:	add	ip, ip, #413696	; 0x65000
   19bd4:	ldr	pc, [ip, #4056]!	; 0xfd8

00019bd8 <BN_bn2bin@plt>:
   19bd8:	add	ip, pc, #0, 12
   19bdc:	add	ip, ip, #413696	; 0x65000
   19be0:	ldr	pc, [ip, #4048]!	; 0xfd0

00019be4 <EVP_PKEY_CTX_set_cb@plt>:
   19be4:	add	ip, pc, #0, 12
   19be8:	add	ip, ip, #413696	; 0x65000
   19bec:	ldr	pc, [ip, #4040]!	; 0xfc8

00019bf0 <i2d_PKCS7_bio@plt>:
   19bf0:	add	ip, pc, #0, 12
   19bf4:	add	ip, ip, #413696	; 0x65000
   19bf8:	ldr	pc, [ip, #4032]!	; 0xfc0

00019bfc <UI_OpenSSL@plt>:
   19bfc:	add	ip, pc, #0, 12
   19c00:	add	ip, ip, #413696	; 0x65000
   19c04:	ldr	pc, [ip, #4024]!	; 0xfb8

00019c08 <OSSL_STORE_load@plt>:
   19c08:	add	ip, pc, #0, 12
   19c0c:	add	ip, ip, #413696	; 0x65000
   19c10:	ldr	pc, [ip, #4016]!	; 0xfb0

00019c14 <BIO_int_ctrl@plt>:
   19c14:	add	ip, pc, #0, 12
   19c18:	add	ip, ip, #413696	; 0x65000
   19c1c:	ldr	pc, [ip, #4008]!	; 0xfa8

00019c20 <SSL_write_early_data@plt>:
   19c20:	add	ip, pc, #0, 12
   19c24:	add	ip, ip, #413696	; 0x65000
   19c28:	ldr	pc, [ip, #4000]!	; 0xfa0

00019c2c <DSA_verify@plt>:
   19c2c:	add	ip, pc, #0, 12
   19c30:	add	ip, ip, #413696	; 0x65000
   19c34:	ldr	pc, [ip, #3992]!	; 0xf98

00019c38 <RSA_free@plt>:
   19c38:	add	ip, pc, #0, 12
   19c3c:	add	ip, ip, #413696	; 0x65000
   19c40:	ldr	pc, [ip, #3984]!	; 0xf90

00019c44 <EVP_PKEY_meth_get0_info@plt>:
   19c44:	add	ip, pc, #0, 12
   19c48:	add	ip, ip, #413696	; 0x65000
   19c4c:	ldr	pc, [ip, #3976]!	; 0xf88

00019c50 <PKCS7_free@plt>:
   19c50:	add	ip, pc, #0, 12
   19c54:	add	ip, ip, #413696	; 0x65000
   19c58:	ldr	pc, [ip, #3968]!	; 0xf80

00019c5c <OPENSSL_sk_pop_free@plt>:
   19c5c:	add	ip, pc, #0, 12
   19c60:	add	ip, ip, #413696	; 0x65000
   19c64:	ldr	pc, [ip, #3960]!	; 0xf78

00019c68 <NCONF_get_section@plt>:
   19c68:	add	ip, pc, #0, 12
   19c6c:	add	ip, ip, #413696	; 0x65000
   19c70:	ldr	pc, [ip, #3952]!	; 0xf70

00019c74 <BN_mod_exp@plt>:
   19c74:	add	ip, pc, #0, 12
   19c78:	add	ip, ip, #413696	; 0x65000
   19c7c:	ldr	pc, [ip, #3944]!	; 0xf68

00019c80 <OBJ_nid2obj@plt>:
   19c80:	add	ip, pc, #0, 12
   19c84:	add	ip, ip, #413696	; 0x65000
   19c88:	ldr	pc, [ip, #3936]!	; 0xf60

00019c8c <PKCS7_new@plt>:
   19c8c:	add	ip, pc, #0, 12
   19c90:	add	ip, ip, #413696	; 0x65000
   19c94:	ldr	pc, [ip, #3928]!	; 0xf58

00019c98 <SSL_CIPHER_description@plt>:
   19c98:	add	ip, pc, #0, 12
   19c9c:	add	ip, ip, #413696	; 0x65000
   19ca0:	ldr	pc, [ip, #3920]!	; 0xf50

00019ca4 <SSL_SESSION_set_cipher@plt>:
   19ca4:	add	ip, pc, #0, 12
   19ca8:	add	ip, ip, #413696	; 0x65000
   19cac:	ldr	pc, [ip, #3912]!	; 0xf48

00019cb0 <X509_STORE_set_default_paths@plt>:
   19cb0:	add	ip, pc, #0, 12
   19cb4:	add	ip, ip, #413696	; 0x65000
   19cb8:	ldr	pc, [ip, #3904]!	; 0xf40

00019cbc <ASN1_INTEGER_set@plt>:
   19cbc:	add	ip, pc, #0, 12
   19cc0:	add	ip, ip, #413696	; 0x65000
   19cc4:	ldr	pc, [ip, #3896]!	; 0xf38

00019cc8 <EVP_md4@plt>:
   19cc8:	add	ip, pc, #0, 12
   19ccc:	add	ip, ip, #413696	; 0x65000
   19cd0:	ldr	pc, [ip, #3888]!	; 0xf30

00019cd4 <OPENSSL_sk_free@plt>:
   19cd4:	add	ip, pc, #0, 12
   19cd8:	add	ip, ip, #413696	; 0x65000
   19cdc:	ldr	pc, [ip, #3880]!	; 0xf28

00019ce0 <BN_rshift1@plt>:
   19ce0:	add	ip, pc, #0, 12
   19ce4:	add	ip, ip, #413696	; 0x65000
   19ce8:	ldr	pc, [ip, #3872]!	; 0xf20

00019cec <X509_get_ext_d2i@plt>:
   19cec:	add	ip, pc, #0, 12
   19cf0:	add	ip, ip, #413696	; 0x65000
   19cf4:	ldr	pc, [ip, #3864]!	; 0xf18

00019cf8 <SSL_waiting_for_async@plt>:
   19cf8:	add	ip, pc, #0, 12
   19cfc:	add	ip, ip, #413696	; 0x65000
   19d00:	ldr	pc, [ip, #3856]!	; 0xf10

00019d04 <X509_STORE_CTX_get_error@plt>:
   19d04:	add	ip, pc, #0, 12
   19d08:	add	ip, ip, #413696	; 0x65000
   19d0c:	ldr	pc, [ip, #3848]!	; 0xf08

00019d10 <SSL_SESSION_get_id@plt>:
   19d10:	add	ip, pc, #0, 12
   19d14:	add	ip, ip, #413696	; 0x65000
   19d18:	ldr	pc, [ip, #3840]!	; 0xf00

00019d1c <OBJ_nid2sn@plt>:
   19d1c:	add	ip, pc, #0, 12
   19d20:	add	ip, ip, #413696	; 0x65000
   19d24:	ldr	pc, [ip, #3832]!	; 0xef8

00019d28 <OPENSSL_asc2uni@plt>:
   19d28:	add	ip, pc, #0, 12
   19d2c:	add	ip, ip, #413696	; 0x65000
   19d30:	ldr	pc, [ip, #3824]!	; 0xef0

00019d34 <SSL_get_srp_N@plt>:
   19d34:	add	ip, pc, #0, 12
   19d38:	add	ip, ip, #413696	; 0x65000
   19d3c:	ldr	pc, [ip, #3816]!	; 0xee8

00019d40 <EVP_PKEY_print_public@plt>:
   19d40:	add	ip, pc, #0, 12
   19d44:	add	ip, ip, #413696	; 0x65000
   19d48:	ldr	pc, [ip, #3808]!	; 0xee0

00019d4c <BIO_ctrl@plt>:
   19d4c:			; <UNDEFINED> instruction: 0xe7fd4778
   19d50:	add	ip, pc, #0, 12
   19d54:	add	ip, ip, #413696	; 0x65000
   19d58:	ldr	pc, [ip, #3796]!	; 0xed4

00019d5c <SSL_CTX_set0_security_ex_data@plt>:
   19d5c:			; <UNDEFINED> instruction: 0xe7fd4778
   19d60:	add	ip, pc, #0, 12
   19d64:	add	ip, ip, #413696	; 0x65000
   19d68:	ldr	pc, [ip, #3784]!	; 0xec8

00019d6c <ENGINE_get_next@plt>:
   19d6c:	add	ip, pc, #0, 12
   19d70:	add	ip, ip, #413696	; 0x65000
   19d74:	ldr	pc, [ip, #3776]!	; 0xec0

00019d78 <BIO_meth_set_write_ex@plt>:
   19d78:	add	ip, pc, #0, 12
   19d7c:	add	ip, ip, #413696	; 0x65000
   19d80:	ldr	pc, [ip, #3768]!	; 0xeb8

00019d84 <PEM_read_bio_CMS@plt>:
   19d84:	add	ip, pc, #0, 12
   19d88:	add	ip, ip, #413696	; 0x65000
   19d8c:	ldr	pc, [ip, #3760]!	; 0xeb0

00019d90 <DSA_dup_DH@plt>:
   19d90:	add	ip, pc, #0, 12
   19d94:	add	ip, ip, #413696	; 0x65000
   19d98:	ldr	pc, [ip, #3752]!	; 0xea8

00019d9c <BIO_free@plt>:
   19d9c:	add	ip, pc, #0, 12
   19da0:	add	ip, ip, #413696	; 0x65000
   19da4:	ldr	pc, [ip, #3744]!	; 0xea0

00019da8 <X509_http_nbio@plt>:
   19da8:	add	ip, pc, #0, 12
   19dac:	add	ip, ip, #413696	; 0x65000
   19db0:	ldr	pc, [ip, #3736]!	; 0xe98

00019db4 <RC4_options@plt>:
   19db4:	add	ip, pc, #0, 12
   19db8:	add	ip, ip, #413696	; 0x65000
   19dbc:	ldr	pc, [ip, #3728]!	; 0xe90

00019dc0 <SSL_use_PrivateKey@plt>:
   19dc0:	add	ip, pc, #0, 12
   19dc4:	add	ip, ip, #413696	; 0x65000
   19dc8:	ldr	pc, [ip, #3720]!	; 0xe88

00019dcc <EVP_sha512@plt>:
   19dcc:	add	ip, pc, #0, 12
   19dd0:	add	ip, ip, #413696	; 0x65000
   19dd4:	ldr	pc, [ip, #3712]!	; 0xe80

00019dd8 <TS_CONF_get_tsa_section@plt>:
   19dd8:	add	ip, pc, #0, 12
   19ddc:	add	ip, ip, #413696	; 0x65000
   19de0:	ldr	pc, [ip, #3704]!	; 0xe78

00019de4 <X509_STORE_set1_param@plt>:
   19de4:	add	ip, pc, #0, 12
   19de8:	add	ip, ip, #413696	; 0x65000
   19dec:	ldr	pc, [ip, #3696]!	; 0xe70

00019df0 <i2b_PrivateKey_bio@plt>:
   19df0:	add	ip, pc, #0, 12
   19df4:	add	ip, ip, #413696	; 0x65000
   19df8:	ldr	pc, [ip, #3688]!	; 0xe68

00019dfc <EVP_CIPHER_nid@plt>:
   19dfc:	add	ip, pc, #0, 12
   19e00:	add	ip, ip, #413696	; 0x65000
   19e04:	ldr	pc, [ip, #3680]!	; 0xe60

00019e08 <X509_sign_ctx@plt>:
   19e08:	add	ip, pc, #0, 12
   19e0c:	add	ip, ip, #413696	; 0x65000
   19e10:	ldr	pc, [ip, #3672]!	; 0xe58

00019e14 <EVP_PKEY_CTX_new_id@plt>:
   19e14:	add	ip, pc, #0, 12
   19e18:	add	ip, ip, #413696	; 0x65000
   19e1c:	ldr	pc, [ip, #3664]!	; 0xe50

00019e20 <OPENSSL_sk_num@plt>:
   19e20:	add	ip, pc, #0, 12
   19e24:	add	ip, ip, #413696	; 0x65000
   19e28:	ldr	pc, [ip, #3656]!	; 0xe48

00019e2c <EVP_PKEY_asn1_find_str@plt>:
   19e2c:	add	ip, pc, #0, 12
   19e30:	add	ip, ip, #413696	; 0x65000
   19e34:	ldr	pc, [ip, #3648]!	; 0xe40

00019e38 <d2i_EC_PUBKEY_bio@plt>:
   19e38:	add	ip, pc, #0, 12
   19e3c:	add	ip, ip, #413696	; 0x65000
   19e40:	ldr	pc, [ip, #3640]!	; 0xe38

00019e44 <SSL_SESSION_set1_master_key@plt>:
   19e44:	add	ip, pc, #0, 12
   19e48:	add	ip, ip, #413696	; 0x65000
   19e4c:	ldr	pc, [ip, #3632]!	; 0xe30

00019e50 <GENERAL_NAMES_new@plt>:
   19e50:	add	ip, pc, #0, 12
   19e54:	add	ip, ip, #413696	; 0x65000
   19e58:	ldr	pc, [ip, #3624]!	; 0xe28

00019e5c <SSL_SESSION_set_protocol_version@plt>:
   19e5c:	add	ip, pc, #0, 12
   19e60:	add	ip, ip, #413696	; 0x65000
   19e64:	ldr	pc, [ip, #3616]!	; 0xe20

00019e68 <OPENSSL_LH_doall@plt>:
   19e68:	add	ip, pc, #0, 12
   19e6c:	add	ip, ip, #413696	; 0x65000
   19e70:	ldr	pc, [ip, #3608]!	; 0xe18

00019e74 <EVP_sha256@plt>:
   19e74:	add	ip, pc, #0, 12
   19e78:	add	ip, ip, #413696	; 0x65000
   19e7c:	ldr	pc, [ip, #3600]!	; 0xe10

00019e80 <EVP_DigestInit@plt>:
   19e80:	add	ip, pc, #0, 12
   19e84:	add	ip, ip, #413696	; 0x65000
   19e88:	ldr	pc, [ip, #3592]!	; 0xe08

00019e8c <__sprintf_chk@plt>:
   19e8c:	add	ip, pc, #0, 12
   19e90:	add	ip, ip, #413696	; 0x65000
   19e94:	ldr	pc, [ip, #3584]!	; 0xe00

00019e98 <X509_set_issuer_name@plt>:
   19e98:	add	ip, pc, #0, 12
   19e9c:	add	ip, ip, #413696	; 0x65000
   19ea0:	ldr	pc, [ip, #3576]!	; 0xdf8

00019ea4 <X509_delete_ext@plt>:
   19ea4:	add	ip, pc, #0, 12
   19ea8:	add	ip, ip, #413696	; 0x65000
   19eac:	ldr	pc, [ip, #3568]!	; 0xdf0

00019eb0 <SSL_CTX_config@plt>:
   19eb0:	add	ip, pc, #0, 12
   19eb4:	add	ip, ip, #413696	; 0x65000
   19eb8:	ldr	pc, [ip, #3560]!	; 0xde8

00019ebc <PEM_write_bio_Parameters@plt>:
   19ebc:	add	ip, pc, #0, 12
   19ec0:	add	ip, ip, #413696	; 0x65000
   19ec4:	ldr	pc, [ip, #3552]!	; 0xde0

00019ec8 <i2d_SSL_SESSION@plt>:
   19ec8:	add	ip, pc, #0, 12
   19ecc:	add	ip, ip, #413696	; 0x65000
   19ed0:	ldr	pc, [ip, #3544]!	; 0xdd8

00019ed4 <EC_GROUP_get_curve@plt>:
   19ed4:	add	ip, pc, #0, 12
   19ed8:	add	ip, ip, #413696	; 0x65000
   19edc:	ldr	pc, [ip, #3536]!	; 0xdd0

00019ee0 <times@plt>:
   19ee0:	add	ip, pc, #0, 12
   19ee4:	add	ip, ip, #413696	; 0x65000
   19ee8:	ldr	pc, [ip, #3528]!	; 0xdc8

00019eec <TS_RESP_create_response@plt>:
   19eec:	add	ip, pc, #0, 12
   19ef0:	add	ip, ip, #413696	; 0x65000
   19ef4:	ldr	pc, [ip, #3520]!	; 0xdc0

00019ef8 <OSSL_STORE_INFO_get_type@plt>:
   19ef8:	add	ip, pc, #0, 12
   19efc:	add	ip, ip, #413696	; 0x65000
   19f00:	ldr	pc, [ip, #3512]!	; 0xdb8

00019f04 <SSL_CTX_use_psk_identity_hint@plt>:
   19f04:	add	ip, pc, #0, 12
   19f08:	add	ip, ip, #413696	; 0x65000
   19f0c:	ldr	pc, [ip, #3504]!	; 0xdb0

00019f10 <EVP_PKEY_get1_RSA@plt>:
   19f10:	add	ip, pc, #0, 12
   19f14:	add	ip, ip, #413696	; 0x65000
   19f18:	ldr	pc, [ip, #3496]!	; 0xda8

00019f1c <X509_set_subject_name@plt>:
   19f1c:	add	ip, pc, #0, 12
   19f20:	add	ip, ip, #413696	; 0x65000
   19f24:	ldr	pc, [ip, #3488]!	; 0xda0

00019f28 <X509_NAME_print_ex@plt>:
   19f28:	add	ip, pc, #0, 12
   19f2c:	add	ip, ip, #413696	; 0x65000
   19f30:	ldr	pc, [ip, #3480]!	; 0xd98

00019f34 <d2i_X509_CRL_bio@plt>:
   19f34:	add	ip, pc, #0, 12
   19f38:	add	ip, ip, #413696	; 0x65000
   19f3c:	ldr	pc, [ip, #3472]!	; 0xd90

00019f40 <CMS_digest_verify@plt>:
   19f40:	add	ip, pc, #0, 12
   19f44:	add	ip, ip, #413696	; 0x65000
   19f48:	ldr	pc, [ip, #3464]!	; 0xd88

00019f4c <strncmp@plt>:
   19f4c:			; <UNDEFINED> instruction: 0xe7fd4778
   19f50:	add	ip, pc, #0, 12
   19f54:	add	ip, ip, #413696	; 0x65000
   19f58:	ldr	pc, [ip, #3452]!	; 0xd7c

00019f5c <ASN1_tag2str@plt>:
   19f5c:	add	ip, pc, #0, 12
   19f60:	add	ip, ip, #413696	; 0x65000
   19f64:	ldr	pc, [ip, #3444]!	; 0xd74

00019f68 <EC_KEY_set_asn1_flag@plt>:
   19f68:	add	ip, pc, #0, 12
   19f6c:	add	ip, ip, #413696	; 0x65000
   19f70:	ldr	pc, [ip, #3436]!	; 0xd6c

00019f74 <kill@plt>:
   19f74:	add	ip, pc, #0, 12
   19f78:	add	ip, ip, #413696	; 0x65000
   19f7c:	ldr	pc, [ip, #3428]!	; 0xd64

00019f80 <SSL_CTX_set_cookie_verify_cb@plt>:
   19f80:	add	ip, pc, #0, 12
   19f84:	add	ip, ip, #413696	; 0x65000
   19f88:	ldr	pc, [ip, #3420]!	; 0xd5c

00019f8c <TS_VERIFY_CTX_free@plt>:
   19f8c:	add	ip, pc, #0, 12
   19f90:	add	ip, ip, #413696	; 0x65000
   19f94:	ldr	pc, [ip, #3412]!	; 0xd54

00019f98 <BIO_new_fd@plt>:
   19f98:	add	ip, pc, #0, 12
   19f9c:	add	ip, ip, #413696	; 0x65000
   19fa0:	ldr	pc, [ip, #3404]!	; 0xd4c

00019fa4 <TS_RESP_free@plt>:
   19fa4:	add	ip, pc, #0, 12
   19fa8:	add	ip, ip, #413696	; 0x65000
   19fac:	ldr	pc, [ip, #3396]!	; 0xd44

00019fb0 <OPENSSL_strlcpy@plt>:
   19fb0:	add	ip, pc, #0, 12
   19fb4:	add	ip, ip, #413696	; 0x65000
   19fb8:	ldr	pc, [ip, #3388]!	; 0xd3c

00019fbc <EVP_PKEY_CTX_set_app_data@plt>:
   19fbc:	add	ip, pc, #0, 12
   19fc0:	add	ip, ip, #413696	; 0x65000
   19fc4:	ldr	pc, [ip, #3380]!	; 0xd34

00019fc8 <__strcpy_chk@plt>:
   19fc8:	add	ip, pc, #0, 12
   19fcc:	add	ip, ip, #413696	; 0x65000
   19fd0:	ldr	pc, [ip, #3372]!	; 0xd2c

00019fd4 <OPENSSL_LH_error@plt>:
   19fd4:	add	ip, pc, #0, 12
   19fd8:	add	ip, ip, #413696	; 0x65000
   19fdc:	ldr	pc, [ip, #3364]!	; 0xd24

00019fe0 <X509V3_EXT_REQ_add_nconf@plt>:
   19fe0:	add	ip, pc, #0, 12
   19fe4:	add	ip, ip, #413696	; 0x65000
   19fe8:	ldr	pc, [ip, #3356]!	; 0xd1c

00019fec <X509_CRL_digest@plt>:
   19fec:	add	ip, pc, #0, 12
   19ff0:	add	ip, ip, #413696	; 0x65000
   19ff4:	ldr	pc, [ip, #3348]!	; 0xd14

00019ff8 <EVP_EncryptFinal_ex@plt>:
   19ff8:	add	ip, pc, #0, 12
   19ffc:	add	ip, ip, #413696	; 0x65000
   1a000:	ldr	pc, [ip, #3340]!	; 0xd0c

0001a004 <BN_dec2bn@plt>:
   1a004:	add	ip, pc, #0, 12
   1a008:	add	ip, ip, #413696	; 0x65000
   1a00c:	ldr	pc, [ip, #3332]!	; 0xd04

0001a010 <X509_free@plt>:
   1a010:	add	ip, pc, #0, 12
   1a014:	add	ip, ip, #413696	; 0x65000
   1a018:	ldr	pc, [ip, #3324]!	; 0xcfc

0001a01c <ENGINE_get_RSA@plt>:
   1a01c:	add	ip, pc, #0, 12
   1a020:	add	ip, ip, #413696	; 0x65000
   1a024:	ldr	pc, [ip, #3316]!	; 0xcf4

0001a028 <X509_VERIFY_PARAM_set1_email@plt>:
   1a028:	add	ip, pc, #0, 12
   1a02c:	add	ip, ip, #413696	; 0x65000
   1a030:	ldr	pc, [ip, #3308]!	; 0xcec

0001a034 <PEM_write_bio_CMS_stream@plt>:
   1a034:	add	ip, pc, #0, 12
   1a038:	add	ip, ip, #413696	; 0x65000
   1a03c:	ldr	pc, [ip, #3300]!	; 0xce4

0001a040 <a2i_GENERAL_NAME@plt>:
   1a040:	add	ip, pc, #0, 12
   1a044:	add	ip, ip, #413696	; 0x65000
   1a048:	ldr	pc, [ip, #3292]!	; 0xcdc

0001a04c <OCSP_REQUEST_print@plt>:
   1a04c:	add	ip, pc, #0, 12
   1a050:	add	ip, ip, #413696	; 0x65000
   1a054:	ldr	pc, [ip, #3284]!	; 0xcd4

0001a058 <pipe@plt>:
   1a058:	add	ip, pc, #0, 12
   1a05c:	add	ip, ip, #413696	; 0x65000
   1a060:	ldr	pc, [ip, #3276]!	; 0xccc

0001a064 <SSL_certs_clear@plt>:
   1a064:	add	ip, pc, #0, 12
   1a068:	add	ip, ip, #413696	; 0x65000
   1a06c:	ldr	pc, [ip, #3268]!	; 0xcc4

0001a070 <OCSP_sendreq_nbio@plt>:
   1a070:	add	ip, pc, #0, 12
   1a074:	add	ip, ip, #413696	; 0x65000
   1a078:	ldr	pc, [ip, #3260]!	; 0xcbc

0001a07c <BF_options@plt>:
   1a07c:	add	ip, pc, #0, 12
   1a080:	add	ip, ip, #413696	; 0x65000
   1a084:	ldr	pc, [ip, #3252]!	; 0xcb4

0001a088 <OpenSSL_version@plt>:
   1a088:	add	ip, pc, #0, 12
   1a08c:	add	ip, ip, #413696	; 0x65000
   1a090:	ldr	pc, [ip, #3244]!	; 0xcac

0001a094 <SRP_VBASE_init@plt>:
   1a094:	add	ip, pc, #0, 12
   1a098:	add	ip, ip, #413696	; 0x65000
   1a09c:	ldr	pc, [ip, #3236]!	; 0xca4

0001a0a0 <SSL_get_fd@plt>:
   1a0a0:	add	ip, pc, #0, 12
   1a0a4:	add	ip, ip, #413696	; 0x65000
   1a0a8:	ldr	pc, [ip, #3228]!	; 0xc9c

0001a0ac <SSL_set_verify@plt>:
   1a0ac:	add	ip, pc, #0, 12
   1a0b0:	add	ip, ip, #413696	; 0x65000
   1a0b4:	ldr	pc, [ip, #3220]!	; 0xc94

0001a0b8 <SSL_get_current_expansion@plt>:
   1a0b8:	add	ip, pc, #0, 12
   1a0bc:	add	ip, ip, #413696	; 0x65000
   1a0c0:	ldr	pc, [ip, #3212]!	; 0xc8c

0001a0c4 <X509_STORE_CTX_get_explicit_policy@plt>:
   1a0c4:	add	ip, pc, #0, 12
   1a0c8:	add	ip, ip, #413696	; 0x65000
   1a0cc:	ldr	pc, [ip, #3204]!	; 0xc84

0001a0d0 <BIO_new_socket@plt>:
   1a0d0:	add	ip, pc, #0, 12
   1a0d4:	add	ip, ip, #413696	; 0x65000
   1a0d8:	ldr	pc, [ip, #3196]!	; 0xc7c

0001a0dc <setsockopt@plt>:
   1a0dc:	add	ip, pc, #0, 12
   1a0e0:	add	ip, ip, #413696	; 0x65000
   1a0e4:	ldr	pc, [ip, #3188]!	; 0xc74

0001a0e8 <X509V3_add_value@plt>:
   1a0e8:	add	ip, pc, #0, 12
   1a0ec:	add	ip, ip, #413696	; 0x65000
   1a0f0:	ldr	pc, [ip, #3180]!	; 0xc6c

0001a0f4 <EVP_md_null@plt>:
   1a0f4:	add	ip, pc, #0, 12
   1a0f8:	add	ip, ip, #413696	; 0x65000
   1a0fc:	ldr	pc, [ip, #3172]!	; 0xc64

0001a100 <DH_bits@plt>:
   1a100:	add	ip, pc, #0, 12
   1a104:	add	ip, ip, #413696	; 0x65000
   1a108:	ldr	pc, [ip, #3164]!	; 0xc5c

0001a10c <BIO_meth_set_gets@plt>:
   1a10c:	add	ip, pc, #0, 12
   1a110:	add	ip, ip, #413696	; 0x65000
   1a114:	ldr	pc, [ip, #3156]!	; 0xc54

0001a118 <X509_CRL_get0_lastUpdate@plt>:
   1a118:	add	ip, pc, #0, 12
   1a11c:	add	ip, ip, #413696	; 0x65000
   1a120:	ldr	pc, [ip, #3148]!	; 0xc4c

0001a124 <X509_CRL_sort@plt>:
   1a124:	add	ip, pc, #0, 12
   1a128:	add	ip, ip, #413696	; 0x65000
   1a12c:	ldr	pc, [ip, #3140]!	; 0xc44

0001a130 <PEM_write_bio_DSA_PUBKEY@plt>:
   1a130:	add	ip, pc, #0, 12
   1a134:	add	ip, ip, #413696	; 0x65000
   1a138:	ldr	pc, [ip, #3132]!	; 0xc3c

0001a13c <EVP_DecryptUpdate@plt>:
   1a13c:	add	ip, pc, #0, 12
   1a140:	add	ip, ip, #413696	; 0x65000
   1a144:	ldr	pc, [ip, #3124]!	; 0xc34

0001a148 <SSL_get_error@plt>:
   1a148:	add	ip, pc, #0, 12
   1a14c:	add	ip, ip, #413696	; 0x65000
   1a150:	ldr	pc, [ip, #3116]!	; 0xc2c

0001a154 <TS_REQ_set_cert_req@plt>:
   1a154:	add	ip, pc, #0, 12
   1a158:	add	ip, ip, #413696	; 0x65000
   1a15c:	ldr	pc, [ip, #3108]!	; 0xc24

0001a160 <SSL_get_version@plt>:
   1a160:	add	ip, pc, #0, 12
   1a164:	add	ip, ip, #413696	; 0x65000
   1a168:	ldr	pc, [ip, #3100]!	; 0xc1c

0001a16c <EVP_PKEY_verify@plt>:
   1a16c:	add	ip, pc, #0, 12
   1a170:	add	ip, ip, #413696	; 0x65000
   1a174:	ldr	pc, [ip, #3092]!	; 0xc14

0001a178 <SSL_set_options@plt>:
   1a178:	add	ip, pc, #0, 12
   1a17c:	add	ip, ip, #413696	; 0x65000
   1a180:	ldr	pc, [ip, #3084]!	; 0xc0c

0001a184 <PKCS7_print_ctx@plt>:
   1a184:	add	ip, pc, #0, 12
   1a188:	add	ip, ip, #413696	; 0x65000
   1a18c:	ldr	pc, [ip, #3076]!	; 0xc04

0001a190 <ASN1_item_print@plt>:
   1a190:	add	ip, pc, #0, 12
   1a194:	add	ip, ip, #413696	; 0x65000
   1a198:	ldr	pc, [ip, #3068]!	; 0xbfc

0001a19c <UI_add_input_string@plt>:
   1a19c:	add	ip, pc, #0, 12
   1a1a0:	add	ip, ip, #413696	; 0x65000
   1a1a4:	ldr	pc, [ip, #3060]!	; 0xbf4

0001a1a8 <SEED_cbc_encrypt@plt>:
   1a1a8:	add	ip, pc, #0, 12
   1a1ac:	add	ip, ip, #413696	; 0x65000
   1a1b0:	ldr	pc, [ip, #3052]!	; 0xbec

0001a1b4 <PKCS7_final@plt>:
   1a1b4:	add	ip, pc, #0, 12
   1a1b8:	add	ip, ip, #413696	; 0x65000
   1a1bc:	ldr	pc, [ip, #3044]!	; 0xbe4

0001a1c0 <PKCS5_pbe2_set_scrypt@plt>:
   1a1c0:	add	ip, pc, #0, 12
   1a1c4:	add	ip, ip, #413696	; 0x65000
   1a1c8:	ldr	pc, [ip, #3036]!	; 0xbdc

0001a1cc <PEM_write_bio_DHparams@plt>:
   1a1cc:	add	ip, pc, #0, 12
   1a1d0:	add	ip, ip, #413696	; 0x65000
   1a1d4:	ldr	pc, [ip, #3028]!	; 0xbd4

0001a1d8 <BIO_write_ex@plt>:
   1a1d8:	add	ip, pc, #0, 12
   1a1dc:	add	ip, ip, #413696	; 0x65000
   1a1e0:	ldr	pc, [ip, #3020]!	; 0xbcc

0001a1e4 <EVP_PKEY_CTX_ctrl@plt>:
   1a1e4:	add	ip, pc, #0, 12
   1a1e8:	add	ip, ip, #413696	; 0x65000
   1a1ec:	ldr	pc, [ip, #3012]!	; 0xbc4

0001a1f0 <X509_STORE_CTX_set0_crls@plt>:
   1a1f0:	add	ip, pc, #0, 12
   1a1f4:	add	ip, ip, #413696	; 0x65000
   1a1f8:	ldr	pc, [ip, #3004]!	; 0xbbc

0001a1fc <PKCS12_parse@plt>:
   1a1fc:	add	ip, pc, #0, 12
   1a200:	add	ip, ip, #413696	; 0x65000
   1a204:	ldr	pc, [ip, #2996]!	; 0xbb4

0001a208 <DES_ede3_cbc_encrypt@plt>:
   1a208:	add	ip, pc, #0, 12
   1a20c:	add	ip, ip, #413696	; 0x65000
   1a210:	ldr	pc, [ip, #2988]!	; 0xbac

0001a214 <EC_GROUP_get_cofactor@plt>:
   1a214:	add	ip, pc, #0, 12
   1a218:	add	ip, ip, #413696	; 0x65000
   1a21c:	ldr	pc, [ip, #2980]!	; 0xba4

0001a220 <BIO_vprintf@plt>:
   1a220:	add	ip, pc, #0, 12
   1a224:	add	ip, ip, #413696	; 0x65000
   1a228:	ldr	pc, [ip, #2972]!	; 0xb9c

0001a22c <EC_METHOD_get_field_type@plt>:
   1a22c:	add	ip, pc, #0, 12
   1a230:	add	ip, ip, #413696	; 0x65000
   1a234:	ldr	pc, [ip, #2964]!	; 0xb94

0001a238 <strcmp@plt>:
   1a238:			; <UNDEFINED> instruction: 0xe7fd4778
   1a23c:	add	ip, pc, #0, 12
   1a240:	add	ip, ip, #413696	; 0x65000
   1a244:	ldr	pc, [ip, #2952]!	; 0xb88

0001a248 <X509_get_ext_count@plt>:
   1a248:	add	ip, pc, #0, 12
   1a24c:	add	ip, ip, #413696	; 0x65000
   1a250:	ldr	pc, [ip, #2944]!	; 0xb80

0001a254 <exit@plt>:
   1a254:	add	ip, pc, #0, 12
   1a258:	add	ip, ip, #413696	; 0x65000
   1a25c:	ldr	pc, [ip, #2936]!	; 0xb78

0001a260 <X509_STORE_set_lookup_crls@plt>:
   1a260:			; <UNDEFINED> instruction: 0xe7fd4778
   1a264:	add	ip, pc, #0, 12
   1a268:	add	ip, ip, #413696	; 0x65000
   1a26c:	ldr	pc, [ip, #2924]!	; 0xb6c

0001a270 <d2i_PKCS12_bio@plt>:
   1a270:	add	ip, pc, #0, 12
   1a274:	add	ip, ip, #413696	; 0x65000
   1a278:	ldr	pc, [ip, #2916]!	; 0xb64

0001a27c <EVP_PKEY_meth_get0@plt>:
   1a27c:	add	ip, pc, #0, 12
   1a280:	add	ip, ip, #413696	; 0x65000
   1a284:	ldr	pc, [ip, #2908]!	; 0xb5c

0001a288 <TS_RESP_get_token@plt>:
   1a288:	add	ip, pc, #0, 12
   1a28c:	add	ip, ip, #413696	; 0x65000
   1a290:	ldr	pc, [ip, #2900]!	; 0xb54

0001a294 <SSL_CTX_set_cookie_generate_cb@plt>:
   1a294:	add	ip, pc, #0, 12
   1a298:	add	ip, ip, #413696	; 0x65000
   1a29c:	ldr	pc, [ip, #2892]!	; 0xb4c

0001a2a0 <OSSL_STORE_error@plt>:
   1a2a0:	add	ip, pc, #0, 12
   1a2a4:	add	ip, ip, #413696	; 0x65000
   1a2a8:	ldr	pc, [ip, #2884]!	; 0xb44

0001a2ac <SSL_add_file_cert_subjects_to_stack@plt>:
   1a2ac:	add	ip, pc, #0, 12
   1a2b0:	add	ip, ip, #413696	; 0x65000
   1a2b4:	ldr	pc, [ip, #2876]!	; 0xb3c

0001a2b8 <__errno_location@plt>:
   1a2b8:	add	ip, pc, #0, 12
   1a2bc:	add	ip, ip, #413696	; 0x65000
   1a2c0:	ldr	pc, [ip, #2868]!	; 0xb34

0001a2c4 <BIO_ADDR_hostname_string@plt>:
   1a2c4:	add	ip, pc, #0, 12
   1a2c8:	add	ip, ip, #413696	; 0x65000
   1a2cc:	ldr	pc, [ip, #2860]!	; 0xb2c

0001a2d0 <CMS_RecipientInfo_type@plt>:
   1a2d0:	add	ip, pc, #0, 12
   1a2d4:	add	ip, ip, #413696	; 0x65000
   1a2d8:	ldr	pc, [ip, #2852]!	; 0xb24

0001a2dc <PEM_read_bio_X509_REQ@plt>:
   1a2dc:	add	ip, pc, #0, 12
   1a2e0:	add	ip, ip, #413696	; 0x65000
   1a2e4:	ldr	pc, [ip, #2844]!	; 0xb1c

0001a2e8 <OCSP_cert_id_new@plt>:
   1a2e8:	add	ip, pc, #0, 12
   1a2ec:	add	ip, ip, #413696	; 0x65000
   1a2f0:	ldr	pc, [ip, #2836]!	; 0xb14

0001a2f4 <EVP_PKEY_copy_parameters@plt>:
   1a2f4:	add	ip, pc, #0, 12
   1a2f8:	add	ip, ip, #413696	; 0x65000
   1a2fc:	ldr	pc, [ip, #2828]!	; 0xb0c

0001a300 <CMS_data@plt>:
   1a300:	add	ip, pc, #0, 12
   1a304:	add	ip, ip, #413696	; 0x65000
   1a308:	ldr	pc, [ip, #2820]!	; 0xb04

0001a30c <X509_get_default_cert_dir@plt>:
   1a30c:	add	ip, pc, #0, 12
   1a310:	add	ip, ip, #413696	; 0x65000
   1a314:	ldr	pc, [ip, #2812]!	; 0xafc

0001a318 <SSL_accept@plt>:
   1a318:	add	ip, pc, #0, 12
   1a31c:	add	ip, ip, #413696	; 0x65000
   1a320:	ldr	pc, [ip, #2804]!	; 0xaf4

0001a324 <DSA_new@plt>:
   1a324:	add	ip, pc, #0, 12
   1a328:	add	ip, ip, #413696	; 0x65000
   1a32c:	ldr	pc, [ip, #2796]!	; 0xaec

0001a330 <CMS_ReceiptRequest_free@plt>:
   1a330:	add	ip, pc, #0, 12
   1a334:	add	ip, ip, #413696	; 0x65000
   1a338:	ldr	pc, [ip, #2788]!	; 0xae4

0001a33c <CRYPTO_memcmp@plt>:
   1a33c:	add	ip, pc, #0, 12
   1a340:	add	ip, ip, #413696	; 0x65000
   1a344:	ldr	pc, [ip, #2780]!	; 0xadc

0001a348 <RSA_get0_key@plt>:
   1a348:	add	ip, pc, #0, 12
   1a34c:	add	ip, ip, #413696	; 0x65000
   1a350:	ldr	pc, [ip, #2772]!	; 0xad4

0001a354 <PBE2PARAM_free@plt>:
   1a354:	add	ip, pc, #0, 12
   1a358:	add	ip, ip, #413696	; 0x65000
   1a35c:	ldr	pc, [ip, #2764]!	; 0xacc

0001a360 <SSL_get0_dane_authority@plt>:
   1a360:	add	ip, pc, #0, 12
   1a364:	add	ip, ip, #413696	; 0x65000
   1a368:	ldr	pc, [ip, #2756]!	; 0xac4

0001a36c <__memset_chk@plt>:
   1a36c:	add	ip, pc, #0, 12
   1a370:	add	ip, ip, #413696	; 0x65000
   1a374:	ldr	pc, [ip, #2748]!	; 0xabc

0001a378 <PKCS12_free@plt>:
   1a378:	add	ip, pc, #0, 12
   1a37c:	add	ip, ip, #413696	; 0x65000
   1a380:	ldr	pc, [ip, #2740]!	; 0xab4

0001a384 <OCSP_REQ_CTX_set1_req@plt>:
   1a384:	add	ip, pc, #0, 12
   1a388:	add	ip, ip, #413696	; 0x65000
   1a38c:	ldr	pc, [ip, #2732]!	; 0xaac

0001a390 <EVP_DigestVerify@plt>:
   1a390:	add	ip, pc, #0, 12
   1a394:	add	ip, ip, #413696	; 0x65000
   1a398:	ldr	pc, [ip, #2724]!	; 0xaa4

0001a39c <__cxa_finalize@plt>:
   1a39c:	add	ip, pc, #0, 12
   1a3a0:	add	ip, ip, #413696	; 0x65000
   1a3a4:	ldr	pc, [ip, #2716]!	; 0xa9c

0001a3a8 <OCSP_BASICRESP_new@plt>:
   1a3a8:	add	ip, pc, #0, 12
   1a3ac:	add	ip, ip, #413696	; 0x65000
   1a3b0:	ldr	pc, [ip, #2708]!	; 0xa94

0001a3b4 <__fdelt_chk@plt>:
   1a3b4:	add	ip, pc, #0, 12
   1a3b8:	add	ip, ip, #413696	; 0x65000
   1a3bc:	ldr	pc, [ip, #2700]!	; 0xa8c

0001a3c0 <OCSP_request_add0_id@plt>:
   1a3c0:	add	ip, pc, #0, 12
   1a3c4:	add	ip, ip, #413696	; 0x65000
   1a3c8:	ldr	pc, [ip, #2692]!	; 0xa84

0001a3cc <EVP_CIPHER_do_all_sorted@plt>:
   1a3cc:	add	ip, pc, #0, 12
   1a3d0:	add	ip, ip, #413696	; 0x65000
   1a3d4:	ldr	pc, [ip, #2684]!	; 0xa7c

0001a3d8 <ASYNC_init_thread@plt>:
   1a3d8:	add	ip, pc, #0, 12
   1a3dc:	add	ip, ip, #413696	; 0x65000
   1a3e0:	ldr	pc, [ip, #2676]!	; 0xa74

0001a3e4 <EVP_EncryptInit_ex@plt>:
   1a3e4:	add	ip, pc, #0, 12
   1a3e8:	add	ip, ip, #413696	; 0x65000
   1a3ec:	ldr	pc, [ip, #2668]!	; 0xa6c

0001a3f0 <NETSCAPE_SPKI_set_pubkey@plt>:
   1a3f0:	add	ip, pc, #0, 12
   1a3f4:	add	ip, ip, #413696	; 0x65000
   1a3f8:	ldr	pc, [ip, #2660]!	; 0xa64

0001a3fc <EVP_EncryptUpdate@plt>:
   1a3fc:	add	ip, pc, #0, 12
   1a400:	add	ip, ip, #413696	; 0x65000
   1a404:	ldr	pc, [ip, #2652]!	; 0xa5c

0001a408 <RSA_new_method@plt>:
   1a408:	add	ip, pc, #0, 12
   1a40c:	add	ip, ip, #413696	; 0x65000
   1a410:	ldr	pc, [ip, #2644]!	; 0xa54

0001a414 <EVP_PKEY_get_default_digest_nid@plt>:
   1a414:	add	ip, pc, #0, 12
   1a418:	add	ip, ip, #413696	; 0x65000
   1a41c:	ldr	pc, [ip, #2636]!	; 0xa4c

0001a420 <OCSP_SINGLERESP_add1_ext_i2d@plt>:
   1a420:	add	ip, pc, #0, 12
   1a424:	add	ip, ip, #413696	; 0x65000
   1a428:	ldr	pc, [ip, #2628]!	; 0xa44

0001a42c <SSL_CTX_set_verify@plt>:
   1a42c:	add	ip, pc, #0, 12
   1a430:	add	ip, ip, #413696	; 0x65000
   1a434:	ldr	pc, [ip, #2620]!	; 0xa3c

0001a438 <ASN1_item_unpack@plt>:
   1a438:	add	ip, pc, #0, 12
   1a43c:	add	ip, ip, #413696	; 0x65000
   1a440:	ldr	pc, [ip, #2612]!	; 0xa34

0001a444 <__strtoull_internal@plt>:
   1a444:	add	ip, pc, #0, 12
   1a448:	add	ip, ip, #413696	; 0x65000
   1a44c:	ldr	pc, [ip, #2604]!	; 0xa2c

0001a450 <SSL_CTX_set_tlsext_max_fragment_length@plt>:
   1a450:	add	ip, pc, #0, 12
   1a454:	add	ip, ip, #413696	; 0x65000
   1a458:	ldr	pc, [ip, #2596]!	; 0xa24

0001a45c <DH_get0_pqg@plt>:
   1a45c:	add	ip, pc, #0, 12
   1a460:	add	ip, ip, #413696	; 0x65000
   1a464:	ldr	pc, [ip, #2588]!	; 0xa1c

0001a468 <SEED_set_key@plt>:
   1a468:	add	ip, pc, #0, 12
   1a46c:	add	ip, ip, #413696	; 0x65000
   1a470:	ldr	pc, [ip, #2580]!	; 0xa14

0001a474 <ERR_print_errors@plt>:
   1a474:	add	ip, pc, #0, 12
   1a478:	add	ip, ip, #413696	; 0x65000
   1a47c:	ldr	pc, [ip, #2572]!	; 0xa0c

0001a480 <CRYPTO_mem_ctrl@plt>:
   1a480:	add	ip, pc, #0, 12
   1a484:	add	ip, ip, #413696	; 0x65000
   1a488:	ldr	pc, [ip, #2564]!	; 0xa04

0001a48c <PKCS8_PRIV_KEY_INFO_free@plt>:
   1a48c:	add	ip, pc, #0, 12
   1a490:	add	ip, ip, #413696	; 0x65000
   1a494:	ldr	pc, [ip, #2556]!	; 0x9fc

0001a498 <CMS_sign_receipt@plt>:
   1a498:	add	ip, pc, #0, 12
   1a49c:	add	ip, ip, #413696	; 0x65000
   1a4a0:	ldr	pc, [ip, #2548]!	; 0x9f4

0001a4a4 <PEM_write_bio_X509_REQ@plt>:
   1a4a4:	add	ip, pc, #0, 12
   1a4a8:	add	ip, ip, #413696	; 0x65000
   1a4ac:	ldr	pc, [ip, #2540]!	; 0x9ec

0001a4b0 <BN_GENCB_free@plt>:
   1a4b0:	add	ip, pc, #0, 12
   1a4b4:	add	ip, ip, #413696	; 0x65000
   1a4b8:	ldr	pc, [ip, #2532]!	; 0x9e4

0001a4bc <PKCS12_SAFEBAG_get_nid@plt>:
   1a4bc:	add	ip, pc, #0, 12
   1a4c0:	add	ip, ip, #413696	; 0x65000
   1a4c4:	ldr	pc, [ip, #2524]!	; 0x9dc

0001a4c8 <X509_STORE_CTX_get_obj_by_subject@plt>:
   1a4c8:	add	ip, pc, #0, 12
   1a4cc:	add	ip, ip, #413696	; 0x65000
   1a4d0:	ldr	pc, [ip, #2516]!	; 0x9d4

0001a4d4 <BN_free@plt>:
   1a4d4:	add	ip, pc, #0, 12
   1a4d8:	add	ip, ip, #413696	; 0x65000
   1a4dc:	ldr	pc, [ip, #2508]!	; 0x9cc

0001a4e0 <OPENSSL_DIR_end@plt>:
   1a4e0:	add	ip, pc, #0, 12
   1a4e4:	add	ip, ip, #413696	; 0x65000
   1a4e8:	ldr	pc, [ip, #2500]!	; 0x9c4

0001a4ec <PEM_read_bio_PUBKEY@plt>:
   1a4ec:	add	ip, pc, #0, 12
   1a4f0:	add	ip, ip, #413696	; 0x65000
   1a4f4:	ldr	pc, [ip, #2492]!	; 0x9bc

0001a4f8 <fputs@plt>:
   1a4f8:	add	ip, pc, #0, 12
   1a4fc:	add	ip, ip, #413696	; 0x65000
   1a500:	ldr	pc, [ip, #2484]!	; 0x9b4

0001a504 <SSL_CIPHER_get_id@plt>:
   1a504:	add	ip, pc, #0, 12
   1a508:	add	ip, ip, #413696	; 0x65000
   1a50c:	ldr	pc, [ip, #2476]!	; 0x9ac

0001a510 <ASN1_STRING_length@plt>:
   1a510:	add	ip, pc, #0, 12
   1a514:	add	ip, ip, #413696	; 0x65000
   1a518:	ldr	pc, [ip, #2468]!	; 0x9a4

0001a51c <UI_free@plt>:
   1a51c:	add	ip, pc, #0, 12
   1a520:	add	ip, ip, #413696	; 0x65000
   1a524:	ldr	pc, [ip, #2460]!	; 0x99c

0001a528 <NETSCAPE_CERT_SEQUENCE_free@plt>:
   1a528:	add	ip, pc, #0, 12
   1a52c:	add	ip, ip, #413696	; 0x65000
   1a530:	ldr	pc, [ip, #2452]!	; 0x994

0001a534 <X509_STORE_CTX_get0_policy_tree@plt>:
   1a534:	add	ip, pc, #0, 12
   1a538:	add	ip, ip, #413696	; 0x65000
   1a53c:	ldr	pc, [ip, #2444]!	; 0x98c

0001a540 <PEM_write_bio_PrivateKey@plt>:
   1a540:	add	ip, pc, #0, 12
   1a544:	add	ip, ip, #413696	; 0x65000
   1a548:	ldr	pc, [ip, #2436]!	; 0x984

0001a54c <DTLS_client_method@plt>:
   1a54c:	add	ip, pc, #0, 12
   1a550:	add	ip, ip, #413696	; 0x65000
   1a554:	ldr	pc, [ip, #2428]!	; 0x97c

0001a558 <EVP_PKEY_asn1_find@plt>:
   1a558:	add	ip, pc, #0, 12
   1a55c:	add	ip, ip, #413696	; 0x65000
   1a560:	ldr	pc, [ip, #2420]!	; 0x974

0001a564 <X509_VERIFY_PARAM_set1_host@plt>:
   1a564:	add	ip, pc, #0, 12
   1a568:	add	ip, ip, #413696	; 0x65000
   1a56c:	ldr	pc, [ip, #2412]!	; 0x96c

0001a570 <CRYPTO_clear_free@plt>:
   1a570:	add	ip, pc, #0, 12
   1a574:	add	ip, ip, #413696	; 0x65000
   1a578:	ldr	pc, [ip, #2404]!	; 0x964

0001a57c <RSA_print@plt>:
   1a57c:	add	ip, pc, #0, 12
   1a580:	add	ip, ip, #413696	; 0x65000
   1a584:	ldr	pc, [ip, #2396]!	; 0x95c

0001a588 <PEM_write_bio_EC_PUBKEY@plt>:
   1a588:	add	ip, pc, #0, 12
   1a58c:	add	ip, ip, #413696	; 0x65000
   1a590:	ldr	pc, [ip, #2388]!	; 0x954

0001a594 <PKCS12_SAFEBAG_get_bag_nid@plt>:
   1a594:	add	ip, pc, #0, 12
   1a598:	add	ip, ip, #413696	; 0x65000
   1a59c:	ldr	pc, [ip, #2380]!	; 0x94c

0001a5a0 <ASN1_generate_nconf@plt>:
   1a5a0:	add	ip, pc, #0, 12
   1a5a4:	add	ip, ip, #413696	; 0x65000
   1a5a8:	ldr	pc, [ip, #2372]!	; 0x944

Disassembly of section .text:

0001a5b0 <.text>:
   1a5b0:	blmi	fee2d094 <ASN1_generate_nconf@plt+0xfee12af4>
   1a5b4:	push	{r1, r3, r4, r5, r6, sl, lr}
   1a5b8:			; <UNDEFINED> instruction: 0x46054ff0
   1a5bc:	lfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
   1a5c0:	ldmpl	r3, {r0, r2, r4, r5, r7, fp, lr}^
   1a5c4:	ldrbtmi	sl, [r8], #-3588	; 0xfffff1fc
   1a5c8:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   1a5cc:	strtcc	pc, [ip], #-2253	; 0xfffff733
   1a5d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a5d4:	adcsvs	r2, r3, r0, lsl #6
   1a5d8:			; <UNDEFINED> instruction: 0xf7fc6033
   1a5dc:	svcmi	0x00afedda
   1a5e0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1a5e4:	stmibmi	lr!, {r1, r4, r6, ip, lr, pc}
   1a5e8:	ldrbtmi	r2, [r9], #-617	; 0xfffffd97
   1a5ec:	b	8585e8 <ASN1_generate_nconf@plt+0x83e048>
   1a5f0:			; <UNDEFINED> instruction: 0xf8df4604
   1a5f4:	vqsub.s8	d25, d24, d16
   1a5f8:	ldrbtmi	r0, [r9], #1
   1a5fc:	andsmi	pc, r0, r9, asr #17
   1a600:	ldc2l	0, cr15, [r8], #196	; 0xc4
   1a604:	vmax.s8	d20, d8, d3
   1a608:			; <UNDEFINED> instruction: 0xf8c90001
   1a60c:			; <UNDEFINED> instruction: 0xf0313014
   1a610:	strmi	pc, [r3], -r1, ror #28
   1a614:	andeq	pc, r1, r8, asr #4
   1a618:	andcc	pc, r0, r9, asr #17
   1a61c:			; <UNDEFINED> instruction: 0xff5ef031
   1a620:	stmiami	r1!, {r0, r1, r9, sl, lr}
   1a624:	andcc	pc, r4, r9, asr #17
   1a628:			; <UNDEFINED> instruction: 0xf7fc4478
   1a62c:			; <UNDEFINED> instruction: 0xb110edb2
   1a630:	blcs	1bf8644 <ASN1_generate_nconf@plt+0x1bde0a4>
   1a634:	andcs	sp, r1, r0, lsr #32
   1a638:	svc	0x0022f7ff
   1a63c:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
   1a640:	stc	7, cr15, [r6, #1008]!	; 0x3f0
   1a644:	stmdacs	r0, {r2, r9, sl, lr}
   1a648:	blmi	fe68e748 <ASN1_generate_nconf@plt+0xfe6741a8>
   1a64c:	ldrbtmi	r4, [fp], #-2457	; 0xfffff667
   1a650:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   1a654:	stmia	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a658:	blmi	fe3ad0bc <ASN1_generate_nconf@plt+0xfe392b1c>
   1a65c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a660:			; <UNDEFINED> instruction: 0xf8dd681a
   1a664:	subsmi	r3, sl, ip, lsr #8
   1a668:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a66c:	andcs	sp, r1, lr, ror #2
   1a670:	lfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
   1a674:	svchi	0x00f0e8bd
   1a678:	blcs	1bb878c <ASN1_generate_nconf@plt+0x1b9e1ec>
   1a67c:	stmvc	r3, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
   1a680:	bicsle	r2, r8, r0, lsl #22
   1a684:			; <UNDEFINED> instruction: 0xf7fd2001
   1a688:	bfi	lr, ip, (invalid: 28:20)
   1a68c:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a690:			; <UNDEFINED> instruction: 0xf7fd4681
   1a694:	stmibmi	r9, {r2, r9, sl, fp, sp, lr, pc}
   1a698:	andcc	r4, sp, r9, ror r4
   1a69c:			; <UNDEFINED> instruction: 0xf87cf030
   1a6a0:	strmi	r4, [r4], -r9, asr #12
   1a6a4:	mrc	7, 7, APSR_nzcv, cr4, cr12, {7}
   1a6a8:	eorcs	r4, pc, #136192	; 0x21400
   1a6ac:	andvc	r4, r2, fp, ror r4
   1a6b0:			; <UNDEFINED> instruction: 0x0c04eba0
   1a6b4:			; <UNDEFINED> instruction: 0xf10ccb07
   1a6b8:	bl	11d6c4 <ASN1_generate_nconf@plt+0x103124>
   1a6bc:			; <UNDEFINED> instruction: 0xf844030c
   1a6c0:	subsvs	r0, r9, ip
   1a6c4:			; <UNDEFINED> instruction: 0xe794609a
   1a6c8:	andcs	r2, sp, r1, lsl #2
   1a6cc:	bl	1cd86c4 <ASN1_generate_nconf@plt+0x1cbe124>
   1a6d0:	vmax.s8	d20, d7, d18
   1a6d4:	tstcs	r0, r0, asr #32
   1a6d8:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   1a6dc:	teqle	r7, r0, lsl #16
   1a6e0:	strcs	r4, [r1, #-3960]	; 0xfffff088
   1a6e4:	ldrbtmi	r4, [pc], #-2424	; 1a6ec <ASN1_generate_nconf@plt+0x14c>
   1a6e8:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   1a6ec:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a6f0:			; <UNDEFINED> instruction: 0xf7ff6878
   1a6f4:	svcmi	0x0075eec0
   1a6f8:	andne	pc, r5, #64, 4
   1a6fc:	andcs	r4, r0, r4, ror r9
   1a700:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
   1a704:			; <UNDEFINED> instruction: 0xf7fd9100
   1a708:	stmdbls	r0, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
   1a70c:	addvc	pc, r3, #1325400064	; 0x4f000000
   1a710:			; <UNDEFINED> instruction: 0xf7fd6938
   1a714:	strtmi	lr, [r0], -r4, ror #20
   1a718:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a71c:	vst2.8	{d25,d27}, [pc], r0
   1a720:	ldmvs	r0!, {r2, r7, r9, ip, sp, lr}
   1a724:	b	16d8720 <ASN1_generate_nconf@plt+0x16be180>
   1a728:	blx	19567ee <ASN1_generate_nconf@plt+0x193c24e>
   1a72c:			; <UNDEFINED> instruction: 0xf7ff6978
   1a730:	ldmdavs	r8!, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   1a734:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
   1a738:			; <UNDEFINED> instruction: 0xff5ef02f
   1a73c:	mrc2	0, 6, pc, cr14, cr1, {1}
   1a740:			; <UNDEFINED> instruction: 0xf7ff6878
   1a744:	strtmi	lr, [r8], -ip, lsr #22
   1a748:	stc	7, cr15, [r4, #1020]	; 0x3fc
   1a74c:	ldc	7, cr15, [r8], {254}	; 0xfe
   1a750:			; <UNDEFINED> instruction: 0xff22f02f
   1a754:	stc2l	0, cr15, [r6, #-60]!	; 0xffffffc4
   1a758:	stmdacs	r0, {r2, r9, sl, lr}
   1a75c:			; <UNDEFINED> instruction: 0xf8d8d078
   1a760:			; <UNDEFINED> instruction: 0xf0330000
   1a764:	stmdbge	r7, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   1a768:	strtmi	r4, [r0], -r1, lsl #13
   1a76c:	andls	pc, r4, r1, asr #17
   1a770:	ldc	7, cr15, [r0], {253}	; 0xfd
   1a774:	stmvs	r3, {r3, r4, r5, r8, ip, sp, pc}
   1a778:	strtmi	r4, [r8], -r1, asr #12
   1a77c:	andls	pc, r0, r8, asr #17
   1a780:			; <UNDEFINED> instruction: 0x46054798
   1a784:	stccs	7, cr14, [r1, #-732]	; 0xfffffd24
   1a788:	blmi	14cecf4 <ASN1_generate_nconf@plt+0x14b4754>
   1a78c:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a790:	bmi	14accdc <ASN1_generate_nconf@plt+0x149273c>
   1a794:	tstls	r2, r9, ror r4
   1a798:			; <UNDEFINED> instruction: 0xf8df58fb
   1a79c:			; <UNDEFINED> instruction: 0xf857a144
   1a7a0:	ldrbtmi	r8, [sl], #2
   1a7a4:	blmi	13ff3ac <ASN1_generate_nconf@plt+0x13e4e0c>
   1a7a8:	strtmi	r9, [r5], -r3, lsl #10
   1a7ac:	movwls	r4, #5243	; 0x147b
   1a7b0:	vst2.8	{d25-d26}, [pc], r2
   1a7b4:	strbmi	r6, [pc], -r0, lsl #23
   1a7b8:			; <UNDEFINED> instruction: 0xf8d82400
   1a7bc:	eorsvc	r1, ip, r0
   1a7c0:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
   1a7c4:	ldrdeq	pc, [r0], -r8
   1a7c8:	bl	ff6587c4 <ASN1_generate_nconf@plt+0xff63e224>
   1a7cc:	ldrbmi	r9, [r9], -r0, lsl #22
   1a7d0:	ldmdavs	sl, {r3, r4, r5, r9, sl, lr}
   1a7d4:	ldcl	7, cr15, [r0], {252}	; 0xfc
   1a7d8:	ldmdavc	sl!, {r4, r5, r6, r8, r9, ip, sp, pc}
   1a7dc:	ldrtmi	fp, [r8], -r2, ror #6
   1a7e0:	ldcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
   1a7e4:	stmdble	sl, {r0, fp, sp}
   1a7e8:	ldrmi	r1, [pc], #-3715	; 1a7f0 <ASN1_generate_nconf@plt+0x250>
   1a7ec:	bcs	17388dc <ASN1_generate_nconf@plt+0x171e33c>
   1a7f0:	bl	feb0ec0c <ASN1_generate_nconf@plt+0xfeaf466c>
   1a7f4:	stmdals	r1, {r0, r1, r8, r9, fp}
   1a7f8:	svceq	0x0000f1bb
   1a7fc:			; <UNDEFINED> instruction: 0x4649dcdd
   1a800:			; <UNDEFINED> instruction: 0xf02f4630
   1a804:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1a808:	ldmvs	r2!, {r0, r1, r2, r4, r5, ip, lr, pc}
   1a80c:	ldmdavs	r1!, {r3, r5, r9, sl, lr}^
   1a810:			; <UNDEFINED> instruction: 0xf966f00f
   1a814:	andle	r1, pc, r3, asr #24
   1a818:			; <UNDEFINED> instruction: 0x4c33bb30
   1a81c:	ldrmi	r2, [sl], -r0, lsl #6
   1a820:	ldrbtmi	r2, [ip], #-267	; 0xfffffef5
   1a824:			; <UNDEFINED> instruction: 0xf7ff6820
   1a828:	movwcs	lr, #2708	; 0xa94
   1a82c:	ldrmi	r6, [sl], -r0, ror #16
   1a830:			; <UNDEFINED> instruction: 0xf7ff210b
   1a834:	ldr	lr, [fp, lr, lsl #21]!
   1a838:	strcs	r4, [r0, #-1580]	; 0xfffff9d4
   1a83c:	mcrne	7, 3, lr, cr9, cr11, {2}
   1a840:	andeq	pc, r4, #8, 2
   1a844:			; <UNDEFINED> instruction: 0xf00f4620
   1a848:	b	858d7c <ASN1_generate_nconf@plt+0x83e7dc>
   1a84c:	ldrb	r7, [r2, -r0, ror #11]
   1a850:	strcs	r4, [r1, #-3878]	; 0xfffff0da
   1a854:	ldrbtmi	r4, [pc], #-2342	; 1a85c <ASN1_generate_nconf@plt+0x2bc>
   1a858:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   1a85c:	svc	0x00def7fb
   1a860:			; <UNDEFINED> instruction: 0xf7ff6878
   1a864:	strb	lr, [r6, -r8, lsl #28]
   1a868:	ldrbmi	r4, [r1], -r2, lsr #22
   1a86c:	ldrbtmi	r6, [fp], #-2226	; 0xfffff74e
   1a870:	ldmdavs	r8, {r1, r4, fp, sp, lr}^
   1a874:	svc	0x00d2f7fb
   1a878:	blmi	8147bc <ASN1_generate_nconf@plt+0x7fa21c>
   1a87c:	ldmdbmi	pc, {r2, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   1a880:	cfstrsls	mvf4, [r3, #-492]	; 0xfffffe14
   1a884:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   1a888:	svc	0x00c8f7fb
   1a88c:	svclt	0x0000e733
   1a890:	andeq	r4, r6, r8, asr r4
   1a894:	andeq	r1, r0, r0, ror r5
   1a898:	strheq	pc, [r3], -sl	; <UNPREDICTABLE>
   1a89c:	andeq	r4, r6, ip, lsr #8
   1a8a0:	andeq	pc, r3, r6, lsr #1
   1a8a4:	andeq	fp, r6, sl, asr #27
   1a8a8:	andeq	pc, r3, r0, lsr #1
   1a8ac:	andeq	pc, r3, r2, lsr #1
   1a8b0:	andeq	fp, r6, r6, ror sp
   1a8b4:	andeq	pc, r3, r0, lsr #1
   1a8b8:			; <UNDEFINED> instruction: 0x000643b0
   1a8bc:	andeq	pc, r3, ip
   1a8c0:	andeq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
   1a8c4:	ldrdeq	fp, [r6], -lr
   1a8c8:	andeq	pc, r3, r4, lsr #32
   1a8cc:	andeq	fp, r6, r4, asr #25
   1a8d0:	andeq	lr, r3, lr, lsl #31
   1a8d4:	andeq	r1, r0, r4, lsl #11
   1a8d8:	andeq	lr, r3, r0, ror #29
   1a8dc:	muleq	r0, ip, r5
   1a8e0:	strdeq	lr, [r3], -lr	; <UNPREDICTABLE>
   1a8e4:	ldrdeq	lr, [r3], -r4
   1a8e8:	andeq	fp, r6, r2, lsr #23
   1a8ec:	andeq	fp, r6, lr, ror #22
   1a8f0:	strdeq	lr, [r3], -r0
   1a8f4:	andeq	fp, r6, r6, asr fp
   1a8f8:	andeq	fp, r6, r4, asr #22
   1a8fc:	andeq	lr, r3, r0, lsl #30
   1a900:	bleq	56a44 <ASN1_generate_nconf@plt+0x3c4a4>
   1a904:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   1a908:	strbtmi	fp, [sl], -r2, lsl #24
   1a90c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   1a910:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
   1a914:	ldrmi	sl, [sl], #776	; 0x308
   1a918:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
   1a91c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   1a920:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   1a924:			; <UNDEFINED> instruction: 0xf85a4b06
   1a928:	stmdami	r6, {r0, r1, ip, sp}
   1a92c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   1a930:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a934:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a938:	ldrdeq	r4, [r6], -r8
   1a93c:	strdeq	r1, [r0], -r0
   1a940:	andeq	r1, r0, ip, ror #10
   1a944:	andeq	r1, r0, r8, ror #11
   1a948:	ldr	r3, [pc, #20]	; 1a964 <ASN1_generate_nconf@plt+0x3c4>
   1a94c:	ldr	r2, [pc, #20]	; 1a968 <ASN1_generate_nconf@plt+0x3c8>
   1a950:	add	r3, pc, r3
   1a954:	ldr	r2, [r3, r2]
   1a958:	cmp	r2, #0
   1a95c:	bxeq	lr
   1a960:	b	16ec8 <__gmon_start__@plt>
   1a964:	strheq	r4, [r6], -r8
   1a968:	andeq	r1, r0, ip, lsl #10
   1a96c:	blmi	1ec98c <ASN1_generate_nconf@plt+0x1d23ec>
   1a970:	bmi	1ebb58 <ASN1_generate_nconf@plt+0x1d15b8>
   1a974:	addmi	r4, r3, #2063597568	; 0x7b000000
   1a978:	andle	r4, r3, sl, ror r4
   1a97c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   1a980:	ldrmi	fp, [r8, -r3, lsl #2]
   1a984:	svclt	0x00004770
   1a988:			; <UNDEFINED> instruction: 0x0006b9b0
   1a98c:	andeq	fp, r6, ip, lsr #19
   1a990:	muleq	r6, r4, r0
   1a994:	andeq	r1, r0, r4, lsr r5
   1a998:	stmdbmi	r9, {r3, fp, lr}
   1a99c:	bmi	26bb84 <ASN1_generate_nconf@plt+0x2515e4>
   1a9a0:	bne	26bb8c <ASN1_generate_nconf@plt+0x2515ec>
   1a9a4:	svceq	0x00cb447a
   1a9a8:			; <UNDEFINED> instruction: 0x01a1eb03
   1a9ac:	andle	r1, r3, r9, asr #32
   1a9b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   1a9b4:	ldrmi	fp, [r8, -r3, lsl #2]
   1a9b8:	svclt	0x00004770
   1a9bc:	andeq	fp, r6, r4, lsl #19
   1a9c0:	andeq	fp, r6, r0, lsl #19
   1a9c4:	andeq	r4, r6, r8, rrx
   1a9c8:	andeq	r1, r0, r8, asr #10
   1a9cc:	blmi	2c7df4 <ASN1_generate_nconf@plt+0x2ad854>
   1a9d0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
   1a9d4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
   1a9d8:	blmi	288f8c <ASN1_generate_nconf@plt+0x26e9ec>
   1a9dc:	ldrdlt	r5, [r3, -r3]!
   1a9e0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   1a9e4:			; <UNDEFINED> instruction: 0xf7ff6818
   1a9e8:			; <UNDEFINED> instruction: 0xf7ffecda
   1a9ec:	blmi	1da8f0 <ASN1_generate_nconf@plt+0x1c0350>
   1a9f0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   1a9f4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
   1a9f8:	andeq	fp, r6, r2, asr r9
   1a9fc:	andeq	r4, r6, r8, lsr r0
   1aa00:	andeq	r1, r0, r4, ror #11
   1aa04:	andeq	r5, r6, lr, lsl r6
   1aa08:	andeq	fp, r6, r2, lsr r9
   1aa0c:	svclt	0x0000e7c4
   1aa10:	svcmi	0x00f0e92d
   1aa14:	streq	pc, [r5, #-584]	; 0xfffffdb8
   1aa18:	blhi	d5ed4 <ASN1_generate_nconf@plt+0xbb934>
   1aa1c:			; <UNDEFINED> instruction: 0x4704f8df
   1aa20:			; <UNDEFINED> instruction: 0x3704f8df
   1aa24:			; <UNDEFINED> instruction: 0xf8df447c
   1aa28:	addslt	r2, r7, r4, lsl #14
   1aa2c:			; <UNDEFINED> instruction: 0x6700f8df
   1aa30:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   1aa34:	ldrbtmi	r2, [lr], #-1024	; 0xfffffc00
   1aa38:	tstls	r5, #1769472	; 0x1b0000
   1aa3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1aa40:	strmi	lr, [lr], #-2509	; 0xfffff633
   1aa44:	ldrls	r9, [r2, #-1040]	; 0xfffffbf0
   1aa48:			; <UNDEFINED> instruction: 0xffacf032
   1aa4c:	strmi	r9, [r1], r3, lsl #12
   1aa50:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aa54:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1aa58:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
   1aa5c:	strtmi	r4, [r6], -r8, lsr #13
   1aa60:	strtmi	r4, [r2], r5, lsr #12
   1aa64:	strls	r4, [r9], #-1699	; 0xfffff95d
   1aa68:	stmib	sp, {r0, r1, r2, sl, ip, pc}^
   1aa6c:	strls	r4, [r2], #-1028	; 0xfffffbfc
   1aa70:	strls	r9, [r6], #-1032	; 0xfffffbf8
   1aa74:	blx	ff1d6b48 <ASN1_generate_nconf@plt+0xff1bc5a8>
   1aa78:	andcc	fp, r1, r8, lsl #7
   1aa7c:	ldmle	r9!, {r0, r4, fp, sp}^
   1aa80:			; <UNDEFINED> instruction: 0xf853a302
   1aa84:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   1aa88:	svclt	0x00004718
   1aa8c:	ldrdeq	r0, [r0], -r3
   1aa90:			; <UNDEFINED> instruction: 0xffffffe9
   1aa94:	andeq	r0, r0, fp, lsr r2
   1aa98:	andeq	r0, r0, r3, asr #1
   1aa9c:	andeq	r0, r0, r3, lsr r2
   1aaa0:	andeq	r0, r0, fp, lsr #4
   1aaa4:	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
   1aaa8:	andeq	r0, r0, r9, asr #32
   1aaac:	andeq	r0, r0, r3, lsr #4
   1aab0:	andeq	r0, r0, r3, lsl r2
   1aab4:	andeq	r0, r0, r3, lsl #4
   1aab8:	strdeq	r0, [r0], -fp
   1aabc:	andeq	r0, r0, fp, ror #3
   1aac0:	ldrdeq	r0, [r0], -sp
   1aac4:	ldrdeq	r0, [r0], -r5
   1aac8:	andeq	r0, r0, sp, asr #3
   1aacc:	andeq	r0, r0, r3, asr #3
   1aad0:	andeq	r0, r0, r9, ror #2
   1aad4:			; <UNDEFINED> instruction: 0xf0332501
   1aad8:	stmdacs	r0, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}
   1aadc:			; <UNDEFINED> instruction: 0xf033d1cd
   1aae0:	andls	pc, sl, pc, lsl #29
   1aae4:	teqle	sl, r0, lsl #16
   1aae8:	svceq	0x0000f1ba
   1aaec:	ldrbmi	sp, [r0], -lr
   1aaf0:	andeq	pc, r1, #72, 4	; 0x80000004
   1aaf4:			; <UNDEFINED> instruction: 0xf0312172
   1aaf8:	pkhbtmi	pc, r0, r1, lsl #26	; <UNPREDICTABLE>
   1aafc:			; <UNDEFINED> instruction: 0xf0002800
   1ab00:			; <UNDEFINED> instruction: 0xf7fe8189
   1ab04:	strbmi	lr, [r0], -ip, ror #22
   1ab08:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ab0c:			; <UNDEFINED> instruction: 0x46589a12
   1ab10:			; <UNDEFINED> instruction: 0xf0312172
   1ab14:	strmi	pc, [r2], r3, lsl #26
   1ab18:			; <UNDEFINED> instruction: 0xf0002800
   1ab1c:	blls	bb110 <ASN1_generate_nconf@plt+0xa0b70>
   1ab20:			; <UNDEFINED> instruction: 0xf0002b00
   1ab24:			; <UNDEFINED> instruction: 0x461880f8
   1ab28:	cmncs	r7, r4, lsl #4
   1ab2c:	ldc2l	0, cr15, [r6], #196	; 0xc4
   1ab30:	stmdacs	r0, {r1, ip, pc}
   1ab34:	rschi	pc, pc, r0, asr #32
   1ab38:	ldrdls	pc, [r8], -sp
   1ab3c:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1ab40:	strbmi	r9, [r8], r3, lsl #20
   1ab44:	ldmpl	r5, {r0, r1, r3, r6, r7, r9, sl, lr}^
   1ab48:			; <UNDEFINED> instruction: 0x2601e01b
   1ab4c:			; <UNDEFINED> instruction: 0xf033e792
   1ab50:	bge	4d9d74 <ASN1_generate_nconf@plt+0x4bf7d4>
   1ab54:			; <UNDEFINED> instruction: 0xf0322102
   1ab58:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1ab5c:	stmdals	r3, {r1, r3, r7, r8, ip, lr, pc}
   1ab60:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ab64:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ab68:			; <UNDEFINED> instruction: 0xf8cd464a
   1ab6c:	strbmi	r8, [r3], r8
   1ab70:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ab74:	stmiapl	r5, {r1, r6, r7, r9, sl, lr}^
   1ab78:	ldrbtmi	r4, [r9], #-1729	; 0xfffff93f
   1ab7c:			; <UNDEFINED> instruction: 0xf7fb6828
   1ab80:	stmdals	r2, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
   1ab84:			; <UNDEFINED> instruction: 0xf7ff2401
   1ab88:	ldrbmi	lr, [r0], -sl, lsl #18
   1ab8c:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ab90:			; <UNDEFINED> instruction: 0xf7ff4658
   1ab94:	stmdavs	r8!, {r2, r8, fp, sp, lr, pc}
   1ab98:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
   1ab9c:	ldrpl	pc, [ip, #2271]	; 0x8df
   1aba0:			; <UNDEFINED> instruction: 0xf7fd4640
   1aba4:	stmdals	pc, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1aba8:	vst3.16	{d20-d22}, [pc :256]!
   1abac:	strls	r7, [r2, #-664]	; 0xfffffd68
   1abb0:			; <UNDEFINED> instruction: 0xf7fd4629
   1abb4:	vtst.8	d30, d0, d4
   1abb8:	stmdbls	r2, {r0, r4, r5, r9, ip}
   1abbc:			; <UNDEFINED> instruction: 0xf7fd9810
   1abc0:	strbmi	lr, [r8], -lr, lsl #16
   1abc4:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1abc8:			; <UNDEFINED> instruction: 0xf7ff4638
   1abcc:			; <UNDEFINED> instruction: 0xf8dfe884
   1abd0:			; <UNDEFINED> instruction: 0xf8df2570
   1abd4:	ldrbtmi	r3, [sl], #-1364	; 0xfffffaac
   1abd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1abdc:	subsmi	r9, sl, r5, lsl fp
   1abe0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1abe4:	subhi	pc, lr, #64	; 0x40
   1abe8:	andslt	r4, r7, r0, lsr #12
   1abec:	blhi	d5ee8 <ASN1_generate_nconf@plt+0xbb948>
   1abf0:	svchi	0x00f0e8bd
   1abf4:	ldc2	0, cr15, [r4], #-204	; 0xffffff34
   1abf8:	svc	0x0044f7fc
   1abfc:	stmdacs	r0, {r2, r9, sl, lr}
   1ac00:	svcge	0x0038f47f
   1ac04:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   1ac08:			; <UNDEFINED> instruction: 0xf8df9a03
   1ac0c:	ldmpl	r5, {r3, r4, r5, r8, sl, sp, lr}^
   1ac10:			; <UNDEFINED> instruction: 0xf8d5447e
   1ac14:			; <UNDEFINED> instruction: 0xf0338000
   1ac18:			; <UNDEFINED> instruction: 0xf8dffc23
   1ac1c:	ldrbtmi	r1, [r9], #-1324	; 0xfffffad4
   1ac20:	strbmi	r4, [r0], -r2, lsl #12
   1ac24:	ldcl	7, cr15, [sl, #1004]!	; 0x3ec
   1ac28:	strne	pc, [r0, #-2271]!	; 0xfffff721
   1ac2c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   1ac30:	ldcl	7, cr15, [r4], {252}	; 0xfc
   1ac34:	stmibvs	r2, {r0, r2, sp, lr, pc}
   1ac38:	stmdavs	r8!, {r0, r4, r5, r9, sl, lr}
   1ac3c:			; <UNDEFINED> instruction: 0xf7fb3401
   1ac40:	strtmi	lr, [r0], -lr, ror #27
   1ac44:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
   1ac48:	mvnsle	r2, r0, lsl #16
   1ac4c:	movwcs	lr, #4325	; 0x10e5
   1ac50:	subhi	pc, r8, sp, asr #17
   1ac54:	str	r9, [sp, -r5, lsl #6]
   1ac58:	stc2	0, cr15, [r2], {51}	; 0x33
   1ac5c:	str	r9, [r9, -r8]
   1ac60:	blx	fffd6d36 <ASN1_generate_nconf@plt+0xfffbc796>
   1ac64:	str	r9, [r5, -r6]
   1ac68:	blx	ffed6d3e <ASN1_generate_nconf@plt+0xffebc79e>
   1ac6c:	ldrtmi	r4, [r8], -r1, lsl #12
   1ac70:	b	fff58c70 <ASN1_generate_nconf@plt+0xfff3e6d0>
   1ac74:			; <UNDEFINED> instruction: 0xf033e6fe
   1ac78:	andcs	pc, r0, #248832	; 0x3cc00
   1ac7c:			; <UNDEFINED> instruction: 0xf7fd4611
   1ac80:	andls	lr, r4, r0, asr sp
   1ac84:			; <UNDEFINED> instruction: 0xf04fe6f6
   1ac88:	movwls	r3, #17407	; 0x43ff
   1ac8c:			; <UNDEFINED> instruction: 0xf033e6f2
   1ac90:	andcs	pc, r0, #236544	; 0x39c00
   1ac94:			; <UNDEFINED> instruction: 0xf7fd4611
   1ac98:	andls	lr, r9, r4, asr #26
   1ac9c:			; <UNDEFINED> instruction: 0xf033e6ea
   1aca0:	andcs	pc, r0, #228352	; 0x37c00
   1aca4:			; <UNDEFINED> instruction: 0xf7fd4611
   1aca8:	andls	lr, r7, ip, lsr sp
   1acac:			; <UNDEFINED> instruction: 0xf033e6e2
   1acb0:	pkhtbmi	pc, r2, r7, asr #23	; <UNPREDICTABLE>
   1acb4:			; <UNDEFINED> instruction: 0xf033e6de
   1acb8:	ldrdls	pc, [r2], -r3
   1acbc:			; <UNDEFINED> instruction: 0xf033e6da
   1acc0:	strmi	pc, [r3], pc, asr #23
   1acc4:			; <UNDEFINED> instruction: 0xf8dfe6d6
   1acc8:			; <UNDEFINED> instruction: 0xf04f0488
   1accc:	strbmi	r0, [r3], r0, lsl #16
   1acd0:	ldrbtmi	r4, [r8], #-1730	; 0xfffff93e
   1acd4:			; <UNDEFINED> instruction: 0xf03346c1
   1acd8:			; <UNDEFINED> instruction: 0xf8cdfda3
   1acdc:	stmdals	r2, {r3, pc}
   1ace0:			; <UNDEFINED> instruction: 0xf7ff2400
   1ace4:			; <UNDEFINED> instruction: 0x4650e85c
   1ace8:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1acec:			; <UNDEFINED> instruction: 0xf7ff4658
   1acf0:			; <UNDEFINED> instruction: 0xe753e856
   1acf4:	strmi	r9, [r0], r2
   1acf8:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1acfc:	stmdals	r3, {r0, r1, r7, r9, sl, lr}
   1ad00:			; <UNDEFINED> instruction: 0xf8df464a
   1ad04:	ssatmi	r1, #27, r0, asr #8
   1ad08:	stmiapl	r5, {r0, r3, r4, r5, r7, r9, sl, lr}^
   1ad0c:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   1ad10:	stc	7, cr15, [r4, #1004]	; 0x3ec
   1ad14:			; <UNDEFINED> instruction: 0xf7fee735
   1ad18:	strmi	lr, [r0], r0, lsl #21
   1ad1c:			; <UNDEFINED> instruction: 0xf0002800
   1ad20:	blls	17af38 <ASN1_generate_nconf@plt+0x160998>
   1ad24:			; <UNDEFINED> instruction: 0xf0002b00
   1ad28:	bge	4faf48 <ASN1_generate_nconf@plt+0x4e09a8>
   1ad2c:	andls	sl, r0, #14336	; 0x3800
   1ad30:	bge	445174 <ASN1_generate_nconf@plt+0x42abd4>
   1ad34:			; <UNDEFINED> instruction: 0xf7fd4650
   1ad38:	stmdacs	r1, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
   1ad3c:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   1ad40:			; <UNDEFINED> instruction: 0xf04f9a0e
   1ad44:	blls	4dd94c <ASN1_generate_nconf@plt+0x4c33ac>
   1ad48:	movwcs	lr, #6600	; 0x19c8
   1ad4c:	andcc	pc, r0, r8, asr #17
   1ad50:			; <UNDEFINED> instruction: 0xf7ff4638
   1ad54:	stmdacs	r0, {r1, r2, r5, r6, fp, sp, lr, pc}
   1ad58:	adchi	pc, r0, r0
   1ad5c:	ldmdbge	r1, {r1, r2, r3, r4, r5, r6, r7, fp, lr}
   1ad60:			; <UNDEFINED> instruction: 0xf04f9b0e
   1ad64:	bls	4dd16c <ASN1_generate_nconf@plt+0x4c2bcc>
   1ad68:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   1ad6c:	strls	r4, [sp], -fp, lsl #10
   1ad70:	beq	456598 <ASN1_generate_nconf@plt+0x43bff8>
   1ad74:	andsge	pc, r8, sp, asr #17
   1ad78:			; <UNDEFINED> instruction: 0xf8cd4615
   1ad7c:	ldrmi	r8, [lr], -r0, lsr #32
   1ad80:	strmi	r9, [r8], sl, lsl #24
   1ad84:	ldrdge	pc, [ip], -sp
   1ad88:	andslt	pc, r4, sp, asr #17
   1ad8c:	bne	ffad2e04 <ASN1_generate_nconf@plt+0xffab8864>
   1ad90:	ldrtmi	r4, [r3], #-1601	; 0xfffff9bf
   1ad94:			; <UNDEFINED> instruction: 0xf7fc9311
   1ad98:			; <UNDEFINED> instruction: 0x4605eb58
   1ad9c:			; <UNDEFINED> instruction: 0xf7fc4648
   1ada0:	stccs	8, cr14, [r0, #-640]	; 0xfffffd80
   1ada4:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
   1ada8:			; <UNDEFINED> instruction: 0xf7fc4628
   1adac:	stmdacs	r1, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
   1adb0:	stmdacs	r6, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1adb4:	tsthi	r6, r0	; <UNPREDICTABLE>
   1adb8:			; <UNDEFINED> instruction: 0xf0002805
   1adbc:	stmdavs	fp!, {r0, r1, r4, r8, pc}^
   1adc0:	ldmvs	lr, {r0, r3, r5, r7, r9, sl, lr}
   1adc4:	strcc	r6, [r1], #-2077	; 0xfffff7e3
   1adc8:			; <UNDEFINED> instruction: 0xf7ff4638
   1adcc:	addmi	lr, r4, #2752512	; 0x2a0000
   1add0:	tsthi	sp, r0, lsl #5	; <UNPREDICTABLE>
   1add4:	ldrtmi	r4, [r8], -r1, lsr #12
   1add8:	ldc	7, cr15, [ip], #1004	; 0x3ec
   1addc:	ldrmi	r2, [r1], -r0, lsl #4
   1ade0:	ldc	7, cr15, [lr], {253}	; 0xfd
   1ade4:	svclt	0x00c84285
   1ade8:	strmi	r2, [r3], -r0, lsl #16
   1adec:	ldrdcs	fp, [r1], -r4
   1adf0:	stclle	0, cr2, [ip], {0}
   1adf4:	strtmi	r4, [r1], -pc, asr #23
   1adf8:			; <UNDEFINED> instruction: 0xf85a4638
   1adfc:			; <UNDEFINED> instruction: 0xf8d33003
   1ae00:			; <UNDEFINED> instruction: 0xf7fbb000
   1ae04:	cdp	12, 1, cr14, cr8, cr8, {5}
   1ae08:			; <UNDEFINED> instruction: 0x46021a10
   1ae0c:			; <UNDEFINED> instruction: 0xf7fb4658
   1ae10:	ldrb	lr, [r8, r6, lsl #26]
   1ae14:	bls	edd38 <ASN1_generate_nconf@plt+0xd3798>
   1ae18:			; <UNDEFINED> instruction: 0xf04f58d5
   1ae1c:			; <UNDEFINED> instruction: 0xf8cd0800
   1ae20:	strbmi	r8, [r3], r8
   1ae24:	strbmi	r4, [r1], r2, asr #13
   1ae28:	blmi	ff0d48dc <ASN1_generate_nconf@plt+0xff0ba33c>
   1ae2c:	bls	ec840 <ASN1_generate_nconf@plt+0xd22a0>
   1ae30:	ldmpl	r5, {r0, r7, r9, sl, lr}^
   1ae34:	vst1.32	{d30-d32}, [pc :128], r5
   1ae38:			; <UNDEFINED> instruction: 0xf7fc3180
   1ae3c:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1ae40:	adcshi	pc, r9, r0
   1ae44:	bls	241a64 <ASN1_generate_nconf@plt+0x2274c4>
   1ae48:	stmdbeq	r2, {r0, r1, r4, r6, r9, fp, sp, lr, pc}
   1ae4c:	bls	4cf420 <ASN1_generate_nconf@plt+0x4b4e80>
   1ae50:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   1ae54:	svclt	0x0018429a
   1ae58:			; <UNDEFINED> instruction: 0xb014f8dd
   1ae5c:	rschi	pc, lr, r0
   1ae60:	stmdbls	r5, {r8, r9, sp}
   1ae64:	and	r9, lr, r3, lsl r3
   1ae68:	ldrdne	pc, [r4], -r8
   1ae6c:	andpl	pc, r0, #1325400064	; 0x4f000000
   1ae70:			; <UNDEFINED> instruction: 0x46509b13
   1ae74:			; <UNDEFINED> instruction: 0xf7fe4419
   1ae78:			; <UNDEFINED> instruction: 0x1e01e9d6
   1ae7c:	addshi	pc, r7, r0, asr #6
   1ae80:	ldrmi	r9, [r9], #-2835	; 0xfffff4ed
   1ae84:			; <UNDEFINED> instruction: 0xf5019113
   1ae88:	strbmi	r5, [r0], -r0, lsl #2
   1ae8c:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
   1ae90:	mvnle	r2, r0, lsl #16
   1ae94:	bls	edd38 <ASN1_generate_nconf@plt+0xd3798>
   1ae98:			; <UNDEFINED> instruction: 0xe67258d5
   1ae9c:	bls	1ec8a8 <ASN1_generate_nconf@plt+0x1d2308>
   1aea0:	vmlsl.s8	q9, d0, d0
   1aea4:	blls	4fb104 <ASN1_generate_nconf@plt+0x4e0b64>
   1aea8:	vqsub.u8	d20, d16, d3
   1aeac:	bls	1fb0fc <ASN1_generate_nconf@plt+0x1e0b5c>
   1aeb0:	tstls	r3, #634880	; 0x9b000
   1aeb4:	blls	26c724 <ASN1_generate_nconf@plt+0x252184>
   1aeb8:	addsmi	fp, sl, #-1073741820	; 0xc0000004
   1aebc:	ldrmi	fp, [sl], -r8, lsr #30
   1aec0:	cmplt	r0, r2, lsl #16
   1aec4:	blls	201304 <ASN1_generate_nconf@plt+0x1e6d64>
   1aec8:	ldrmi	r9, [r9], #-517	; 0xfffffdfb
   1aecc:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aed0:	addmi	r9, r2, #20480	; 0x5000
   1aed4:	stfcsd	f5, [r0, #-140]	; 0xffffff74
   1aed8:	svcge	0x0001f47f
   1aedc:	blls	20131c <ASN1_generate_nconf@plt+0x1e6d7c>
   1aee0:	tstls	r4, r9, lsl r4
   1aee4:			; <UNDEFINED> instruction: 0xf0002c00
   1aee8:	ldmdbge	r4, {r0, r1, r2, r4, r5, r7, pc}
   1aeec:	strtmi	r4, [r8], -r3, lsr #12
   1aef0:	svc	0x00ccf7fb
   1aef4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1aef8:	rschi	pc, r9, r0
   1aefc:			; <UNDEFINED> instruction: 0x46314897
   1af00:	strtmi	r4, [r3], -sl, lsr #12
   1af04:	stmdals	r3, {r2, r7, r9, sl, lr}
   1af08:	andeq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
   1af0c:	stmdavs	r0, {r8, sl, ip, pc}
   1af10:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af14:	ldrtmi	r4, [r0], -r1, lsr #12
   1af18:	svc	0x0008f7fd
   1af1c:	ldmibmi	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   1af20:	ldrbtmi	r4, [r9], #-2948	; 0xfffff47c
   1af24:	ldmpl	r5, {r0, r1, r9, fp, ip, pc}^
   1af28:			; <UNDEFINED> instruction: 0xf7fb6828
   1af2c:	stmdavs	r8!, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   1af30:	b	fe858f34 <ASN1_generate_nconf@plt+0xfe83e994>
   1af34:	ldrmi	lr, [r0], -r5, lsr #12
   1af38:			; <UNDEFINED> instruction: 0xf0002a00
   1af3c:			; <UNDEFINED> instruction: 0xf03180a0
   1af40:	strmi	pc, [r1], pc, ror #21
   1af44:			; <UNDEFINED> instruction: 0xf0002800
   1af48:	blls	1bb2a4 <ASN1_generate_nconf@plt+0x1a0d04>
   1af4c:			; <UNDEFINED> instruction: 0xf0002b00
   1af50:			; <UNDEFINED> instruction: 0x4649809b
   1af54:			; <UNDEFINED> instruction: 0xf7ff9806
   1af58:	strmi	lr, [r3], r4, lsr #22
   1af5c:	strbmi	r9, [r8], -r6
   1af60:	svc	0x006af7fb
   1af64:	blcs	2c8d8 <ASN1_generate_nconf@plt+0x12338>
   1af68:	sbchi	pc, sl, r0
   1af6c:			; <UNDEFINED> instruction: 0xb018f8dd
   1af70:	ldrbmi	r2, [r8], -r0, lsl #2
   1af74:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   1af78:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   1af7c:	sbchi	pc, ip, r0, asr #6
   1af80:	strbmi	r4, [r0], -r9, asr #12
   1af84:	mrc	7, 2, APSR_nzcv, cr4, cr12, {7}
   1af88:			; <UNDEFINED> instruction: 0xf0002800
   1af8c:			; <UNDEFINED> instruction: 0xf8d880c0
   1af90:	ldmdbge	r4, {r2, ip, sp}
   1af94:			; <UNDEFINED> instruction: 0xf8cd4658
   1af98:			; <UNDEFINED> instruction: 0xf04fb018
   1af9c:	tstls	r4, #0, 22
   1afa0:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   1afa4:			; <UNDEFINED> instruction: 0xf7fb9806
   1afa8:			; <UNDEFINED> instruction: 0xf8cdef9c
   1afac:			; <UNDEFINED> instruction: 0xf8d8904c
   1afb0:	movwls	r3, #57348	; 0xe004
   1afb4:	blmi	1814aec <ASN1_generate_nconf@plt+0x17fa54c>
   1afb8:			; <UNDEFINED> instruction: 0xb014f8dd
   1afbc:	ldrbmi	r9, [r9], r3, lsl #20
   1afc0:	ldrb	r5, [lr, #2261]	; 0x8d5
   1afc4:			; <UNDEFINED> instruction: 0xf04f4967
   1afc8:	blmi	169dbd0 <ASN1_generate_nconf@plt+0x1683630>
   1afcc:	ldrbtmi	r4, [r9], #-1753	; 0xfffff927
   1afd0:	blmi	1654e78 <ASN1_generate_nconf@plt+0x163a8d8>
   1afd4:	stmdbmi	r4!, {r0, r1, r9, fp, ip, pc}^
   1afd8:	ldrbtmi	r5, [r9], #-2261	; 0xfffff72b
   1afdc:			; <UNDEFINED> instruction: 0xf7fb6828
   1afe0:	strb	lr, [lr, #3102]	; 0xc1e
   1afe4:	ssatmi	r4, #10, r3, asr #22
   1afe8:	ldmib	sp, {r0, r1, r9, fp, ip, pc}^
   1afec:			; <UNDEFINED> instruction: 0xf8ddba05
   1aff0:	ldmpl	r5, {r5, pc}^
   1aff4:			; <UNDEFINED> instruction: 0xf7fe682c
   1aff8:	ldmdbmi	ip, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   1affc:			; <UNDEFINED> instruction: 0x46024479
   1b000:			; <UNDEFINED> instruction: 0xf7fb4620
   1b004:	stmdavs	r8!, {r2, r3, sl, fp, sp, lr, pc}
   1b008:	b	d5900c <ASN1_generate_nconf@plt+0xd3ea6c>
   1b00c:			; <UNDEFINED> instruction: 0x462ae5b9
   1b010:	stcls	6, cr4, [fp], {51}	; 0x33
   1b014:			; <UNDEFINED> instruction: 0xb014f8dd
   1b018:	cdpls	13, 0, cr9, cr13, cr12, {0}
   1b01c:			; <UNDEFINED> instruction: 0xa018f8dd
   1b020:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1b024:	andsls	r9, r3, #939524096	; 0x38000000
   1b028:	ldmdbmi	r1, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   1b02c:	ldmib	sp, {r0, r3, r5, r7, r9, sl, lr}^
   1b030:			; <UNDEFINED> instruction: 0xf8ddba05
   1b034:	ldrbtmi	r8, [r9], #-32	; 0xffffffe0
   1b038:			; <UNDEFINED> instruction: 0xe7734b3e
   1b03c:	stcl	7, cr15, [lr], {253}	; 0xfd
   1b040:	svc	0x0070f7fc
   1b044:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1b048:	ldrbmi	sp, [r1], -lr, asr #32
   1b04c:	bl	1159044 <ASN1_generate_nconf@plt+0x113eaa4>
   1b050:			; <UNDEFINED> instruction: 0x46da4653
   1b054:			; <UNDEFINED> instruction: 0xe703469b
   1b058:	ldrtmi	r9, [r3], -r3, lsl #24
   1b05c:	stmdapl	r0!, {r0, r1, r2, r3, r4, r5, fp, lr}
   1b060:	strls	r9, [r0], #-3076	; 0xfffff3fc
   1b064:			; <UNDEFINED> instruction: 0xf7fc6800
   1b068:	stmdacs	r0, {r6, r8, r9, sl, fp, sp, lr, pc}
   1b06c:	mrcge	4, 1, APSR_nzcv, cr7, cr15, {3}
   1b070:	bls	edd38 <ASN1_generate_nconf@plt+0xd3798>
   1b074:	stmdavs	r8!, {r0, r2, r4, r6, r7, fp, ip, lr}
   1b078:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b07c:			; <UNDEFINED> instruction: 0xf8dde581
   1b080:	strb	r9, [r6, -r0, lsr #32]!
   1b084:	svc	0x00fcf7fd
   1b088:	ldmdbmi	fp!, {r1, r3, r4, r5, r9, fp, lr}
   1b08c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b090:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b094:	stmdacs	r0, {r1, r2, ip, pc}
   1b098:	svcge	0x005bf47f
   1b09c:	blmi	9810b0 <ASN1_generate_nconf@plt+0x966b10>
   1b0a0:	bls	22d580 <ASN1_generate_nconf@plt+0x212fe0>
   1b0a4:	ldrbtmi	r5, [r9], #-2245	; 0xfffff73b
   1b0a8:			; <UNDEFINED> instruction: 0xf7fb6828
   1b0ac:			; <UNDEFINED> instruction: 0x4648ebb8
   1b0b0:	mcr	7, 6, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   1b0b4:			; <UNDEFINED> instruction: 0xf7fb9806
   1b0b8:			; <UNDEFINED> instruction: 0xf04fef14
   1b0bc:	tstls	r3, #-67108861	; 0xfc000003
   1b0c0:			; <UNDEFINED> instruction: 0xf04f6828
   1b0c4:			; <UNDEFINED> instruction: 0xf7ff0b00
   1b0c8:			; <UNDEFINED> instruction: 0x46d9e9d6
   1b0cc:	stmdals	r3, {r0, r3, r4, r6, r8, sl, sp, lr, pc}
   1b0d0:	stmdbmi	fp!, {r3, r4, r8, r9, fp, lr}
   1b0d4:	stmiapl	r5, {r1, r5, r7, r8, fp, sp, lr}^
   1b0d8:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   1b0dc:	bl	fe7d90d0 <ASN1_generate_nconf@plt+0xfe7beb30>
   1b0e0:			; <UNDEFINED> instruction: 0xf7ff6828
   1b0e4:	strb	lr, [ip, #-2504]	; 0xfffff638
   1b0e8:	bls	edd38 <ASN1_generate_nconf@plt+0xd3798>
   1b0ec:			; <UNDEFINED> instruction: 0x9014f8dd
   1b0f0:	strb	r5, [r6, #-2261]	; 0xfffff72b
   1b0f4:	blmi	401910 <ASN1_generate_nconf@plt+0x3e7370>
   1b0f8:	bls	ff918 <ASN1_generate_nconf@plt+0xe5378>
   1b0fc:			; <UNDEFINED> instruction: 0xe7d658d5
   1b100:	rscscc	pc, pc, #79	; 0x4f
   1b104:	andsls	r4, r3, #11264	; 0x2c00
   1b108:	ldmpl	r5, {r0, r1, r9, fp, ip, pc}^
   1b10c:	blmi	295074 <ASN1_generate_nconf@plt+0x27aad4>
   1b110:	bls	ecb1c <ASN1_generate_nconf@plt+0xd257c>
   1b114:			; <UNDEFINED> instruction: 0xe7ca58d5
   1b118:			; <UNDEFINED> instruction: 0xf04f4b06
   1b11c:	bls	dd524 <ASN1_generate_nconf@plt+0xc2f84>
   1b120:			; <UNDEFINED> instruction: 0xe7c458d5
   1b124:	andeq	r3, r6, r8, ror #31
   1b128:	andeq	r1, r0, r0, ror r5
   1b12c:	andeq	r1, r6, r2, asr sl
   1b130:	ldrdeq	r3, [r6], -r6
   1b134:	andeq	r1, r0, r0, lsr #11
   1b138:	andeq	r6, r3, lr, ror lr
   1b13c:	andeq	r6, r3, r4, ror pc
   1b140:	andeq	r3, r6, r6, lsr lr
   1b144:	andeq	r6, r3, r0, lsr lr
   1b148:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   1b14c:	strdeq	r6, [r3], -lr
   1b150:			; <UNDEFINED> instruction: 0x000617b2
   1b154:	andeq	r6, r3, ip, asr #25
   1b158:	andeq	r6, r3, ip, lsl sp
   1b15c:	andeq	r1, r0, r0, lsl #10
   1b160:	andeq	r6, r3, sl, asr #23
   1b164:	andeq	r6, r3, sl, ror sl
   1b168:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   1b16c:			; <UNDEFINED> instruction: 0x00036abc
   1b170:	andeq	r6, r3, r6, ror #20
   1b174:	ldrdeq	r6, [r3], -r4
   1b178:	andeq	r5, r4, r6, lsr #27
   1b17c:	andeq	r6, r3, r2, asr #19
   1b180:	andeq	r6, r3, ip, lsr #20
   1b184:	svcmi	0x00f0e92d
   1b188:			; <UNDEFINED> instruction: 0xf8df4615
   1b18c:			; <UNDEFINED> instruction: 0x461f2494
   1b190:	ldrcc	pc, [r0], #2271	; 0x8df
   1b194:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
   1b198:	strmi	r2, [r8], r0, lsl #8
   1b19c:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   1b1a0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b1a4:	strge	pc, [r0], #2271	; 0x8df
   1b1a8:	movwls	r6, #38939	; 0x981b
   1b1ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b1b0:	strmi	lr, [r3], #-2509	; 0xfffff633
   1b1b4:	strmi	lr, [r5], #-2509	; 0xfffff633
   1b1b8:	stmib	sp, {r1, r3, r4, r5, r6, r7, sl, lr}^
   1b1bc:			; <UNDEFINED> instruction: 0xf7fe4407
   1b1c0:	strtmi	lr, [r2], -r2, asr #21
   1b1c4:			; <UNDEFINED> instruction: 0xf7fd4621
   1b1c8:	strmi	lr, [r3], -r2, lsl #20
   1b1cc:	movwls	r4, #34352	; 0x8630
   1b1d0:	ldc	7, cr15, [r0], {253}	; 0xfd
   1b1d4:			; <UNDEFINED> instruction: 0xf7fc4621
   1b1d8:			; <UNDEFINED> instruction: 0x9c03ea5c
   1b1dc:			; <UNDEFINED> instruction: 0xf0002800
   1b1e0:	strmi	r8, [r4], -sl, lsr #1
   1b1e4:	stcl	7, cr15, [lr, #1004]	; 0x3ec
   1b1e8:			; <UNDEFINED> instruction: 0xf0402800
   1b1ec:			; <UNDEFINED> instruction: 0x462080df
   1b1f0:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
   1b1f4:	strtmi	r9, [r0], -r6
   1b1f8:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b1fc:	stmdacs	r0, {r3, fp, ip, pc}
   1b200:	rschi	pc, r4, r0
   1b204:	blcs	39218 <ASN1_generate_nconf@plt+0x1ec78>
   1b208:	rschi	pc, ip, r0
   1b20c:	blcs	41e2c <ASN1_generate_nconf@plt+0x2788c>
   1b210:	sbcshi	pc, ip, r0
   1b214:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1b218:	ldrdeq	pc, [r4], -r8
   1b21c:	strbmi	r2, [sl], -r3, lsl #2
   1b220:	stc	7, cr15, [r4, #-1004]!	; 0xfffffc14
   1b224:	stmdacs	r0, {r2, r9, sl, lr}
   1b228:	rschi	pc, lr, r0
   1b22c:	strtmi	r4, [r1], -r8, asr #12
   1b230:			; <UNDEFINED> instruction: 0xff26f02f
   1b234:			; <UNDEFINED> instruction: 0x46064bfd
   1b238:			; <UNDEFINED> instruction: 0xf0402800
   1b23c:			; <UNDEFINED> instruction: 0xf85a81ad
   1b240:	stclne	0, cr10, [fp], #-12
   1b244:	ldrdeq	pc, [r0], -sl
   1b248:	bicshi	pc, pc, r0
   1b24c:	ldmdavc	fp, {r0, r1, r5, fp, sp, lr}
   1b250:			; <UNDEFINED> instruction: 0xf0002b52
   1b254:	ldmibmi	r6!, {r0, r2, r3, r5, r7, r8, pc}^
   1b258:	ldrbtmi	r6, [r9], #-2274	; 0xfffff71e
   1b25c:	b	ff7d9250 <ASN1_generate_nconf@plt+0xff7becb0>
   1b260:			; <UNDEFINED> instruction: 0xf0002d02
   1b264:	stfled	f0, [sl], {61}	; 0x3d
   1b268:			; <UNDEFINED> instruction: 0xf0402d01
   1b26c:	ldfmip	f0, [r1, #312]!	; 0x138
   1b270:	biclt	pc, r4, #14614528	; 0xdf0000
   1b274:	ldrbtmi	r4, [fp], #1149	; 0x47d
   1b278:	ldreq	pc, [ip], -r5, lsl #2
   1b27c:	mcrne	0, 7, lr, cr11, cr11, {3}
   1b280:	vqdmulh.s<illegal width 8>	d2, d0, d1
   1b284:	ldrtmi	r8, [r0], -r2, asr #2
   1b288:			; <UNDEFINED> instruction: 0xf7fd4639
   1b28c:	stmdacs	r0, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
   1b290:	cmnhi	sl, r0	; <UNPREDICTABLE>
   1b294:			; <UNDEFINED> instruction: 0xf0002d03
   1b298:			; <UNDEFINED> instruction: 0xf8df8173
   1b29c:	ldrbtmi	fp, [fp], #928	; 0x3a0
   1b2a0:	strmi	r2, [r8], -r0, lsl #2
   1b2a4:	mcr	7, 5, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   1b2a8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1b2ac:			; <UNDEFINED> instruction: 0x4658d074
   1b2b0:	svc	0x00f4f7fc
   1b2b4:	ldrdcc	pc, [r0], -r9
   1b2b8:	ldmdane	lr, {r1, r8, r9, ip, sp}
   1b2bc:			; <UNDEFINED> instruction: 0xf0002f00
   1b2c0:	blmi	ff7fb7e8 <ASN1_generate_nconf@plt+0xff7e1248>
   1b2c4:			; <UNDEFINED> instruction: 0x36014638
   1b2c8:	movwls	r4, #5243	; 0x147b
   1b2cc:	svc	0x00e6f7fc
   1b2d0:	ldrbtmi	r4, [r9], #-2524	; 0xfffff624
   1b2d4:			; <UNDEFINED> instruction: 0x46281835
   1b2d8:	blx	17d739c <ASN1_generate_nconf@plt+0x17bcdfc>
   1b2dc:	ldrdne	pc, [r8], -r9
   1b2e0:	strmi	r4, [r0], sl, lsr #12
   1b2e4:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   1b2e8:	strtmi	r9, [sl], -r1, lsl #22
   1b2ec:	ldrmi	r4, [r9], -r0, asr #12
   1b2f0:			; <UNDEFINED> instruction: 0xf7fb461e
   1b2f4:	strtmi	lr, [sl], -r0, ror #30
   1b2f8:			; <UNDEFINED> instruction: 0x46404659
   1b2fc:	svc	0x005af7fb
   1b300:	ldrtmi	r4, [r1], -sl, lsr #12
   1b304:			; <UNDEFINED> instruction: 0xf7fb4640
   1b308:	qsaxmi	lr, sl, r6
   1b30c:			; <UNDEFINED> instruction: 0x46404639
   1b310:	svc	0x0050f7fb
   1b314:			; <UNDEFINED> instruction: 0xf7fc4648
   1b318:			; <UNDEFINED> instruction: 0xf1b8edfa
   1b31c:	eorsle	r0, fp, r0, lsl #30
   1b320:	cmpcs	r2, r3, lsr #16
   1b324:			; <UNDEFINED> instruction: 0xf04f2200
   1b328:	andsvc	r0, r9, r1, lsl #18
   1b32c:	subsvc	r6, sl, r3, lsr #16
   1b330:	andhi	pc, r8, r4, asr #17
   1b334:	svcmi	0x00c49c03
   1b338:	cdpge	13, 0, cr10, cr9, cr4, {0}
   1b33c:	and	r4, r1, pc, ror r4
   1b340:	blmi	15949c <ASN1_generate_nconf@plt+0x13eefc>
   1b344:			; <UNDEFINED> instruction: 0xf6404620
   1b348:	ldrtmi	r0, [r9], -r9, ror #4
   1b34c:	mcrr	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
   1b350:	mvnsle	r4, lr, lsr #5
   1b354:	blmi	fecede50 <ASN1_generate_nconf@plt+0xfecd38b0>
   1b358:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b35c:	blls	2753cc <ASN1_generate_nconf@plt+0x25ae2c>
   1b360:			; <UNDEFINED> instruction: 0xf04f405a
   1b364:			; <UNDEFINED> instruction: 0xf0400300
   1b368:			; <UNDEFINED> instruction: 0x46488158
   1b36c:	pop	{r0, r1, r3, ip, sp, pc}
   1b370:			; <UNDEFINED> instruction: 0xf8558ff0
   1b374:	ldrbmi	fp, [r9], -r4, lsl #30
   1b378:			; <UNDEFINED> instruction: 0xf7fb4638
   1b37c:	strmi	lr, [r1], -r6, lsr #31
   1b380:			; <UNDEFINED> instruction: 0xf0002800
   1b384:	adcmi	r8, lr, #217	; 0xd9
   1b388:	ldmibmi	r1!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1b38c:			; <UNDEFINED> instruction: 0xf8da463a
   1b390:	ldrbtmi	r0, [r9], #-0
   1b394:	b	10d9388 <ASN1_generate_nconf@plt+0x10bede8>
   1b398:			; <UNDEFINED> instruction: 0xf04f49ae
   1b39c:			; <UNDEFINED> instruction: 0xf8da39ff
   1b3a0:	ldrbtmi	r0, [r9], #-0
   1b3a4:	b	ed9398 <ASN1_generate_nconf@plt+0xebedf8>
   1b3a8:	strb	r9, [r4, r3, lsl #24]
   1b3ac:			; <UNDEFINED> instruction: 0xf64049aa
   1b3b0:	stmiami	sl!, {r0, r1, r4, r9}
   1b3b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b3b8:	bl	ed93b0 <ASN1_generate_nconf@plt+0xebee10>
   1b3bc:	strtmi	r9, [r0], -r6
   1b3c0:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b3c4:	stmdacs	r0, {r3, fp, ip, pc}
   1b3c8:	svcge	0x001cf47f
   1b3cc:			; <UNDEFINED> instruction: 0xf04f4b97
   1b3d0:	stmibmi	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
   1b3d4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1b3d8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1b3dc:	b	7d93d0 <ASN1_generate_nconf@plt+0x7bee30>
   1b3e0:	str	r9, [r8, r3, lsl #24]!
   1b3e4:			; <UNDEFINED> instruction: 0xf640499f
   1b3e8:	ldrbtmi	r0, [r9], #-537	; 0xfffffde7
   1b3ec:			; <UNDEFINED> instruction: 0xf7fc9101
   1b3f0:	stmdbls	r1, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1b3f4:			; <UNDEFINED> instruction: 0xf6409806
   1b3f8:			; <UNDEFINED> instruction: 0xf7fc021a
   1b3fc:	andls	lr, r8, sl, lsl fp
   1b400:			; <UNDEFINED> instruction: 0xf47f2800
   1b404:	strb	sl, [r1, r3, lsl #30]!
   1b408:	ldmibmi	r7, {r3, r7, r9, fp, lr}
   1b40c:	subslt	pc, ip, #14614528	; 0xdf0000
   1b410:	andge	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   1b414:	blls	22c600 <ASN1_generate_nconf@plt+0x212060>
   1b418:	bls	1ac80c <ASN1_generate_nconf@plt+0x19226c>
   1b41c:	ldrdeq	pc, [r0], -sl
   1b420:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b424:			; <UNDEFINED> instruction: 0xf6404892
   1b428:	ldrbmi	r0, [r9], -fp, lsr #4
   1b42c:			; <UNDEFINED> instruction: 0xf7fc4478
   1b430:	strmi	lr, [r3], -r0, lsl #22
   1b434:	movwls	r4, #13872	; 0x3630
   1b438:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b43c:	ldrbtmi	r4, [r9], #-2445	; 0xfffff673
   1b440:	stmdavs	r0, {r0, r7, r9, sl, lr}
   1b444:			; <UNDEFINED> instruction: 0xf02f3001
   1b448:			; <UNDEFINED> instruction: 0xf8d9f9a7
   1b44c:			; <UNDEFINED> instruction: 0xf8d92000
   1b450:	andls	r1, r4, r8
   1b454:	svc	0x00eef7fc
   1b458:	ldrdgt	pc, [r0], -r9
   1b45c:	blls	12cdc8 <ASN1_generate_nconf@plt+0x112828>
   1b460:	eorseq	pc, r1, #64, 12	; 0x4000000
   1b464:			; <UNDEFINED> instruction: 0xf8034884
   1b468:	ldrbtmi	r4, [r8], #-12
   1b46c:			; <UNDEFINED> instruction: 0xf7fc9405
   1b470:	blls	115ff8 <ASN1_generate_nconf@plt+0xfba58>
   1b474:	svclt	0x00182800
   1b478:	andls	r2, r7, r0, lsl #22
   1b47c:	adchi	pc, r1, r0
   1b480:	andscs	r4, ip, lr, ror r9
   1b484:			; <UNDEFINED> instruction: 0xf02f4479
   1b488:	bge	d9aac <ASN1_generate_nconf@plt+0xbf50c>
   1b48c:	strmi	r1, [r3], r3, lsl #30
   1b490:			; <UNDEFINED> instruction: 0xf8523014
   1b494:			; <UNDEFINED> instruction: 0xf8431f04
   1b498:	addmi	r1, r3, #4, 30
   1b49c:			; <UNDEFINED> instruction: 0xf04fd1f9
   1b4a0:			; <UNDEFINED> instruction: 0xf8d80900
   1b4a4:	ldrbmi	r0, [r9], -r4
   1b4a8:	andsls	pc, r8, fp, asr #17
   1b4ac:	bl	16594a4 <ASN1_generate_nconf@plt+0x163ef04>
   1b4b0:			; <UNDEFINED> instruction: 0xf0002800
   1b4b4:	stclne	0, cr8, [sl], #-576	; 0xfffffdc0
   1b4b8:	stmdbls	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1b4bc:	stmdbls	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1b4c0:	stmdbls	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1b4c4:			; <UNDEFINED> instruction: 0xf04fbf08
   1b4c8:			; <UNDEFINED> instruction: 0xf43f0901
   1b4cc:	shasxmi	sl, fp, r4
   1b4d0:	strbmi	r4, [r1], -sl, lsr #12
   1b4d4:			; <UNDEFINED> instruction: 0xf7ff4630
   1b4d8:	stcls	14, cr15, [r3], {85}	; 0x55
   1b4dc:	str	r4, [sl, -r1, lsl #13]!
   1b4e0:			; <UNDEFINED> instruction: 0x46384631
   1b4e4:	b	fe6594e0 <ASN1_generate_nconf@plt+0xfe63ef40>
   1b4e8:			; <UNDEFINED> instruction: 0xb194f8df
   1b4ec:			; <UNDEFINED> instruction: 0x460544fb
   1b4f0:	stmia	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b4f4:			; <UNDEFINED> instruction: 0xf47f2d00
   1b4f8:	stmdbmi	r2!, {r0, r1, r4, r6, r7, r9, sl, fp, sp, pc}^
   1b4fc:			; <UNDEFINED> instruction: 0xf8da463a
   1b500:	ldrbtmi	r0, [r9], #-0
   1b504:	stmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b508:	tstcs	r0, r6, asr #14
   1b50c:			; <UNDEFINED> instruction: 0xf7fc4608
   1b510:			; <UNDEFINED> instruction: 0x4681ed7a
   1b514:			; <UNDEFINED> instruction: 0xf43f2800
   1b518:	stmdavs	r2, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
   1b51c:	andcc	r4, r1, #1474560	; 0x168000
   1b520:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   1b524:			; <UNDEFINED> instruction: 0xf02f4610
   1b528:	bls	99a0c <ASN1_generate_nconf@plt+0x7f46c>
   1b52c:	ldrdne	pc, [r8], -r9
   1b530:			; <UNDEFINED> instruction: 0xf7fe4680
   1b534:			; <UNDEFINED> instruction: 0xe6eded3e
   1b538:	stcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
   1b53c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1b540:	svcge	0x002af43f
   1b544:			; <UNDEFINED> instruction: 0xf7fc4658
   1b548:			; <UNDEFINED> instruction: 0xf8d9eeaa
   1b54c:	movwcc	r3, #8192	; 0x2000
   1b550:	stmdbmi	lr, {r1, r2, r3, r4, fp, ip}^
   1b554:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1b558:			; <UNDEFINED> instruction: 0xf91ef02f
   1b55c:	ldrdne	pc, [r8], -r9
   1b560:			; <UNDEFINED> instruction: 0x46804632
   1b564:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
   1b568:	ldrtmi	r4, [r2], -r9, asr #18
   1b56c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   1b570:	mcr	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
   1b574:			; <UNDEFINED> instruction: 0x46594632
   1b578:			; <UNDEFINED> instruction: 0xf7fb4640
   1b57c:			; <UNDEFINED> instruction: 0xe6c9ee1c
   1b580:			; <UNDEFINED> instruction: 0xb110f8df
   1b584:			; <UNDEFINED> instruction: 0xe68b44fb
   1b588:	ldrtmi	r4, [sl], -r3, asr #18
   1b58c:	ldrdeq	pc, [r0], -sl
   1b590:			; <UNDEFINED> instruction: 0xf7fb4479
   1b594:	ldrbt	lr, [pc], r4, asr #18
   1b598:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1b59c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b5a0:	bls	22daa0 <ASN1_generate_nconf@plt+0x213500>
   1b5a4:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1b5a8:	ldmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b5ac:	strb	r9, [r2], r3, lsl #24
   1b5b0:			; <UNDEFINED> instruction: 0xf04f493b
   1b5b4:	bls	1a9db8 <ASN1_generate_nconf@plt+0x18f818>
   1b5b8:			; <UNDEFINED> instruction: 0xf7fb4479
   1b5bc:			; <UNDEFINED> instruction: 0x9c03e930
   1b5c0:	ldmdbmi	r8!, {r0, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   1b5c4:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b5c8:	ldrdeq	pc, [r0], -sl
   1b5cc:			; <UNDEFINED> instruction: 0xf7fb4479
   1b5d0:			; <UNDEFINED> instruction: 0x9c03e926
   1b5d4:	ldmdbmi	r4!, {r0, r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}
   1b5d8:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b5dc:	ldrdeq	pc, [r0], -sl
   1b5e0:			; <UNDEFINED> instruction: 0xf7fb4479
   1b5e4:			; <UNDEFINED> instruction: 0xf8d8e91c
   1b5e8:	ldmdbmi	r0!, {r2, ip, sp}
   1b5ec:	ldrdeq	pc, [r0], -sl
   1b5f0:	ldrbtmi	r6, [r9], #-2330	; 0xfffff6e6
   1b5f4:	ldmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b5f8:	ldrbmi	r4, [r8], -sp, lsr #18
   1b5fc:	andvs	pc, r4, #1325400064	; 0x4f000000
   1b600:			; <UNDEFINED> instruction: 0xf7fc4479
   1b604:			; <UNDEFINED> instruction: 0x9c03eaec
   1b608:	stmdbmi	sl!, {r0, r2, r4, r7, r9, sl, sp, lr, pc}
   1b60c:	bls	1ad0b8 <ASN1_generate_nconf@plt+0x192b18>
   1b610:			; <UNDEFINED> instruction: 0xf7fb4479
   1b614:			; <UNDEFINED> instruction: 0x9c03e904
   1b618:			; <UNDEFINED> instruction: 0xf7fde68d
   1b61c:	svclt	0x0000ed32
   1b620:	andeq	r3, r6, r6, ror r8
   1b624:	andeq	r1, r0, r0, ror r5
   1b628:	andeq	r3, r6, r4, asr r8
   1b62c:	andeq	r1, r0, r0, lsr #11
   1b630:			; <UNDEFINED> instruction: 0x00036cb2
   1b634:	andeq	sp, r5, r0, asr #3
   1b638:	andeq	r6, r3, sl, asr #22
   1b63c:	andeq	r6, r3, r6, asr #22
   1b640:	andeq	fp, r4, r8, lsr #26
   1b644:	andeq	r6, r3, r6, lsr #25
   1b648:			; <UNDEFINED> instruction: 0x00036ab4
   1b64c:			; <UNDEFINED> instruction: 0x000636b4
   1b650:	andeq	r6, r3, sl, lsl ip
   1b654:	andeq	r6, r3, sl, ror #23
   1b658:	andeq	r6, r3, ip, lsr sl
   1b65c:	andeq	r6, r3, sl, asr #20
   1b660:	andeq	r6, r3, r4, lsl #12
   1b664:	andeq	r6, r3, r6, lsl #20
   1b668:	strdeq	r6, [r3], -r0
   1b66c:	ldrdeq	r6, [r3], -r8
   1b670:	andeq	r6, r3, ip, lsl #20
   1b674:	strdeq	r6, [r3], -lr
   1b678:	andeq	r6, r3, r2, ror #19
   1b67c:	ldrdeq	r6, [r3], -r0
   1b680:	andeq	r6, r3, r8, ror #17
   1b684:	andeq	r6, r3, r6, lsr #20
   1b688:	andeq	r6, r3, r6, asr sl
   1b68c:	andeq	r6, r3, r2, lsr #20
   1b690:	andeq	fp, r4, r2, lsl #21
   1b694:	andeq	r6, r3, r8, asr #16
   1b698:			; <UNDEFINED> instruction: 0x000369b8
   1b69c:	andeq	r6, r3, lr, ror #17
   1b6a0:	andeq	r6, r3, r8, lsr #18
   1b6a4:	andeq	r6, r3, r0, lsl r4
   1b6a8:	andeq	r6, r3, ip, ror r8
   1b6ac:	andeq	r6, r3, r6, lsl #17
   1b6b0:	strdeq	r6, [r3], -r0
   1b6b4:	andeq	r6, r3, r4, lsr #17
   1b6b8:			; <UNDEFINED> instruction: 0x460db5f8
   1b6bc:			; <UNDEFINED> instruction: 0xf7fd4616
   1b6c0:	strmi	lr, [r4], -r4, lsr #28
   1b6c4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   1b6c8:	strtmi	fp, [r0], -ip, lsl #2
   1b6cc:	svcmi	0x0006bdf8
   1b6d0:	stmdbmi	r6, {r0, r1, r4, r5, r9, sl, lr}
   1b6d4:	stmibpl	r0, {r1, r3, r5, r9, sl, lr}^
   1b6d8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1b6dc:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6e0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1b6e4:	andeq	r3, r6, r6, asr #6
   1b6e8:	andeq	r1, r0, r0, lsr #11
   1b6ec:	andeq	r6, r3, ip, ror #17
   1b6f0:	svcmi	0x00f0e92d
   1b6f4:	blhi	1d6bb0 <ASN1_generate_nconf@plt+0x1bc610>
   1b6f8:	andls	fp, r6, #171	; 0xab
   1b6fc:	bcs	ff959a80 <ASN1_generate_nconf@plt+0xff93f4e0>
   1b700:			; <UNDEFINED> instruction: 0xf8df930c
   1b704:	ldrbtmi	r3, [sl], #-2788	; 0xfffff51c
   1b708:	tstls	sl, r5
   1b70c:			; <UNDEFINED> instruction: 0xf8df58d3
   1b710:	ldmdavs	fp, {r2, r3, r4, r6, r7, r9, fp, sp}
   1b714:			; <UNDEFINED> instruction: 0xf04f9329
   1b718:	movwcs	r0, #768	; 0x300
   1b71c:	tstcc	ip, #3358720	; 0x334000
   1b720:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1b724:	stmib	sp, {r1, r2, r3, r4, r8, r9, ip, sp}^
   1b728:	blls	ea83b0 <ASN1_generate_nconf@plt+0xe8de10>
   1b72c:	andls	r9, r4, #16128	; 0x3f00
   1b730:	blls	f0036c <ASN1_generate_nconf@plt+0xee5dcc>
   1b734:	bcc	456f5c <ASN1_generate_nconf@plt+0x43c9bc>
   1b738:	movwls	r9, #60220	; 0xeb3c
   1b73c:	movwls	r9, #35645	; 0x8b3d
   1b740:	movwls	r9, #39742	; 0x9b3e
   1b744:	movwls	r9, #64323	; 0xfb43
   1b748:	movwls	r9, #47940	; 0xbb44
   1b74c:	vmls.f64	d9, d9, d8
   1b750:	blls	126a198 <ASN1_generate_nconf@plt+0x124fbf8>
   1b754:	blls	12c0378 <ASN1_generate_nconf@plt+0x12a5dd8>
   1b758:	orrlt	r9, r4, r0, lsl r3
   1b75c:	subne	lr, r0, #3620864	; 0x374000
   1b760:			; <UNDEFINED> instruction: 0xf0304620
   1b764:			; <UNDEFINED> instruction: 0x4605f8f1
   1b768:			; <UNDEFINED> instruction: 0xf0002800
   1b76c:			; <UNDEFINED> instruction: 0x4601821e
   1b770:	beq	fe456fdc <ASN1_generate_nconf@plt+0xfe43ca3c>
   1b774:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b778:			; <UNDEFINED> instruction: 0xf7fd4628
   1b77c:	blls	13960a4 <ASN1_generate_nconf@plt+0x137bb04>
   1b780:			; <UNDEFINED> instruction: 0xf0402b00
   1b784:	cdp	2, 1, cr8, cr9, cr7, {0}
   1b788:	strcs	r0, [r0, #-2704]	; 0xfffff570
   1b78c:	bl	fe259784 <ASN1_generate_nconf@plt+0xfe23f1e4>
   1b790:	bcc	1759b14 <ASN1_generate_nconf@plt+0x173f574>
   1b794:	bls	1759b18 <ASN1_generate_nconf@plt+0x173f578>
   1b798:	bge	1759b1c <ASN1_generate_nconf@plt+0x173f57c>
   1b79c:			; <UNDEFINED> instruction: 0xf8df447b
   1b7a0:	ldrbtmi	fp, [r9], #2652	; 0xa5c
   1b7a4:	mcr	4, 0, r4, cr8, cr10, {7}
   1b7a8:	ldrbtmi	r3, [fp], #2704	; 0xa90
   1b7ac:	ands	r4, r2, r4, lsl #12
   1b7b0:	blcs	735984 <ASN1_generate_nconf@plt+0x71b3e4>
   1b7b4:	sbcshi	pc, r7, r0
   1b7b8:			; <UNDEFINED> instruction: 0xf0002b16
   1b7bc:			; <UNDEFINED> instruction: 0xf1b880ac
   1b7c0:			; <UNDEFINED> instruction: 0xf0000f30
   1b7c4:	blcs	7bbab0 <ASN1_generate_nconf@plt+0x7a1510>
   1b7c8:	blcs	34b430 <ASN1_generate_nconf@plt+0x330e90>
   1b7cc:	blls	138fc70 <ASN1_generate_nconf@plt+0x13756d0>
   1b7d0:	cmple	r2, r0, lsl #22
   1b7d4:	strtmi	r3, [r0], -r1, lsl #10
   1b7d8:	ldcl	7, cr15, [sl], #1012	; 0x3f4
   1b7dc:	vsubl.s8	q2, d16, d5
   1b7e0:			; <UNDEFINED> instruction: 0x462980db
   1b7e4:			; <UNDEFINED> instruction: 0xf7fc4620
   1b7e8:	strmi	lr, [r7], -r2, lsl #16
   1b7ec:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b7f0:	ldrtmi	r4, [r8], -r6, lsl #12
   1b7f4:	stc	7, cr15, [ip], #-1012	; 0xfffffc0c
   1b7f8:			; <UNDEFINED> instruction: 0xf7fb4607
   1b7fc:			; <UNDEFINED> instruction: 0xf8d9ec40
   1b800:	strmi	r3, [r0], r0
   1b804:	bicsle	r2, r3, r0, lsl #22
   1b808:	ldmdacs	r0!, {r1, r6, r8, r9, fp, ip, pc}
   1b80c:	blcs	4b434 <ASN1_generate_nconf@plt+0x30e94>
   1b810:	ldmdacs	r0!, {r5, r6, r7, ip, lr, pc}
   1b814:	bicsle	r6, r6, r3, ror r8
   1b818:			; <UNDEFINED> instruction: 0xf0402b16
   1b81c:	ldmdavs	r1!, {r0, r2, r3, r4, r7, pc}
   1b820:			; <UNDEFINED> instruction: 0xf7fd68b0
   1b824:	ldmdacs	r4, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   1b828:	addhi	pc, r1, r0
   1b82c:	bicle	r2, lr, r6, lsl r8
   1b830:	blcs	4f5a04 <ASN1_generate_nconf@plt+0x4db464>
   1b834:			; <UNDEFINED> instruction: 0xf8dfd1cb
   1b838:	strcs	r1, [r0], #-2504	; 0xfffff638
   1b83c:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b840:	bls	12ca2c <ASN1_generate_nconf@plt+0x11248c>
   1b844:	bmi	fe45706c <ASN1_generate_nconf@plt+0xfe43cacc>
   1b848:	strtmi	r4, [r5], -r3, lsr #13
   1b84c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1b850:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b854:	svc	0x00e2f7fa
   1b858:			; <UNDEFINED> instruction: 0xf8dfe16a
   1b85c:	ldrtmi	r3, [r9], -r8, lsr #19
   1b860:			; <UNDEFINED> instruction: 0xf8529a04
   1b864:			; <UNDEFINED> instruction: 0xf8d88003
   1b868:			; <UNDEFINED> instruction: 0xf7fb0000
   1b86c:	stmdbge	r2!, {r4, r5, r9, sl, fp, sp, lr, pc}
   1b870:	andseq	pc, r6, r0, asr #3
   1b874:	vsub.i8	d18, d0, d0
   1b878:	stmdane	sl, {r2, r8, pc}
   1b87c:	strmi	r2, [fp], -r0, lsr #14
   1b880:	blvc	99894 <ASN1_generate_nconf@plt+0x7f2f4>
   1b884:			; <UNDEFINED> instruction: 0xd1fb4293
   1b888:			; <UNDEFINED> instruction: 0xf8d8233a
   1b88c:	andsvc	r0, r3, r0
   1b890:	subsvc	r2, r3, r0, lsl #6
   1b894:	mcr	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
   1b898:	bcs	4f5a68 <ASN1_generate_nconf@plt+0x4db4c8>
   1b89c:	bcs	54fa44 <ASN1_generate_nconf@plt+0x5354a4>
   1b8a0:	ldrdeq	pc, [r0], -r8
   1b8a4:	bcs	5cfa74 <ASN1_generate_nconf@plt+0x5b54d4>
   1b8a8:	rschi	pc, r5, r0
   1b8ac:	rsble	r2, r7, ip, lsl sl
   1b8b0:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b8b4:			; <UNDEFINED> instruction: 0xf7fa4479
   1b8b8:	ldmdavs	r7!, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1b8bc:	svccs	0x000068b6
   1b8c0:	ldrtmi	sp, [r7], #-3361	; 0xfffff2df
   1b8c4:	andls	pc, r8, sp, asr #17
   1b8c8:	strtmi	r3, [r9], r1, lsl #28
   1b8cc:	cdp	15, 1, cr3, cr8, cr1, {0}
   1b8d0:	mul	r8, r0, sl
   1b8d4:	svclt	0x00560613
   1b8d8:	strtmi	r3, [r9], -r0, asr #4
   1b8dc:			; <UNDEFINED> instruction: 0xf7fa4651
   1b8e0:	adcsmi	lr, lr, #632	; 0x278
   1b8e4:			; <UNDEFINED> instruction: 0xf816d00c
   1b8e8:			; <UNDEFINED> instruction: 0xf8d82f01
   1b8ec:			; <UNDEFINED> instruction: 0xf1a20000
   1b8f0:	blcs	179c578 <ASN1_generate_nconf@plt+0x1781fd8>
   1b8f4:	ldrbmi	sp, [r9], -lr, ror #17
   1b8f8:	svc	0x0090f7fa
   1b8fc:	ldrhle	r4, [r2, #46]!	; 0x2e
   1b900:			; <UNDEFINED> instruction: 0xf8dd464d
   1b904:			; <UNDEFINED> instruction: 0xf8df9008
   1b908:			; <UNDEFINED> instruction: 0xf8d81904
   1b90c:	ldrbtmi	r0, [r9], #-0
   1b910:	svc	0x0084f7fa
   1b914:			; <UNDEFINED> instruction: 0xf1b8e75e
   1b918:	andsle	r0, r1, r0, lsr pc
   1b91c:	ldmdavs	r1!, {r2, r4, r8, r9, sp}
   1b920:	ldrhtvs	r6, [r3], #-128	; 0xffffff80
   1b924:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
   1b928:			; <UNDEFINED> instruction: 0xf47f2814
   1b92c:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1b930:			; <UNDEFINED> instruction: 0xf43f2b14
   1b934:	ldrb	sl, [lr, -ip, asr #30]!
   1b938:	svclt	0x00042b13
   1b93c:	rsbsvs	r2, r3, r6, lsl r3
   1b940:	blcs	42650 <ASN1_generate_nconf@plt+0x280b0>
   1b944:			; <UNDEFINED> instruction: 0xf1b8bf08
   1b948:	svclt	0x00180f30
   1b94c:			; <UNDEFINED> instruction: 0xf43f6873
   1b950:	blcs	5c765c <ASN1_generate_nconf@plt+0x5ad0bc>
   1b954:	svcge	0x0063f43f
   1b958:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b95c:			; <UNDEFINED> instruction: 0xf8df2400
   1b960:	ldrbtmi	r3, [r9], #-2212	; 0xfffff75c
   1b964:	ldrtmi	lr, [r0], -sp, ror #14
   1b968:	stc	7, cr15, [r6, #-1004]!	; 0xfffffc14
   1b96c:			; <UNDEFINED> instruction: 0xe7236873
   1b970:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b974:	ldrdeq	pc, [r0], -r8
   1b978:			; <UNDEFINED> instruction: 0xf7fa4479
   1b97c:			; <UNDEFINED> instruction: 0xe79cef50
   1b980:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b984:			; <UNDEFINED> instruction: 0xf7fa4479
   1b988:	ldr	lr, [r6, sl, asr #30]
   1b98c:	stmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b990:			; <UNDEFINED> instruction: 0xf7fa4479
   1b994:	ldr	lr, [r0, r4, asr #30]
   1b998:	ldc	7, cr15, [ip, #1004]!	; 0x3ec
   1b99c:	beq	fe4571c4 <ASN1_generate_nconf@plt+0xfe43cc24>
   1b9a0:			; <UNDEFINED> instruction: 0xf0002800
   1b9a4:	blls	13fc378 <ASN1_generate_nconf@plt+0x13e1dd8>
   1b9a8:	rsble	r2, ip, r0, lsl #22
   1b9ac:			; <UNDEFINED> instruction: 0xf7fd4620
   1b9b0:	strmi	lr, [r3], ip, ror #27
   1b9b4:	svceq	0x0000f1bb
   1b9b8:			; <UNDEFINED> instruction: 0xf8dfd06e
   1b9bc:			; <UNDEFINED> instruction: 0xf04f3864
   1b9c0:	strbmi	r0, [r7], -r0, lsl #16
   1b9c4:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
   1b9c8:	subhi	pc, r4, sp, asr #17
   1b9cc:	bcc	4571f8 <ASN1_generate_nconf@plt+0x43cc58>
   1b9d0:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b9d4:	mcr	4, 0, r4, cr10, cr11, {3}
   1b9d8:			; <UNDEFINED> instruction: 0xf8df3a10
   1b9dc:	ldrbtmi	r3, [fp], #-2124	; 0xfffff7b4
   1b9e0:			; <UNDEFINED> instruction: 0xf8df9312
   1b9e4:	ldrbtmi	r3, [fp], #-2120	; 0xfffff7b8
   1b9e8:	bcc	fe457218 <ASN1_generate_nconf@plt+0xfe43cc78>
   1b9ec:	strcc	lr, [r1], #-5
   1b9f0:	ldrdhi	pc, [ip], -sp
   1b9f4:			; <UNDEFINED> instruction: 0xf108d071
   1b9f8:	cdp	8, 1, cr0, cr8, cr1, {0}
   1b9fc:			; <UNDEFINED> instruction: 0xf7fe0a10
   1ba00:	strmi	lr, [r0, #2576]	; 0xa10
   1ba04:	rscshi	pc, r1, r0, lsl #5
   1ba08:	beq	457270 <ASN1_generate_nconf@plt+0x43ccd0>
   1ba0c:			; <UNDEFINED> instruction: 0xf7fa4641
   1ba10:	andls	lr, r2, r2, lsr #29
   1ba14:			; <UNDEFINED> instruction: 0xf7fc6840
   1ba18:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
   1ba1c:	sbcshi	pc, r3, r0
   1ba20:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ba24:	ldrbtcc	pc, [pc], #79	; 1ba2c <ASN1_generate_nconf@plt+0x148c>	; <UNPREDICTABLE>
   1ba28:	andhi	pc, ip, sp, asr #17
   1ba2c:	strtmi	r4, [r2], -r6, lsl #12
   1ba30:			; <UNDEFINED> instruction: 0x46504631
   1ba34:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ba38:	blle	ff623254 <ASN1_generate_nconf@plt+0xff608cb4>
   1ba3c:	ldrbmi	r4, [r0], -r9, lsr #12
   1ba40:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
   1ba44:	vnmls.f64	d9, d9, d2
   1ba48:	ldmvs	ip, {r4, r9, fp, ip}
   1ba4c:	strtmi	r4, [r0], -r1, lsl #13
   1ba50:	bl	ffd59a50 <ASN1_generate_nconf@plt+0xffd3f4b0>
   1ba54:			; <UNDEFINED> instruction: 0xf1b9bb28
   1ba58:	andle	r0, sl, r0, lsl #30
   1ba5c:	beq	fe4572c4 <ASN1_generate_nconf@plt+0xfe43cd24>
   1ba60:	movwcs	r4, #1609	; 0x649
   1ba64:	rscscc	pc, pc, #79	; 0x4f
   1ba68:	b	ffb59a64 <ASN1_generate_nconf@plt+0xffb3f4c4>
   1ba6c:			; <UNDEFINED> instruction: 0xf0002800
   1ba70:	strtmi	r8, [ip], -fp, lsr #4
   1ba74:			; <UNDEFINED> instruction: 0xf8dfe7db
   1ba78:	ldrbtmi	r1, [r9], #-1976	; 0xfffff848
   1ba7c:	mcr	7, 6, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
   1ba80:			; <UNDEFINED> instruction: 0x460ae71b
   1ba84:	stmdals	r6, {r8, r9, sl, sp, lr, pc}
   1ba88:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
   1ba8c:	ldcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
   1ba90:			; <UNDEFINED> instruction: 0xf1bb4683
   1ba94:	orrsle	r0, r0, r0, lsl #30
   1ba98:			; <UNDEFINED> instruction: 0x465d465c
   1ba9c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1baa0:	cdp	0, 1, cr14, cr10, cr6, {2}
   1baa4:			; <UNDEFINED> instruction: 0x46201a10
   1baa8:	bl	ff259aa8 <ASN1_generate_nconf@plt+0xff23f508>
   1baac:			; <UNDEFINED> instruction: 0xf0402800
   1bab0:			; <UNDEFINED> instruction: 0xf1b982de
   1bab4:	bicsle	r0, r1, r0, lsl #30
   1bab8:	strcs	r9, [r0], #-2308	; 0xfffff6fc
   1babc:			; <UNDEFINED> instruction: 0x3744f8df
   1bac0:	bls	ad35c <ASN1_generate_nconf@plt+0x92dbc>
   1bac4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1bac8:			; <UNDEFINED> instruction: 0xf8df58cb
   1bacc:	ldmdavs	r2, {r3, r5, r6, r8, r9, sl, ip}^
   1bad0:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1bad4:	mcr	7, 5, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
   1bad8:	blls	d3b88 <ASN1_generate_nconf@plt+0xb95e8>
   1badc:	bne	fe45734c <ASN1_generate_nconf@plt+0xfe43cdac>
   1bae0:	ldrdls	pc, [r8], -r3
   1bae4:			; <UNDEFINED> instruction: 0xf7fe4648
   1bae8:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1baec:			; <UNDEFINED> instruction: 0xf8dfd083
   1baf0:	strbmi	r1, [r8], -r8, asr #14
   1baf4:			; <UNDEFINED> instruction: 0xf7fe4479
   1baf8:	stmdacs	r0, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   1bafc:			; <UNDEFINED> instruction: 0xf8dfd0dc
   1bb00:			; <UNDEFINED> instruction: 0x4648173c
   1bb04:			; <UNDEFINED> instruction: 0xf7fe4479
   1bb08:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   1bb0c:	andhi	pc, r8, #64	; 0x40
   1bb10:	strcs	r9, [r0], #-2308	; 0xfffff6fc
   1bb14:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   1bb18:	bls	ad3b4 <ASN1_generate_nconf@plt+0x92e14>
   1bb1c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1bb20:			; <UNDEFINED> instruction: 0xf8df58cb
   1bb24:	ldmdavs	r2, {r2, r3, r4, r8, r9, sl, ip}^
   1bb28:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1bb2c:	mrc	7, 3, APSR_nzcv, cr6, cr10, {7}
   1bb30:			; <UNDEFINED> instruction: 0x8710f8df
   1bb34:			; <UNDEFINED> instruction: 0xf10dae1b
   1bb38:	ldrbtmi	r0, [r8], #2436	; 0x984
   1bb3c:	svceq	0x0004f856
   1bb40:	subsvc	pc, lr, #64, 4
   1bb44:			; <UNDEFINED> instruction: 0xf7fc4641
   1bb48:	strbmi	lr, [lr, #-2122]	; 0xfffff7b6
   1bb4c:			; <UNDEFINED> instruction: 0x4641d1f6
   1bb50:	rscvs	pc, ip, #1325400064	; 0x4f000000
   1bb54:			; <UNDEFINED> instruction: 0xf7fc4628
   1bb58:	ldrbmi	lr, [r8], -r2, asr #16
   1bb5c:	ldmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bb60:	beq	fe4573c8 <ASN1_generate_nconf@plt+0xfe43ce28>
   1bb64:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bb68:			; <UNDEFINED> instruction: 0xf7fe4620
   1bb6c:			; <UNDEFINED> instruction: 0xf8dfea52
   1bb70:			; <UNDEFINED> instruction: 0xf8df26d8
   1bb74:	ldrbtmi	r3, [sl], #-1652	; 0xfffff98c
   1bb78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bb7c:	subsmi	r9, sl, r9, lsr #22
   1bb80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bb84:	sbcshi	pc, r2, #64	; 0x40
   1bb88:	eorlt	r4, fp, r8, lsr r6
   1bb8c:	blhi	1d6e88 <ASN1_generate_nconf@plt+0x1bc8e8>
   1bb90:	svchi	0x00f0e8bd
   1bb94:			; <UNDEFINED> instruction: 0x366cf8df
   1bb98:			; <UNDEFINED> instruction: 0xf8df9a04
   1bb9c:	ldmpl	r6, {r4, r5, r7, r9, sl, ip}^
   1bba0:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1bba4:	mrc	7, 1, APSR_nzcv, cr10, cr10, {7}
   1bba8:	bls	155364 <ASN1_generate_nconf@plt+0x13adc4>
   1bbac:	beq	fe4573d4 <ASN1_generate_nconf@plt+0xfe43ce34>
   1bbb0:			; <UNDEFINED> instruction: 0x3650f8df
   1bbb4:	strmi	r4, [r3], r4, lsl #12
   1bbb8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1bbbc:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bbc0:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
   1bbc4:	blls	d5a9c <ASN1_generate_nconf@plt+0xbb4fc>
   1bbc8:			; <UNDEFINED> instruction: 0xf8df4604
   1bbcc:			; <UNDEFINED> instruction: 0x46051638
   1bbd0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1bbd4:			; <UNDEFINED> instruction: 0x460b685a
   1bbd8:	stmiapl	fp, {r2, r8, fp, ip, pc}^
   1bbdc:			; <UNDEFINED> instruction: 0x1670f8df
   1bbe0:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1bbe4:	mrc	7, 0, APSR_nzcv, cr10, cr10, {7}
   1bbe8:			; <UNDEFINED> instruction: 0xf8dfe7a2
   1bbec:	ldrbtmi	r3, [fp], #-1640	; 0xfffff998
   1bbf0:	blcs	35d64 <ASN1_generate_nconf@plt+0x1b7c4>
   1bbf4:	cmnhi	r7, r0, asr #32	; <UNPREDICTABLE>
   1bbf8:	blcs	4291c <ASN1_generate_nconf@plt+0x2837c>
   1bbfc:	msrhi	SPSR_fx, r0, asr #32
   1bc00:	stc	7, cr15, [ip, #1008]!	; 0x3f0
   1bc04:	stmdacs	r0, {r2, r9, sl, lr}
   1bc08:	teqhi	ip, r0	; <UNPREDICTABLE>
   1bc0c:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
   1bc10:	stmdals	r9, {r0, r9, sl, lr}
   1bc14:	bl	feed9c0c <ASN1_generate_nconf@plt+0xfeebf66c>
   1bc18:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1bc1c:	orrhi	pc, lr, r0
   1bc20:	blcs	42964 <ASN1_generate_nconf@plt+0x283c4>
   1bc24:	cmnhi	r0, r0	; <UNPREDICTABLE>
   1bc28:	bne	fe457490 <ASN1_generate_nconf@plt+0xfe43cef0>
   1bc2c:			; <UNDEFINED> instruction: 0xf7fe4620
   1bc30:	stmdacs	r0, {r2, r4, r5, r8, fp, sp, lr, pc}
   1bc34:	msrhi	CPSR_sx, r0
   1bc38:	strtmi	r9, [r0], -pc, lsl #18
   1bc3c:	bls	302958 <ASN1_generate_nconf@plt+0x2e83b8>
   1bc40:	blx	fe457d0e <ASN1_generate_nconf@plt+0xfe43d76e>
   1bc44:			; <UNDEFINED> instruction: 0xf0002800
   1bc48:	blls	2fc0c4 <ASN1_generate_nconf@plt+0x2e1b24>
   1bc4c:	strtmi	fp, [r0], -fp, ror #2
   1bc50:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
   1bc54:	ldrmi	r2, [r1], -r0, lsl #4
   1bc58:	ldmdage	r5, {r0, r1, r9, sl, lr}
   1bc5c:	svc	0x0038f7fd
   1bc60:			; <UNDEFINED> instruction: 0xf0002800
   1bc64:	blls	57c0a8 <ASN1_generate_nconf@plt+0x561b08>
   1bc68:	cdp	3, 1, cr9, cr8, cr5, {2}
   1bc6c:			; <UNDEFINED> instruction: 0x46201a90
   1bc70:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bc74:			; <UNDEFINED> instruction: 0xf0002800
   1bc78:	mnfe	f0, f5
   1bc7c:			; <UNDEFINED> instruction: 0xf7fc0a90
   1bc80:	strmi	lr, [r1], -ip, lsl #27
   1bc84:			; <UNDEFINED> instruction: 0xf7fc4620
   1bc88:	stmdacs	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
   1bc8c:	rscshi	pc, sl, r0
   1bc90:			; <UNDEFINED> instruction: 0xb32a9a07
   1bc94:	vldrge	s18, [r5, #-316]	; 0xfffffec4
   1bc98:			; <UNDEFINED> instruction: 0xf0002a00
   1bc9c:	andcs	r8, r0, #-2147483628	; 0x80000014
   1bca0:	bcc	fe45750c <ASN1_generate_nconf@plt+0xfe43cf6c>
   1bca4:	strtmi	r9, [r8], -r1, lsl #4
   1bca8:	strtmi	r9, [r1], -r0, lsl #4
   1bcac:			; <UNDEFINED> instruction: 0xf7fb4622
   1bcb0:			; <UNDEFINED> instruction: 0xf8dfef9c
   1bcb4:	ldrbtmi	r7, [pc], #-1444	; 1bcbc <ASN1_generate_nconf@plt+0x171c>
   1bcb8:	stmdbcs	r0, {r0, r3, r4, r5, r7, fp, sp, lr}
   1bcbc:			; <UNDEFINED> instruction: 0x81a9f000
   1bcc0:	blcs	429e4 <ASN1_generate_nconf@plt+0x28444>
   1bcc4:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
   1bcc8:			; <UNDEFINED> instruction: 0xf7fa4628
   1bccc:	bls	2178fc <ASN1_generate_nconf@plt+0x1fd35c>
   1bcd0:			; <UNDEFINED> instruction: 0x462368b8
   1bcd4:			; <UNDEFINED> instruction: 0xf7fb4629
   1bcd8:	stmdacs	r0, {r1, r9, fp, sp, lr, pc}
   1bcdc:	sbchi	pc, r5, r0
   1bce0:	bne	fe45754c <ASN1_generate_nconf@plt+0xfe43cfac>
   1bce4:	bls	13ad56c <ASN1_generate_nconf@plt+0x1392fcc>
   1bce8:			; <UNDEFINED> instruction: 0xff34f02e
   1bcec:			; <UNDEFINED> instruction: 0xf0002800
   1bcf0:			; <UNDEFINED> instruction: 0x46208133
   1bcf4:	b	fed59cec <ASN1_generate_nconf@plt+0xfed3f74c>
   1bcf8:			; <UNDEFINED> instruction: 0xf7feb120
   1bcfc:	stmdacs	r0, {r1, r4, r7, fp, sp, lr, pc}
   1bd00:	lslhi	pc, r0, #6	; <UNPREDICTABLE>
   1bd04:	blcs	42a28 <ASN1_generate_nconf@plt+0x28488>
   1bd08:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
   1bd0c:	bllt	102a1c <ASN1_generate_nconf@plt+0xe847c>
   1bd10:	beq	fe457578 <ASN1_generate_nconf@plt+0xfe43cfd8>
   1bd14:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1bd18:	ldc	7, cr15, [r6], #-1012	; 0xfffffc0c
   1bd1c:	ldmdblt	r0!, {r0, r2, r9, sl, lr}
   1bd20:	strtmi	lr, [r8], -r6, ror #2
   1bd24:			; <UNDEFINED> instruction: 0xf7fc1e4e
   1bd28:			; <UNDEFINED> instruction: 0xf7fdea42
   1bd2c:	teqcs	r0, lr, ror #25
   1bd30:			; <UNDEFINED> instruction: 0x46284632
   1bd34:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bd38:	ble	ffca3544 <ASN1_generate_nconf@plt+0xffc88fa4>
   1bd3c:	strtmi	r4, [r0], -r9, lsr #12
   1bd40:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bd44:	strtmi	r4, [r8], -r3, lsl #12
   1bd48:			; <UNDEFINED> instruction: 0xf0002b00
   1bd4c:			; <UNDEFINED> instruction: 0xf7fc815c
   1bd50:	qsaxmi	lr, r0, lr
   1bd54:	ldcl	7, cr15, [r6], #1012	; 0x3f4
   1bd58:	ldrmi	r2, [r1], -r0, lsl #4
   1bd5c:	ldc	7, cr15, [r6], #-1008	; 0xfffffc10
   1bd60:	eorls	r4, r1, r5, lsl #12
   1bd64:			; <UNDEFINED> instruction: 0xf0002800
   1bd68:	stmdals	r9, {r4, r9, pc}
   1bd6c:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bd70:			; <UNDEFINED> instruction: 0xf0002800
   1bd74:			; <UNDEFINED> instruction: 0xf8df8205
   1bd78:	vst3.<illegal width 64>	{d17-d19}, [pc :128], r4
   1bd7c:			; <UNDEFINED> instruction: 0xf8df62d9
   1bd80:	ldrbtmi	r0, [r9], #-1248	; 0xfffffb20
   1bd84:			; <UNDEFINED> instruction: 0xf7fb4478
   1bd88:	andsls	lr, pc, r4, asr lr	; <UNPREDICTABLE>
   1bd8c:	stccs	13, cr9, [r0, #-124]	; 0xffffff84
   1bd90:	mvnhi	pc, r0
   1bd94:	stmdavc	r3, {r0, r5, fp, ip, pc}
   1bd98:			; <UNDEFINED> instruction: 0xf0002b00
   1bd9c:	blls	3bc4c8 <ASN1_generate_nconf@plt+0x3a1f28>
   1bda0:	ldmdavs	fp, {r2, r3, r4, r8, r9, sl, fp, sp, pc}
   1bda4:			; <UNDEFINED> instruction: 0xf0002b00
   1bda8:	blls	23c5a8 <ASN1_generate_nconf@plt+0x222008>
   1bdac:	ldrtmi	r2, [sl], -r5, lsl #2
   1bdb0:			; <UNDEFINED> instruction: 0xf7fa6818
   1bdb4:			; <UNDEFINED> instruction: 0x4605ef5c
   1bdb8:			; <UNDEFINED> instruction: 0xf0002800
   1bdbc:	stmdals	r4, {r2, r4, r5, r6, r7, r8, pc}
   1bdc0:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1bdc4:	ldrne	pc, [ip], #2271	; 0x8df
   1bdc8:	stmiapl	r6, {r0, r5, r9, fp, ip, pc}^
   1bdcc:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1bdd0:	stc	7, cr15, [r4, #-1000]!	; 0xfffffc18
   1bdd4:	ldrne	pc, [r0], #2271	; 0x8df
   1bdd8:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   1bddc:	ldc	7, cr15, [lr, #-1000]	; 0xfffffc18
   1bde0:	ldmdavc	fp, {r0, r1, r3, r5, fp, sp, lr}
   1bde4:			; <UNDEFINED> instruction: 0xf0002b45
   1bde8:	blcs	14bc55c <ASN1_generate_nconf@plt+0x14a1fbc>
   1bdec:	mvnshi	pc, r0
   1bdf0:			; <UNDEFINED> instruction: 0xf0002b56
   1bdf4:			; <UNDEFINED> instruction: 0xf8df80df
   1bdf8:	ldrbtmi	r2, [sl], #-1140	; 0xfffffb8c
   1bdfc:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1be00:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   1be04:	stc	7, cr15, [sl, #-1000]	; 0xfffffc18
   1be08:	ldmdavc	fp, {r0, r1, r3, r5, fp, sp, lr}
   1be0c:			; <UNDEFINED> instruction: 0xf0002b52
   1be10:	stmdavs	sl!, {r0, r1, r2, r6, r7, pc}^
   1be14:			; <UNDEFINED> instruction: 0xf0002a00
   1be18:			; <UNDEFINED> instruction: 0xf8df80c0
   1be1c:	ldmdavs	r0!, {r3, r4, r6, sl, ip}
   1be20:			; <UNDEFINED> instruction: 0xf7fa4479
   1be24:	stmiavs	sl!, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
   1be28:			; <UNDEFINED> instruction: 0xf0002a00
   1be2c:			; <UNDEFINED> instruction: 0xf8df80b3
   1be30:	ldmdavs	r0!, {r3, r6, sl, ip}
   1be34:			; <UNDEFINED> instruction: 0xf7fa4479
   1be38:	stmdbvs	sl!, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1be3c:			; <UNDEFINED> instruction: 0xf0002a00
   1be40:			; <UNDEFINED> instruction: 0xf8df80a6
   1be44:	ldmdavs	r0!, {r3, r4, r5, sl, ip}
   1be48:			; <UNDEFINED> instruction: 0xf7fa4479
   1be4c:	stmdbvs	sl!, {r3, r5, r6, r7, sl, fp, sp, lr, pc}^
   1be50:			; <UNDEFINED> instruction: 0xf0002a00
   1be54:			; <UNDEFINED> instruction: 0xf8df8099
   1be58:	strcs	r1, [r0, #-1064]	; 0xfffffbd8
   1be5c:			; <UNDEFINED> instruction: 0xf04f6830
   1be60:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
   1be64:	ldcl	7, cr15, [sl], {250}	; 0xfa
   1be68:	blmi	ff9d57f8 <ASN1_generate_nconf@plt+0xff9bb258>
   1be6c:	ldmpl	r6, {r2, r9, fp, ip, pc}^
   1be70:	ldrne	pc, [r0], #-2271	; 0xfffff721
   1be74:	ldmdavs	r0!, {r0, r1, r2, r9, fp, ip, pc}
   1be78:			; <UNDEFINED> instruction: 0xf7fa4479
   1be7c:	ldmdavs	r0!, {r4, r6, r7, sl, fp, sp, lr, pc}
   1be80:	b	ffe59e80 <ASN1_generate_nconf@plt+0xffe3f8e0>
   1be84:			; <UNDEFINED> instruction: 0xf04f2500
   1be88:			; <UNDEFINED> instruction: 0xe65137ff
   1be8c:			; <UNDEFINED> instruction: 0x460549fe
   1be90:			; <UNDEFINED> instruction: 0x46044bdc
   1be94:	sxtab16mi	r4, r3, r9, ror #8
   1be98:			; <UNDEFINED> instruction: 0xf04f9a04
   1be9c:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
   1bea0:			; <UNDEFINED> instruction: 0xf7fa6818
   1bea4:			; <UNDEFINED> instruction: 0xe643ecbc
   1bea8:	cfldr32ls	mvfx9, [r3, #-68]	; 0xffffffbc
   1beac:			; <UNDEFINED> instruction: 0xf43f2c00
   1beb0:	strmi	sl, [r3], -r0, ror #27
   1beb4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
   1beb8:			; <UNDEFINED> instruction: 0xf04f0a90
   1bebc:			; <UNDEFINED> instruction: 0xf7fd32ff
   1bec0:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
   1bec4:	cfldrdge	mvd15, [r5, #508]	; 0x1fc
   1bec8:	strcs	r4, [r0], #-2544	; 0xfffff610
   1becc:	strtmi	r4, [r5], -sp, asr #23
   1bed0:			; <UNDEFINED> instruction: 0xe7e14479
   1bed4:	bls	12ee08 <ASN1_generate_nconf@plt+0x114868>
   1bed8:	ldmpl	r6, {r0, r2, r3, r5, r6, r7, r8, fp, lr}^
   1bedc:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1bee0:	ldc	7, cr15, [ip], {250}	; 0xfa
   1bee4:	cfmsub32	mvax4, mvfx14, mvfx8, mvfx12
   1bee8:			; <UNDEFINED> instruction: 0xf7fc0a90
   1beec:			; <UNDEFINED> instruction: 0x4650ee90
   1bef0:	bl	12d9eec <ASN1_generate_nconf@plt+0x12bf94c>
   1bef4:	beq	fe45771c <ASN1_generate_nconf@plt+0xfe43d17c>
   1bef8:			; <UNDEFINED> instruction: 0xf47f2800
   1befc:			; <UNDEFINED> instruction: 0x4605ae7d
   1bf00:			; <UNDEFINED> instruction: 0xf04f4604
   1bf04:			; <UNDEFINED> instruction: 0xe61337ff
   1bf08:			; <UNDEFINED> instruction: 0xf7fd9806
   1bf0c:			; <UNDEFINED> instruction: 0x4601ec1c
   1bf10:			; <UNDEFINED> instruction: 0xf7fd4620
   1bf14:	stmdacs	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1bf18:	mcrge	4, 4, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   1bf1c:			; <UNDEFINED> instruction: 0x46a1e7b2
   1bf20:	strbmi	r9, [sl], -r4, lsl #16
   1bf24:	strcs	r4, [r0], #-2999	; 0xfffff449
   1bf28:			; <UNDEFINED> instruction: 0x462549da
   1bf2c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1bf30:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   1bf34:			; <UNDEFINED> instruction: 0xf7fa6818
   1bf38:	ldrb	lr, [r9, #3186]!	; 0xc72
   1bf3c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1bf40:	blls	1415720 <ASN1_generate_nconf@plt+0x13fb180>
   1bf44:	stmdbls	r6, {r3, r5, r9, sl, lr}
   1bf48:	stmib	sp, {r1, r5, r9, sl, lr}^
   1bf4c:	cdp	3, 1, cr3, cr9, cr0, {0}
   1bf50:			; <UNDEFINED> instruction: 0xf7fb3a90
   1bf54:	strt	lr, [ip], sl, asr #28
   1bf58:	strmi	r4, [r5], -sl, lsr #23
   1bf5c:			; <UNDEFINED> instruction: 0xf04f9a04
   1bf60:	stmibmi	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
   1bf64:	ldrbtmi	r5, [r9], #-2262	; 0xfffff72a
   1bf68:			; <UNDEFINED> instruction: 0xf7fa6830
   1bf6c:	ldmdavs	r0!, {r3, r4, r6, sl, fp, sp, lr, pc}
   1bf70:	b	fe059f70 <ASN1_generate_nconf@plt+0xfe03f9d0>
   1bf74:	blmi	fe9156ec <ASN1_generate_nconf@plt+0xfe8fb14c>
   1bf78:	stmibmi	r8, {r2, r9, fp, ip, pc}^
   1bf7c:	ldrbtmi	r5, [r9], #-2262	; 0xfffff72a
   1bf80:			; <UNDEFINED> instruction: 0xf7fa6830
   1bf84:	strb	lr, [r1], ip, asr #24
   1bf88:	ldrbtmi	r4, [sl], #-2757	; 0xfffff53b
   1bf8c:	bmi	ff195d20 <ASN1_generate_nconf@plt+0xff17b780>
   1bf90:			; <UNDEFINED> instruction: 0xe756447a
   1bf94:	ldrbtmi	r4, [sl], #-2756	; 0xfffff53c
   1bf98:	bmi	ff155cc4 <ASN1_generate_nconf@plt+0xff13b724>
   1bf9c:			; <UNDEFINED> instruction: 0xe73c447a
   1bfa0:	bcs	36150 <ASN1_generate_nconf@plt+0x1bbb0>
   1bfa4:	tsthi	fp, r0	; <UNPREDICTABLE>
   1bfa8:	ldmdavs	r0!, {r0, r6, r7, r8, fp, lr}
   1bfac:			; <UNDEFINED> instruction: 0xf7fa4479
   1bfb0:			; <UNDEFINED> instruction: 0xe72eec36
   1bfb4:	ldrbtmi	r4, [sl], #-2751	; 0xfffff541
   1bfb8:	blmi	fe4d5c40 <ASN1_generate_nconf@plt+0xfe4bb6a0>
   1bfbc:	ldmibmi	lr!, {r2, r9, fp, ip, pc}
   1bfc0:	ldrbtmi	r5, [r9], #-2262	; 0xfffff72a
   1bfc4:			; <UNDEFINED> instruction: 0xf7fa6830
   1bfc8:	ldmvs	r9!, {r1, r3, r5, sl, fp, sp, lr, pc}
   1bfcc:			; <UNDEFINED> instruction: 0xf7fa4628
   1bfd0:	bls	2175f8 <ASN1_generate_nconf@plt+0x1fd058>
   1bfd4:			; <UNDEFINED> instruction: 0x462368b8
   1bfd8:			; <UNDEFINED> instruction: 0xf7fb4629
   1bfdc:	stmdacs	r0, {r7, fp, sp, lr, pc}
   1bfe0:	svcge	0x0046f43f
   1bfe4:	ldmdavs	r0!, {r0, r2, r4, r5, r7, r8, fp, lr}
   1bfe8:			; <UNDEFINED> instruction: 0xf7fa4479
   1bfec:			; <UNDEFINED> instruction: 0xe677ec18
   1bff0:			; <UNDEFINED> instruction: 0xf04f9a04
   1bff4:	blmi	fe0e9ff8 <ASN1_generate_nconf@plt+0xfe0cfa58>
   1bff8:	ldmpl	r3, {r0, r4, r5, r7, r8, fp, lr}^
   1bffc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1c000:	stc	7, cr15, [ip], {250}	; 0xfa
   1c004:			; <UNDEFINED> instruction: 0x461de594
   1c008:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c00c:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
   1c010:	cdpls	5, 1, cr14, cr0, cr14, {4}
   1c014:	ldrtmi	r4, [r1], -r8, lsr #12
   1c018:	stcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
   1c01c:	strtmi	r9, [r3], -r7, lsl #20
   1c020:	ldrtmi	r4, [r0], -r9, lsr #12
   1c024:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c028:	blls	12086b0 <ASN1_generate_nconf@plt+0x11ee110>
   1c02c:			; <UNDEFINED> instruction: 0xf43f2b00
   1c030:	blmi	1d47994 <ASN1_generate_nconf@plt+0x1d2d3f4>
   1c034:	stmibmi	r3!, {r2, r9, fp, ip, pc}
   1c038:	ldrbtmi	r5, [r9], #-2262	; 0xfffff72a
   1c03c:			; <UNDEFINED> instruction: 0xf7fa6830
   1c040:	strb	lr, [sp], -lr, ror #23
   1c044:	strtmi	r2, [r0], -r2, lsl #2
   1c048:	svc	0x0056f7fc
   1c04c:			; <UNDEFINED> instruction: 0xf47f2800
   1c050:			; <UNDEFINED> instruction: 0xe717ae59
   1c054:	blmi	1b0206c <ASN1_generate_nconf@plt+0x1ae7acc>
   1c058:	bls	1ee6cc <ASN1_generate_nconf@plt+0x1d412c>
   1c05c:	ldrbtmi	r5, [r9], #-2245	; 0xfffff73b
   1c060:			; <UNDEFINED> instruction: 0xf7fa6828
   1c064:	stmdavs	r8!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   1c068:	b	15a068 <ASN1_generate_nconf@plt+0x13fac8>
   1c06c:	ldmdbls	r2, {r1, r3, r8, r9, sl, sp, lr, pc}
   1c070:			; <UNDEFINED> instruction: 0xf7fe4620
   1c074:	stmdacs	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
   1c078:	svcge	0x0051f47f
   1c07c:	svceq	0x0000f1b9
   1c080:	cfstrdge	mvd15, [r6, #-252]	; 0xffffff04
   1c084:			; <UNDEFINED> instruction: 0xf04f9513
   1c088:	ldcls	8, cr3, [r1, #-1020]	; 0xfffffc04
   1c08c:	stmdacs	r0, {r0, r2, r4, sp, lr, pc}
   1c090:			; <UNDEFINED> instruction: 0x4601db30
   1c094:			; <UNDEFINED> instruction: 0xf7fb4658
   1c098:	strmi	lr, [r4], -sl, lsr #23
   1c09c:			; <UNDEFINED> instruction: 0xf7fb4648
   1c0a0:	strmi	lr, [r7], -lr, lsl #24
   1c0a4:			; <UNDEFINED> instruction: 0xf7fb4620
   1c0a8:	strmi	lr, [r5], -sl, lsl #24
   1c0ac:			; <UNDEFINED> instruction: 0x46294638
   1c0b0:	mrc	7, 4, APSR_nzcv, cr12, cr11, {7}
   1c0b4:			; <UNDEFINED> instruction: 0xf43f2800
   1c0b8:			; <UNDEFINED> instruction: 0x4642aef7
   1c0bc:			; <UNDEFINED> instruction: 0x46584631
   1c0c0:	ldrbtcc	pc, [pc], #424	; 1c0c8 <ASN1_generate_nconf@plt+0x1b28>	; <UNPREDICTABLE>
   1c0c4:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
   1c0c8:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   1c0cc:	b	51e664 <ASN1_generate_nconf@plt+0x5040c4>
   1c0d0:	pkhtbmi	r7, r0, r0, asr #7
   1c0d4:	stmdbls	r4, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
   1c0d8:	blmi	12a50e0 <ASN1_generate_nconf@plt+0x128ab40>
   1c0dc:	bls	ad978 <ASN1_generate_nconf@plt+0x933d8>
   1c0e0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c0e4:	ldmdbmi	r9!, {r0, r1, r3, r6, r7, fp, ip, lr}^
   1c0e8:	ldmdavs	r8, {r1, r4, r6, fp, sp, lr}
   1c0ec:			; <UNDEFINED> instruction: 0xf7fa4479
   1c0f0:	ldr	lr, [sp, #-2966]	; 0xfffff46a
   1c0f4:	stmdbls	r4, {r0, r1, r6, r8, r9, fp, lr}
   1c0f8:	ldrls	r9, [r1, #-2562]	; 0xfffff5fe
   1c0fc:	ldmdavs	r2, {r0, r1, r3, r6, r7, fp, ip, lr}^
   1c100:	cmnlt	sp, r8, lsl r8
   1c104:	ldmvs	fp, {r0, r4, r8, r9, fp, ip, pc}
   1c108:	ldmvs	r9!, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}
   1c10c:	strcs	r9, [r0], #-256	; 0xffffff00
   1c110:	strtmi	r4, [r5], -pc, ror #18
   1c114:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c118:			; <UNDEFINED> instruction: 0xf7fa4479
   1c11c:	str	lr, [r7, #-2944]	; 0xfffff480
   1c120:	ldrbtmi	r4, [fp], #-2924	; 0xfffff494
   1c124:	stmdbmi	ip!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1c128:			; <UNDEFINED> instruction: 0xe7ef4479
   1c12c:	svc	0x00a8f7fc
   1c130:	vmla.i8	q10, q0, q13
   1c134:	ldrbtmi	r6, [r9], #-726	; 0xfffffd2a
   1c138:			; <UNDEFINED> instruction: 0xf7fb9102
   1c13c:	stmdbls	r2, {r4, r6, r8, sl, fp, sp, lr, pc}
   1c140:	vtst.8	d25, d0, d15
   1c144:			; <UNDEFINED> instruction: 0xf7fb62d7
   1c148:			; <UNDEFINED> instruction: 0x4605ec74
   1c14c:	stmdacs	r0, {r0, r5, ip, pc}
   1c150:	mcrge	4, 1, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   1c154:			; <UNDEFINED> instruction: 0xf04f9a04
   1c158:	blmi	aaa15c <ASN1_generate_nconf@plt+0xa8fbbc>
   1c15c:	ldmpl	r3, {r5, r6, r8, fp, lr}^
   1c160:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1c164:	bl	16da154 <ASN1_generate_nconf@plt+0x16bfbb4>
   1c168:	bls	1554f8 <ASN1_generate_nconf@plt+0x13af58>
   1c16c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c170:	ldmdbmi	ip, {r2, r5, r8, r9, fp, lr}^
   1c174:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1c178:			; <UNDEFINED> instruction: 0xf7fa6818
   1c17c:	ldrb	lr, [r7], #2896	; 0xb50
   1c180:			; <UNDEFINED> instruction: 0xf7fc9809
   1c184:	andsls	lr, pc, r0, lsr lr	; <UNPREDICTABLE>
   1c188:	bls	155990 <ASN1_generate_nconf@plt+0x13b3f0>
   1c18c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c190:	ldmdbmi	r5, {r2, r3, r4, r8, r9, fp, lr}^
   1c194:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1c198:			; <UNDEFINED> instruction: 0xf7fa6818
   1c19c:	strb	lr, [r7], #2880	; 0xb40
   1c1a0:	ldrbtmi	r4, [sl], #-2642	; 0xfffff5ae
   1c1a4:	blls	255a54 <ASN1_generate_nconf@plt+0x23b4b4>
   1c1a8:	tstcs	r3, sl, lsr r6
   1c1ac:			; <UNDEFINED> instruction: 0xf7fa6818
   1c1b0:			; <UNDEFINED> instruction: 0x4605ed5e
   1c1b4:			; <UNDEFINED> instruction: 0xf0002800
   1c1b8:	stmdals	r4, {r0, r1, r5, r7, pc}
   1c1bc:	stmdbmi	ip, {r0, r4, r8, r9, fp, lr}^
   1c1c0:	stmiapl	r6, {r0, r1, r2, r3, r4, r9, fp, ip, pc}^
   1c1c4:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1c1c8:	bl	a5a1b8 <ASN1_generate_nconf@plt+0xa3fc18>
   1c1cc:	ldmdavs	r0!, {r0, r3, r6, r8, fp, lr}
   1c1d0:			; <UNDEFINED> instruction: 0xf7fa4479
   1c1d4:	ldrb	lr, [sp, #2852]!	; 0xb24
   1c1d8:	ldrbtmi	r4, [sl], #-2631	; 0xfffff5b9
   1c1dc:	bmi	1215a1c <ASN1_generate_nconf@plt+0x11fb47c>
   1c1e0:	uxtab	r4, r1, sl, ror #8
   1c1e4:	andeq	r3, r6, r6, lsl #6
   1c1e8:	andeq	r1, r0, r0, ror r5
   1c1ec:	andeq	r3, r6, ip, ror #5
   1c1f0:	andeq	r6, r3, r4, lsl #19
   1c1f4:	andeq	sl, r6, r6, lsl #23
   1c1f8:	andeq	r6, r3, r4, lsl #19
   1c1fc:	muleq	r3, r2, fp
   1c200:	andeq	r6, r3, r4, asr r8
   1c204:	andeq	r1, r0, r0, lsr #11
   1c208:	andeq	r6, r3, r0, ror #16
   1c20c:	andeq	sl, r4, r2, lsr r9
   1c210:	strdeq	r6, [r3], -lr
   1c214:	andeq	r6, r3, r4, ror #14
   1c218:	andeq	r6, r3, ip, ror r7
   1c21c:	andeq	r6, r3, r8, asr r7
   1c220:	muleq	r3, sl, r7
   1c224:	muleq	r3, r8, r7
   1c228:	andeq	r6, r3, lr, asr #15
   1c22c:	andeq	r6, r3, sl, ror r7
   1c230:	andeq	r6, r3, sl, ror r6
   1c234:	andeq	r6, r3, r6, lsr #13
   1c238:	andeq	r6, r3, r8, ror r6
   1c23c:	andeq	r6, r3, r8, lsr #13
   1c240:	andeq	r6, r3, sl, lsl #13
   1c244:			; <UNDEFINED> instruction: 0x000362b6
   1c248:	muleq	r6, r6, lr
   1c24c:	muleq	r3, r0, r4
   1c250:	andeq	r6, r3, sl, asr #10
   1c254:	andeq	sl, r6, sl, lsr r7
   1c258:	andeq	sl, r6, r2, ror r6
   1c25c:	andeq	r6, r3, lr, rrx
   1c260:	andeq	r6, r3, ip, ror r0
   1c264:	andeq	r6, r3, r8, lsr #12
   1c268:	andeq	r6, r3, r6, lsl #16
   1c26c:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   1c270:	andeq	r6, r3, lr, lsl #13
   1c274:	muleq	r3, r8, r6
   1c278:	muleq	r3, r8, r6
   1c27c:	muleq	r3, r8, r6
   1c280:	muleq	r3, r2, r6
   1c284:	muleq	r3, r0, r4
   1c288:	andeq	r5, r3, r8, asr #22
   1c28c:	andeq	r5, r3, ip, lsl #22
   1c290:	andeq	r6, r3, r8, asr #7
   1c294:	andeq	r6, r3, r6, asr #6
   1c298:	andeq	r6, r3, r2, lsr #8
   1c29c:	andeq	r6, r3, r2, lsr r4
   1c2a0:	muleq	r3, lr, r0
   1c2a4:	muleq	r3, r8, r0
   1c2a8:	muleq	r3, r2, r0
   1c2ac:	andeq	r6, r3, ip, lsl #1
   1c2b0:	strdeq	r6, [r3], -r8
   1c2b4:	andeq	r6, r3, sl, asr r0
   1c2b8:	andeq	r6, r3, r6, lsr #6
   1c2bc:	andeq	r6, r3, r8, asr #6
   1c2c0:	andeq	r5, r3, r0, ror #19
   1c2c4:	andeq	r6, r3, r2, lsr #6
   1c2c8:	andeq	r6, r3, sl, lsr #5
   1c2cc:	andeq	r6, r3, ip, ror #1
   1c2d0:	andeq	r6, r3, r4, lsl r1
   1c2d4:	andeq	r5, r3, r6, asr #29
   1c2d8:	andeq	r5, r3, r0, asr #29
   1c2dc:			; <UNDEFINED> instruction: 0x00035cba
   1c2e0:	andeq	r5, r3, ip, ror r8
   1c2e4:	andeq	r5, r3, r6, ror #16
   1c2e8:	andeq	r5, r3, r6, asr #16
   1c2ec:	andeq	r5, r3, lr, ror lr
   1c2f0:	andeq	r6, r3, r0, ror #4
   1c2f4:	andeq	r6, r3, r8, lsl #5
   1c2f8:	andeq	r5, r3, lr, lsr lr
   1c2fc:	andeq	r5, r3, r8, asr #28
   1c300:	blcs	4303c <ASN1_generate_nconf@plt+0x28a9c>
   1c304:	sbchi	pc, r9, r0
   1c308:	bls	12f10c <ASN1_generate_nconf@plt+0x114b6c>
   1c30c:	ldmdbmi	pc!, {r1, r2, r4, r6, r7, fp, ip, lr}^	; <UNPREDICTABLE>
   1c310:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   1c314:	b	fe0da304 <ASN1_generate_nconf@plt+0xfe0bfd64>
   1c318:			; <UNDEFINED> instruction: 0xf8d64620
   1c31c:			; <UNDEFINED> instruction: 0xf7fd8000
   1c320:			; <UNDEFINED> instruction: 0x4601e9b8
   1c324:			; <UNDEFINED> instruction: 0xf7fa4640
   1c328:	blls	1197b00 <ASN1_generate_nconf@plt+0x117d560>
   1c32c:			; <UNDEFINED> instruction: 0xf0402b00
   1c330:	ldmdbmi	r7!, {r2, r3, r4, r7, pc}^
   1c334:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   1c338:	b	1c5a328 <ASN1_generate_nconf@plt+0x1c3fd88>
   1c33c:	ldmiblt	r3!, {r1, r2, r6, r8, r9, fp, ip, pc}^
   1c340:	ldmdavs	r0!, {r2, r4, r5, r6, r8, fp, lr}
   1c344:			; <UNDEFINED> instruction: 0xf7fa4479
   1c348:	blls	11d6cf8 <ASN1_generate_nconf@plt+0x11bc758>
   1c34c:	ldmdavs	r0!, {r0, r1, r3, r8, sp}
   1c350:			; <UNDEFINED> instruction: 0xf7fd461a
   1c354:	bls	11d7754 <ASN1_generate_nconf@plt+0x11bd1b4>
   1c358:	stmdage	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}
   1c35c:			; <UNDEFINED> instruction: 0xf88d2119
   1c360:	bls	124588 <ASN1_generate_nconf@plt+0x109fe8>
   1c364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c368:	svc	0x0006f7fa
   1c36c:			; <UNDEFINED> instruction: 0xf0002800
   1c370:			; <UNDEFINED> instruction: 0xf89d808b
   1c374:			; <UNDEFINED> instruction: 0xf0033088
   1c378:	blcs	165d2fc <ASN1_generate_nconf@plt+0x1642d5c>
   1c37c:			; <UNDEFINED> instruction: 0x4620d17c
   1c380:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
   1c384:			; <UNDEFINED> instruction: 0xf7fa4680
   1c388:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1c38c:	addshi	pc, pc, r0, asr #32
   1c390:	movwcs	lr, #51677	; 0xc9dd
   1c394:	stmdbls	sl, {r5, r9, sl, lr}
   1c398:			; <UNDEFINED> instruction: 0xf8c0f014
   1c39c:			; <UNDEFINED> instruction: 0xf43f2800
   1c3a0:			; <UNDEFINED> instruction: 0xf8dfadcd
   1c3a4:	vand	<illegal reg q12.5>, q0, q12
   1c3a8:	ldmdami	sp, {r1, r6, r9, ip, sp, lr}^
   1c3ac:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
   1c3b0:			; <UNDEFINED> instruction: 0xf7fb4649
   1c3b4:			; <UNDEFINED> instruction: 0x4603eb3e
   1c3b8:	tstls	ip, #32, 12	; 0x2000000
   1c3bc:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c3c0:	ldrbtmi	r4, [r9], #-2392	; 0xfffff6a8
   1c3c4:	stmdavs	r0, {r7, r9, sl, lr}
   1c3c8:			; <UNDEFINED> instruction: 0xf02e3001
   1c3cc:			; <UNDEFINED> instruction: 0xf8d8f9e5
   1c3d0:			; <UNDEFINED> instruction: 0xf8d82000
   1c3d4:	andsls	r1, sp, r8
   1c3d8:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c3dc:	ldrd	pc, [r0], -r8
   1c3e0:	stceq	0, cr15, [r0], {79}	; 0x4f
   1c3e4:			; <UNDEFINED> instruction: 0x46499b1d
   1c3e8:	vst2.16	{d20-d21}, [pc]
   1c3ec:			; <UNDEFINED> instruction: 0xf80362e9
   1c3f0:	ldrbtmi	ip, [r8], #-14
   1c3f4:	rsbsgt	pc, r8, sp, asr #17
   1c3f8:	bl	6da3ec <ASN1_generate_nconf@plt+0x6bfe4c>
   1c3fc:	eorls	r9, r0, ip, lsl fp
   1c400:	subsle	r2, fp, r0, lsl #22
   1c404:	blcs	43080 <ASN1_generate_nconf@plt+0x28ae0>
   1c408:	stmdacs	r0, {r3, r4, r6, ip, lr, pc}
   1c40c:	blls	89056c <ASN1_generate_nconf@plt+0x875fcc>
   1c410:	subsle	r2, r3, r0, lsl #22
   1c414:	andscs	r4, ip, r5, asr #18
   1c418:			; <UNDEFINED> instruction: 0xf02e4479
   1c41c:	svcne	0x0003f9bd
   1c420:	andseq	pc, r4, #0, 2
   1c424:			; <UNDEFINED> instruction: 0xf8574605
   1c428:			; <UNDEFINED> instruction: 0xf8431b04
   1c42c:	addsmi	r1, sl, #4, 30
   1c430:	blls	250c1c <ASN1_generate_nconf@plt+0x23667c>
   1c434:	strtmi	r2, [r9], -r0, lsl #14
   1c438:	ldmdavs	r8, {r0, r1, r2, r3, r5, r7, r8, sp, lr}
   1c43c:	bl	fe45a430 <ASN1_generate_nconf@plt+0xfe43fe90>
   1c440:	suble	r2, pc, r0, lsl #16
   1c444:			; <UNDEFINED> instruction: 0x4638493a
   1c448:	rscvs	pc, ip, #1325400064	; 0x4f000000
   1c44c:	ldrbtmi	r2, [r9], #-1793	; 0xfffff8ff
   1c450:	bl	ff15a444 <ASN1_generate_nconf@plt+0xff13fea4>
   1c454:			; <UNDEFINED> instruction: 0xf7fc4658
   1c458:			; <UNDEFINED> instruction: 0xee18ebda
   1c45c:			; <UNDEFINED> instruction: 0xf7fc0a90
   1c460:	blls	1973c0 <ASN1_generate_nconf@plt+0x17ce20>
   1c464:			; <UNDEFINED> instruction: 0xf7ff601c
   1c468:	ldmdbmi	r2!, {r1, r7, r8, r9, fp, ip, sp, pc}
   1c46c:	ldmdavs	r0!, {r1, r3, r4, r9, sl, lr}
   1c470:			; <UNDEFINED> instruction: 0xf7fa4479
   1c474:	smmls	ip, r4, r9, lr
   1c478:	ldmdavs	r0!, {r0, r1, r2, r3, r5, r8, fp, lr}
   1c47c:	svcls	0x00464479
   1c480:	stmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c484:	bllt	155a488 <ASN1_generate_nconf@plt+0x153fee8>
   1c488:	stmdbmi	ip!, {r1, r2, r6, r8, sl, fp, ip, pc}
   1c48c:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   1c490:			; <UNDEFINED> instruction: 0xf7fa462f
   1c494:			; <UNDEFINED> instruction: 0xf7ffe9c4
   1c498:	bls	14b1cc <ASN1_generate_nconf@plt+0x130c2c>
   1c49c:	stmdbmi	r8!, {r1, r3, r4, r8, r9, fp, lr}
   1c4a0:	ldrbtmi	r5, [r9], #-2262	; 0xfffff72a
   1c4a4:			; <UNDEFINED> instruction: 0xf7fa6830
   1c4a8:	blls	1316b98 <ASN1_generate_nconf@plt+0x12fc5f8>
   1c4ac:			; <UNDEFINED> instruction: 0x46216830
   1c4b0:	vst1.16	{d25-d26}, [r3], ip
   1c4b4:			; <UNDEFINED> instruction: 0xf7fc7302
   1c4b8:			; <UNDEFINED> instruction: 0xe728ef96
   1c4bc:			; <UNDEFINED> instruction: 0xf04f4921
   1c4c0:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
   1c4c4:			; <UNDEFINED> instruction: 0xf7fa4479
   1c4c8:			; <UNDEFINED> instruction: 0xf7ffe9aa
   1c4cc:	stmdals	sl, {r0, r4, r5, r8, r9, fp, ip, sp, pc}
   1c4d0:	mcr	7, 2, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
   1c4d4:			; <UNDEFINED> instruction: 0xf47f2800
   1c4d8:	stmdbls	sl, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   1c4dc:			; <UNDEFINED> instruction: 0xf7fd4640
   1c4e0:	ldrb	lr, [r5, -sl, lsl #30]
   1c4e4:			; <UNDEFINED> instruction: 0xf04f4918
   1c4e8:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
   1c4ec:			; <UNDEFINED> instruction: 0xf7fa4479
   1c4f0:	blls	256b50 <ASN1_generate_nconf@plt+0x23c5b0>
   1c4f4:	ldmdavs	r0!, {r0, r2, r4, r8, fp, lr}
   1c4f8:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
   1c4fc:			; <UNDEFINED> instruction: 0xf7fa691a
   1c500:			; <UNDEFINED> instruction: 0xf7ffe98e
   1c504:	svclt	0x0000bb15
   1c508:	andeq	r1, r0, r0, lsr #11
   1c50c:	andeq	r6, r3, lr, lsl #4
   1c510:	andeq	r3, r4, sl, asr #30
   1c514:	andeq	r6, r3, r0, lsl r2
   1c518:	andeq	r1, r0, r4, lsl #11
   1c51c:	andeq	r5, r3, r4, asr #20
   1c520:	andeq	r5, r3, sl, lsl #21
   1c524:	andeq	r6, r3, r6, lsl #4
   1c528:	andeq	r5, r3, sl, asr sl
   1c52c:			; <UNDEFINED> instruction: 0x000361bc
   1c530:	andeq	r5, r3, r2, lsr #19
   1c534:	ldrdeq	r6, [r3], -r8
   1c538:	andeq	r6, r3, r8, lsr #2
   1c53c:	andeq	r6, r3, r6, ror #1
   1c540:	andeq	r6, r3, r6, rrx
   1c544:	andeq	r5, r3, r8, lsl r5
   1c548:	andeq	r5, r3, r0, ror r9
   1c54c:	andeq	r5, r3, lr, ror r9
   1c550:	svcmi	0x00f0e92d
   1c554:	strmi	r4, [r8], r7, lsl #12
   1c558:	ldmdbmi	pc, {r3, r9, sl, lr}^	; <UNPREDICTABLE>
   1c55c:			; <UNDEFINED> instruction: 0x4691b097
   1c560:	ldrbtmi	r4, [r9], #-1690	; 0xfffff966
   1c564:	ldrsblt	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   1c568:	bl	ada55c <ASN1_generate_nconf@plt+0xabffbc>
   1c56c:			; <UNDEFINED> instruction: 0x460544fb
   1c570:			; <UNDEFINED> instruction: 0xf0002800
   1c574:	movwcs	r8, #146	; 0x92
   1c578:			; <UNDEFINED> instruction: 0x4619461a
   1c57c:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   1c580:	stmdacs	r0, {r2, r9, sl, lr}
   1c584:	addshi	pc, ip, r0
   1c588:			; <UNDEFINED> instruction: 0xf85b4b55
   1c58c:	blls	bfc5a0 <ASN1_generate_nconf@plt+0xbe2000>
   1c590:	ldrdeq	pc, [r0], -r8
   1c594:	cmnle	ip, r0, lsl #22
   1c598:	ldrbtmi	r4, [r9], #-2386	; 0xfffff6ae
   1c59c:	ldmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c5a0:	blcs	43278 <ASN1_generate_nconf@plt+0x28cd8>
   1c5a4:	strtmi	sp, [r0], -lr, asr #2
   1c5a8:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c5ac:	stmdacs	r0, {r0, r9, sl, lr}
   1c5b0:			; <UNDEFINED> instruction: 0x4620d07d
   1c5b4:	svc	0x004cf7fc
   1c5b8:	blle	18a3dd8 <ASN1_generate_nconf@plt+0x1889838>
   1c5bc:	ldrdeq	pc, [r0], -r8
   1c5c0:	stmdbmi	r9, {r1, r2, r3, r6, ip, lr, pc}^
   1c5c4:			; <UNDEFINED> instruction: 0xf7fa4479
   1c5c8:	blls	a96a78 <ASN1_generate_nconf@plt+0xa7c4d8>
   1c5cc:	svcls	0x00234638
   1c5d0:			; <UNDEFINED> instruction: 0x46494652
   1c5d4:	blls	a41200 <ASN1_generate_nconf@plt+0xa26c60>
   1c5d8:	svcls	0x00229702
   1c5dc:	blls	a01204 <ASN1_generate_nconf@plt+0x9e6c64>
   1c5e0:	svcls	0x00219701
   1c5e4:	blls	9c1208 <ASN1_generate_nconf@plt+0x9a6c68>
   1c5e8:	movwls	r9, #26368	; 0x6700
   1c5ec:	movwls	r9, #23333	; 0x5b25
   1c5f0:	vldrne	d9, [lr, #-140]	; 0xffffff74
   1c5f4:	cfmsuba32ls	mvax0, mvax9, mvfx4, mvfx3
   1c5f8:	ldrls	r9, [r5], -r4, lsr #22
   1c5fc:	movwls	r9, #20019	; 0x4e33
   1c600:	ldrls	r9, [r4], -r0, lsr #22
   1c604:			; <UNDEFINED> instruction: 0x96139e32
   1c608:			; <UNDEFINED> instruction: 0x96129e31
   1c60c:			; <UNDEFINED> instruction: 0x96119e30
   1c610:	ldrls	r9, [r0], -lr, lsr #28
   1c614:	stmib	sp, {r0, r2, r3, r5, r9, sl, fp, ip, pc}^
   1c618:	cfmadda32ls	mvax0, mvax4, mvfx15, mvfx14
   1c61c:	cfmadda32ls	mvax0, mvax9, mvfx12, mvfx13
   1c620:	cfmadda32ls	mvax0, mvax9, mvfx11, mvfx12
   1c624:	cfmadda32ls	mvax0, mvax9, mvfx10, mvfx11
   1c628:			; <UNDEFINED> instruction: 0xf7ff960a
   1c62c:	strmi	pc, [r6], -r1, ror #16
   1c630:			; <UNDEFINED> instruction: 0xf7fb4620
   1c634:	strtmi	lr, [r8], -r6, lsl #27
   1c638:	bl	fec5a634 <ASN1_generate_nconf@plt+0xfec40094>
   1c63c:	andslt	r4, r7, r0, lsr r6
   1c640:	svchi	0x00f0e8bd
   1c644:	strtmi	r4, [r0], -r9, asr #12
   1c648:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
   1c64c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1c650:	stmdbmi	r6!, {r0, r3, r5, r7, r8, ip, lr, pc}
   1c654:	ldrdeq	pc, [r0], -r8
   1c658:			; <UNDEFINED> instruction: 0xf7fa4479
   1c65c:	strb	lr, [r7, r0, ror #17]!
   1c660:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
   1c664:	ldm	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c668:	ldrdeq	pc, [r0], -r8
   1c66c:	svc	0x0002f7fd
   1c670:	bls	c965f0 <ASN1_generate_nconf@plt+0xc7c050>
   1c674:	strtmi	r2, [r1], -r0, lsl #6
   1c678:	ldc	7, cr15, [sl], {252}	; 0xfc
   1c67c:	ldrdeq	pc, [r0], -r8
   1c680:	ldmdbmi	ip, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
   1c684:			; <UNDEFINED> instruction: 0xf8d82600
   1c688:	ldrbtmi	r0, [r9], #-0
   1c68c:	stmia	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c690:	ldrdeq	pc, [r0], -r8
   1c694:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   1c698:	bmi	4965c8 <ASN1_generate_nconf@plt+0x47c028>
   1c69c:			; <UNDEFINED> instruction: 0xf04f4604
   1c6a0:			; <UNDEFINED> instruction: 0xf85b36ff
   1c6a4:	ldmdavs	r0, {r1, sp}
   1c6a8:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   1c6ac:	ldmdbmi	r2, {r6, r7, r8, r9, sl, sp, lr, pc}
   1c6b0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1c6b4:	ldrdeq	pc, [r0], -r8
   1c6b8:			; <UNDEFINED> instruction: 0xf7fa4479
   1c6bc:			; <UNDEFINED> instruction: 0xe7b7e8b0
   1c6c0:	strbmi	r4, [r2], -r7, lsl #16
   1c6c4:			; <UNDEFINED> instruction: 0xf04f490d
   1c6c8:			; <UNDEFINED> instruction: 0xf85b36ff
   1c6cc:	ldrbtmi	r0, [r9], #-0
   1c6d0:			; <UNDEFINED> instruction: 0xf7fa6800
   1c6d4:	str	lr, [fp, r4, lsr #17]!
   1c6d8:	andeq	r7, r3, lr, lsr #7
   1c6dc:	andeq	r2, r6, r0, lsr #9
   1c6e0:	andeq	r1, r0, r0, lsr #11
   1c6e4:	andeq	r6, r3, r2, lsr #1
   1c6e8:	andeq	r6, r3, r8, asr r1
   1c6ec:	andeq	r6, r3, r4, lsl r0
   1c6f0:	andeq	r6, r3, r6, lsl #1
   1c6f4:	andeq	r6, r3, r6, lsr r0
   1c6f8:	andeq	r5, r3, ip, ror #31
   1c6fc:	andeq	r5, r3, r2, asr #30
   1c700:	svcmi	0x00f0e92d
   1c704:	addlt	r4, r3, pc, lsl #12
   1c708:	ldrmi	r4, [r2], r2, lsl #19
   1c70c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   1c710:			; <UNDEFINED> instruction: 0xf640980c
   1c714:	ldrmi	r1, [r8], ip, asr #5
   1c718:	andge	pc, r4, sp, asr #17
   1c71c:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c720:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
   1c724:	strmi	r9, [r6], -r0, lsl #6
   1c728:			; <UNDEFINED> instruction: 0xf0002800
   1c72c:			; <UNDEFINED> instruction: 0x212c809b
   1c730:	stc	7, cr15, [lr, #1000]	; 0x3e8
   1c734:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1c738:	strcs	sp, [r0, #-60]	; 0xffffffc4
   1c73c:			; <UNDEFINED> instruction: 0xf80a212c
   1c740:	ldrbmi	r5, [r0], -r1, lsl #22
   1c744:	stc	7, cr15, [r4, #1000]	; 0x3e8
   1c748:	smlabblt	r8, r1, r6, r4
   1c74c:	blpl	9a778 <ASN1_generate_nconf@plt+0x801d8>
   1c750:			; <UNDEFINED> instruction: 0xf7fdb184
   1c754:	strmi	lr, [r5], -r6, asr #16
   1c758:	stmdacs	r0, {r5, sp, lr}
   1c75c:	addhi	pc, sp, r0
   1c760:			; <UNDEFINED> instruction: 0xf7fc4631
   1c764:			; <UNDEFINED> instruction: 0x4604eab4
   1c768:			; <UNDEFINED> instruction: 0xf0002800
   1c76c:			; <UNDEFINED> instruction: 0xf1ba8090
   1c770:	eorle	r0, r2, r0, lsl #30
   1c774:			; <UNDEFINED> instruction: 0xf04f4d69
   1c778:	stmdbmi	r9!, {r8, r9, fp}^
   1c77c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   1c780:	and	r3, r1, r4, lsl #10
   1c784:	blne	15a8e0 <ASN1_generate_nconf@plt+0x140340>
   1c788:			; <UNDEFINED> instruction: 0xf7fa4650
   1c78c:			; <UNDEFINED> instruction: 0x4604ed9e
   1c790:			; <UNDEFINED> instruction: 0xf10bb378
   1c794:			; <UNDEFINED> instruction: 0xf1bb0b01
   1c798:	mvnsle	r0, fp, lsl #30
   1c79c:	strcs	r9, [r0, #-2048]	; 0xfffff800
   1c7a0:	ldrbmi	r4, [r2], -r0, ror #22
   1c7a4:	strtmi	r4, [ip], -r0, ror #18
   1c7a8:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   1c7ac:			; <UNDEFINED> instruction: 0xf7fa6818
   1c7b0:	ands	lr, r0, r6, lsr r8
   1c7b4:	stccs	6, cr4, [r0], {129}	; 0x81
   1c7b8:	strcs	sp, [r0, #-459]	; 0xfffffe35
   1c7bc:	bcc	18900 <ASN1_ITEM_get@plt+0x8>
   1c7c0:			; <UNDEFINED> instruction: 0xf8c7b10f
   1c7c4:	strcs	sl, [r1], #-0
   1c7c8:	svceq	0x0000f1b8
   1c7cc:			; <UNDEFINED> instruction: 0xf8c8d003
   1c7d0:	strcs	r5, [r1], #-0
   1c7d4:	ldmdbmi	r5, {r8, sl, sp}^
   1c7d8:			; <UNDEFINED> instruction: 0xf6404630
   1c7dc:	ldrbtmi	r2, [r9], #-554	; 0xfffffdd6
   1c7e0:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c7e4:			; <UNDEFINED> instruction: 0xf7fc4628
   1c7e8:			; <UNDEFINED> instruction: 0x4620e9b2
   1c7ec:	pop	{r0, r1, ip, sp, pc}
   1c7f0:			; <UNDEFINED> instruction: 0xf1bb8ff0
   1c7f4:	ldrbmi	r0, [sl], r7, lsl #30
   1c7f8:			; <UNDEFINED> instruction: 0xf1bbd030
   1c7fc:	andsle	r0, fp, r8, lsl #30
   1c800:	movweq	pc, #37291	; 0x91ab	; <UNPREDICTABLE>
   1c804:	svclt	0x00882b01
   1c808:	ldmle	r9, {r0, r2, r9, sl, lr}^
   1c80c:	svceq	0x0000f1b9
   1c810:			; <UNDEFINED> instruction: 0xf7fad05c
   1c814:			; <UNDEFINED> instruction: 0x4605ec58
   1c818:	rsble	r2, r7, r0, lsl #16
   1c81c:			; <UNDEFINED> instruction: 0xf7fc4649
   1c820:			; <UNDEFINED> instruction: 0x4604e972
   1c824:	eorsle	r2, sp, r0, lsl #16
   1c828:	svceq	0x0009f1bb
   1c82c:			; <UNDEFINED> instruction: 0xf04fbf0c
   1c830:			; <UNDEFINED> instruction: 0xf04f0a01
   1c834:	strb	r0, [r3, r2, lsl #20]
   1c838:	svceq	0x0000f1b9
   1c83c:			; <UNDEFINED> instruction: 0x4601d03c
   1c840:			; <UNDEFINED> instruction: 0xf7fc4648
   1c844:	strmi	lr, [r5], -sl, ror #17
   1c848:	subsle	r2, r8, r0, lsl #16
   1c84c:	blcs	43458 <ASN1_generate_nconf@plt+0x28eb8>
   1c850:			; <UNDEFINED> instruction: 0xf04fd046
   1c854:	strtmi	r0, [r5], -r6, lsl #20
   1c858:			; <UNDEFINED> instruction: 0xe7b16018
   1c85c:			; <UNDEFINED> instruction: 0xf04f4605
   1c860:	str	r0, [sp, r8, lsl #20]!
   1c864:	strmi	r9, [r5], -r0, lsl #20
   1c868:	strmi	r4, [r4], -lr, lsr #22
   1c86c:	ldmpl	r3, {r4, r5, r8, fp, lr}^
   1c870:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1c874:	svc	0x00d2f7f9
   1c878:	bls	56734 <ASN1_generate_nconf@plt+0x3c194>
   1c87c:	blmi	a6e094 <ASN1_generate_nconf@plt+0xa53af4>
   1c880:	ldmpl	r3, {r2, r3, r5, r8, fp, lr}^
   1c884:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1c888:	svc	0x00c8f7f9
   1c88c:	strmi	lr, [r5], -r3, lsr #15
   1c890:	stmdals	r0, {r2, r5, r8, r9, fp, lr}
   1c894:	stmdbmi	r8!, {r1, r4, r5, r9, sl, lr}
   1c898:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   1c89c:			; <UNDEFINED> instruction: 0xf7f96818
   1c8a0:			; <UNDEFINED> instruction: 0xe798efbe
   1c8a4:	strbmi	r9, [sl], -r0, lsl #16
   1c8a8:	stmdbmi	r4!, {r1, r2, r3, r4, r8, r9, fp, lr}
   1c8ac:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   1c8b0:			; <UNDEFINED> instruction: 0xf7f96818
   1c8b4:			; <UNDEFINED> instruction: 0xe78eefb4
   1c8b8:	strmi	r9, [r5], -r0, lsl #20
   1c8bc:	stmdbmi	r0!, {r0, r3, r4, r8, r9, fp, lr}
   1c8c0:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1c8c4:			; <UNDEFINED> instruction: 0xf7f96818
   1c8c8:	str	lr, [r4, sl, lsr #31]
   1c8cc:	strmi	r9, [r5], -r0, lsl #20
   1c8d0:	ldmdbmi	ip, {r2, r4, r8, r9, fp, lr}
   1c8d4:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1c8d8:			; <UNDEFINED> instruction: 0xf7f96818
   1c8dc:	ldrb	lr, [sl, -r0, lsr #31]!
   1c8e0:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
   1c8e4:	beq	1d8a28 <ASN1_generate_nconf@plt+0x1be488>
   1c8e8:	strb	r9, [r9, -r1, lsl #26]!
   1c8ec:	blmi	3830f4 <ASN1_generate_nconf@plt+0x368b54>
   1c8f0:	ldmpl	r3, {r0, r2, r4, r8, fp, lr}^
   1c8f4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1c8f8:	svc	0x0090f7f9
   1c8fc:	stmdals	r0, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1c900:	blmi	22e230 <ASN1_generate_nconf@plt+0x213c90>
   1c904:	stmiapl	r3, {r0, r4, r8, fp, lr}^
   1c908:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1c90c:	svc	0x0086f7f9
   1c910:	svclt	0x0000e761
   1c914:	andeq	r5, r3, r2, ror #13
   1c918:	andeq	r2, r6, sl, ror #5
   1c91c:			; <UNDEFINED> instruction: 0x0005bcb8
   1c920:	andeq	r5, r3, r2, asr #12
   1c924:	andeq	r1, r0, r0, lsr #11
   1c928:	andeq	r6, r3, r2, lsr r0
   1c92c:	andeq	r5, r3, r2, lsl r6
   1c930:			; <UNDEFINED> instruction: 0x00035ebc
   1c934:	andeq	r5, r3, r8, lsr #29
   1c938:	andeq	r5, r3, lr, lsr #29
   1c93c:	andeq	r5, r3, lr, lsl #30
   1c940:	andeq	r5, r3, r2, lsr #29
   1c944:	andeq	r5, r3, sl, asr #29
   1c948:	andeq	r5, r3, r8, lsr lr
   1c94c:	andeq	r5, r3, r8, ror lr
   1c950:	strdlt	fp, [r9], r0
   1c954:			; <UNDEFINED> instruction: 0x46044e3e
   1c958:	blge	16fe58 <ASN1_generate_nconf@plt+0x1558b8>
   1c95c:	tstls	r0, lr, ror r4
   1c960:	stmdbge	r3, {r2, r9, fp, sp, pc}
   1c964:	stmdage	r6, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   1c968:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1c96c:	strls	r6, [r7, #-2093]	; 0xfffff7d3
   1c970:	streq	pc, [r0, #-79]	; 0xffffffb1
   1c974:	stmib	sp, {r8, sl, sp}^
   1c978:	stmib	sp, {r0, r1, r8, sl, ip, sp, lr}^
   1c97c:			; <UNDEFINED> instruction: 0xf7ff5505
   1c980:	movtlt	pc, #3775	; 0xebf	; <UNPREDICTABLE>
   1c984:	stmdbls	r6, {r2, r3, r8, r9, ip, sp, pc}
   1c988:			; <UNDEFINED> instruction: 0xf7fc4620
   1c98c:	tstlt	r0, #744	; 0x2e8
   1c990:	movwcc	r9, #6915	; 0x1b03
   1c994:	strtmi	fp, [pc], -r8, lsl #30
   1c998:	bls	190e9c <ASN1_generate_nconf@plt+0x1768fc>
   1c99c:	movwcs	fp, #322	; 0x142
   1c9a0:	strtmi	r2, [r0], -lr, lsl #3
   1c9a4:			; <UNDEFINED> instruction: 0xf7fb9300
   1c9a8:	strmi	lr, [r6], -lr, lsl #24
   1c9ac:	suble	r2, r8, r0, lsl #16
   1c9b0:	bcs	431c8 <ASN1_generate_nconf@plt+0x28c28>
   1c9b4:	movwcs	sp, #71	; 0x47
   1c9b8:	vst1.8	{d20-d22}, [pc :128], r0
   1c9bc:	movwls	r7, #471	; 0x1d7
   1c9c0:	stc	7, cr15, [r0], {251}	; 0xfb
   1c9c4:			; <UNDEFINED> instruction: 0x4606463c
   1c9c8:	blls	108eb0 <ASN1_generate_nconf@plt+0xee910>
   1c9cc:	svclt	0x00143301
   1c9d0:	strcs	r2, [r1], -r2, lsl #12
   1c9d4:	strcs	lr, [r0], #-1
   1c9d8:	ldmdbmi	pc, {r1, r2, r5, r9, sl, lr}	; <UNPREDICTABLE>
   1c9dc:	addne	pc, pc, #64, 12	; 0x4000000
   1c9e0:	ldrbtmi	r2, [r9], #-0
   1c9e4:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c9e8:			; <UNDEFINED> instruction: 0xf7fc9804
   1c9ec:	stmdals	r5, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
   1c9f0:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c9f4:			; <UNDEFINED> instruction: 0xf7fc4620
   1c9f8:	stmdals	r6, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1c9fc:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ca00:	blmi	52f260 <ASN1_generate_nconf@plt+0x514cc0>
   1ca04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ca08:	blls	1f6a78 <ASN1_generate_nconf@plt+0x1dc4d8>
   1ca0c:			; <UNDEFINED> instruction: 0xf04f405a
   1ca10:	tstle	sl, r0, lsl #6
   1ca14:	andlt	r4, r9, r0, lsr r6
   1ca18:			; <UNDEFINED> instruction: 0xf7fcbdf0
   1ca1c:			; <UNDEFINED> instruction: 0x4607e9d0
   1ca20:	sbcsle	r2, r8, r0, lsl #16
   1ca24:			; <UNDEFINED> instruction: 0xf7fc9903
   1ca28:			; <UNDEFINED> instruction: 0x4606e830
   1ca2c:	strtmi	fp, [fp], -r8, asr #2
   1ca30:	orrcs	r4, sp, sl, lsr r6
   1ca34:	strls	r4, [r0, #-1568]	; 0xfffff9e0
   1ca38:	bl	ff15aa2c <ASN1_generate_nconf@plt+0xff14048c>
   1ca3c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1ca40:	ldrtmi	sp, [ip], -fp, lsr #3
   1ca44:	ldrtmi	lr, [ip], -r9, asr #15
   1ca48:			; <UNDEFINED> instruction: 0xf7fce7bf
   1ca4c:	svclt	0x0000eb1a
   1ca50:	strheq	r2, [r6], -r0
   1ca54:	andeq	r1, r0, r0, ror r5
   1ca58:	andeq	r5, r3, lr, lsl #8
   1ca5c:	andeq	r2, r6, r8
   1ca60:	svcmi	0x00f0e92d
   1ca64:	stceq	0, cr15, [r0], {79}	; 0x4f
   1ca68:	blhi	1d7f24 <ASN1_generate_nconf@plt+0x1bd984>
   1ca6c:	ldmpl	lr, {r6, r9, ip, sp, lr, pc}^
   1ca70:	stcvs	8, cr15, [r8], {223}	; 0xdf
   1ca74:	stccs	8, cr15, [r8], {223}	; 0xdf
   1ca78:			; <UNDEFINED> instruction: 0xf8df447e
   1ca7c:			; <UNDEFINED> instruction: 0xf5ad5c88
   1ca80:			; <UNDEFINED> instruction: 0xf8df5d8c
   1ca84:	addlt	r4, r7, r4, lsl #25
   1ca88:			; <UNDEFINED> instruction: 0xf50d447d
   1ca8c:			; <UNDEFINED> instruction: 0xf50d538c
   1ca90:	ldrls	r7, [ip, #-2716]	; 0xfffff564
   1ca94:	ldmpl	r2!, {r2, r4, r8, r9, ip, sp}
   1ca98:			; <UNDEFINED> instruction: 0x462fae56
   1ca9c:	andsvs	r6, sl, r2, lsl r8
   1caa0:	andeq	pc, r0, #79	; 0x4f
   1caa4:	strtls	sl, [r2], -r6, ror #22
   1caa8:	teqls	ip, #57671680	; 0x3700000
   1caac:			; <UNDEFINED> instruction: 0xf84a4666
   1cab0:			; <UNDEFINED> instruction: 0xf84acc14
   1cab4:	stmdbpl	ip!, {r2, r3, sl, fp, lr, pc}
   1cab8:	streq	pc, [r5, #-584]	; 0xfffffdb8
   1cabc:	mcrrcs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   1cac0:	andpl	pc, r0, sl, asr #17
   1cac4:	ldrbtmi	r9, [sl], #-1054	; 0xfffffbe2
   1cac8:	eorcc	r9, ip, #1920	; 0x780
   1cacc:			; <UNDEFINED> instruction: 0xf8cd4664
   1cad0:			; <UNDEFINED> instruction: 0xf843c18c
   1cad4:	ssatmi	ip, #2, r0, lsl #24
   1cad8:	ldrdlt	pc, [r0], -r5
   1cadc:			; <UNDEFINED> instruction: 0xf8474665
   1cae0:			; <UNDEFINED> instruction: 0xf847cc14
   1cae4:			; <UNDEFINED> instruction: 0xf847cc10
   1cae8:			; <UNDEFINED> instruction: 0xf847cc0c
   1caec:			; <UNDEFINED> instruction: 0xf241cc08
   1caf0:			; <UNDEFINED> instruction: 0xf84a0701
   1caf4:			; <UNDEFINED> instruction: 0xf84acc08
   1caf8:			; <UNDEFINED> instruction: 0xf8cdcc04
   1cafc:			; <UNDEFINED> instruction: 0xf8cdc0d8
   1cb00:			; <UNDEFINED> instruction: 0xf8cdc09c
   1cb04:			; <UNDEFINED> instruction: 0xf8cdc0bc
   1cb08:			; <UNDEFINED> instruction: 0xf8cdc090
   1cb0c:			; <UNDEFINED> instruction: 0xf8cdc18f
   1cb10:			; <UNDEFINED> instruction: 0xf8cdc0b8
   1cb14:			; <UNDEFINED> instruction: 0xf8cdc140
   1cb18:			; <UNDEFINED> instruction: 0xf8cdc0dc
   1cb1c:			; <UNDEFINED> instruction: 0xf030c0c0
   1cb20:	movwcs	pc, #8001	; 0x1f41	; <UNPREDICTABLE>
   1cb24:			; <UNDEFINED> instruction: 0xf8df932c
   1cb28:	ldrtls	r3, [r8], #-3048	; 0xfffff418
   1cb2c:			; <UNDEFINED> instruction: 0x9320447b
   1cb30:	blcc	ff85aeb4 <ASN1_generate_nconf@plt+0xff840914>
   1cb34:	ldrbtmi	r9, [fp], #-1051	; 0xfffffbe5
   1cb38:	stmib	sp, {r0, r3, r4, r5, sl, ip, pc}^
   1cb3c:	ldrtls	r4, [r1], #-1064	; 0xfffffbd8
   1cb40:	ldrtls	r9, [sl], #-1050	; 0xfffffbe6
   1cb44:	stmib	sp, {r1, r4, r5, sl, ip, pc}^
   1cb48:	strtls	r4, [r6], #-1076	; 0xfffffbcc
   1cb4c:	strtls	r9, [r5], #-1075	; 0xfffffbcd
   1cb50:	strtls	r9, [sl], #-1059	; 0xfffffbdd
   1cb54:	ldrmi	lr, [r8], #-2509	; 0xfffff633
   1cb58:	strtls	r9, [sp], #-1067	; 0xfffffbd5
   1cb5c:	ldrls	r9, [sp], #-1047	; 0xfffffbe9
   1cb60:			; <UNDEFINED> instruction: 0x9321941f
   1cb64:			; <UNDEFINED> instruction: 0xf031903b
   1cb68:	strmi	pc, [r3], -sp, asr #20
   1cb6c:	rsble	r2, sl, r0, lsl #16
   1cb70:	vqrdmulh.s<illegal width 8>	d2, d0, d28
   1cb74:	ldfnep	f0, [sl], {30}
   1cb78:	movwcc	sp, #7157	; 0x1bf5
   1cb7c:	ldmle	r2!, {r0, r2, r3, r5, r8, r9, fp, sp}^
   1cb80:			; <UNDEFINED> instruction: 0xf852a202
   1cb84:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   1cb88:	svclt	0x00004710
   1cb8c:	andeq	r0, r0, r7, ror r2
   1cb90:			; <UNDEFINED> instruction: 0xffffffdb
   1cb94:	strdeq	r0, [r0], -fp
   1cb98:	andeq	r0, r0, r3, ror r3
   1cb9c:	andeq	r0, r0, r3, lsr #4
   1cba0:	andeq	r0, r0, fp, ror #6
   1cba4:	strdeq	r0, [r0], -r3
   1cba8:	andeq	r0, r0, fp, ror #9
   1cbac:	andeq	r0, r0, sp, lsl r2
   1cbb0:	andeq	r0, r0, r5, ror #9
   1cbb4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1cbb8:	ldrdeq	r0, [r0], -r7
   1cbbc:	andeq	r0, r0, pc, asr #9
   1cbc0:			; <UNDEFINED> instruction: 0x000004bb
   1cbc4:			; <UNDEFINED> instruction: 0x000004b3
   1cbc8:	andeq	r0, r0, fp, lsr #9
   1cbcc:	andeq	r0, r0, r3, lsr #9
   1cbd0:	andeq	r0, r0, r3, ror #4
   1cbd4:	muleq	r0, fp, r4
   1cbd8:	muleq	r0, r1, r4
   1cbdc:	andeq	r0, r0, r9, lsl #9
   1cbe0:	andeq	r0, r0, r3, lsl #9
   1cbe4:	andeq	r0, r0, r9, ror r4
   1cbe8:	andeq	r0, r0, r1, ror r4
   1cbec:	andeq	r0, r0, r9, ror #8
   1cbf0:	andeq	r0, r0, fp, lsr #8
   1cbf4:	andeq	r0, r0, r5, lsr #8
   1cbf8:	andeq	r0, r0, pc, lsl r4
   1cbfc:	andeq	r0, r0, r7, lsl r4
   1cc00:	andeq	r0, r0, r1, lsl r4
   1cc04:	andeq	r0, r0, fp, lsl #8
   1cc08:	andeq	r0, r0, r3, lsl #8
   1cc0c:	andeq	r0, r0, pc, ror #7
   1cc10:	ldrdeq	r0, [r0], -fp
   1cc14:	andeq	r0, r0, fp, asr #7
   1cc18:	strheq	r0, [r0], -r9
   1cc1c:	andeq	r0, r0, r1, asr #7
   1cc20:			; <UNDEFINED> instruction: 0x000003b7
   1cc24:	andeq	r0, r0, fp, lsr #7
   1cc28:	muleq	r0, pc, r3	; <UNPREDICTABLE>
   1cc2c:	muleq	r0, r7, r3
   1cc30:	andeq	r0, r0, pc, lsl #7
   1cc34:	andeq	r0, r0, r7, lsl #7
   1cc38:	andeq	r0, r0, r1, lsl #7
   1cc3c:	andeq	r0, r0, r3, ror #6
   1cc40:	andeq	r0, r0, sp, asr r3
   1cc44:			; <UNDEFINED> instruction: 0xf0312501
   1cc48:	ldrsbtls	pc, [sp], -fp	; <UNPREDICTABLE>
   1cc4c:	stc2l	0, cr15, [lr, #196]	; 0xc4
   1cc50:	bcc	ff15afd4 <ASN1_generate_nconf@plt+0xff140a34>
   1cc54:			; <UNDEFINED> instruction: 0xf8df465a
   1cc58:	ldrbtmi	r1, [r9], #-2756	; 0xfffff53c
   1cc5c:	ldmdals	ip, {r1, r2, r3, r4, r5, ip, pc}
   1cc60:	ldmdavs	r8, {r0, r1, r6, r7, fp, ip, lr}
   1cc64:			; <UNDEFINED> instruction: 0xf7f99320
   1cc68:			; <UNDEFINED> instruction: 0x4658edda
   1cc6c:	mrrc2	0, 2, pc, r8, cr15	; <UNPREDICTABLE>
   1cc70:	stmdacs	r0, {r7, r9, sl, lr}
   1cc74:	eorhi	pc, sl, #0
   1cc78:	ldmdavs	fp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   1cc7c:	andle	r4, r5, fp, asr r5
   1cc80:			; <UNDEFINED> instruction: 0xf9eef030
   1cc84:	stmdacs	r0, {r0, r5, ip, pc}
   1cc88:	eorhi	pc, pc, #0
   1cc8c:	blcs	438f0 <ASN1_generate_nconf@plt+0x29350>
   1cc90:	subshi	pc, r4, #0
   1cc94:	bcs	fe25b018 <ASN1_generate_nconf@plt+0xfe240a78>
   1cc98:	strbmi	r2, [r0], -r0, lsl #2
   1cc9c:			; <UNDEFINED> instruction: 0xf7fc447a
   1cca0:	stmdacs	r0, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
   1cca4:	eorhi	pc, lr, #0
   1cca8:	bne	1e5b02c <ASN1_generate_nconf@plt+0x1e40a8c>
   1ccac:			; <UNDEFINED> instruction: 0xf7fa4479
   1ccb0:	strmi	lr, [r3], r8, lsl #31
   1ccb4:			; <UNDEFINED> instruction: 0xf0002800
   1ccb8:			; <UNDEFINED> instruction: 0xf7fc8225
   1ccbc:			; <UNDEFINED> instruction: 0x4658ea90
   1ccc0:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ccc4:			; <UNDEFINED> instruction: 0xf02d4640
   1ccc8:	eorls	pc, r1, r1, lsl sp	; <UNPREDICTABLE>
   1cccc:			; <UNDEFINED> instruction: 0xf0002800
   1ccd0:			; <UNDEFINED> instruction: 0xf8df8222
   1ccd4:			; <UNDEFINED> instruction: 0x46401a54
   1ccd8:			; <UNDEFINED> instruction: 0xf02d4479
   1ccdc:			; <UNDEFINED> instruction: 0xf8dff853
   1cce0:	ldmdbls	r7, {r2, r3, r6, r9, fp, sp}
   1cce4:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1cce8:	bl	3dace0 <ASN1_generate_nconf@plt+0x3c0740>
   1ccec:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1ccf0:			; <UNDEFINED> instruction: 0x83b8f000
   1ccf4:	b	ff35ace8 <ASN1_generate_nconf@plt+0xff340748>
   1ccf8:	stmdacs	r0, {r0, r5, ip, pc}
   1ccfc:	bichi	pc, r3, #0
   1cd00:	svcpl	0x0080f5b7
   1cd04:			; <UNDEFINED> instruction: 0xf8dfd011
   1cd08:	strbmi	r2, [r0], -r8, lsr #20
   1cd0c:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1cd10:	b	ffedad08 <ASN1_generate_nconf@plt+0xffec0768>
   1cd14:			; <UNDEFINED> instruction: 0xf0002800
   1cd18:			; <UNDEFINED> instruction: 0xf8df8430
   1cd1c:	ldrbtmi	r1, [r9], #-2584	; 0xfffff5e8
   1cd20:	b	fe35ad1c <ASN1_generate_nconf@plt+0xfe34077c>
   1cd24:			; <UNDEFINED> instruction: 0xf0402800
   1cd28:	vst2.32	{d24-d27}, [pc], r3
   1cd2c:	teqls	pc, #128, 6
   1cd30:	bcs	15b0b4 <ASN1_generate_nconf@plt+0x140b14>
   1cd34:	ldmdbls	r7, {r6, r9, sl, lr}
   1cd38:	ldrbtmi	r2, [sl], #-1793	; 0xfffff8ff
   1cd3c:	ldcvc	8, cr15, [r0], {74}	; 0x4a
   1cd40:	b	ff8dad38 <ASN1_generate_nconf@plt+0xff8c0798>
   1cd44:			; <UNDEFINED> instruction: 0xf0002800
   1cd48:			; <UNDEFINED> instruction: 0x4639835c
   1cd4c:	stc2l	0, cr15, [sl, #184]	; 0xb8
   1cd50:	ldceq	8, cr15, [r0], {74}	; 0x4a
   1cd54:	blcs	439c4 <ASN1_generate_nconf@plt+0x29424>
   1cd58:	andhi	pc, r8, #0
   1cd5c:	ldmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1cd60:	ldmdbls	r7, {r6, r9, sl, lr}
   1cd64:			; <UNDEFINED> instruction: 0xf7fe447a
   1cd68:	andsls	pc, r7, r7, lsr #25
   1cd6c:			; <UNDEFINED> instruction: 0xf0002800
   1cd70:			; <UNDEFINED> instruction: 0xf1aa81f2
   1cd74:			; <UNDEFINED> instruction: 0xf0300110
   1cd78:	andsls	pc, r8, r5, lsr #19
   1cd7c:			; <UNDEFINED> instruction: 0xf0002800
   1cd80:			; <UNDEFINED> instruction: 0xf02e8366
   1cd84:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1cd88:	orrhi	pc, r8, #0, 6
   1cd8c:			; <UNDEFINED> instruction: 0xf04f9b20
   1cd90:	ldrbmi	r0, [r9], r0, lsl #22
   1cd94:	addlt	pc, r4, sp, asr #17
   1cd98:	bllt	6974d4 <ASN1_generate_nconf@plt+0x67cf34>
   1cd9c:			; <UNDEFINED> instruction: 0xf8cd6818
   1cda0:			; <UNDEFINED> instruction: 0xf8cdb078
   1cda4:	sub	fp, r6, ip, asr r0
   1cda8:	strpl	pc, [r0, pc, asr #8]
   1cdac:			; <UNDEFINED> instruction: 0x2601e6db
   1cdb0:	strbmi	lr, [r3, #-1753]	; 0xfffff927
   1cdb4:			; <UNDEFINED> instruction: 0xf240dc0e
   1cdb8:	addsmi	r5, r3, #220, 4	; 0xc000000d
   1cdbc:	mrcge	7, 6, APSR_nzcv, cr3, cr15, {3}
   1cdc0:			; <UNDEFINED> instruction: 0xf846f02d
   1cdc4:			; <UNDEFINED> instruction: 0xf47f2800
   1cdc8:			; <UNDEFINED> instruction: 0xf8dfaece
   1cdcc:	strmi	r3, [r3], ip, asr #18
   1cdd0:	tst	r1, r1, lsr #32
   1cdd4:	adcsvs	pc, ip, #683671552	; 0x28c00000
   1cdd8:			; <UNDEFINED> instruction: 0xf63f2a03
   1cddc:	teqls	sl, #196, 28	; 0xc40
   1cde0:	blx	fd8eae <ASN1_generate_nconf@plt+0xfbe90e>
   1cde4:			; <UNDEFINED> instruction: 0xf2a39b3a
   1cde8:	ldrsbtls	r5, [sl], -pc
   1cdec:			; <UNDEFINED> instruction: 0xf031e6bb
   1cdf0:			; <UNDEFINED> instruction: 0x4652fb37
   1cdf4:			; <UNDEFINED> instruction: 0x71bef240
   1cdf8:	mcr2	0, 2, pc, cr12, cr0, {1}	; <UNPREDICTABLE>
   1cdfc:			; <UNDEFINED> instruction: 0xf47f2800
   1ce00:	ldmdals	ip, {r1, r4, r5, r7, r9, sl, fp, sp, pc}
   1ce04:	bleq	58f48 <ASN1_generate_nconf@plt+0x3e9a8>
   1ce08:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ce0c:			; <UNDEFINED> instruction: 0xf8cd46d9
   1ce10:	ldrbmi	fp, [r8], r4, lsl #1
   1ce14:	stmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1ce18:	bls	ef3130 <ASN1_generate_nconf@plt+0xed8b90>
   1ce1c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1ce20:	stmdavs	r0!, {r3, r4, r8, r9, fp, ip, sp, pc}
   1ce24:	rsblt	pc, r8, sp, asr #17
   1ce28:	rsbslt	pc, r8, sp, asr #17
   1ce2c:	ldcl	7, cr15, [r6], #996	; 0x3e4
   1ce30:			; <UNDEFINED> instruction: 0xf8cd6820
   1ce34:	movwcs	fp, #4188	; 0x105c
   1ce38:			; <UNDEFINED> instruction: 0xf7fd931b
   1ce3c:	ldmdals	sl, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   1ce40:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ce44:			; <UNDEFINED> instruction: 0xf7fc2000
   1ce48:	andcs	lr, r0, r6, lsr #19
   1ce4c:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ce50:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ce54:	ldmdals	r9, {r2, r3, r4, r9, fp, ip, pc}
   1ce58:			; <UNDEFINED> instruction: 0xf7fc58d1
   1ce5c:	blls	898a64 <ASN1_generate_nconf@plt+0x87e4c4>
   1ce60:			; <UNDEFINED> instruction: 0xf8dfb143
   1ce64:	vadd.i8	<illegal reg q8.5>, q8, q10
   1ce68:			; <UNDEFINED> instruction: 0xf85a42d9
   1ce6c:	ldrbtmi	r0, [r9], #-3080	; 0xfffff3f8
   1ce70:	mrc	7, 5, APSR_nzcv, cr4, cr10, {7}
   1ce74:	ldceq	8, cr15, [r4], {90}	; 0x5a
   1ce78:	bl	b5ae74 <ASN1_generate_nconf@plt+0xb408d4>
   1ce7c:			; <UNDEFINED> instruction: 0xf7fd9817
   1ce80:	ldmdals	r8, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
   1ce84:	ldc2	0, cr15, [r2, #-184]	; 0xffffff48
   1ce88:			; <UNDEFINED> instruction: 0xf7fc981d
   1ce8c:	ldmdals	lr, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
   1ce90:	ldc	7, cr15, [r0, #1008]	; 0x3f0
   1ce94:			; <UNDEFINED> instruction: 0xf7fd4658
   1ce98:			; <UNDEFINED> instruction: 0x4648e8bc
   1ce9c:	b	a5ae94 <ASN1_generate_nconf@plt+0xa408f4>
   1cea0:			; <UNDEFINED> instruction: 0xf7f94640
   1cea4:			; <UNDEFINED> instruction: 0xf8dfefca
   1cea8:	ldrbtmi	r3, [fp], #-2212	; 0xfffff75c
   1ceac:			; <UNDEFINED> instruction: 0xf7f96898
   1ceb0:	ldmdals	pc, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1ceb4:			; <UNDEFINED> instruction: 0xf8e0f02e
   1ceb8:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1cebc:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1cec0:	orrpl	pc, ip, #54525952	; 0x3400000
   1cec4:	tstcc	r4, #2030043136	; 0x79000000
   1cec8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   1cecc:	subsmi	r6, r1, sl, lsl r8
   1ced0:	andeq	pc, r0, #79	; 0x4f
   1ced4:	ldrbthi	pc, [r6], #64	; 0x40	; <UNPREDICTABLE>
   1ced8:			; <UNDEFINED> instruction: 0xf50d981b
   1cedc:	andlt	r5, r7, ip, lsl #27
   1cee0:	blhi	1d81dc <ASN1_generate_nconf@plt+0x1bdc3c>
   1cee4:	svchi	0x00f0e8bd
   1cee8:			; <UNDEFINED> instruction: 0x932f2301
   1ceec:			; <UNDEFINED> instruction: 0xf031e63b
   1cef0:	strhtls	pc, [sl], -r7	; <UNPREDICTABLE>
   1cef4:			; <UNDEFINED> instruction: 0xf031e637
   1cef8:			; <UNDEFINED> instruction: 0x4683fab3
   1cefc:			; <UNDEFINED> instruction: 0xf031e633
   1cf00:	smlatbcs	r0, pc, sl, pc	; <UNPREDICTABLE>
   1cf04:			; <UNDEFINED> instruction: 0xf818f02e
   1cf08:			; <UNDEFINED> instruction: 0xe62c901f
   1cf0c:	teqls	r8, #67108864	; 0x4000000
   1cf10:			; <UNDEFINED> instruction: 0xf031e629
   1cf14:	andsls	pc, sl, r5, lsr #21
   1cf18:			; <UNDEFINED> instruction: 0xf031e625
   1cf1c:	eorsls	pc, r5, r1, lsr #21
   1cf20:			; <UNDEFINED> instruction: 0xf031e621
   1cf24:	mlals	r6, sp, sl, pc	; <UNPREDICTABLE>
   1cf28:			; <UNDEFINED> instruction: 0xf031e61d
   1cf2c:	movwcs	pc, #10905	; 0x2a99	; <UNPREDICTABLE>
   1cf30:	eorls	r9, r3, r4, lsr #6
   1cf34:			; <UNDEFINED> instruction: 0xf031e617
   1cf38:	movwcs	pc, #6803	; 0x1a93	; <UNPREDICTABLE>
   1cf3c:	eorls	r9, r3, r4, lsr #6
   1cf40:			; <UNDEFINED> instruction: 0xf031e611
   1cf44:	strcs	pc, [r1, #-2701]	; 0xfffff573
   1cf48:	str	r9, [ip], -r5, lsr #32
   1cf4c:	blx	fe259018 <ASN1_generate_nconf@plt+0xfe23ea78>
   1cf50:	eorsls	r2, r3, r1, lsl #10
   1cf54:			; <UNDEFINED> instruction: 0xf031e607
   1cf58:	andcs	pc, sl, #536576	; 0x83000
   1cf5c:			; <UNDEFINED> instruction: 0xf7fb2100
   1cf60:	eorsls	lr, r6, r0, ror #23
   1cf64:			; <UNDEFINED> instruction: 0xf031e5ff
   1cf68:	andcs	pc, sl, #503808	; 0x7b000
   1cf6c:			; <UNDEFINED> instruction: 0xf7fb2100
   1cf70:	blls	8d7ed8 <ASN1_generate_nconf@plt+0x8bd938>
   1cf74:	ldceq	8, cr15, [r4], {67}	; 0x43
   1cf78:			; <UNDEFINED> instruction: 0xf031e5f5
   1cf7c:	andcs	pc, sl, #462848	; 0x71000
   1cf80:			; <UNDEFINED> instruction: 0xf7fb2100
   1cf84:	blls	8d7ec4 <ASN1_generate_nconf@plt+0x8bd924>
   1cf88:	ldceq	8, cr15, [r8], {67}	; 0x43
   1cf8c:	bls	856740 <ASN1_generate_nconf@plt+0x83c1a0>
   1cf90:	andsvs	r2, r3, r1, lsl #6
   1cf94:	movwcs	lr, #5607	; 0x15e7
   1cf98:	strb	r9, [r4, #814]!	; 0x32e
   1cf9c:			; <UNDEFINED> instruction: 0x932c2300
   1cfa0:	bls	89672c <ASN1_generate_nconf@plt+0x87c18c>
   1cfa4:	subsvs	r2, r3, r1, lsl #6
   1cfa8:	movwcs	lr, #5597	; 0x15dd
   1cfac:	ldrb	r9, [sl, #795]	; 0x31b
   1cfb0:	teqls	r7, #67108864	; 0x4000000
   1cfb4:	blls	796718 <ASN1_generate_nconf@plt+0x77c178>
   1cfb8:			; <UNDEFINED> instruction: 0xf0002b00
   1cfbc:			; <UNDEFINED> instruction: 0xf0318225
   1cfc0:	strmi	pc, [r1], -pc, asr #20
   1cfc4:			; <UNDEFINED> instruction: 0xf7fc981d
   1cfc8:	stmdacs	r0, {r1, r4, r6, r8, fp, sp, lr, pc}
   1cfcc:	cfstrdge	mvd15, [fp, #508]	; 0x1fc
   1cfd0:			; <UNDEFINED> instruction: 0x3744f8df
   1cfd4:	eorls	r4, r1, r3, lsl #13
   1cfd8:			; <UNDEFINED> instruction: 0x46d99a1c
   1cfdc:	bllt	657718 <ASN1_generate_nconf@plt+0x63d178>
   1cfe0:			; <UNDEFINED> instruction: 0xf8cd46d8
   1cfe4:			; <UNDEFINED> instruction: 0xf8cdb068
   1cfe8:	ldmpl	r3, {r3, r4, r5, r6, ip, sp, pc}^
   1cfec:	subslt	pc, ip, sp, asr #17
   1cff0:			; <UNDEFINED> instruction: 0xe7206818
   1cff4:	blx	d590c0 <ASN1_generate_nconf@plt+0xd3eb20>
   1cff8:	ldr	r4, [r4, #1665]!	; 0x681
   1cffc:	blx	c590c8 <ASN1_generate_nconf@plt+0xc3eb28>
   1d000:	ldr	r9, [r0, #50]!	; 0x32
   1d004:	blx	b590d0 <ASN1_generate_nconf@plt+0xb3eb30>
   1d008:	eorls	r2, r3, r1, lsl #10
   1d00c:	movwcs	lr, #5547	; 0x15ab
   1d010:	str	r9, [r8, #807]!	; 0x327
   1d014:	blx	9590e0 <ASN1_generate_nconf@plt+0x93eb40>
   1d018:	str	r9, [r4, #24]!
   1d01c:	blx	8590e8 <ASN1_generate_nconf@plt+0x83eb48>
   1d020:	stceq	8, cr15, [r8], {74}	; 0x4a
   1d024:			; <UNDEFINED> instruction: 0xf031e59f
   1d028:	eorsls	pc, r4, fp, lsl sl	; <UNPREDICTABLE>
   1d02c:			; <UNDEFINED> instruction: 0xf031e59b
   1d030:	andsls	pc, r9, r7, lsl sl	; <UNPREDICTABLE>
   1d034:			; <UNDEFINED> instruction: 0xf031e597
   1d038:	eorls	pc, fp, r3, lsl sl	; <UNPREDICTABLE>
   1d03c:			; <UNDEFINED> instruction: 0xf031e593
   1d040:	eorls	pc, sp, pc, lsl #20
   1d044:			; <UNDEFINED> instruction: 0xf031e58f
   1d048:	andcs	pc, sl, #45056	; 0xb000
   1d04c:			; <UNDEFINED> instruction: 0xf7fb2100
   1d050:	blls	8d7df8 <ASN1_generate_nconf@plt+0x8bd858>
   1d054:	ldceq	8, cr15, [r0], {67}	; 0x43
   1d058:			; <UNDEFINED> instruction: 0xf031e585
   1d05c:	eorls	pc, r8, r1, lsl #20
   1d060:			; <UNDEFINED> instruction: 0xf031e581
   1d064:	strdls	pc, [r9], -sp	; <UNPREDICTABLE>
   1d068:	movwcs	lr, #5501	; 0x157d
   1d06c:	ldrb	r9, [sl, #-816]!	; 0xfffffcd0
   1d070:	teqls	r9, #67108864	; 0x4000000
   1d074:			; <UNDEFINED> instruction: 0xf031e577
   1d078:	ldrshtls	pc, [r1], -r3	; <UNPREDICTABLE>
   1d07c:			; <UNDEFINED> instruction: 0xf031e573
   1d080:	andsls	pc, r7, pc, ror #19
   1d084:			; <UNDEFINED> instruction: 0xf8dfe56f
   1d088:			; <UNDEFINED> instruction: 0xf04f06cc
   1d08c:			; <UNDEFINED> instruction: 0xf8cd0b00
   1d090:	ldrbmi	fp, [r9], ip, rrx
   1d094:			; <UNDEFINED> instruction: 0xf8cd4478
   1d098:	eorcc	fp, ip, r0, rrx
   1d09c:			; <UNDEFINED> instruction: 0xf03146d8
   1d0a0:			; <UNDEFINED> instruction: 0x4658fbbf
   1d0a4:	ldmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d0a8:			; <UNDEFINED> instruction: 0xf7fc4658
   1d0ac:			; <UNDEFINED> instruction: 0x4658e874
   1d0b0:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d0b4:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   1d0b8:			; <UNDEFINED> instruction: 0x46589a1c
   1d0bc:	rsbslt	pc, r8, sp, asr #17
   1d0c0:			; <UNDEFINED> instruction: 0xf8cd58d1
   1d0c4:			; <UNDEFINED> instruction: 0xf7fcb05c
   1d0c8:	ldrb	lr, [r3], sl, asr #27
   1d0cc:	strmi	r9, [r1], r0, lsr #22
   1d0d0:	stmib	sp, {r0, r1, r6, r7, r9, sl, lr}^
   1d0d4:			; <UNDEFINED> instruction: 0xf8cd8818
   1d0d8:	ldmdavs	r8, {r3, r5, r6, pc}
   1d0dc:	rsbshi	pc, r8, sp, asr #17
   1d0e0:	subshi	pc, ip, sp, asr #17
   1d0e4:	addhi	pc, r4, sp, asr #17
   1d0e8:	blls	856b84 <ASN1_generate_nconf@plt+0x83c5e4>
   1d0ec:	strmi	r4, [r1], r3, lsl #13
   1d0f0:	bllt	65782c <ASN1_generate_nconf@plt+0x63d28c>
   1d0f4:	rsblt	pc, r8, sp, asr #17
   1d0f8:			; <UNDEFINED> instruction: 0xf8cd6818
   1d0fc:			; <UNDEFINED> instruction: 0xf8cdb078
   1d100:			; <UNDEFINED> instruction: 0xe698b05c
   1d104:	svc	0x00b4f7f9
   1d108:			; <UNDEFINED> instruction: 0xf02d4640
   1d10c:	eorls	pc, r1, pc, ror #21
   1d110:			; <UNDEFINED> instruction: 0xf47f2800
   1d114:	stcls	13, cr10, [r0], #-888	; 0xfffffc88
   1d118:	ldrdlt	pc, [r4], sp
   1d11c:	ldrbmi	r6, [r9], r0, lsr #16
   1d120:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d124:			; <UNDEFINED> instruction: 0xf8cd6820
   1d128:			; <UNDEFINED> instruction: 0xf8cd9064
   1d12c:			; <UNDEFINED> instruction: 0xf8cd9060
   1d130:			; <UNDEFINED> instruction: 0xf8cd9068
   1d134:			; <UNDEFINED> instruction: 0xf8cd9078
   1d138:			; <UNDEFINED> instruction: 0xe67c905c
   1d13c:			; <UNDEFINED> instruction: 0x2618f8df
   1d140:			; <UNDEFINED> instruction: 0xf8df4640
   1d144:	ldrbtmi	r1, [sl], #-1560	; 0xfffff9e8
   1d148:			; <UNDEFINED> instruction: 0xf7fe4479
   1d14c:			; <UNDEFINED> instruction: 0x9017fab5
   1d150:			; <UNDEFINED> instruction: 0xf47f2800
   1d154:	blls	8487d8 <ASN1_generate_nconf@plt+0x82e238>
   1d158:	blls	5f71c0 <ASN1_generate_nconf@plt+0x5dcc20>
   1d15c:			; <UNDEFINED> instruction: 0x4699469b
   1d160:	tstcc	r8, #3358720	; 0x334000
   1d164:	tstls	lr, #1744830464	; 0x68000000
   1d168:	strbt	r9, [r4], -r1, lsr #6
   1d16c:	blcs	43dd8 <ASN1_generate_nconf@plt+0x29838>
   1d170:	andhi	pc, sl, #0
   1d174:	stccc	8, cr15, [r8], {90}	; 0x5a
   1d178:	streq	pc, [r8, -sl, lsr #3]
   1d17c:	blcs	41dfc <ASN1_generate_nconf@plt+0x2785c>
   1d180:	cmnhi	r3, r0	; <UNPREDICTABLE>
   1d184:			; <UNDEFINED> instruction: 0x93212300
   1d188:	andscc	lr, lr, #3620864	; 0x374000
   1d18c:	ldrbvc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1d190:	andls	r9, r0, #1638400	; 0x190000
   1d194:			; <UNDEFINED> instruction: 0xf8da447f
   1d198:	andcs	r1, r0, #0
   1d19c:			; <UNDEFINED> instruction: 0xf02f9701
   1d1a0:			; <UNDEFINED> instruction: 0xf85afb63
   1d1a4:	andsls	r7, lr, r8, lsl #24
   1d1a8:			; <UNDEFINED> instruction: 0x4638b137
   1d1ac:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d1b0:	ldrtmi	r4, [r8], -r1, lsl #12
   1d1b4:	b	ddb1ac <ASN1_generate_nconf@plt+0xdc0c0c>
   1d1b8:	blcs	43e38 <ASN1_generate_nconf@plt+0x29898>
   1d1bc:	mvnshi	pc, r0
   1d1c0:	vnmlsne.f64	d9, d10, d21
   1d1c4:			; <UNDEFINED> instruction: 0xf0839b27
   1d1c8:	svclt	0x00180301
   1d1cc:	tstmi	r3, #268435456	; 0x10000000
   1d1d0:			; <UNDEFINED> instruction: 0xf0009241
   1d1d4:	blls	63d6a0 <ASN1_generate_nconf@plt+0x623100>
   1d1d8:			; <UNDEFINED> instruction: 0xf0002b00
   1d1dc:			; <UNDEFINED> instruction: 0xf8df81f4
   1d1e0:	vrshl.s8	d18, d4, d24
   1d1e4:	ldmdals	r8, {r0, r2, r8}
   1d1e8:			; <UNDEFINED> instruction: 0xf02f447a
   1d1ec:	strmi	pc, [r3], sp, lsr #19
   1d1f0:			; <UNDEFINED> instruction: 0xf0002800
   1d1f4:	ldmdbls	lr, {r0, r1, r3, r4, r5, r6, r7, r8, pc}
   1d1f8:	mcr	7, 4, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
   1d1fc:			; <UNDEFINED> instruction: 0xf0002800
   1d200:	blls	9fdb4c <ASN1_generate_nconf@plt+0x9e35ac>
   1d204:	svclt	0x000c2b00
   1d208:	movwcs	r4, #1627	; 0x65b
   1d20c:			; <UNDEFINED> instruction: 0xf8df9342
   1d210:			; <UNDEFINED> instruction: 0x46402558
   1d214:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1d218:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1d21c:	ldmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d220:			; <UNDEFINED> instruction: 0xf0002800
   1d224:	stmdavc	r3, {r0, r1, r2, r3, r9, pc}
   1d228:	bicseq	pc, pc, #3
   1d22c:	tstle	r4, r9, asr fp
   1d230:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
   1d234:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   1d238:			; <UNDEFINED> instruction: 0xf8df605a
   1d23c:			; <UNDEFINED> instruction: 0x46402538
   1d240:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
   1d244:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1d248:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d24c:			; <UNDEFINED> instruction: 0xf0002800
   1d250:	stmdavc	r3, {r1, r2, r4, r5, r6, r7, r8, pc}
   1d254:	bicseq	pc, pc, #3
   1d258:	tstle	r4, r9, asr fp
   1d25c:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
   1d260:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   1d264:			; <UNDEFINED> instruction: 0xf8df601a
   1d268:			; <UNDEFINED> instruction: 0x46402518
   1d26c:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1d270:	stmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d274:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1d278:	bichi	pc, r2, r0
   1d27c:	ldc2	0, cr15, [r4], #-180	; 0xffffff4c
   1d280:			; <UNDEFINED> instruction: 0xf0002800
   1d284:	movwcs	r8, #510	; 0x1fe
   1d288:			; <UNDEFINED> instruction: 0xf8df9340
   1d28c:			; <UNDEFINED> instruction: 0x464024f8
   1d290:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1d294:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d298:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1d29c:			; <UNDEFINED> instruction: 0x81b3f000
   1d2a0:	strmi	r9, [r1], -r2, lsr #22
   1d2a4:	andeq	pc, ip, r3, lsr #3
   1d2a8:	blx	ffed9366 <ASN1_generate_nconf@plt+0xffebedc6>
   1d2ac:			; <UNDEFINED> instruction: 0xf0002800
   1d2b0:	movwcs	r8, #521	; 0x209
   1d2b4:			; <UNDEFINED> instruction: 0xf8df9340
   1d2b8:			; <UNDEFINED> instruction: 0x464024d0
   1d2bc:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1d2c0:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d2c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1d2c8:			; <UNDEFINED> instruction: 0x81b6f000
   1d2cc:			; <UNDEFINED> instruction: 0xf1aa4601
   1d2d0:			; <UNDEFINED> instruction: 0xf02d0004
   1d2d4:	stmdacs	r0, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
   1d2d8:	rsbshi	pc, r6, #0
   1d2dc:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
   1d2e0:	svceq	0x0000f1b9
   1d2e4:	movwcs	fp, #3864	; 0xf18
   1d2e8:			; <UNDEFINED> instruction: 0xf8dfb17b
   1d2ec:	strbmi	r2, [r0], -r0, lsr #9
   1d2f0:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1d2f4:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d2f8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1d2fc:	rsbshi	pc, r5, #0
   1d300:	cdp2	0, 1, cr15, cr2, cr14, {1}
   1d304:	vsub.i8	d18, d0, d0
   1d308:			; <UNDEFINED> instruction: 0xf8df82c8
   1d30c:	strbmi	r2, [r0], -r4, lsl #9
   1d310:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1d314:			; <UNDEFINED> instruction: 0xf9d0f7fe
   1d318:	beq	fe458b40 <ASN1_generate_nconf@plt+0xfe43e5a0>
   1d31c:			; <UNDEFINED> instruction: 0xf0002800
   1d320:			; <UNDEFINED> instruction: 0xf1aa81ae
   1d324:			; <UNDEFINED> instruction: 0xf02f0110
   1d328:	strmi	pc, [r3], -sp, asr #29
   1d32c:	stmdacs	r0, {r3, r4, ip, pc}
   1d330:	rsbshi	pc, r8, #0
   1d334:	rsbge	pc, r4, sp, asr #17
   1d338:	ldcls	6, cr4, [r8], {162}	; 0xa2
   1d33c:	bhi	458b64 <ASN1_generate_nconf@plt+0x43e5c4>
   1d340:	stmdavs	r3!, {r8, r9, sl, sp}^
   1d344:			; <UNDEFINED> instruction: 0xf7fc6858
   1d348:	addmi	lr, r7, #108, 26	; 0x1b00
   1d34c:	adcshi	pc, ip, #128, 4
   1d350:	ldrtmi	r6, [r9], -r3, ror #16
   1d354:			; <UNDEFINED> instruction: 0xf7f96858
   1d358:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   1d35c:	ldmdavc	fp, {r7, r9, sl, lr}
   1d360:			; <UNDEFINED> instruction: 0xf0002b52
   1d364:	stmvs	r3, {r1, r4, r5, r6, r8, pc}
   1d368:	blcs	3b3dc <ASN1_generate_nconf@plt+0x20e3c>
   1d36c:	movthi	pc, #12352	; 0x3040	; <UNPREDICTABLE>
   1d370:	ldrdne	pc, [r4], -r8
   1d374:			; <UNDEFINED> instruction: 0xf7f92000
   1d378:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1d37c:	msrhi	CPSR_fsxc, #0
   1d380:	ldrdhi	pc, [ip], -r8
   1d384:			; <UNDEFINED> instruction: 0xf7fa4640
   1d388:			; <UNDEFINED> instruction: 0xf898ef8a
   1d38c:	bcs	b65394 <ASN1_generate_nconf@plt+0xb4adf4>
   1d390:			; <UNDEFINED> instruction: 0xf108bf08
   1d394:	strmi	r0, [r3], -r1, lsl #16
   1d398:			; <UNDEFINED> instruction: 0xf100bf08
   1d39c:			; <UNDEFINED> instruction: 0xf00333ff
   1d3a0:	blcs	5dbac <ASN1_generate_nconf@plt+0x4360c>
   1d3a4:			; <UNDEFINED> instruction: 0xf042bfd8
   1d3a8:	bcs	1dbb4 <ASN1_generate_nconf@plt+0x3614>
   1d3ac:	subshi	pc, pc, #64	; 0x40
   1d3b0:	mulcc	r0, r8, r8
   1d3b4:			; <UNDEFINED> instruction: 0xf0002b00
   1d3b8:	teqls	r4, #1073741834	; 0x4000000a
   1d3bc:	ldc	7, cr15, [r0, #1004]	; 0x3ec
   1d3c0:	stmdavs	r0, {r2, r4, r5, r8, r9, fp, ip, pc}
   1d3c4:			; <UNDEFINED> instruction: 0xf818e004
   1d3c8:	blcs	2cfd4 <ASN1_generate_nconf@plt+0x12a34>
   1d3cc:	tsthi	lr, r0	; <UNPREDICTABLE>
   1d3d0:	andscs	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
   1d3d4:	orrpl	pc, r0, r2, lsl r4	; <UNPREDICTABLE>
   1d3d8:	stflsd	f5, [r0], #-980	; 0xfffffc2c
   1d3dc:	stmibmi	sp!, {r0, r3, r7, r9, sl, lr}^
   1d3e0:	andcc	r4, r1, #60817408	; 0x3a00000
   1d3e4:	ldrdge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1d3e8:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1d3ec:			; <UNDEFINED> instruction: 0xf8cd9300
   1d3f0:			; <UNDEFINED> instruction: 0xf7f99064
   1d3f4:			; <UNDEFINED> instruction: 0xee18ea14
   1d3f8:	stmdavs	r0!, {r4, r9, fp, pc}
   1d3fc:	subsls	pc, ip, sp, asr #17
   1d400:			; <UNDEFINED> instruction: 0xf7f9e519
   1d404:	strt	lr, [r5], #3638	; 0xe36
   1d408:	bl	fe2db3f8 <ASN1_generate_nconf@plt+0xfe2c0e58>
   1d40c:	stmdacs	r0, {r0, r2, r3, r4, ip, pc}
   1d410:	cfldrdge	mvd15, [r5, #508]	; 0x1fc
   1d414:	strmi	r4, [r3], r0, asr #23
   1d418:	pkhbtmi	r9, r1, ip, lsl #18
   1d41c:	andseq	lr, r8, sp, asr #19
   1d420:	andsls	r4, sl, r0, lsl #13
   1d424:	andsls	r5, lr, fp, asr #17
   1d428:	eorls	r9, r1, r7, lsl r0
   1d42c:	str	r6, [r2, #-2072]	; 0xfffff7e8
   1d430:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   1d434:	ldrbt	r9, [fp], #-831	; 0xfffffcc1
   1d438:	bls	d040f8 <ASN1_generate_nconf@plt+0xce9b58>
   1d43c:	svclt	0x00182a00
   1d440:	blcs	2604c <ASN1_generate_nconf@plt+0xbaac>
   1d444:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   1d448:	movtls	r4, #9883	; 0x269b
   1d44c:	blls	856fd0 <ASN1_generate_nconf@plt+0x83ca30>
   1d450:	blls	6374b8 <ASN1_generate_nconf@plt+0x61cf18>
   1d454:			; <UNDEFINED> instruction: 0x4699469b
   1d458:	tstcc	r9, #3358720	; 0x334000
   1d45c:	tstls	r7, #2013265920	; 0x78000000
   1d460:	strbt	r9, [r8], #801	; 0x321
   1d464:	mcr	7, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   1d468:	ldmdals	r4!, {r1, r3, r6, sl, sp, lr, pc}
   1d46c:			; <UNDEFINED> instruction: 0x4619463a
   1d470:	cdp2	0, 15, cr15, cr8, cr14, {1}
   1d474:			; <UNDEFINED> instruction: 0xf0002800
   1d478:			; <UNDEFINED> instruction: 0xf85a812a
   1d47c:	tstls	lr, #8, 24	; 0x800
   1d480:			; <UNDEFINED> instruction: 0x93212301
   1d484:	stcls	6, cr14, [r0], #-512	; 0xfffffe00
   1d488:	stmibmi	r3, {r1, r3, r4, r6, r9, sl, lr}^
   1d48c:	ldrdlt	pc, [r4], sp
   1d490:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1d494:			; <UNDEFINED> instruction: 0xf7f946d9
   1d498:	strb	lr, [r3], -r2, asr #19
   1d49c:	ldrdlt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1d4a0:			; <UNDEFINED> instruction: 0xf1a4ac5e
   1d4a4:	strcs	r0, [r0], -r8, lsl #10
   1d4a8:			; <UNDEFINED> instruction: 0xf7fa4658
   1d4ac:	ldmibmi	fp!, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1d4b0:	strvs	lr, [r1], -r5, asr #19
   1d4b4:	stmib	r5, {r0, r3, r4, r5, r6, sl, lr}^
   1d4b8:	cmnvs	lr, r3, lsl #12
   1d4bc:	stcvs	8, cr15, [r8], {68}	; 0x44
   1d4c0:	andcc	r4, r2, r1, lsl #13
   1d4c4:			; <UNDEFINED> instruction: 0xf968f02d
   1d4c8:	smuadeq	r1, r9, r0
   1d4cc:			; <UNDEFINED> instruction: 0xf00060e8
   1d4d0:	eorscs	r8, r0, #171	; 0xab
   1d4d4:	stmiavs	r8!, {r1, ip, sp, lr}^
   1d4d8:	ldrbmi	r4, [r9], -sl, asr #12
   1d4dc:			; <UNDEFINED> instruction: 0xf7fa3001
   1d4e0:	stmiavs	fp!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   1d4e4:	subsvc	r4, lr, fp, asr #8
   1d4e8:			; <UNDEFINED> instruction: 0xf02f68e8
   1d4ec:	blls	65d2b8 <ASN1_generate_nconf@plt+0x642d18>
   1d4f0:	tstcs	r3, sl, lsr #12
   1d4f4:			; <UNDEFINED> instruction: 0xf7f96858
   1d4f8:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1d4fc:	msrhi	SPSR_fx, r0
   1d500:	stmdbls	r0!, {r0, r1, fp, sp, lr}
   1d504:	ldmdavc	fp, {r1, r3, r5, r6, r7, fp, sp, lr}
   1d508:	blcs	15b7530 <ASN1_generate_nconf@plt+0x159cf90>
   1d50c:	orrshi	pc, sl, r0
   1d510:			; <UNDEFINED> instruction: 0xf0002b52
   1d514:	blcs	117dbb0 <ASN1_generate_nconf@plt+0x1163610>
   1d518:	orrshi	pc, fp, r0
   1d51c:			; <UNDEFINED> instruction: 0xf0002b53
   1d520:	ldmibmi	pc, {r1, r3, r7, r8, pc}	; <UNPREDICTABLE>
   1d524:	ldrbcc	pc, [pc, #79]!	; 1d57b <ASN1_generate_nconf@plt+0x2fdb>	; <UNPREDICTABLE>
   1d528:			; <UNDEFINED> instruction: 0xf7f94479
   1d52c:	svcmi	0x009de978
   1d530:	streq	pc, [ip], -r4, lsr #3
   1d534:	ldrbtmi	r3, [pc], #-1036	; 1d53c <ASN1_generate_nconf@plt+0x2f9c>
   1d538:	svceq	0x0004f856
   1d53c:	adceq	pc, fp, #64, 12	; 0x4000000
   1d540:			; <UNDEFINED> instruction: 0xf7fa4639
   1d544:	adcsmi	lr, r4, #76, 22	; 0x13000
   1d548:	stflsd	f5, [r0], #-984	; 0xfffffc28
   1d54c:			; <UNDEFINED> instruction: 0xf04f2d01
   1d550:	stmdavs	r0!, {r8, r9, fp}
   1d554:	ldmibmi	r4, {r2, r3, r4, r6, ip, lr, pc}
   1d558:	bls	6af0c4 <ASN1_generate_nconf@plt+0x694b24>
   1d55c:			; <UNDEFINED> instruction: 0xf8cd4479
   1d560:			; <UNDEFINED> instruction: 0xf7f9b068
   1d564:	stmdavs	r0!, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
   1d568:	rsbslt	pc, r8, sp, asr #17
   1d56c:	subslt	pc, ip, sp, asr #17
   1d570:	addlt	pc, r4, sp, asr #17
   1d574:	rsblt	pc, r4, sp, asr #17
   1d578:			; <UNDEFINED> instruction: 0xf7f9e45d
   1d57c:	vmla.f32	q15, <illegal reg q0.5>, q13
   1d580:	teqls	pc, #67108864	; 0x4000000
   1d584:	bllt	ff55b588 <ASN1_generate_nconf@plt+0xff540fe8>
   1d588:	strbmi	r4, [r0], -r8, lsl #21
   1d58c:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1d590:			; <UNDEFINED> instruction: 0xf892f7fe
   1d594:	stmdacs	r0, {r0, r3, r4, ip, pc}
   1d598:	cfstrdge	mvd15, [ip, #508]!	; 0x1fc
   1d59c:	ldmdavs	r8, {r5, r8, r9, fp, ip, pc}
   1d5a0:			; <UNDEFINED> instruction: 0x469b9b19
   1d5a4:	tstls	r8, #160432128	; 0x9900000
   1d5a8:	tstls	lr, #1744830464	; 0x68000000
   1d5ac:			; <UNDEFINED> instruction: 0x93219317
   1d5b0:	blls	8566bc <ASN1_generate_nconf@plt+0x83c11c>
   1d5b4:	blls	7b761c <ASN1_generate_nconf@plt+0x79d07c>
   1d5b8:			; <UNDEFINED> instruction: 0x4699469b
   1d5bc:	tstcc	r8, #3358720	; 0x334000
   1d5c0:	tstls	r7, #1744830464	; 0x68000000
   1d5c4:	bmi	1ed66a8 <ASN1_generate_nconf@plt+0x1ebc108>
   1d5c8:	ldmdbls	r7, {r6, r9, sl, lr}
   1d5cc:			; <UNDEFINED> instruction: 0xf7fe447a
   1d5d0:	andsls	pc, r8, r3, ror r8	; <UNPREDICTABLE>
   1d5d4:			; <UNDEFINED> instruction: 0xf47f2800
   1d5d8:	blls	848de8 <ASN1_generate_nconf@plt+0x82e848>
   1d5dc:	blls	637644 <ASN1_generate_nconf@plt+0x61d0a4>
   1d5e0:			; <UNDEFINED> instruction: 0x4699469b
   1d5e4:	tstcc	r9, #3358720	; 0x334000
   1d5e8:	strt	r9, [r4], #-791	; 0xfffffce9
   1d5ec:	blls	82eff8 <ASN1_generate_nconf@plt+0x814a58>
   1d5f0:	ldmdbls	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1d5f4:	rsbls	pc, r8, sp, asr #17
   1d5f8:			; <UNDEFINED> instruction: 0xf8cd6818
   1d5fc:	ldr	r9, [sl], #-92	; 0xffffffa4
   1d600:	movtls	r2, #769	; 0x301
   1d604:			; <UNDEFINED> instruction: 0xf7f9e641
   1d608:			; <UNDEFINED> instruction: 0xe654ed34
   1d60c:	ldr	r3, [r8], r1, lsl #14
   1d610:			; <UNDEFINED> instruction: 0xf8cd46d9
   1d614:			; <UNDEFINED> instruction: 0xf8cdb068
   1d618:			; <UNDEFINED> instruction: 0xf8cdb084
   1d61c:			; <UNDEFINED> instruction: 0xf8cdb078
   1d620:			; <UNDEFINED> instruction: 0xf8cdb05c
   1d624:	str	fp, [r6], #-100	; 0xffffff9c
   1d628:			; <UNDEFINED> instruction: 0x464a991a
   1d62c:	svc	0x0002f7fa
   1d630:			; <UNDEFINED> instruction: 0xf80368eb
   1d634:	ldrb	r7, [r7, -r9]
   1d638:	ldc	7, cr15, [sl, #-996]	; 0xfffffc1c
   1d63c:			; <UNDEFINED> instruction: 0xf7f9e64e
   1d640:			; <UNDEFINED> instruction: 0xe610ed18
   1d644:	ldc	7, cr15, [r4, #-996]	; 0xfffffc1c
   1d648:	stmvs	r1, {r0, r1, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   1d64c:			; <UNDEFINED> instruction: 0xf7ff2000
   1d650:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   1d654:	mcrge	4, 4, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   1d658:	bhi	458ec0 <ASN1_generate_nconf@plt+0x43e920>
   1d65c:	ldmdbmi	r5, {r1, r3, r4, r5, r9, sl, lr}^
   1d660:	strmi	r3, [r1], r1, lsl #4
   1d664:	ldrdge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1d668:	andsls	r4, r9, r9, ror r4
   1d66c:	stmdavs	r0!, {r5, sl, fp, ip, pc}
   1d670:	ldm	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d674:			; <UNDEFINED> instruction: 0xf8cd6820
   1d678:			; <UNDEFINED> instruction: 0xf7ff905c
   1d67c:	pkhtbmi	fp, r1, ip, asr #23
   1d680:	stmdbmi	sp, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   1d684:			; <UNDEFINED> instruction: 0x4681463a
   1d688:	cfstrsls	mvf4, [r0], #-484	; 0xfffffe1c
   1d68c:	rsbls	pc, r4, sp, asr #17
   1d690:			; <UNDEFINED> instruction: 0xf7f96820
   1d694:	stmdavs	r0!, {r2, r6, r7, fp, sp, lr, pc}
   1d698:	rsbls	pc, r0, sp, asr #17
   1d69c:	subsls	pc, ip, sp, asr #17
   1d6a0:	bllt	ff29b6a4 <ASN1_generate_nconf@plt+0xff281104>
   1d6a4:	strmi	r9, [r1], r0, lsr #24
   1d6a8:			; <UNDEFINED> instruction: 0xf8cd4944
   1d6ac:	stmdavs	r0!, {r2, r5, r6, ip, pc}
   1d6b0:			; <UNDEFINED> instruction: 0xf7f94479
   1d6b4:	stmdavs	r0!, {r2, r4, r5, r7, fp, sp, lr, pc}
   1d6b8:	rsbls	pc, r0, sp, asr #17
   1d6bc:	subsls	pc, ip, sp, asr #17
   1d6c0:	bllt	fee9b6c4 <ASN1_generate_nconf@plt+0xfee81124>
   1d6c4:			; <UNDEFINED> instruction: 0x463a493e
   1d6c8:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
   1d6cc:	stcls	7, cr14, [r0], #-884	; 0xfffffc8c
   1d6d0:	ldrsbtlt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1d6d4:	stmdavs	r0!, {r0, r1, r3, r4, r5, r8, fp, lr}
   1d6d8:			; <UNDEFINED> instruction: 0xf8cd4479
   1d6dc:	ldrbmi	fp, [r9], r4, rrx
   1d6e0:	ldm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d6e4:	stmdavs	r0!, {r0, r8, r9, sp}
   1d6e8:	rsblt	pc, r0, sp, asr #17
   1d6ec:	rsblt	pc, r8, sp, asr #17
   1d6f0:	subslt	pc, ip, sp, asr #17
   1d6f4:			; <UNDEFINED> instruction: 0xf7ff9321
   1d6f8:	svclt	0x0000bb9e
   1d6fc:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   1d700:	andeq	r1, r0, r0, ror r5
   1d704:	andeq	r1, r6, r4, lsl #31
   1d708:	andeq	r1, r0, r8, asr r5
   1d70c:	andeq	fp, r5, lr, ror #18
   1d710:	strdeq	r9, [r6], -ip
   1d714:	strdeq	r9, [r6], -r2
   1d718:	andeq	r1, r0, r0, lsr #11
   1d71c:	andeq	r5, r3, r2, lsr #23
   1d720:	andeq	r5, r3, ip, lsl #23
   1d724:	andeq	r6, r3, r4, ror #24
   1d728:	andeq	r5, r3, ip, asr #22
   1d72c:	andeq	r5, r3, lr, asr #22
   1d730:	andeq	r5, r3, sl, asr fp
   1d734:	andeq	r5, r3, r2, asr fp
   1d738:	andeq	r5, r3, sl, lsr fp
   1d73c:	andeq	r5, r3, r0, lsr #22
   1d740:	ldrdeq	r4, [r3], -ip
   1d744:	ldrdeq	r1, [r0], -r8
   1d748:	andeq	r4, r3, r2, lsl #31
   1d74c:	andeq	r9, r6, lr, ror r4
   1d750:	andeq	r1, r6, r8, asr #22
   1d754:	andeq	fp, r5, r0, lsr #7
   1d758:	ldrdeq	r5, [r3], -r6
   1d75c:	ldrdeq	r5, [r3], -ip
   1d760:	andeq	r5, r3, r8, asr #15
   1d764:	ldrdeq	r1, [r4], -r4
   1d768:	andeq	r5, r3, r4, lsl #15
   1d76c:	andeq	r5, r3, sl, lsl #12
   1d770:	strdeq	r9, [r6], -r2
   1d774:	andeq	r5, r3, r4, ror #14
   1d778:	ldrdeq	r5, [r3], -lr
   1d77c:	andeq	r9, r6, r6, asr #1
   1d780:	andeq	r5, r3, r6, asr #14
   1d784:	andeq	r5, r3, sl, asr #14
   1d788:	andeq	r5, r3, lr, asr #14
   1d78c:	andeq	r5, r3, r2, asr r7
   1d790:	andeq	r5, r3, r2, ror r5
   1d794:	andeq	r5, r3, r6, ror #14
   1d798:	andeq	r5, r3, lr, lsr #7
   1d79c:	ldrdeq	r5, [r3], -ip
   1d7a0:	andeq	r5, r3, r0, ror #7
   1d7a4:			; <UNDEFINED> instruction: 0x000348ba
   1d7a8:	andeq	r5, r3, r0, asr #7
   1d7ac:	andeq	r5, r3, sl, lsr #7
   1d7b0:	muleq	r4, r8, r5
   1d7b4:	andeq	r5, r3, ip, lsl #9
   1d7b8:	andeq	r5, r3, r8, lsr r3
   1d7bc:			; <UNDEFINED> instruction: 0x000352bc
   1d7c0:	andeq	r5, r3, lr, lsl r3
   1d7c4:	andeq	r5, r3, ip, ror #4
   1d7c8:	blne	1d5bb4c <ASN1_generate_nconf@plt+0x1d415ac>
   1d7cc:			; <UNDEFINED> instruction: 0x4681463a
   1d7d0:			; <UNDEFINED> instruction: 0xe75a4479
   1d7d4:			; <UNDEFINED> instruction: 0xf8df9b20
   1d7d8:	stmiavs	sl!, {r2, r3, r5, r6, r8, r9, fp, ip}^
   1d7dc:	ldrbcc	pc, [pc, #79]!	; 1d833 <ASN1_generate_nconf@plt+0x3293>	; <UNPREDICTABLE>
   1d7e0:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1d7e4:	ldmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d7e8:	stcls	6, cr14, [r0], #-644	; 0xfffffd7c
   1d7ec:	blne	165bb70 <ASN1_generate_nconf@plt+0x16415d0>
   1d7f0:	ldrbtmi	r9, [r9], #-25	; 0xffffffe7
   1d7f4:			; <UNDEFINED> instruction: 0xf8cd6820
   1d7f8:			; <UNDEFINED> instruction: 0xf7f99060
   1d7fc:	stmdavs	r0!, {r4, fp, sp, lr, pc}
   1d800:	rsbls	pc, r8, sp, asr #17
   1d804:	subsls	pc, ip, sp, asr #17
   1d808:	bllt	59b80c <ASN1_generate_nconf@plt+0x58126c>
   1d80c:	blcs	f5bb90 <ASN1_generate_nconf@plt+0xf415f0>
   1d810:	ldmdbls	r7, {r6, r9, sl, lr}
   1d814:			; <UNDEFINED> instruction: 0xf7fd447a
   1d818:	strmi	pc, [r3], -pc, asr #30
   1d81c:	stmdacs	r0, {r3, r4, r5, ip, pc}
   1d820:	cmnhi	sl, r0, asr #32	; <UNPREDICTABLE>
   1d824:	blls	82f290 <ASN1_generate_nconf@plt+0x814cf0>
   1d828:	ldmdbls	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1d82c:	subsls	pc, ip, sp, asr #17
   1d830:			; <UNDEFINED> instruction: 0xf7ff6818
   1d834:			; <UNDEFINED> instruction: 0xf8dfbb00
   1d838:	strcs	r1, [r1, #-2840]	; 0xfffff4e8
   1d83c:			; <UNDEFINED> instruction: 0xf7f84479
   1d840:	ldrbt	lr, [r4], -lr, ror #31
   1d844:	blne	35bbc8 <ASN1_generate_nconf@plt+0x341628>
   1d848:	ldrbtmi	r2, [r9], #-1281	; 0xfffffaff
   1d84c:	svc	0x00e6f7f8
   1d850:			; <UNDEFINED> instruction: 0xf8dfe66d
   1d854:	strcs	r1, [r1, #-2820]	; 0xfffff4fc
   1d858:			; <UNDEFINED> instruction: 0xf7f84479
   1d85c:	strbt	lr, [r6], -r0, ror #31
   1d860:	bne	ffe5bbe4 <ASN1_generate_nconf@plt+0xffe41644>
   1d864:	ldrbtmi	r2, [r9], #-1281	; 0xfffffaff
   1d868:	svc	0x00d8f7f8
   1d86c:	stcls	6, cr14, [r0], #-380	; 0xfffffe84
   1d870:			; <UNDEFINED> instruction: 0xf8df463a
   1d874:	andcc	r1, r1, #236, 20	; 0xec000
   1d878:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d87c:	ldrdge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1d880:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1d884:	svc	0x00caf7f8
   1d888:	bhi	4590f0 <ASN1_generate_nconf@plt+0x43eb50>
   1d88c:			; <UNDEFINED> instruction: 0xf8cd6820
   1d890:			; <UNDEFINED> instruction: 0xf8cd9064
   1d894:			; <UNDEFINED> instruction: 0xf7ff905c
   1d898:			; <UNDEFINED> instruction: 0x9c20bace
   1d89c:			; <UNDEFINED> instruction: 0xf8df464b
   1d8a0:	bls	ee43b8 <ASN1_generate_nconf@plt+0xec9e18>
   1d8a4:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1d8a8:	svc	0x00b8f7f8
   1d8ac:			; <UNDEFINED> instruction: 0xf7f94648
   1d8b0:			; <UNDEFINED> instruction: 0xf04fefbc
   1d8b4:	stmdavs	r0!, {r8, fp}
   1d8b8:	rsbls	pc, r4, sp, asr #17
   1d8bc:	ldmdbls	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1d8c0:	blt	fee9b8c4 <ASN1_generate_nconf@plt+0xfee81324>
   1d8c4:	bl	ff75b8b8 <ASN1_generate_nconf@plt+0xff741318>
   1d8c8:	mrc	6, 0, r4, cr8, cr4, {2}
   1d8cc:			; <UNDEFINED> instruction: 0xf8dd8a10
   1d8d0:	cdpcs	0, 0, cr10, cr0, cr4, {3}
   1d8d4:	subshi	pc, sp, #64	; 0x40
   1d8d8:			; <UNDEFINED> instruction: 0xf02d9818
   1d8dc:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1d8e0:	subhi	pc, sp, #64, 6
   1d8e4:	blcs	445cc <ASN1_generate_nconf@plt+0x2a02c>
   1d8e8:	adcshi	pc, r2, r0
   1d8ec:			; <UNDEFINED> instruction: 0xf0402e00
   1d8f0:			; <UNDEFINED> instruction: 0xf7fb821e
   1d8f4:	eorsls	lr, r4, r6, ror pc
   1d8f8:			; <UNDEFINED> instruction: 0xf0002800
   1d8fc:	tstcs	r0, r5, lsr #4
   1d900:	bl	fe05b8f0 <ASN1_generate_nconf@plt+0xfe041350>
   1d904:			; <UNDEFINED> instruction: 0xf0002800
   1d908:	svcls	0x0034821c
   1d90c:			; <UNDEFINED> instruction: 0xf8df2200
   1d910:	andsls	r1, r9, #88, 20	; 0x58000
   1d914:	ldrbtmi	r6, [r9], #-2104	; 0xfffff7c8
   1d918:	andcc	r9, r1, fp, lsr r2
   1d91c:			; <UNDEFINED> instruction: 0xff3cf02c
   1d920:	ldmdavs	sl!, {r0, r1, r3, r4, r5, r9, sl, lr}
   1d924:	teqls	r4, #10027008	; 0x990000
   1d928:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx7
   1d92c:			; <UNDEFINED> instruction: 0xf7fa0a10
   1d930:	blls	d58f40 <ASN1_generate_nconf@plt+0xd3e9a0>
   1d934:	bne	d5bcb8 <ASN1_generate_nconf@plt+0xd41718>
   1d938:	stceq	0, cr15, [r0], {79}	; 0x4f
   1d93c:	andcs	r4, r2, #56, 12	; 0x3800000
   1d940:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
   1d944:	andgt	pc, r3, r7, lsl #16
   1d948:	bl	db940 <ASN1_generate_nconf@plt+0xc13a0>
   1d94c:	bcc	85bcd0 <ASN1_generate_nconf@plt+0x841730>
   1d950:	ldrbtmi	r9, [fp], #-1347	; 0xfffffabd
   1d954:			; <UNDEFINED> instruction: 0xf8cd9d3b
   1d958:	strtmi	sl, [r2], ip, ror #1
   1d95c:	bcc	459188 <ASN1_generate_nconf@plt+0x43ebe8>
   1d960:	bcc	45bce4 <ASN1_generate_nconf@plt+0x441744>
   1d964:	mcr	4, 0, r4, cr9, cr11, {3}
   1d968:			; <UNDEFINED> instruction: 0xf8df3a90
   1d96c:	ldrbtmi	r3, [fp], #-2572	; 0xfffff5f4
   1d970:	bcc	4591a0 <ASN1_generate_nconf@plt+0x43ec00>
   1d974:	and	r9, r0, r8, lsr r0
   1d978:	blls	62ad84 <ASN1_generate_nconf@plt+0x6107e4>
   1d97c:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, sp, lr}^
   1d980:	b	13db978 <ASN1_generate_nconf@plt+0x13c13d8>
   1d984:	ble	132e3a0 <ASN1_generate_nconf@plt+0x1313e00>
   1d988:			; <UNDEFINED> instruction: 0x46299b18
   1d98c:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, sp, lr}^
   1d990:	mcr	7, 7, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
   1d994:	strmi	r6, [r7], -r4, lsl #16
   1d998:	blcs	15bba2c <ASN1_generate_nconf@plt+0x15a148c>
   1d99c:	stmdavs	r3, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   1d9a0:	cdp	2, 1, cr2, cr9, cr2, {0}
   1d9a4:			; <UNDEFINED> instruction: 0x46181a10
   1d9a8:			; <UNDEFINED> instruction: 0xf7fc9344
   1d9ac:	bls	e584fc <ASN1_generate_nconf@plt+0xe3df5c>
   1d9b0:	stmdacs	r0, {r2, r6, r8, r9, fp, ip, pc}
   1d9b4:			; <UNDEFINED> instruction: 0x81a9f340
   1d9b8:	vpmax.u8	d2, d0, d0
   1d9bc:	mnf<illegal precision>p	f0, #1.0
   1d9c0:	movtcs	r1, #23056	; 0x5a10
   1d9c4:	andcs	r7, r0, #35	; 0x23
   1d9c8:	ldmdals	r9, {r0, r1, r3, r4, r5, fp, sp, lr}
   1d9cc:	andsls	r3, r9, r1
   1d9d0:	blls	839b40 <ASN1_generate_nconf@plt+0x81f5a0>
   1d9d4:	ldmdavs	r8, {r1, r3, r4, r5, r6, r7, fp, sp, lr}
   1d9d8:	svc	0x0020f7f8
   1d9dc:			; <UNDEFINED> instruction: 0xf8dfe7cc
   1d9e0:			; <UNDEFINED> instruction: 0x463a199c
   1d9e4:	ldrdge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1d9e8:	cdp	2, 1, cr3, cr8, cr1, {0}
   1d9ec:	ldrbtmi	r8, [r9], #-2576	; 0xfffff5f0
   1d9f0:	andsls	r4, r9, r1, lsl #13
   1d9f4:	stcls	6, cr14, [r0], #-232	; 0xffffff18
   1d9f8:			; <UNDEFINED> instruction: 0xf8df463a
   1d9fc:	andcc	r1, r1, #132, 18	; 0x210000
   1da00:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1da04:	ldrdge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1da08:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1da0c:	svc	0x0006f7f8
   1da10:	bhi	459278 <ASN1_generate_nconf@plt+0x43ecd8>
   1da14:			; <UNDEFINED> instruction: 0xf8cd6820
   1da18:			; <UNDEFINED> instruction: 0xf8cd9064
   1da1c:			; <UNDEFINED> instruction: 0xf7ff905c
   1da20:	ldmdals	r4!, {r1, r3, r9, fp, ip, sp, pc}
   1da24:	stclls	6, cr4, [r3, #-336]	; 0xfffffeb0
   1da28:	ldrdge	pc, [ip], #141	; 0x8d	; <UNPREDICTABLE>
   1da2c:	b	1bdba1c <ASN1_generate_nconf@plt+0x1bc147c>
   1da30:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1da34:	rsceq	pc, r9, #64, 12	; 0x4000000
   1da38:	beq	4592a0 <ASN1_generate_nconf@plt+0x43ed00>
   1da3c:			; <UNDEFINED> instruction: 0xf7fa4479
   1da40:	blls	697d80 <ASN1_generate_nconf@plt+0x67d7e0>
   1da44:			; <UNDEFINED> instruction: 0xf0402b00
   1da48:	mvfcsdm	f0, #2.0
   1da4c:			; <UNDEFINED> instruction: 0x81bff040
   1da50:	orrslt	r9, r3, r5, lsr fp
   1da54:			; <UNDEFINED> instruction: 0xf02e4618
   1da58:			; <UNDEFINED> instruction: 0xf8dffd63
   1da5c:	ldrbtmi	r3, [fp], #-2348	; 0xfffff6d4
   1da60:	andsls	r4, r9, r2, lsl #12
   1da64:	stmdacs	r0, {r3, r4, r7, sp, lr}
   1da68:	mvnhi	pc, r0
   1da6c:			; <UNDEFINED> instruction: 0xf0402e00
   1da70:	blls	9be1d4 <ASN1_generate_nconf@plt+0x9a3c34>
   1da74:			; <UNDEFINED> instruction: 0xf0002b00
   1da78:	blls	bbdf48 <ASN1_generate_nconf@plt+0xba39a8>
   1da7c:	teqls	r4, #-1409286144	; 0xac000000
   1da80:	blls	cd1aac <ASN1_generate_nconf@plt+0xcb750c>
   1da84:			; <UNDEFINED> instruction: 0xf0002b00
   1da88:	blls	107df84 <ASN1_generate_nconf@plt+0x10639e4>
   1da8c:			; <UNDEFINED> instruction: 0xf0002b00
   1da90:	blls	d3df7c <ASN1_generate_nconf@plt+0xd239dc>
   1da94:	blls	8c2708 <ASN1_generate_nconf@plt+0x8a8168>
   1da98:			; <UNDEFINED> instruction: 0xf1a3981e
   1da9c:			; <UNDEFINED> instruction: 0xf7fc011c
   1daa0:	stmdacs	r2, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   1daa4:			; <UNDEFINED> instruction: 0xf0004607
   1daa8:	blls	b7deec <ASN1_generate_nconf@plt+0xb6394c>
   1daac:			; <UNDEFINED> instruction: 0xf0002b00
   1dab0:			; <UNDEFINED> instruction: 0xf8df80fe
   1dab4:	stmdals	sp!, {r3, r4, r6, r7, fp, ip}
   1dab8:			; <UNDEFINED> instruction: 0xf7fc4479
   1dabc:	stmdblt	r0, {r6, r7, r8, r9, fp, sp, lr, pc}^
   1dac0:	vpmax.f32	d18, d0, d0
   1dac4:	blls	8be1c0 <ASN1_generate_nconf@plt+0x8a3c20>
   1dac8:	ldceq	8, cr15, [ip], {83}	; 0x53
   1dacc:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dad0:	stmdals	sp!, {r0, r2, r3, r5, ip, pc}
   1dad4:	smlatbeq	ip, sl, r1, pc	; <UNPREDICTABLE>
   1dad8:			; <UNDEFINED> instruction: 0xf8ccf030
   1dadc:			; <UNDEFINED> instruction: 0xf0002800
   1dae0:	stfcsd	f0, [r0, #-312]	; 0xfffffec8
   1dae4:	bichi	pc, pc, r0
   1dae8:	blcs	447a0 <ASN1_generate_nconf@plt+0x2a200>
   1daec:			; <UNDEFINED> instruction: 0x81b7f040
   1daf0:			; <UNDEFINED> instruction: 0xf0412e00
   1daf4:	blls	afe400 <ASN1_generate_nconf@plt+0xae3e60>
   1daf8:			; <UNDEFINED> instruction: 0xf0002b00
   1dafc:			; <UNDEFINED> instruction: 0xf8df8135
   1db00:			; <UNDEFINED> instruction: 0x46402890
   1db04:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1db08:	bl	fffdbafc <ASN1_generate_nconf@plt+0xfffc155c>
   1db0c:			; <UNDEFINED> instruction: 0xf43f2800
   1db10:	movwcs	sl, #3709	; 0xe7d
   1db14:	teqls	r8, #197132288	; 0xbc00000
   1db18:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1db1c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1db20:	blcs	4278c <ASN1_generate_nconf@plt+0x281ec>
   1db24:	mvnshi	pc, r1
   1db28:	blcs	447d4 <ASN1_generate_nconf@plt+0x2a234>
   1db2c:	bicshi	pc, sp, r1
   1db30:	andcs	r9, r0, r9, lsr #18
   1db34:	stmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1db38:			; <UNDEFINED> instruction: 0xf0012800
   1db3c:	blls	a3e288 <ASN1_generate_nconf@plt+0xa23ce8>
   1db40:			; <UNDEFINED> instruction: 0xf0012b00
   1db44:	stmdbls	r8!, {r1, r2, r3, r4, r7, r8, pc}
   1db48:			; <UNDEFINED> instruction: 0xf7fb2000
   1db4c:	stmdacs	r0, {r3, r4, fp, sp, lr, pc}
   1db50:	orrshi	pc, r2, r1
   1db54:	bcc	4443e4 <ASN1_generate_nconf@plt+0x429e44>
   1db58:	eorsls	r6, r5, #1245184	; 0x130000
   1db5c:			; <UNDEFINED> instruction: 0xf0012b00
   1db60:	blls	bfe0c8 <ASN1_generate_nconf@plt+0xbe3b28>
   1db64:			; <UNDEFINED> instruction: 0xf0012b00
   1db68:			; <UNDEFINED> instruction: 0xf7fa813a
   1db6c:			; <UNDEFINED> instruction: 0xf84aee70
   1db70:	stmdacs	r0, {r2, r4, sl, fp}
   1db74:	msrhi	CPSR_fsxc, r1
   1db78:			; <UNDEFINED> instruction: 0xf02d2100
   1db7c:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1db80:	msrhi	CPSR_fc, r1
   1db84:	strbmi	r9, [r0], -fp, lsr #18
   1db88:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1db8c:	stmdacs	r0, {r0, r1, r2, r3, r5, ip, pc}
   1db90:	tsthi	r1, r1	; <UNPREDICTABLE>
   1db94:	svc	0x00c4f7f9
   1db98:	stmdacs	r0, {r0, r3, r4, ip, pc}
   1db9c:	rscshi	pc, sp, r1
   1dba0:	blcs	4483c <ASN1_generate_nconf@plt+0x2a29c>
   1dba4:	rscshi	pc, r6, r1
   1dba8:	stccs	8, cr15, [ip], {90}	; 0x5a
   1dbac:	vmla.f64	d9, d9, d18
   1dbb0:			; <UNDEFINED> instruction: 0xf85a2a10
   1dbb4:			; <UNDEFINED> instruction: 0x461f2c14
   1dbb8:			; <UNDEFINED> instruction: 0xf8539241
   1dbbc:	subls	r2, r3, #16, 24	; 0x1000
   1dbc0:	stccs	8, cr15, [ip], {83}	; 0x53
   1dbc4:			; <UNDEFINED> instruction: 0xf02c9244
   1dbc8:	stmdbls	r5!, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   1dbcc:			; <UNDEFINED> instruction: 0x46031f3a
   1dbd0:			; <UNDEFINED> instruction: 0xf85a9345
   1dbd4:	andcs	r3, r0, r4, lsl #24
   1dbd8:			; <UNDEFINED> instruction: 0xf7fa9346
   1dbdc:	eorsls	lr, r9, lr, lsl r8
   1dbe0:			; <UNDEFINED> instruction: 0xf0012800
   1dbe4:			; <UNDEFINED> instruction: 0xf8df80c5
   1dbe8:	ldrbtmi	r1, [r9], #-1968	; 0xfffff850
   1dbec:	stcl	7, cr15, [lr, #-1000]!	; 0xfffffc18
   1dbf0:	beq	fe45941c <ASN1_generate_nconf@plt+0xfe43ee7c>
   1dbf4:	ldmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1dbf8:			; <UNDEFINED> instruction: 0xf0012800
   1dbfc:			; <UNDEFINED> instruction: 0xf7fb80ae
   1dc00:	eorls	lr, sp, sl, lsr #31
   1dc04:			; <UNDEFINED> instruction: 0xf0012800
   1dc08:			; <UNDEFINED> instruction: 0xf8df8069
   1dc0c:	mcr	7, 0, r3, cr8, cr0, {4}
   1dc10:	ldrbtmi	r8, [fp], #-2576	; 0xfffff5f0
   1dc14:	bcc	fe459444 <ASN1_generate_nconf@plt+0xfe43eea4>
   1dc18:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dc1c:			; <UNDEFINED> instruction: 0xf8cd2300
   1dc20:	ldrmi	sl, [pc], -ip, ror #1
   1dc24:	ldrmi	r4, [ip], -r2, lsr #13
   1dc28:	beq	459458 <ASN1_generate_nconf@plt+0x43eeb8>
   1dc2c:	beq	fe459498 <ASN1_generate_nconf@plt+0xfe43eef8>
   1dc30:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dc34:	vhsub.u8	d20, d16, d16
   1dc38:	cdp	3, 1, cr8, cr9, cr15, {7}
   1dc3c:			; <UNDEFINED> instruction: 0x46210a90
   1dc40:	stc	7, cr15, [r8, #992]	; 0x3e0
   1dc44:	strmi	r6, [r0], r2, asr #16
   1dc48:	orrlt	r7, fp, r3, lsl r8
   1dc4c:	and	r4, r0, r1, lsl r6
   1dc50:			; <UNDEFINED> instruction: 0xf003b173
   1dc54:	blcs	e9e050 <ASN1_generate_nconf@plt+0xe83ab0>
   1dc58:	stmdacs	ip!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1dc5c:	svccc	0x0001f811
   1dc60:	andcs	fp, r1, ip, lsl #30
   1dc64:	stmdacs	r0, {sp}
   1dc68:	blcs	52038 <ASN1_generate_nconf@plt+0x37a98>
   1dc6c:			; <UNDEFINED> instruction: 0x460abf18
   1dc70:	ldrdcc	pc, [r8], -r8
   1dc74:	subls	r4, r7, #16, 12	; 0x1000000
   1dc78:			; <UNDEFINED> instruction: 0xf7fa932b
   1dc7c:	blls	b1896c <ASN1_generate_nconf@plt+0xafe3cc>
   1dc80:	stmdacs	r0, {r0, r9, sl, lr}
   1dc84:	bicshi	pc, r5, r0, asr #32
   1dc88:	vnmla.f32	s18, s20, s14
   1dc8c:			; <UNDEFINED> instruction: 0x46101a90
   1dc90:	b	ff55bc88 <ASN1_generate_nconf@plt+0xff5416e8>
   1dc94:			; <UNDEFINED> instruction: 0xf8d8b948
   1dc98:			; <UNDEFINED> instruction: 0xf04f0008
   1dc9c:			; <UNDEFINED> instruction: 0xf7f931ff
   1dca0:	strmi	lr, [r7], -r4, lsr #29
   1dca4:			; <UNDEFINED> instruction: 0xf0002800
   1dca8:	strcc	r8, [r1], #-492	; 0xfffffe14
   1dcac:			; <UNDEFINED> instruction: 0xf8dfe7be
   1dcb0:			; <UNDEFINED> instruction: 0x464026f0
   1dcb4:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1dcb8:	ldc2l	7, cr15, [lr], #1012	; 0x3f4
   1dcbc:	eorls	r4, sp, r3, lsl #12
   1dcc0:			; <UNDEFINED> instruction: 0xf47f2800
   1dcc4:	str	sl, [sp, #3830]!	; 0xef6
   1dcc8:			; <UNDEFINED> instruction: 0xf8539b22
   1dccc:	blcs	2cd44 <ASN1_generate_nconf@plt+0x127a4>
   1dcd0:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   1dcd4:	b	3dbccc <ASN1_generate_nconf@plt+0x3c172c>
   1dcd8:	stceq	8, cr15, [ip], {74}	; 0x4a
   1dcdc:			; <UNDEFINED> instruction: 0xf8dfe701
   1dce0:			; <UNDEFINED> instruction: 0xf8df76c4
   1dce4:	ldrbtmi	r3, [pc], #-1732	; 1dcec <ASN1_generate_nconf@plt+0x374c>
   1dce8:			; <UNDEFINED> instruction: 0x26c0f8df
   1dcec:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1dcf0:	ldmvs	r8, {r0, r3, r4, r5, r9, sl, lr}
   1dcf4:	bl	25bce8 <ASN1_generate_nconf@plt+0x241748>
   1dcf8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1dcfc:	ldrtmi	fp, [fp], -r8, lsl #30
   1dd00:	ldrt	r9, [sl], r6, lsr #6
   1dd04:	teqls	r4, #0, 6
   1dd08:	bcs	57824 <ASN1_generate_nconf@plt+0x3d284>
   1dd0c:	mrcge	7, 1, APSR_nzcv, cr4, cr15, {1}
   1dd10:	bne	459578 <ASN1_generate_nconf@plt+0x43efd8>
   1dd14:			; <UNDEFINED> instruction: 0xf7fc4618
   1dd18:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
   1dd1c:	mcrge	7, 1, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   1dd20:	eorvc	r2, r3, r5, asr #6
   1dd24:	bne	fe459590 <ASN1_generate_nconf@plt+0xfe43eff0>
   1dd28:	ldmdavs	fp!, {r9, sp}
   1dd2c:	blls	857668 <ASN1_generate_nconf@plt+0x83d0c8>
   1dd30:			; <UNDEFINED> instruction: 0x167cf8df
   1dd34:	bcs	fe45959c <ASN1_generate_nconf@plt+0xfe43effc>
   1dd38:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1dd3c:	stcl	7, cr15, [lr, #-992]!	; 0xfffffc20
   1dd40:	ldmdals	r4!, {r0, r1, r2, r4, r6, r7, r8, sl, sp, lr, pc}
   1dd44:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dd48:			; <UNDEFINED> instruction: 0x1668f8df
   1dd4c:			; <UNDEFINED> instruction: 0xf04f4479
   1dd50:			; <UNDEFINED> instruction: 0x9c200900
   1dd54:	rsbls	pc, r4, sp, asr #17
   1dd58:			; <UNDEFINED> instruction: 0xf7f86820
   1dd5c:	stmdavs	r0!, {r5, r6, r8, sl, fp, sp, lr, pc}
   1dd60:	subsls	pc, ip, sp, asr #17
   1dd64:	stmdalt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dd68:			; <UNDEFINED> instruction: 0x264cf8df
   1dd6c:	ldmdbls	r7, {r6, r9, sl, lr}
   1dd70:			; <UNDEFINED> instruction: 0xf7fd447a
   1dd74:	eorls	pc, fp, r1, lsr #25
   1dd78:			; <UNDEFINED> instruction: 0xf47f2800
   1dd7c:	blls	849884 <ASN1_generate_nconf@plt+0x82f2e4>
   1dd80:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1dd84:	rsbls	pc, r4, sp, asr #17
   1dd88:	subsls	pc, ip, sp, asr #17
   1dd8c:			; <UNDEFINED> instruction: 0xf7ff6818
   1dd90:	bls	74bee0 <ASN1_generate_nconf@plt+0x731940>
   1dd94:			; <UNDEFINED> instruction: 0x3624f8df
   1dd98:	ldmpl	r3, {r3, r4, r8, r9, sl, fp, ip, pc}^
   1dd9c:	ldmdavs	r8, {r0, r3, r4, r5, r6, fp, sp, lr}
   1dda0:	b	14dbd90 <ASN1_generate_nconf@plt+0x14c17f0>
   1dda4:	bls	837f98 <ASN1_generate_nconf@plt+0x81d9f8>
   1dda8:	ldmdavs	r7, {r3, r4, r6, fp, sp, lr}
   1ddac:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ddb0:			; <UNDEFINED> instruction: 0x160cf8df
   1ddb4:			; <UNDEFINED> instruction: 0x46024479
   1ddb8:			; <UNDEFINED> instruction: 0xf7f84638
   1ddbc:	bls	859284 <ASN1_generate_nconf@plt+0x83ece4>
   1ddc0:			; <UNDEFINED> instruction: 0x1600f8df
   1ddc4:	ldrbtmi	r6, [r9], #-2064	; 0xfffff7f0
   1ddc8:	stc	7, cr15, [r8, #-992]!	; 0xfffffc20
   1ddcc:	blls	8573e4 <ASN1_generate_nconf@plt+0x83ce44>
   1ddd0:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1ddd4:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1ddd8:	stc	7, cr15, [r0, #-992]!	; 0xfffffc20
   1dddc:			; <UNDEFINED> instruction: 0xf8dfe638
   1dde0:	cdp	5, 1, cr1, cr8, cr12, {7}
   1dde4:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   1dde8:	teqls	r4, r8, lsl sl
   1ddec:	blx	fe4d9eaa <ASN1_generate_nconf@plt+0xfe4bf90a>
   1ddf0:	stmdacs	r0, {r2, r4, r5, r8, fp, ip, pc}
   1ddf4:			; <UNDEFINED> instruction: 0xf8dfd0c3
   1ddf8:	mrc	5, 0, r2, cr8, cr8, {6}
   1ddfc:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
   1de00:	mcrr2	0, 2, pc, r4, cr13	; <UNPREDICTABLE>
   1de04:	adcsle	r2, sl, r0, lsl #16
   1de08:			; <UNDEFINED> instruction: 0xf43f2e00
   1de0c:	blls	849698 <ASN1_generate_nconf@plt+0x82f0f8>
   1de10:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   1de14:	ldmdavs	r8, {r0, r3, r4, r9, fp, ip, pc}
   1de18:			; <UNDEFINED> instruction: 0xf7f84479
   1de1c:	ldr	lr, [r7], -r0, lsl #26
   1de20:			; <UNDEFINED> instruction: 0xf8df9b20
   1de24:	bls	d634fc <ASN1_generate_nconf@plt+0xd48f5c>
   1de28:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1de2c:	ldcl	7, cr15, [r6], #992	; 0x3e0
   1de30:	blls	8576b4 <ASN1_generate_nconf@plt+0x83d114>
   1de34:	andsls	r4, sl, #135266304	; 0x8100000
   1de38:	ldmdavs	r8, {r0, r1, r2, r4, r9, ip, pc}
   1de3c:	svclt	0x00fbf7fe
   1de40:	strmi	r9, [r1], r0, lsr #24
   1de44:	ldrne	pc, [r4, #2271]	; 0x8df
   1de48:	rsbls	pc, r4, sp, asr #17
   1de4c:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1de50:	bl	ff15be3c <ASN1_generate_nconf@plt+0xff14189c>
   1de54:			; <UNDEFINED> instruction: 0xf8cd6820
   1de58:			; <UNDEFINED> instruction: 0xf7fe905c
   1de5c:			; <UNDEFINED> instruction: 0xf8dfbfec
   1de60:	strbmi	r2, [r0], -r0, lsl #11
   1de64:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1de68:	b	13dbe5c <ASN1_generate_nconf@plt+0x13c18bc>
   1de6c:			; <UNDEFINED> instruction: 0xf43f2800
   1de70:			; <UNDEFINED> instruction: 0xf8dfae3f
   1de74:	ldrbtmi	r1, [r9], #-1392	; 0xfffffa90
   1de78:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1de7c:	svclt	0x00181e03
   1de80:			; <UNDEFINED> instruction: 0x932c2301
   1de84:	ldrls	lr, [r9, #-1588]	; 0xfffff9cc
   1de88:	blcs	44b48 <ASN1_generate_nconf@plt+0x2a5a8>
   1de8c:	strhi	pc, [r1, -r0]!
   1de90:	blcs	44b40 <ASN1_generate_nconf@plt+0x2a5a0>
   1de94:	strhi	pc, [pc, -r0]
   1de98:	strcs	r9, [r1, -r2, lsr #22]
   1de9c:	svcne	0x001d9701
   1dea0:	ldrmi	r2, [sl], -r0, lsl #6
   1dea4:	movwls	r4, #1561	; 0x619
   1dea8:			; <UNDEFINED> instruction: 0xf7f94628
   1deac:			; <UNDEFINED> instruction: 0x4641ee9e
   1deb0:			; <UNDEFINED> instruction: 0xf7f84628
   1deb4:	bls	ad9714 <ASN1_generate_nconf@plt+0xabf174>
   1deb8:	strtmi	r2, [r9], -r0, lsl #6
   1debc:			; <UNDEFINED> instruction: 0xf7f94640
   1dec0:	stmdacs	r0, {r1, r2, r3, r8, fp, sp, lr, pc}
   1dec4:	strbthi	pc, [fp], r0	; <UNPREDICTABLE>
   1dec8:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
   1decc:	ldmdbls	r7, {r6, r9, sl, lr}
   1ded0:			; <UNDEFINED> instruction: 0xf7fb447a
   1ded4:	andsls	lr, fp, sl, lsl sl
   1ded8:			; <UNDEFINED> instruction: 0xf0002800
   1dedc:	andcs	r8, r0, #231735296	; 0xdd00000
   1dee0:			; <UNDEFINED> instruction: 0xf02d4611
   1dee4:			; <UNDEFINED> instruction: 0x4607fa3d
   1dee8:			; <UNDEFINED> instruction: 0xf0002800
   1deec:	bls	8bfa18 <ASN1_generate_nconf@plt+0x8a5478>
   1def0:	ldreq	pc, [r8, #-418]	; 0xfffffe5e
   1def4:	ldccc	8, cr15, [r8], {82}	; 0x52
   1def8:	ldccs	8, cr15, [r4], {82}	; 0x52
   1defc:	bls	daeb50 <ASN1_generate_nconf@plt+0xd945b0>
   1df00:			; <UNDEFINED> instruction: 0xf0004313
   1df04:	mcrcs	6, 0, r8, cr0, cr1, {4}
   1df08:	andshi	pc, r2, #64	; 0x40
   1df0c:	bl	fffdbef4 <ASN1_generate_nconf@plt+0xfffc1954>
   1df10:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1df14:	andhi	pc, r5, #0
   1df18:			; <UNDEFINED> instruction: 0xf7fb4658
   1df1c:			; <UNDEFINED> instruction: 0x4601ec14
   1df20:			; <UNDEFINED> instruction: 0xf7f84648
   1df24:	stmdacs	r0, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1df28:	bichi	pc, pc, r0
   1df2c:	stcl	7, cr15, [r2], #1004	; 0x3ec
   1df30:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1df34:	bicshi	pc, r5, r0
   1df38:			; <UNDEFINED> instruction: 0xf7fa2100
   1df3c:	stmdacs	r0, {r2, r5, r6, fp, sp, lr, pc}
   1df40:	bichi	pc, pc, r0
   1df44:	strbmi	r4, [r8], -r9, lsr #12
   1df48:	stcl	7, cr15, [sl, #1000]	; 0x3e8
   1df4c:			; <UNDEFINED> instruction: 0xf0002800
   1df50:	stmdbls	r2!, {r3, r6, r7, r8, pc}
   1df54:	cfstrdvs	mvd15, [r1], #-316	; 0xfffffec4
   1df58:	movwcs	r9, #2614	; 0xa36
   1df5c:	ldceq	8, cr15, [r4], {81}	; 0x51
   1df60:	ldcne	8, cr15, [r8], {81}	; 0x51
   1df64:	andcs	pc, r0, #12, 22	; 0x3000
   1df68:			; <UNDEFINED> instruction: 0xf7f94628
   1df6c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1df70:			; <UNDEFINED> instruction: 0x81b7f000
   1df74:	strbmi	r4, [r8], -r9, lsr #12
   1df78:	svc	0x00aaf7f9
   1df7c:	strtmi	r2, [r8], -r0, lsl #6
   1df80:	ldrmi	r9, [sp], -r5, lsr #6
   1df84:	ldc	7, cr15, [sl, #992]	; 0x3e0
   1df88:	andseq	pc, r4, #-2147483606	; 0x8000002a
   1df8c:			; <UNDEFINED> instruction: 0xf8cd9626
   1df90:	mcr	0, 0, sl, cr8, cr12, {2}
   1df94:	ssatmi	r8, #3, r0, lsl #20
   1df98:	ldrmi	r4, [r4], -lr, lsr #12
   1df9c:	strcc	lr, [r1], -r0
   1dfa0:	ldmdavs	fp, {r3, r4, r8, r9, fp, ip, pc}^
   1dfa4:			; <UNDEFINED> instruction: 0xf7fb6858
   1dfa8:	addmi	lr, r6, #60, 30	; 0xf0
   1dfac:	blls	654994 <ASN1_generate_nconf@plt+0x63a3f4>
   1dfb0:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}^
   1dfb4:			; <UNDEFINED> instruction: 0xf7f86858
   1dfb8:	stmdavs	r3, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   1dfbc:	ldmdavc	fp, {r7, r9, sl, lr}
   1dfc0:	mvnle	r2, r2, asr fp
   1dfc4:	b	ff0dbfb8 <ASN1_generate_nconf@plt+0xff0c1a18>
   1dfc8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1dfcc:	orrshi	pc, pc, r0
   1dfd0:	ldrdne	pc, [r8], -r8
   1dfd4:	ldc2	7, cr15, [ip], #1016	; 0x3f8
   1dfd8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1dfdc:	orrhi	pc, lr, r0
   1dfe0:	strtmi	r9, [r0], -r5, lsr #20
   1dfe4:	ldrdne	pc, [ip], -r8
   1dfe8:	bls	bafa40 <ASN1_generate_nconf@plt+0xb954a0>
   1dfec:	svclt	0x00082b02
   1dff0:			; <UNDEFINED> instruction: 0xf8cd4694
   1dff4:			; <UNDEFINED> instruction: 0xf7f9c094
   1dff8:	stmdacs	r0, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1dffc:	cmnhi	lr, r0	; <UNPREDICTABLE>
   1e000:	stmdavs	r0!, {r8, sp}
   1e004:	stmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e008:	stmdavs	r0!, {r7, r9, sl, lr}
   1e00c:	b	18dc004 <ASN1_generate_nconf@plt+0x18c1a64>
   1e010:	strbmi	r2, [r1], -r0, lsl #6
   1e014:			; <UNDEFINED> instruction: 0xf1b86023
   1e018:	rsble	r0, r2, r0, lsl #30
   1e01c:			; <UNDEFINED> instruction: 0xf7fb4628
   1e020:			; <UNDEFINED> instruction: 0x4640ec7c
   1e024:	ldmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e028:	strbmi	r4, [r8], -r9, lsr #12
   1e02c:	bl	f5c01c <ASN1_generate_nconf@plt+0xf41a7c>
   1e030:			; <UNDEFINED> instruction: 0xf04fe7b5
   1e034:			; <UNDEFINED> instruction: 0xf04f32ff
   1e038:	andls	r0, r0, #0, 28
   1e03c:	vmlscs.f16	s28, s3, s26	; <UNPREDICTABLE>
   1e040:	beq	4598b0 <ASN1_generate_nconf@plt+0x43f310>
   1e044:			; <UNDEFINED> instruction: 0xf7f99a3f
   1e048:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   1e04c:	mcrge	4, 1, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   1e050:	bhi	4598b8 <ASN1_generate_nconf@plt+0x43f318>
   1e054:	ldrdge	pc, [ip], #141	; 0x8d	; <UNPREDICTABLE>
   1e058:	stmdals	sp!, {r0, r1, r3, r5, r8, r9, sl, ip, pc}
   1e05c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e060:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e064:			; <UNDEFINED> instruction: 0xf7fb9839
   1e068:	stmdals	fp!, {r4, r5, fp, sp, lr, pc}
   1e06c:	bl	1adc05c <ASN1_generate_nconf@plt+0x1ac1abc>
   1e070:			; <UNDEFINED> instruction: 0xf7fb4648
   1e074:	blls	858da4 <ASN1_generate_nconf@plt+0x83e804>
   1e078:	subsls	pc, ip, sp, asr #17
   1e07c:			; <UNDEFINED> instruction: 0xf7fe6818
   1e080:	stcls	14, cr11, [r0], #-872	; 0xfffffc98
   1e084:	ldrdls	r4, [fp], -r9	; <UNPREDICTABLE>
   1e088:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1e08c:	ldrdge	pc, [ip], #141	; 0x8d	; <UNPREDICTABLE>
   1e090:	bl	ff15c078 <ASN1_generate_nconf@plt+0xff141ad8>
   1e094:	cdp	8, 1, cr6, cr8, cr0, {1}
   1e098:			; <UNDEFINED> instruction: 0xf7fc8a10
   1e09c:	ldrb	lr, [ip, ip, ror #19]
   1e0a0:	strbmi	r9, [r8], -r6, lsr #28
   1e0a4:	mrc	6, 0, r4, cr8, cr4, {2}
   1e0a8:			; <UNDEFINED> instruction: 0xf8dd8a10
   1e0ac:			; <UNDEFINED> instruction: 0xf7fca05c
   1e0b0:	mcrcs	8, 0, lr, cr0, cr10, {1}
   1e0b4:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   1e0b8:	bls	704d68 <ASN1_generate_nconf@plt+0x6ea7c8>
   1e0bc:			; <UNDEFINED> instruction: 0xf0404313
   1e0c0:	blls	97e444 <ASN1_generate_nconf@plt+0x963ea4>
   1e0c4:	suble	r2, r1, r0, lsl #22
   1e0c8:	strbmi	r2, [r8], -r1, lsl #2
   1e0cc:	b	fe5dc0bc <ASN1_generate_nconf@plt+0xfe5c1b1c>
   1e0d0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1e0d4:	bls	8525c4 <ASN1_generate_nconf@plt+0x838024>
   1e0d8:			; <UNDEFINED> instruction: 0x9717931a
   1e0dc:			; <UNDEFINED> instruction: 0xf7fe6810
   1e0e0:	blls	84db90 <ASN1_generate_nconf@plt+0x8335f0>
   1e0e4:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1e0e8:	bhi	459950 <ASN1_generate_nconf@plt+0x43f3b0>
   1e0ec:	tstls	sl, r8, lsl r8
   1e0f0:			; <UNDEFINED> instruction: 0xf7fe9717
   1e0f4:	smlatbcs	r0, r0, lr, fp
   1e0f8:			; <UNDEFINED> instruction: 0xf7fa4638
   1e0fc:	strmi	lr, [r5], -r8, asr #18
   1e100:			; <UNDEFINED> instruction: 0xf0002800
   1e104:	movwcs	r8, #226	; 0xe2
   1e108:	cmpcs	r8, r2, lsl #12
   1e10c:	strbmi	r9, [r8], -r0, lsl #6
   1e110:	stm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e114:			; <UNDEFINED> instruction: 0xf7f94628
   1e118:	smlabtcs	r1, r0, pc, lr	; <UNPREDICTABLE>
   1e11c:			; <UNDEFINED> instruction: 0xf7f94638
   1e120:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
   1e124:	sbcshi	pc, r1, r0
   1e128:	strbmi	r2, [r8], -r1, lsl #2
   1e12c:	b	19dc11c <ASN1_generate_nconf@plt+0x19c1b7c>
   1e130:	stmdacs	r0, {r8, r9, sp}
   1e134:	sbchi	pc, r9, r0
   1e138:	teqlt	r8, fp, lsl r8
   1e13c:	ldrtmi	r4, [sl], -ip, lsr #19
   1e140:			; <UNDEFINED> instruction: 0xf02c4479
   1e144:	stmdacs	r0, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e148:	adcshi	pc, pc, r0
   1e14c:			; <UNDEFINED> instruction: 0xf7fc4638
   1e150:	blls	798860 <ASN1_generate_nconf@plt+0x77e2c0>
   1e154:	stccs	8, cr15, [ip], {90}	; 0x5a
   1e158:	ldmdbls	lr, {r3, r6, r9, sl, lr}
   1e15c:	blx	fe35a1b4 <ASN1_generate_nconf@plt+0xfe33fc14>
   1e160:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1e164:	addhi	pc, r1, r0
   1e168:	vpadd.i8	d25, d8, d20
   1e16c:	ldmdals	r2!, {r0, r9}
   1e170:	blcs	26754 <ASN1_generate_nconf@plt+0xc1b4>
   1e174:	andcs	fp, r4, #24, 30	; 0x60
   1e178:			; <UNDEFINED> instruction: 0xf9d0f02e
   1e17c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1e180:	strbmi	sp, [r9], -pc, asr #32
   1e184:	ldmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e188:	cmplt	fp, fp, lsl fp
   1e18c:			; <UNDEFINED> instruction: 0x46184a99
   1e190:	ldrbtmi	r4, [sl], #-2457	; 0xfffff667
   1e194:			; <UNDEFINED> instruction: 0xf02d4479
   1e198:			; <UNDEFINED> instruction: 0x4603f811
   1e19c:	rsble	r2, r9, r0, lsl #16
   1e1a0:	blcs	44e38 <ASN1_generate_nconf@plt+0x2a898>
   1e1a4:	blls	912318 <ASN1_generate_nconf@plt+0x8f7d78>
   1e1a8:	suble	r2, ip, r0, lsl #22
   1e1ac:	vpmax.s8	d25, d8, d19
   1e1b0:	ldrmi	r0, [r0], -r5, lsl #2
   1e1b4:			; <UNDEFINED> instruction: 0xf9c8f02e
   1e1b8:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
   1e1bc:	blls	9522bc <ASN1_generate_nconf@plt+0x937d1c>
   1e1c0:	blcs	c4628 <ASN1_generate_nconf@plt+0xaa088>
   1e1c4:	svclt	0x00149b3a
   1e1c8:			; <UNDEFINED> instruction: 0xf04f4622
   1e1cc:			; <UNDEFINED> instruction: 0xf7fc32ff
   1e1d0:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1e1d4:	stmibmi	r9, {r0, r1, r3, r5, r8, sl, fp, ip, lr, pc}
   1e1d8:	ldrbtmi	r9, [r9], #-2071	; 0xfffff7e9
   1e1dc:			; <UNDEFINED> instruction: 0xf7fb911a
   1e1e0:	ldmdbls	sl, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
   1e1e4:	beq	fe459a4c <ASN1_generate_nconf@plt+0xfe43f4ac>
   1e1e8:	tstls	r7, r8, lsl sl
   1e1ec:			; <UNDEFINED> instruction: 0xf992f02d
   1e1f0:			; <UNDEFINED> instruction: 0x46039917
   1e1f4:	eorsle	r2, sp, r0, lsl #16
   1e1f8:	vnmls.f32	s8, s17, s2
   1e1fc:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
   1e200:	blx	115a2bc <ASN1_generate_nconf@plt+0x113fd1c>
   1e204:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1e208:	blls	8522e0 <ASN1_generate_nconf@plt+0x837d40>
   1e20c:	ldmdbmi	sp!, {sl, sp}^
   1e210:	ldmdavs	r8, {r0, r1, r2, r4, sl, ip, pc}
   1e214:	ldrls	r4, [sl, #-1145]	; 0xfffffb87
   1e218:	bl	5c200 <ASN1_generate_nconf@plt+0x41c60>
   1e21c:			; <UNDEFINED> instruction: 0xf7fe941b
   1e220:	blls	84da60 <ASN1_generate_nconf@plt+0x8334c0>
   1e224:	ldrls	r9, [r7, #-26]	; 0xffffffe6
   1e228:			; <UNDEFINED> instruction: 0xf7fe6818
   1e22c:	blls	84da44 <ASN1_generate_nconf@plt+0x8334a4>
   1e230:	ldmdavs	r8, {r1, r3, r4, r8, sl, ip, pc}
   1e234:	tstls	r7, #0, 6
   1e238:	ldcllt	7, cr15, [sp, #1016]!	; 0x3f8
   1e23c:	ldrls	r9, [sl, #-2848]	; 0xfffff4e0
   1e240:			; <UNDEFINED> instruction: 0xf7fe6818
   1e244:	stcls	13, cr11, [r0], #-992	; 0xfffffc20
   1e248:	stmdbmi	pc!, {r0, r1, r5, r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
   1e24c:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   1e250:	tstls	r7, #109051904	; 0x6800000
   1e254:	b	ff8dc23c <ASN1_generate_nconf@plt+0xff8c1c9c>
   1e258:			; <UNDEFINED> instruction: 0xf7fe6820
   1e25c:	blls	94da14 <ASN1_generate_nconf@plt+0x933474>
   1e260:	tstpl	sl, #3358720	; 0x334000
   1e264:			; <UNDEFINED> instruction: 0xf7fe9317
   1e268:	bls	84da18 <ASN1_generate_nconf@plt+0x833478>
   1e26c:	ldmdavs	r0, {r0, r1, r2, r4, r8, r9, ip, pc}
   1e270:	stcllt	7, cr15, [r1, #1016]!	; 0x3f8
   1e274:	tstls	r7, #32, 20	; 0x20000
   1e278:	ldmdavs	r0, {r1, r3, r4, r8, sl, ip, pc}
   1e27c:	ldcllt	7, cr15, [fp, #1016]	; 0x3f8
   1e280:	ldrbmi	r9, [r9], -r2, lsr #22
   1e284:	andls	pc, r0, sp, asr #17
   1e288:	movwcs	r1, #3869	; 0xf1d
   1e28c:	movwls	r4, #5658	; 0x161a
   1e290:			; <UNDEFINED> instruction: 0xf7f94628
   1e294:	strbmi	lr, [r1], -sl, lsr #25
   1e298:			; <UNDEFINED> instruction: 0xf7f84628
   1e29c:	blls	ad932c <ASN1_generate_nconf@plt+0xabed8c>
   1e2a0:			; <UNDEFINED> instruction: 0xf43f2b00
   1e2a4:	bls	ac9f4c <ASN1_generate_nconf@plt+0xaaf9ac>
   1e2a8:	strbmi	r4, [fp], -r9, lsr #12
   1e2ac:			; <UNDEFINED> instruction: 0xf7f94640
   1e2b0:	cmplt	r0, r0, lsr #20
   1e2b4:	blcs	44f28 <ASN1_generate_nconf@plt+0x2a988>
   1e2b8:	svcge	0x001df47f
   1e2bc:	strbmi	r2, [r8], -r1, lsl #2
   1e2c0:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e2c4:			; <UNDEFINED> instruction: 0xf47f2800
   1e2c8:	blls	849fd4 <ASN1_generate_nconf@plt+0x82fa34>
   1e2cc:	ldmdavs	r8, {r0, r1, r2, r4, r8, r9, sl, ip, pc}
   1e2d0:	ldclt	7, cr15, [r1, #1016]!	; 0x3f8
   1e2d4:	stmdbmi	sp, {r5, r8, r9, fp, ip, pc}^
   1e2d8:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1e2dc:	b	fe7dc2c4 <ASN1_generate_nconf@plt+0xfe7c1d24>
   1e2e0:	stcls	6, cr14, [r0], #-936	; 0xfffffc58
   1e2e4:	ldrls	r4, [r7, -sl, asr #18]
   1e2e8:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1e2ec:	ldmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e2f0:			; <UNDEFINED> instruction: 0xf7f84628
   1e2f4:	stmdavs	r0!, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1e2f8:	ldclt	7, cr15, [sp, #1016]	; 0x3f8
   1e2fc:			; <UNDEFINED> instruction: 0xf8dd9b20
   1e300:	mrc	0, 0, sl, cr8, cr12, {2}
   1e304:	ldmdavs	r8, {r4, r9, fp, pc}
   1e308:			; <UNDEFINED> instruction: 0xf7fe9717
   1e30c:	blls	84d964 <ASN1_generate_nconf@plt+0x8333c4>
   1e310:	ldrsbge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1e314:	bhi	459b7c <ASN1_generate_nconf@plt+0x43f5dc>
   1e318:	ldrls	r6, [sl, #-2072]	; 0xfffff7e8
   1e31c:			; <UNDEFINED> instruction: 0xf7fe9717
   1e320:	blls	84d950 <ASN1_generate_nconf@plt+0x8333b0>
   1e324:			; <UNDEFINED> instruction: 0xf8cd9717
   1e328:	ldmdavs	r8, {r3, r5, r6, ip, pc}
   1e32c:	stclt	7, cr15, [r3, #1016]	; 0x3f8
   1e330:	ldmdbmi	r8!, {r5, r8, r9, fp, ip, pc}
   1e334:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1e338:	b	1c5c320 <ASN1_generate_nconf@plt+0x1c41d80>
   1e33c:	svclt	0x0000e5e6
   1e340:	andeq	r5, r3, ip, asr #4
   1e344:	strheq	r5, [r3], -sl
   1e348:	andeq	r5, r3, r2, ror #4
   1e34c:	andeq	lr, r3, ip, lsl lr
   1e350:	strheq	r5, [r3], -r8
   1e354:	andeq	r5, r3, r2, ror r0
   1e358:	andeq	r5, r3, r8, lsl #1
   1e35c:	andeq	r5, r3, r6, rrx
   1e360:	andeq	r5, r3, r2, lsr #5
   1e364:	strdeq	r5, [r3], -ip
   1e368:			; <UNDEFINED> instruction: 0x000352ba
   1e36c:	muleq	r3, sl, r2
   1e370:	andeq	r5, r3, sl, lsl #5
   1e374:	andeq	r5, r3, ip, ror r2
   1e378:	andeq	r5, r3, r2, ror r2
   1e37c:	andeq	r5, r3, r6, lsl r1
   1e380:	strheq	r5, [r3], -r2
   1e384:			; <UNDEFINED> instruction: 0x000343b4
   1e388:	andeq	r8, r6, sl, asr #17
   1e38c:	andeq	r3, r4, ip, ror r3
   1e390:	andeq	r5, r3, r2, asr #3
   1e394:	andeq	r8, r6, ip, lsl #16
   1e398:	andeq	r3, r4, sl, asr #4
   1e39c:	andeq	r5, r4, r2, asr fp
   1e3a0:			; <UNDEFINED> instruction: 0x00034fba
   1e3a4:	andeq	r3, r4, lr, asr #2
   1e3a8:	andeq	r8, r6, ip, lsr r6
   1e3ac:	strdeq	r5, [r3], -sl
   1e3b0:	andeq	r4, r3, r2, lsl #29
   1e3b4:	andeq	r4, r3, r0, lsr #29
   1e3b8:	andeq	r7, r3, r8, lsr r1
   1e3bc:	andeq	r1, r0, r0, lsl #10
   1e3c0:	andeq	r4, r3, ip, asr #27
   1e3c4:	andeq	r4, r3, r2, ror #27
   1e3c8:	andeq	r4, r3, r6, lsr #28
   1e3cc:	andeq	r4, r3, sl, lsr lr
   1e3d0:	ldrdeq	r5, [r3], -sl
   1e3d4:	andeq	r4, r3, ip, lsl #28
   1e3d8:	andeq	r4, r3, lr, lsl lr
   1e3dc:	andeq	r4, r3, lr, lsr #28
   1e3e0:	andeq	r4, r3, sl, lsr #28
   1e3e4:	andeq	r4, r3, r6, lsr #28
   1e3e8:	andeq	r5, r3, ip, asr #4
   1e3ec:	andeq	r4, r3, ip, asr #28
   1e3f0:	andeq	r4, r3, r0, ror #21
   1e3f4:	andeq	r5, r3, r6, asr #16
   1e3f8:	andeq	r4, r3, ip, lsl #21
   1e3fc:	andeq	r4, r3, r6, asr #20
   1e400:	ldrdeq	r5, [r3], -sl
   1e404:			; <UNDEFINED> instruction: 0x00034ebc
   1e408:	muleq	r3, r6, pc	; <UNPREDICTABLE>
   1e40c:	strdeq	r4, [r3], -sl
   1e410:	andeq	r4, r3, ip, asr #29
   1e414:	andeq	r4, r3, r2, ror lr
   1e418:	ldrbmi	r9, [r4], -r0, lsr #22
   1e41c:	bhi	459c84 <ASN1_generate_nconf@plt+0x43f6e4>
   1e420:	ldrdge	pc, [ip], #141	; 0x8d	; <UNPREDICTABLE>
   1e424:			; <UNDEFINED> instruction: 0x972b6818
   1e428:			; <UNDEFINED> instruction: 0xf0002f00
   1e42c:			; <UNDEFINED> instruction: 0xf8df83f5
   1e430:	ldrbtmi	r1, [r9], #-2960	; 0xfffff470
   1e434:	ldmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e438:			; <UNDEFINED> instruction: 0xf7f9982b
   1e43c:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
   1e440:	mvnhi	pc, #0
   1e444:	eorls	r4, r5, r1, lsl #12
   1e448:			; <UNDEFINED> instruction: 0xf7fa982b
   1e44c:	blls	998a14 <ASN1_generate_nconf@plt+0x97e474>
   1e450:	vsub.i8	d18, d0, d0
   1e454:	bls	83ed08 <ASN1_generate_nconf@plt+0x824768>
   1e458:	blls	8c30f4 <ASN1_generate_nconf@plt+0x8a8b54>
   1e45c:	blne	195c7e0 <ASN1_generate_nconf@plt+0x1942240>
   1e460:	ldmdavs	r0, {r3, r8, r9, fp, ip, sp}
   1e464:	teqls	fp, #2030043136	; 0x79000000
   1e468:			; <UNDEFINED> instruction: 0xf7f8461f
   1e46c:	blls	998bd4 <ASN1_generate_nconf@plt+0x97e634>
   1e470:	ldrmi	r9, [r9], -sp, lsr #16
   1e474:	b	ff15c464 <ASN1_generate_nconf@plt+0xff141ec4>
   1e478:	ldrmi	r9, [r8], -r5, lsr #22
   1e47c:	b	fe6dc470 <ASN1_generate_nconf@plt+0xfe6c1ed0>
   1e480:	svcls	0x00184638
   1e484:			; <UNDEFINED> instruction: 0xf1079a29
   1e488:	ldmdbls	r1!, {r2, sl, fp}
   1e48c:	svcls	0x002f9702
   1e490:	bls	b42cbc <ASN1_generate_nconf@plt+0xb2871c>
   1e494:	svcls	0x001d9701
   1e498:	bls	c42cc0 <ASN1_generate_nconf@plt+0xc28720>
   1e49c:	svcls	0x00469700
   1e4a0:	tstls	r5, r7, lsl #4
   1e4a4:	svcls	0x00409714
   1e4a8:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, pc}^
   1e4ac:	svcls	0x00459713
   1e4b0:	andgt	pc, ip, sp, asr #17
   1e4b4:	ldrbmi	r9, [sl], -r6, lsl #4
   1e4b8:	svcls	0x00449712
   1e4bc:	ldmdbls	lr, {r2, r8, ip, pc}
   1e4c0:	ldrhi	lr, [r0, -sp, asr #19]
   1e4c4:	cdp	15, 1, cr9, cr9, cr6, {1}
   1e4c8:	smladls	pc, r0, sl, r3	; <UNPREDICTABLE>
   1e4cc:	stmib	sp, {r0, r2, r3, r5, r8, r9, sl, fp, ip, pc}^
   1e4d0:	svcls	0x0043670d
   1e4d4:	svcls	0x0028970b
   1e4d8:	strcs	r9, [r0, -sl, lsl #14]
   1e4dc:	smladcs	r1, r5, r7, r9
   1e4e0:			; <UNDEFINED> instruction: 0xf7fd970c
   1e4e4:	strmi	pc, [r3], -r5, lsl #18
   1e4e8:	ldrmi	r9, [pc], -sp, lsr #16
   1e4ec:			; <UNDEFINED> instruction: 0xf7f99325
   1e4f0:	ldmdals	r9!, {r3, r5, r9, sl, fp, sp, lr, pc}
   1e4f4:	stcl	7, cr15, [r8, #1000]!	; 0x3e8
   1e4f8:			; <UNDEFINED> instruction: 0xf7fa982b
   1e4fc:	andcs	lr, r0, r4, lsr #18
   1e500:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e504:			; <UNDEFINED> instruction: 0xf2c02f00
   1e508:			; <UNDEFINED> instruction: 0xf0408185
   1e50c:	svcls	0x0033818b
   1e510:			; <UNDEFINED> instruction: 0xf0002f00
   1e514:			; <UNDEFINED> instruction: 0xf85a80a9
   1e518:	strcc	r3, [r1, #-3084]	; 0xfffff3f4
   1e51c:	bcc	459d48 <ASN1_generate_nconf@plt+0x43f7a8>
   1e520:	ldccc	8, cr15, [r4], {90}	; 0x5a
   1e524:	blls	8c31d8 <ASN1_generate_nconf@plt+0x8a8c38>
   1e528:	ldccs	8, cr15, [r0], {83}	; 0x53
   1e52c:	stccc	8, cr15, [ip], {83}	; 0x53
   1e530:	teqls	r3, #-805306366	; 0xd0000002
   1e534:			; <UNDEFINED> instruction: 0xf822f02c
   1e538:	vmin.s8	d20, d8, d26
   1e53c:	strmi	r0, [r3], -r5, lsl #2
   1e540:			; <UNDEFINED> instruction: 0xf85a9339
   1e544:	ldrtmi	r3, [r8], -r4, lsl #24
   1e548:			; <UNDEFINED> instruction: 0xf02d461f
   1e54c:	mcr	15, 0, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   1e550:	stmdacs	r0, {r4, r9, fp}
   1e554:	mvnhi	pc, #0
   1e558:			; <UNDEFINED> instruction: 0xf0402e00
   1e55c:	blls	83f544 <ASN1_generate_nconf@plt+0x824fa4>
   1e560:	bne	195c8e4 <ASN1_generate_nconf@plt+0x1942344>
   1e564:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1e568:	ldmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e56c:	beq	459dd4 <ASN1_generate_nconf@plt+0x43f834>
   1e570:	ldcl	7, cr15, [sl], #-1000	; 0xfffffc18
   1e574:	stmdacs	r0, {r0, r9, sl, lr}
   1e578:	bicshi	pc, r5, #0
   1e57c:	beq	459de4 <ASN1_generate_nconf@plt+0x43f844>
   1e580:	bl	ff0dc570 <ASN1_generate_nconf@plt+0xff0c1fd0>
   1e584:	vmlal.s8	q9, d0, d0
   1e588:	blls	83f4ac <ASN1_generate_nconf@plt+0x824f0c>
   1e58c:			; <UNDEFINED> instruction: 0xf0006818
   1e590:			; <UNDEFINED> instruction: 0xf8df83b7
   1e594:	ldrbtmi	r1, [r9], #-2616	; 0xfffff5c8
   1e598:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e59c:	cdp	2, 1, cr2, cr8, cr0, {0}
   1e5a0:			; <UNDEFINED> instruction: 0x46110a10
   1e5a4:	ldmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e5a8:	stmdacs	r0, {r2, r7, r9, sl, lr}
   1e5ac:	bichi	pc, r1, #0
   1e5b0:	ldrls	r9, [r4, -r2, lsr #20]
   1e5b4:	andeq	pc, r8, r2, lsr #3
   1e5b8:	svcls	0x00409a29
   1e5bc:	andls	r9, r9, #770048	; 0xbc000
   1e5c0:	ldrls	r9, [r3, -ip, lsr #20]
   1e5c4:	andls	r9, r8, #57, 30	; 0xe4
   1e5c8:			; <UNDEFINED> instruction: 0x97129a30
   1e5cc:	andls	r9, r7, #51, 30	; 0xcc
   1e5d0:	tstls	r1, pc, lsr sl
   1e5d4:	ldrhi	lr, [r0, -sp, asr #19]
   1e5d8:	bls	c82df8 <ASN1_generate_nconf@plt+0xc68858>
   1e5dc:	svcls	0x0026991d
   1e5e0:	bls	b02dfc <ASN1_generate_nconf@plt+0xae885c>
   1e5e4:	tstls	r0, fp, lsr r0
   1e5e8:	bls	642e00 <ASN1_generate_nconf@plt+0x628860>
   1e5ec:	smladls	pc, lr, r9, r9	; <UNPREDICTABLE>
   1e5f0:	andcc	r9, r4, #536870912	; 0x20000000
   1e5f4:	ldrbmi	r9, [sl], -r3, lsl #4
   1e5f8:	adcgt	pc, ip, sp, asr #17
   1e5fc:	stmib	sp, {r0, r1, r3, r4, r8, r9, sl, fp, ip, pc}^
   1e600:	cdp	12, 1, cr6, cr9, cr13, {0}
   1e604:	smladls	ip, r0, sl, r3
   1e608:	strls	r9, [fp, -sp, lsr #30]
   1e60c:	strls	r9, [sl, -r8, lsr #30]
   1e610:	ldrls	r2, [r5, -r0, lsl #14]
   1e614:			; <UNDEFINED> instruction: 0xf86cf7fd
   1e618:	stmdals	fp!, {r0, r1, r9, sl, lr}
   1e61c:			; <UNDEFINED> instruction: 0xf7f9932b
   1e620:	mrc	13, 0, lr, cr8, cr0, {4}
   1e624:			; <UNDEFINED> instruction: 0xf7fb0a10
   1e628:	blls	b19a00 <ASN1_generate_nconf@plt+0xaff460>
   1e62c:	vrshr.s64	d20, d27, #64
   1e630:	ldrshle	r8, [r9], -r1
   1e634:			; <UNDEFINED> instruction: 0xf8df9f20
   1e638:	ldmdavs	r8!, {r3, r4, r7, r8, fp, ip}
   1e63c:			; <UNDEFINED> instruction: 0xf7f84479
   1e640:			; <UNDEFINED> instruction: 0xf85ae8ee
   1e644:	tstcs	r1, r4, lsl ip
   1e648:	b	ffe5c634 <ASN1_generate_nconf@plt+0xffe42094>
   1e64c:			; <UNDEFINED> instruction: 0xf0002800
   1e650:	blls	eff39c <ASN1_generate_nconf@plt+0xee4dfc>
   1e654:	ldmdavs	r9, {r0, r3, r4, fp, ip, pc}
   1e658:	mcr	7, 0, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
   1e65c:			; <UNDEFINED> instruction: 0xf0002800
   1e660:	blls	97f37c <ASN1_generate_nconf@plt+0x964ddc>
   1e664:			; <UNDEFINED> instruction: 0x93253301
   1e668:	svccs	0x00009f23
   1e66c:			; <UNDEFINED> instruction: 0xf85ad049
   1e670:	strcc	r3, [r1, #-3084]	; 0xfffff3f4
   1e674:	ldccs	8, cr15, [r4], {90}	; 0x5a
   1e678:	blls	8c336c <ASN1_generate_nconf@plt+0x8a8dcc>
   1e67c:			; <UNDEFINED> instruction: 0xf1a3922d
   1e680:	eorls	r0, fp, #8, 4	; 0x80000000
   1e684:	ldcne	8, cr15, [r0], {83}	; 0x53
   1e688:	stccs	8, cr15, [ip], {83}	; 0x53
   1e68c:	eorsls	r9, r3, #1073741838	; 0x4000000e
   1e690:			; <UNDEFINED> instruction: 0xff74f02b
   1e694:	ldmdbls	r9!, {r0, r2, r3, r5, r9, fp, ip, pc}
   1e698:	andls	r9, r4, #60416	; 0xec00
   1e69c:	tstls	fp, r9, lsr #20
   1e6a0:	svcls	0x00274639
   1e6a4:	bls	b42ed0 <ASN1_generate_nconf@plt+0xb28930>
   1e6a8:	svcls	0x00409714
   1e6ac:	bls	c42ed4 <ASN1_generate_nconf@plt+0xc28934>
   1e6b0:	ldrls	r9, [r2, -r0, lsl #6]
   1e6b4:	bls	1002ed8 <ASN1_generate_nconf@plt+0xfe8938>
   1e6b8:	andls	r9, r6, #67584	; 0x10800
   1e6bc:	andls	r9, r5, #200704	; 0x31000
   1e6c0:	andls	r9, r3, #24, 20	; 0x18000
   1e6c4:	andls	r9, r2, #192512	; 0x2f000
   1e6c8:	bls	7700e0 <ASN1_generate_nconf@plt+0x755b40>
   1e6cc:			; <UNDEFINED> instruction: 0xf8cd982b
   1e6d0:	andls	ip, r1, #68	; 0x44
   1e6d4:	andsls	r9, r0, #208896	; 0x33000
   1e6d8:	stmib	sp, {r1, r2, r3, r4, r9, fp, ip, pc}^
   1e6dc:	svcls	0x0026860e
   1e6e0:	svcls	0x001b970d
   1e6e4:	svcls	0x0028970c
   1e6e8:			; <UNDEFINED> instruction: 0xf85a970a
   1e6ec:	ldrls	r7, [r3, -r4, lsl #24]
   1e6f0:			; <UNDEFINED> instruction: 0xff2ef7fd
   1e6f4:	tsteq	r4, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
   1e6f8:	vmlal.s8	q9, d0, d0
   1e6fc:			; <UNDEFINED> instruction: 0xf040808b
   1e700:			; <UNDEFINED> instruction: 0xf8df80a8
   1e704:			; <UNDEFINED> instruction: 0x270038d0
   1e708:	adcslt	pc, r4, sp, asr #17
   1e70c:	ldrbtmi	r4, [fp], #-1699	; 0xfffff95d
   1e710:	bcc	459f38 <ASN1_generate_nconf@plt+0x43f998>
   1e714:	blcc	2453a4 <ASN1_generate_nconf@plt+0x22ae04>
   1e718:	and	r9, r0, fp, lsr #6
   1e71c:	bls	f6c328 <ASN1_generate_nconf@plt+0xf51d88>
   1e720:	addsmi	r1, r7, #3850240	; 0x3ac000
   1e724:	sbchi	pc, lr, r0, lsl #5
   1e728:			; <UNDEFINED> instruction: 0xf85a9b3e
   1e72c:			; <UNDEFINED> instruction: 0xf8532c0c
   1e730:			; <UNDEFINED> instruction: 0xf1aa1027
   1e734:	teqls	r9, #20, 6	; 0x50000000
   1e738:	ldccc	8, cr15, [r4], {90}	; 0x5a
   1e73c:	bls	8c3048 <ASN1_generate_nconf@plt+0x8a8aa8>
   1e740:	blls	d83434 <ASN1_generate_nconf@plt+0xd68e94>
   1e744:	stccs	8, cr15, [ip], {82}	; 0x52
   1e748:	ldmdavs	fp, {r0, r1, r6, r8, ip, pc}
   1e74c:	teqls	r3, #20, 12	; 0x1400000
   1e750:			; <UNDEFINED> instruction: 0xff14f02b
   1e754:	cfldrsls	mvf9, [r3], #-64	; 0xffffffc0
   1e758:	blls	f05064 <ASN1_generate_nconf@plt+0xeeaac4>
   1e75c:	cfstrsls	mvf9, [r7], #-44	; 0xffffffd4
   1e760:	bls	a82f68 <ASN1_generate_nconf@plt+0xa689c8>
   1e764:	cfstrdls	mvd9, [r0], {20}
   1e768:	movwls	r9, #18755	; 0x4943
   1e76c:	blls	10c2f98 <ASN1_generate_nconf@plt+0x10a89f8>
   1e770:	ldrls	r9, [r2], #-2590	; 0xfffff5e2
   1e774:	stmdals	ip!, {r2, r7, r9, sl, lr}
   1e778:	subgt	pc, r4, sp, asr #17
   1e77c:	ldmdals	r0!, {r3, ip, pc}
   1e780:	ldmdals	pc!, {r0, r1, r2, ip, pc}	; <UNPREDICTABLE>
   1e784:	ldmdals	r1!, {r1, r2, ip, pc}
   1e788:	ldmdals	r8, {r0, r2, ip, pc}
   1e78c:	stmdals	pc!, {r0, r1, ip, pc}	; <UNPREDICTABLE>
   1e790:	ldmdals	sp, {r1, ip, pc}
   1e794:	stmdals	fp!, {r0, ip, pc}
   1e798:	strhi	lr, [lr], -sp, asr #19
   1e79c:	strls	r9, [sp], #-3110	; 0xfffff3da
   1e7a0:	strls	r9, [ip], #-3099	; 0xfffff3e5
   1e7a4:	strls	r9, [sl], #-3112	; 0xfffff3d8
   1e7a8:	stcmi	8, cr15, [r4], {90}	; 0x5a
   1e7ac:			; <UNDEFINED> instruction: 0xf7fd9413
   1e7b0:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1e7b4:	adcsle	sp, r1, ip, lsr #22
   1e7b8:	vnmls.f64	d9, d8, d16
   1e7bc:	ldmdavs	r8, {r4, r9, fp, ip}
   1e7c0:	stmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e7c4:	tstcs	r1, r9, lsr fp
   1e7c8:	blls	978830 <ASN1_generate_nconf@plt+0x95e290>
   1e7cc:			; <UNDEFINED> instruction: 0x9325440b
   1e7d0:	b	d5c7bc <ASN1_generate_nconf@plt+0xd4221c>
   1e7d4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1e7d8:	orrhi	pc, lr, r0
   1e7dc:	ldmdals	r9, {r0, r1, r3, r5, r8, r9, fp, ip, pc}
   1e7e0:			; <UNDEFINED> instruction: 0xf7fa6819
   1e7e4:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
   1e7e8:	stflsd	f5, [r0], #-608	; 0xfffffda0
   1e7ec:			; <UNDEFINED> instruction: 0xf8df4681
   1e7f0:			; <UNDEFINED> instruction: 0xf8dd17e8
   1e7f4:	ldrbtmi	fp, [r9], #-180	; 0xffffff4c
   1e7f8:			; <UNDEFINED> instruction: 0xf8cd6820
   1e7fc:			; <UNDEFINED> instruction: 0xf7f8905c
   1e800:	blls	b18840 <ASN1_generate_nconf@plt+0xafe2a0>
   1e804:			; <UNDEFINED> instruction: 0xf7fb6818
   1e808:	stmdavs	r0!, {r2, sl, fp, sp, lr, pc}
   1e80c:	bllt	51c80c <ASN1_generate_nconf@plt+0x50226c>
   1e810:	ldrsbtlt	pc, [r4], sp	; <UNPREDICTABLE>
   1e814:			; <UNDEFINED> instruction: 0xf04f9b20
   1e818:			; <UNDEFINED> instruction: 0xf8cd0900
   1e81c:	ldmdavs	r8, {r2, r3, r4, r6, ip, pc}
   1e820:	bllt	29c820 <ASN1_generate_nconf@plt+0x282280>
   1e824:			; <UNDEFINED> instruction: 0xf8df9f20
   1e828:	ldmdavs	r8!, {r2, r4, r5, r7, r8, r9, sl, ip}
   1e82c:			; <UNDEFINED> instruction: 0xf7f74479
   1e830:			; <UNDEFINED> instruction: 0xf85aeff6
   1e834:	tstcs	r1, r4, lsl ip
   1e838:	b	5c824 <ASN1_generate_nconf@plt+0x42284>
   1e83c:			; <UNDEFINED> instruction: 0xf0002800
   1e840:	blls	eff1ac <ASN1_generate_nconf@plt+0xee4c0c>
   1e844:	ldmdavs	r9, {r0, r3, r4, fp, ip, pc}
   1e848:	ldc	7, cr15, [r0, #-1000]	; 0xfffffc18
   1e84c:	strls	fp, [r5, #-424]!	; 0xfffffe58
   1e850:	svcls	0x0020e65d
   1e854:			; <UNDEFINED> instruction: 0x1788f8df
   1e858:	ldrbtmi	r9, [r9], #-813	; 0xfffffcd3
   1e85c:			; <UNDEFINED> instruction: 0xf7f76838
   1e860:	blls	b9a7e0 <ASN1_generate_nconf@plt+0xb80240>
   1e864:	ldmdavs	r8, {r0, r8, sp}
   1e868:	stmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e86c:	pkhbtmi	fp, r1, r0, lsl #19
   1e870:			; <UNDEFINED> instruction: 0xf8cd6838
   1e874:			; <UNDEFINED> instruction: 0xf7fe905c
   1e878:			; <UNDEFINED> instruction: 0xf8dfbade
   1e87c:	strmi	r1, [r1], r8, ror #14
   1e880:	cfstrsls	mvf4, [r0], #-484	; 0xfffffe1c
   1e884:	subsls	pc, ip, sp, asr #17
   1e888:			; <UNDEFINED> instruction: 0xf7f76820
   1e88c:	stmdavs	r0!, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1e890:	blt	ff49c890 <ASN1_generate_nconf@plt+0xff4822f0>
   1e894:	ldmdals	r9, {r0, r1, r3, r5, r8, r9, fp, ip, pc}
   1e898:			; <UNDEFINED> instruction: 0xf7fa6819
   1e89c:	stmdacs	r0, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
   1e8a0:	tsthi	r3, r0	; <UNPREDICTABLE>
   1e8a4:	movwcc	r9, #6949	; 0x1b25
   1e8a8:	str	r9, [sl, -r5, lsr #6]!
   1e8ac:			; <UNDEFINED> instruction: 0xf7fb4618
   1e8b0:	blls	858ac0 <ASN1_generate_nconf@plt+0x83e520>
   1e8b4:			; <UNDEFINED> instruction: 0x1730f8df
   1e8b8:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1e8bc:	svc	0x00aef7f7
   1e8c0:	bllt	ff31c8c4 <ASN1_generate_nconf@plt+0xff302324>
   1e8c4:			; <UNDEFINED> instruction: 0x465c9819
   1e8c8:			; <UNDEFINED> instruction: 0xf8dd9326
   1e8cc:			; <UNDEFINED> instruction: 0xf7fbb0b4
   1e8d0:	stmdacs	r0, {r3, r5, r7, r9, fp, sp, lr, pc}
   1e8d4:	ldcls	13, cr13, [fp, #-296]	; 0xfffffed8
   1e8d8:	svcls	0x0020bb25
   1e8dc:			; <UNDEFINED> instruction: 0x170cf8df
   1e8e0:			; <UNDEFINED> instruction: 0x2325e9dd
   1e8e4:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   1e8e8:	svc	0x0098f7f7
   1e8ec:	strtmi	r4, [sl], -fp, lsr #12
   1e8f0:	ldmdavs	r8!, {r0, r1, r3, r8, sp}
   1e8f4:	b	b5c8e8 <ASN1_generate_nconf@plt+0xb42348>
   1e8f8:	bls	7449f0 <ASN1_generate_nconf@plt+0x72a450>
   1e8fc:			; <UNDEFINED> instruction: 0xf8df210b
   1e900:	ldmdacc	r0, {r4, r5, r6, r7, r9, sl, ip, sp}
   1e904:	ldmpl	r3, {r0, r2, ip, sp, lr}^
   1e908:			; <UNDEFINED> instruction: 0xf7f8681a
   1e90c:	stmdacs	r0, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
   1e910:	rschi	pc, r5, r0
   1e914:			; <UNDEFINED> instruction: 0xf8139b3c
   1e918:			; <UNDEFINED> instruction: 0xf0033c10
   1e91c:	blcs	165f8a0 <ASN1_generate_nconf@plt+0x1645300>
   1e920:	sbchi	pc, r7, r0, asr #32
   1e924:	ldmdals	r9, {r5, r8, r9, fp, ip, pc}
   1e928:			; <UNDEFINED> instruction: 0xf7fb681d
   1e92c:			; <UNDEFINED> instruction: 0xf8dfea7a
   1e930:	ldrbtmi	r1, [r9], #-1732	; 0xfffff93c
   1e934:	strtmi	r4, [r8], -r2, lsl #12
   1e938:	svc	0x0070f7f7
   1e93c:	cmplt	r0, r8, lsr r8
   1e940:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   1e944:			; <UNDEFINED> instruction: 0xf85a2300
   1e948:	ldrbtmi	r2, [r9], #-3092	; 0xfffff3ec
   1e94c:	blx	fe7daa06 <ASN1_generate_nconf@plt+0xfe7c0466>
   1e950:			; <UNDEFINED> instruction: 0xf43f2800
   1e954:			; <UNDEFINED> instruction: 0xf8dfaf5f
   1e958:	cfmsub32	mvax5, mvfx1, mvfx8, mvfx4
   1e95c:	bls	6213a4 <ASN1_generate_nconf@plt+0x606e04>
   1e960:			; <UNDEFINED> instruction: 0xf02c4479
   1e964:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1e968:	svcge	0x0054f43f
   1e96c:			; <UNDEFINED> instruction: 0x46499b3c
   1e970:	addpl	pc, r0, #1325400064	; 0x4f000000
   1e974:	qadd16mi	r1, r8, sp
   1e978:	bl	6dc96c <ASN1_generate_nconf@plt+0x6c23cc>
   1e97c:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   1e980:	vst1.8	{d20-d22}, [pc :128], r8
   1e984:	ldrbtmi	r5, [r9], #-640	; 0xfffffd80
   1e988:	ldc	7, cr15, [r4], {248}	; 0xf8
   1e98c:	cdpcs	0, 0, cr9, cr0, cr5, {1}
   1e990:	msrhi	CPSR_fxc, r0, asr #32
   1e994:	vmov.16	d8[0], r9
   1e998:			; <UNDEFINED> instruction: 0xf8df8a10
   1e99c:	ldrtmi	r2, [r1], r8, ror #12
   1e9a0:			; <UNDEFINED> instruction: 0xf8df2b00
   1e9a4:	ldrbtmi	r3, [sl], #-1636	; 0xfffff99c
   1e9a8:	rsbge	pc, ip, sp, asr #17
   1e9ac:			; <UNDEFINED> instruction: 0x9326447b
   1e9b0:			; <UNDEFINED> instruction: 0x3658f8df
   1e9b4:	bcs	45a1e4 <ASN1_generate_nconf@plt+0x43fc44>
   1e9b8:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
   1e9bc:	bcc	fe45a1e8 <ASN1_generate_nconf@plt+0xfe43fc48>
   1e9c0:	movweq	pc, #4680	; 0x1248	; <UNPREDICTABLE>
   1e9c4:	movwcs	fp, #20248	; 0x4f18
   1e9c8:	bcc	45a1f4 <ASN1_generate_nconf@plt+0x43fc54>
   1e9cc:	ldrmi	r2, [r8], r0, lsl #6
   1e9d0:	stmdals	r5!, {r1, r3, r4, r5, sp, lr, pc}
   1e9d4:	teqcs	r0, r3	; <illegal shifter operand>
   1e9d8:	subsvc	r5, r1, r9, lsr #8
   1e9dc:	andsvc	r2, sl, lr, lsr #4
   1e9e0:	subsvc	r2, sl, r0, ror r2
   1e9e4:	addsvc	r2, sl, r5, ror #4
   1e9e8:	sbcsvc	r2, sl, sp, ror #4
   1e9ec:	tstvc	sl, r0, lsl #4
   1e9f0:	svceq	0x0000f1b9
   1e9f4:	adcshi	pc, r4, r0, asr #32
   1e9f8:	bcs	45a264 <ASN1_generate_nconf@plt+0x43fcc4>
   1e9fc:	ldmdals	r2!, {r0, r1, r2, r4, r5, r6, r8, sp}
   1ea00:	stc2	0, cr15, [ip, #180]	; 0xb4
   1ea04:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1ea08:	addshi	pc, pc, r0
   1ea0c:	bne	45a27c <ASN1_generate_nconf@plt+0x43fcdc>
   1ea10:			; <UNDEFINED> instruction: 0xf7f94628
   1ea14:			; <UNDEFINED> instruction: 0x4607e8d6
   1ea18:			; <UNDEFINED> instruction: 0xf0002800
   1ea1c:	blls	dfec44 <ASN1_generate_nconf@plt+0xde46a4>
   1ea20:	blcs	302ac <ASN1_generate_nconf@plt+0x15d0c>
   1ea24:			; <UNDEFINED> instruction: 0xf7f8d075
   1ea28:	blls	d5a480 <ASN1_generate_nconf@plt+0xd3fee0>
   1ea2c:	cmple	r1, r0, lsl #22
   1ea30:	ldrtmi	r4, [r0], -r1, lsr #12
   1ea34:	mcr	7, 4, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
   1ea38:			; <UNDEFINED> instruction: 0xf1084638
   1ea3c:			; <UNDEFINED> instruction: 0xf7fa0801
   1ea40:	ldrtmi	lr, [r0], -sl, lsr #23
   1ea44:	bl	fe9dca34 <ASN1_generate_nconf@plt+0xfe9c2494>
   1ea48:			; <UNDEFINED> instruction: 0xf7fb9819
   1ea4c:	strmi	lr, [r0, #2538]	; 0x9ea
   1ea50:	addshi	pc, pc, r0, lsl #5
   1ea54:	ldmdals	r9, {r0, r6, r9, sl, lr}
   1ea58:	mrc	7, 3, APSR_nzcv, cr12, cr7, {7}
   1ea5c:			; <UNDEFINED> instruction: 0xf7f94604
   1ea60:	strmi	lr, [r7], -sl, asr #31
   1ea64:	svc	0x00f0f7f8
   1ea68:	ldrtmi	r4, [r8], -r6, lsl #12
   1ea6c:	ldcl	7, cr15, [r0, #-1004]	; 0xfffffc14
   1ea70:	vldrne	s19, [r1, #-148]	; 0xffffff6c
   1ea74:	stmdacs	r1, {r1, r3, r5, r7, fp, ip}
   1ea78:	svclt	0x00b84603
   1ea7c:	bl	66a88 <ASN1_generate_nconf@plt+0x4c4e8>
   1ea80:			; <UNDEFINED> instruction: 0xf5b10140
   1ea84:	ldmdale	r3!, {r7, r8, r9, sl, fp, ip, lr}^
   1ea88:			; <UNDEFINED> instruction: 0xdda22b00
   1ea8c:	cdpcc	8, 0, cr9, cr1, cr6, {1}
   1ea90:	movteq	lr, #15106	; 0x3b02
   1ea94:	svcne	0x0001f816
   1ea98:	mcrrpl	9, 0, r0, r1, cr9	; <UNPREDICTABLE>
   1ea9c:	blne	dcaac <ASN1_generate_nconf@plt+0xc250c>
   1eaa0:	ldmdavc	r1!, {r1, r3, r4, r7, r9, lr}
   1eaa4:	tsteq	pc, r1	; <UNPREDICTABLE>
   1eaa8:			; <UNDEFINED> instruction: 0xf8025c41
   1eaac:	mvnsle	r1, r1, lsl #24
   1eab0:	blls	858908 <ASN1_generate_nconf@plt+0x83e368>
   1eab4:			; <UNDEFINED> instruction: 0xf8df9c1b
   1eab8:	ldmdavs	r8, {r3, r4, r6, r8, sl, ip}
   1eabc:	sxtabmi	r4, r1, r9, ror #8
   1eac0:	mcr	7, 5, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
   1eac4:			; <UNDEFINED> instruction: 0xf7fe9417
   1eac8:			; <UNDEFINED> instruction: 0xf8dfb9ba
   1eacc:	strmi	r1, [r1], r8, asr #10
   1ead0:			; <UNDEFINED> instruction: 0xe6d64479
   1ead4:	ldrtmi	r4, [r0], -r1, lsr #12
   1ead8:	ldc	7, cr15, [r2, #-1000]!	; 0xfffffc18
   1eadc:	blls	858994 <ASN1_generate_nconf@plt+0x83e3f4>
   1eae0:			; <UNDEFINED> instruction: 0xf8df9c1b
   1eae4:	ldmdavs	r8, {r2, r4, r5, r8, sl, ip}
   1eae8:	ldrls	r4, [sl], #-1145	; 0xfffffb87
   1eaec:			; <UNDEFINED> instruction: 0xf7f746a1
   1eaf0:	ldrls	lr, [r7], #-3734	; 0xfffff16a
   1eaf4:	stmiblt	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eaf8:	ldrmi	r9, [r9], fp, lsr #20
   1eafc:	ldrsbtlt	pc, [r4], sp	; <UNPREDICTABLE>
   1eb00:			; <UNDEFINED> instruction: 0xf7fb6810
   1eb04:	blls	859524 <ASN1_generate_nconf@plt+0x83ef84>
   1eb08:	subsls	pc, ip, sp, asr #17
   1eb0c:			; <UNDEFINED> instruction: 0xf7fe6818
   1eb10:			; <UNDEFINED> instruction: 0xf7fab992
   1eb14:	qadd16mi	lr, r1, sl
   1eb18:			; <UNDEFINED> instruction: 0xf7f84638
   1eb1c:	blls	d5a38c <ASN1_generate_nconf@plt+0xd3fdec>
   1eb20:	bicsle	r2, r7, r0, lsl #22
   1eb24:	ldrtmi	r4, [r0], -r1, lsr #12
   1eb28:	svc	0x000ef7fa
   1eb2c:	strtmi	lr, [r8], -r0, lsl #15
   1eb30:	ldrdge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1eb34:			; <UNDEFINED> instruction: 0xf7f89717
   1eb38:	blls	85a520 <ASN1_generate_nconf@plt+0x83ff80>
   1eb3c:	mrc	6, 0, r4, cr8, cr9, {5}
   1eb40:			; <UNDEFINED> instruction: 0x961a8a10
   1eb44:			; <UNDEFINED> instruction: 0xf7fe6818
   1eb48:	blls	84d128 <ASN1_generate_nconf@plt+0x832b88>
   1eb4c:	andsls	r4, sl, r1, lsl #13
   1eb50:	bhi	45a3b8 <ASN1_generate_nconf@plt+0x43fe18>
   1eb54:	ldrdge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1eb58:			; <UNDEFINED> instruction: 0x96176818
   1eb5c:	stmdblt	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1eb60:	strtmi	r9, [sl], -r0, lsr #22
   1eb64:	bne	fe45a3d0 <ASN1_generate_nconf@plt+0xfe43fe30>
   1eb68:			; <UNDEFINED> instruction: 0xf7f76818
   1eb6c:	smlsld	lr, r3, r8, lr
   1eb70:	strcs	r9, [r0], #-3360	; 0xfffff2e0
   1eb74:	strtne	pc, [r4], #2271	; 0x8df
   1eb78:			; <UNDEFINED> instruction: 0xf8dd46a1
   1eb7c:	stmdavs	r8!, {r2, r3, r5, r6, sp, pc}
   1eb80:	ldrls	r4, [r7], #-1145	; 0xfffffb87
   1eb84:	mcr	7, 2, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
   1eb88:	bhi	45a3f0 <ASN1_generate_nconf@plt+0x43fe50>
   1eb8c:			; <UNDEFINED> instruction: 0xf7fe6828
   1eb90:	ldmdals	r9, {r1, r4, r6, r8, fp, ip, sp, pc}
   1eb94:	mrc	6, 0, r4, cr8, cr4, {2}
   1eb98:			; <UNDEFINED> instruction: 0x464e8a10
   1eb9c:	ldrdge	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1eba0:	ldmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eba4:			; <UNDEFINED> instruction: 0xf43f2800
   1eba8:	blls	e4916c <ASN1_generate_nconf@plt+0xe2ebcc>
   1ebac:			; <UNDEFINED> instruction: 0xf8dfb14b
   1ebb0:			; <UNDEFINED> instruction: 0x46182470
   1ebb4:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ebb8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ebbc:	blx	fffdac74 <ASN1_generate_nconf@plt+0xfffc06d4>
   1ebc0:			; <UNDEFINED> instruction: 0xf8dfb1d8
   1ebc4:			; <UNDEFINED> instruction: 0xf8df2464
   1ebc8:	cdp	4, 1, cr1, cr8, cr4, {3}
   1ebcc:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
   1ebd0:			; <UNDEFINED> instruction: 0xf02c4479
   1ebd4:	orrlt	pc, r0, fp, asr sp	; <UNPREDICTABLE>
   1ebd8:			; <UNDEFINED> instruction: 0xf8df9b20
   1ebdc:	ldmdavs	r8, {r2, r4, r6, sl, ip}
   1ebe0:			; <UNDEFINED> instruction: 0xf7f74479
   1ebe4:			; <UNDEFINED> instruction: 0xf7ffee1c
   1ebe8:	blls	84d12c <ASN1_generate_nconf@plt+0x832b8c>
   1ebec:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ebf0:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1ebf4:	mrc	7, 0, APSR_nzcv, cr2, cr7, {7}
   1ebf8:	blls	858730 <ASN1_generate_nconf@plt+0x83e190>
   1ebfc:	andsls	r4, r7, r1, lsl #13
   1ec00:			; <UNDEFINED> instruction: 0xf7fe6818
   1ec04:	blls	84d06c <ASN1_generate_nconf@plt+0x832acc>
   1ec08:	strtne	pc, [ip], #-2271	; 0xfffff721
   1ec0c:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1ec10:	mcr	7, 0, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
   1ec14:	blt	89cc18 <ASN1_generate_nconf@plt+0x882678>
   1ec18:	strtne	pc, [r0], #-2271	; 0xfffff721
   1ec1c:	ldrbtmi	r9, [r9], #-2597	; 0xfffff5db
   1ec20:	ldcl	7, cr15, [ip, #988]!	; 0x3dc
   1ec24:	blt	69cc28 <ASN1_generate_nconf@plt+0x682688>
   1ec28:	ldrcs	pc, [r4], #-2271	; 0xfffff721
   1ec2c:	ldmdbls	r7, {r0, r1, r3, r5, r9, sl, lr}
   1ec30:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1ec34:	ldmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ec38:	eorvs	fp, r8, r0, lsl #18
   1ec3c:	strbmi	r9, [r0], -r2, lsr #26
   1ec40:	strcs	pc, [r0], #-2271	; 0xfffff721
   1ec44:			; <UNDEFINED> instruction: 0xf1a59917
   1ec48:	ldrbtmi	r0, [sl], #-788	; 0xfffffcec
   1ec4c:	stmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ec50:			; <UNDEFINED> instruction: 0xf845b908
   1ec54:			; <UNDEFINED> instruction: 0xf7f80c14
   1ec58:	bls	8d9490 <ASN1_generate_nconf@plt+0x8beef0>
   1ec5c:	ldccc	8, cr15, [r8], {82}	; 0x52
   1ec60:	ldccs	8, cr15, [r4], {82}	; 0x52
   1ec64:			; <UNDEFINED> instruction: 0xf47f4313
   1ec68:			; <UNDEFINED> instruction: 0x9c20a94e
   1ec6c:	ldmibmi	r6!, {r0, r3, r4, r7, r9, sl, lr}^
   1ec70:	stmdavs	r0!, {r0, r1, r2, r4, r8, r9, sl, ip, pc}
   1ec74:			; <UNDEFINED> instruction: 0xf7f74479
   1ec78:	stmdavs	r0!, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1ec7c:	ldmlt	fp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ec80:	ldrtmi	r9, [r9], r0, lsr #24
   1ec84:			; <UNDEFINED> instruction: 0x901a49f1
   1ec88:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1ec8c:	stcl	7, cr15, [r6, #988]	; 0x3dc
   1ec90:	ldrls	r6, [r7, -r0, lsr #16]
   1ec94:	stmialt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1ec98:			; <UNDEFINED> instruction: 0xf7ff9f1b
   1ec9c:			; <UNDEFINED> instruction: 0x9c20b928
   1eca0:	stmibmi	fp!, {r0, r7, r9, sl, lr}^
   1eca4:	bls	ac2d08 <ASN1_generate_nconf@plt+0xaa8768>
   1eca8:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1ecac:	ldc	7, cr15, [r6, #988]!	; 0x3dc
   1ecb0:			; <UNDEFINED> instruction: 0xf7fe6820
   1ecb4:	bmi	ffa0cfbc <ASN1_generate_nconf@plt+0xff9f2a1c>
   1ecb8:	ldmdbls	r7, {r6, r9, sl, lr}
   1ecbc:			; <UNDEFINED> instruction: 0xf7fa447a
   1ecc0:	eorls	lr, sl, r4, lsr #22
   1ecc4:			; <UNDEFINED> instruction: 0xf47f2800
   1ecc8:			; <UNDEFINED> instruction: 0xf7f8a8e7
   1eccc:			; <UNDEFINED> instruction: 0xf7ffe9d2
   1ecd0:			; <UNDEFINED> instruction: 0xf8ddb8fb
   1ecd4:			; <UNDEFINED> instruction: 0x464d90b8
   1ecd8:	blt	18dccdc <ASN1_generate_nconf@plt+0x18c273c>
   1ecdc:	ldmdavs	r8, {r5, r8, r9, fp, ip, pc}
   1ece0:			; <UNDEFINED> instruction: 0x932b9b2d
   1ece4:	bl	ff1dccd8 <ASN1_generate_nconf@plt+0xff1c2738>
   1ece8:	ldmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ecec:	pkhtbmi	r4, r1, sl, asr #19
   1ecf0:	strb	r4, [r6, #1145]	; 0x479
   1ecf4:	ldmdavs	r8!, {r0, r7, r9, sl, lr}
   1ecf8:	subsls	pc, ip, sp, asr #17
   1ecfc:	ldmlt	fp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ed00:	ldrbtmi	r4, [r9], #-2518	; 0xfffff62a
   1ed04:	stc	7, cr15, [sl, #988]	; 0x3dc
   1ed08:			; <UNDEFINED> instruction: 0xf7f92000
   1ed0c:			; <UNDEFINED> instruction: 0xee18ea1a
   1ed10:			; <UNDEFINED> instruction: 0xf7fb0a10
   1ed14:	strt	lr, [r7], #2430	; 0x97e
   1ed18:	ldmibmi	r1, {r5, r8, r9, fp, ip, pc}^
   1ed1c:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1ed20:	ldcl	7, cr15, [ip, #-988]!	; 0xfffffc24
   1ed24:	blls	858cec <ASN1_generate_nconf@plt+0x83e74c>
   1ed28:	ldmdavs	r8, {r1, r2, r3, r6, r7, r8, fp, lr}
   1ed2c:			; <UNDEFINED> instruction: 0xf7f74479
   1ed30:	andcs	lr, r0, r6, ror sp
   1ed34:			; <UNDEFINED> instruction: 0xf7f94681
   1ed38:	vnmls.f32	s28, s16, s8
   1ed3c:			; <UNDEFINED> instruction: 0xf7fb0a10
   1ed40:	blls	8592e8 <ASN1_generate_nconf@plt+0x83ed48>
   1ed44:	subsls	pc, ip, sp, asr #17
   1ed48:			; <UNDEFINED> instruction: 0xf7fe6818
   1ed4c:	blls	84cf24 <ASN1_generate_nconf@plt+0x832984>
   1ed50:	ldmdavs	r8, {r0, r9, sl, lr}
   1ed54:	ldcl	7, cr15, [r8, #1000]!	; 0x3e8
   1ed58:	blls	857d64 <ASN1_generate_nconf@plt+0x83d7c4>
   1ed5c:	eorls	r4, fp, r2, asr #19
   1ed60:	ldrbtmi	r9, [r9], #-45	; 0xffffffd3
   1ed64:	ldmdavs	r8, {r0, r2, r5, r9, fp, ip, pc}
   1ed68:	ldcl	7, cr15, [r8, #-988]	; 0xfffffc24
   1ed6c:	ldmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ed70:	strmi	r9, [r7], -r0, lsr #24
   1ed74:	ldmibmi	sp!, {r1, r5, r9, fp, ip, pc}
   1ed78:			; <UNDEFINED> instruction: 0xf8529b25
   1ed7c:	ldrbtmi	r2, [r9], #-3076	; 0xfffff3fc
   1ed80:	stmdavs	r0!, {r0, r1, r3, r5, ip, pc}
   1ed84:	stcl	7, cr15, [sl, #-988]	; 0xfffffc24
   1ed88:			; <UNDEFINED> instruction: 0xf7fb6820
   1ed8c:			; <UNDEFINED> instruction: 0x972deb74
   1ed90:	stmdblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ed94:			; <UNDEFINED> instruction: 0xf7ff9d25
   1ed98:	ldmibmi	r5!, {r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}
   1ed9c:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
   1eda0:			; <UNDEFINED> instruction: 0xf8cd9c20
   1eda4:	stmdavs	r0!, {r3, r5, r6, ip, pc}
   1eda8:	ldc	7, cr15, [r8, #-988]!	; 0xfffffc24
   1edac:			; <UNDEFINED> instruction: 0xf8cd6820
   1edb0:			; <UNDEFINED> instruction: 0xf7fe905c
   1edb4:	stcls	8, cr11, [r0], #-256	; 0xffffff00
   1edb8:	stmibmi	lr!, {r0, r7, r9, sl, lr}
   1edbc:	bls	b02e28 <ASN1_generate_nconf@plt+0xae8888>
   1edc0:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1edc4:	stc	7, cr15, [sl, #-988]!	; 0xfffffc24
   1edc8:			; <UNDEFINED> instruction: 0xf8cd6820
   1edcc:			; <UNDEFINED> instruction: 0xf8cd9068
   1edd0:			; <UNDEFINED> instruction: 0xf7fe905c
   1edd4:	stmibmi	r8!, {r4, r5, fp, ip, sp, pc}
   1edd8:			; <UNDEFINED> instruction: 0xf7fe4479
   1eddc:	ldmdbls	r9!, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   1ede0:	ldreq	pc, [r4, -sl, lsr #3]
   1ede4:	ldmdals	r8!, {r0, r1, r2, r3, r5, r9, fp, ip, pc}
   1ede8:	blx	feedaea0 <ASN1_generate_nconf@plt+0xfeec0900>
   1edec:			; <UNDEFINED> instruction: 0xf84a9019
   1edf0:	stmdacs	r0, {r2, r4, sl, fp}
   1edf4:	mcrcs	0, 0, sp, cr0, cr1, {1}
   1edf8:	mcrge	4, 6, pc, cr4, cr14, {1}	; <UNPREDICTABLE>
   1edfc:	svc	0x00c2f7f7
   1ee00:	blls	84b4a8 <ASN1_generate_nconf@plt+0x830f08>
   1ee04:	ldmdavs	r8, {r0, r2, r3, r4, r7, r8, fp, lr}
   1ee08:			; <UNDEFINED> instruction: 0xf7f74479
   1ee0c:			; <UNDEFINED> instruction: 0xf7feed08
   1ee10:	bmi	fe70e8fc <ASN1_generate_nconf@plt+0xfe6f435c>
   1ee14:	blls	d7071c <ASN1_generate_nconf@plt+0xd5617c>
   1ee18:	ldrbtmi	r9, [sl], #-2327	; 0xfffff6e9
   1ee1c:	svc	0x0086f7f8
   1ee20:			; <UNDEFINED> instruction: 0xf47e2800
   1ee24:	blls	d8a8a4 <ASN1_generate_nconf@plt+0xd70304>
   1ee28:			; <UNDEFINED> instruction: 0xf7fe6018
   1ee2c:	ldmdavs	r8!, {r1, r3, r4, r7, r9, sl, fp, ip, sp, pc}
   1ee30:	svc	0x00d8f7f9
   1ee34:			; <UNDEFINED> instruction: 0xb1a89019
   1ee38:	blls	846aa4 <ASN1_generate_nconf@plt+0x82c504>
   1ee3c:			; <UNDEFINED> instruction: 0x463a4991
   1ee40:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1ee44:	stcl	7, cr15, [sl], #988	; 0x3dc
   1ee48:	ldrtmi	r4, [r8], -pc, lsl #19
   1ee4c:	subsvc	pc, r6, #1325400064	; 0x4f000000
   1ee50:			; <UNDEFINED> instruction: 0xf7f84479
   1ee54:			; <UNDEFINED> instruction: 0xf7feeec4
   1ee58:	stmibmi	ip, {r0, r2, r4, r7, r9, sl, fp, ip, sp, pc}
   1ee5c:	ldrsbtls	pc, [ip], sp	; <UNPREDICTABLE>
   1ee60:			; <UNDEFINED> instruction: 0xe79d4479
   1ee64:	ldrsbtls	pc, [ip], sp	; <UNPREDICTABLE>
   1ee68:			; <UNDEFINED> instruction: 0xf8cd9b20
   1ee6c:	ldmdavs	r8, {r3, r5, r6, ip, pc}
   1ee70:	subsls	pc, ip, sp, asr #17
   1ee74:	svclt	0x00dff7fd
   1ee78:	strmi	r4, [r1], r5, lsl #19
   1ee7c:			; <UNDEFINED> instruction: 0xf7fe4479
   1ee80:	bmi	fe14ec28 <ASN1_generate_nconf@plt+0xfe134688>
   1ee84:	ldmdbls	r7, {r6, r9, sl, lr}
   1ee88:			; <UNDEFINED> instruction: 0xf7fa447a
   1ee8c:	eorls	lr, r8, lr, lsr sl
   1ee90:			; <UNDEFINED> instruction: 0xf47e2800
   1ee94:			; <UNDEFINED> instruction: 0xf7f8ae58
   1ee98:	bls	8d9250 <ASN1_generate_nconf@plt+0x8becb0>
   1ee9c:	ldmdavs	r3, {r4, r9, fp, ip, sp}
   1eea0:	blcs	4377c <ASN1_generate_nconf@plt+0x291dc>
   1eea4:	mrcge	4, 2, APSR_nzcv, cr13, cr14, {3}
   1eea8:			; <UNDEFINED> instruction: 0x46409f35
   1eeac:	ldmdbls	r7, {r1, r3, r4, r5, r6, r9, fp, lr}
   1eeb0:			; <UNDEFINED> instruction: 0x463b447a
   1eeb4:	svc	0x003af7f8
   1eeb8:	blls	a4dbc0 <ASN1_generate_nconf@plt+0xa33620>
   1eebc:	stcls	0, cr6, [r0], #-236	; 0xffffff14
   1eec0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1eec4:			; <UNDEFINED> instruction: 0xf8cd4975
   1eec8:	stmdavs	r0!, {r2, r5, r6, ip, pc}
   1eecc:			; <UNDEFINED> instruction: 0xf7f74479
   1eed0:	stmdavs	r0!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   1eed4:	rsbls	pc, r8, sp, asr #17
   1eed8:	subsls	pc, ip, sp, asr #17
   1eedc:	svclt	0x00abf7fd
   1eee0:	strmi	r4, [r1], pc, ror #18
   1eee4:			; <UNDEFINED> instruction: 0xf7fe4479
   1eee8:	bmi	1bcebc0 <ASN1_generate_nconf@plt+0x1bb4620>
   1eeec:	ldmdbls	r7, {r6, r9, sl, lr}
   1eef0:			; <UNDEFINED> instruction: 0xf7fa447a
   1eef4:	eorls	lr, r9, sl, lsl #20
   1eef8:			; <UNDEFINED> instruction: 0xf47e2800
   1eefc:			; <UNDEFINED> instruction: 0xf7f8ae19
   1ef00:	blmi	1a991e8 <ASN1_generate_nconf@plt+0x1a7ec48>
   1ef04:			; <UNDEFINED> instruction: 0x9329447b
   1ef08:	mrclt	7, 0, APSR_nzcv, cr9, cr14, {7}
   1ef0c:	ldmdavs	fp, {r0, r2, r4, r5, r8, r9, fp, ip, pc}
   1ef10:	sbcsle	r2, r4, r0, lsl #22
   1ef14:	mcrlt	7, 1, pc, cr5, cr14, {7}	; <UNPREDICTABLE>
   1ef18:	movwlt	r9, #15142	; 0x3b26
   1ef1c:			; <UNDEFINED> instruction: 0xf04f9b22
   1ef20:			; <UNDEFINED> instruction: 0xf8cd0c01
   1ef24:	svcne	0x001fc004
   1ef28:	ldrmi	r2, [sl], -r0, lsl #6
   1ef2c:	movwls	r4, #1561	; 0x619
   1ef30:			; <UNDEFINED> instruction: 0xf7f84638
   1ef34:			; <UNDEFINED> instruction: 0x4641ee5a
   1ef38:			; <UNDEFINED> instruction: 0xf7f74638
   1ef3c:	bls	9da68c <ASN1_generate_nconf@plt+0x9c00ec>
   1ef40:	ldrtmi	r2, [r9], -r0, lsl #6
   1ef44:			; <UNDEFINED> instruction: 0xf7f84640
   1ef48:	stmdacs	r0, {r1, r3, r6, r7, fp, sp, lr, pc}
   1ef4c:	cfstrdge	mvd15, [ip, #504]!	; 0x1f8
   1ef50:	pkhtbmi	r4, r1, r6, asr #18
   1ef54:	ldrbtmi	r9, [r9], #-2598	; 0xfffff5da
   1ef58:			; <UNDEFINED> instruction: 0xf7fe901a
   1ef5c:	bmi	154dd80 <ASN1_generate_nconf@plt+0x15337e0>
   1ef60:	ldmdbls	r7, {r6, r9, sl, lr}
   1ef64:			; <UNDEFINED> instruction: 0xf7fa447a
   1ef68:	ldrdls	lr, [r6], -r0	; <UNPREDICTABLE>
   1ef6c:	bicsle	r2, r5, r0, lsl #16
   1ef70:	ldmda	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ef74:	ldcllt	7, cr15, [r8, #1016]	; 0x3f8
   1ef78:			; <UNDEFINED> instruction: 0xf85a9b20
   1ef7c:	ldmdavs	pc, {r2, r3, sl, fp}	; <UNPREDICTABLE>
   1ef80:	bl	ffd5cf64 <ASN1_generate_nconf@plt+0xffd429c4>
   1ef84:	stmda	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ef88:	ldrbtmi	r4, [r9], #-2378	; 0xfffff6b6
   1ef8c:	ldrtmi	r4, [r8], -r2, lsl #12
   1ef90:	mcrr	7, 15, pc, r4, cr7	; <UNPREDICTABLE>
   1ef94:	cmplt	r3, fp, lsr #22
   1ef98:	stmdbmi	r7, {r5, r8, r9, fp, ip, pc}^
   1ef9c:	ldmdavs	r8, {r0, r1, r3, r5, r9, fp, ip, pc}
   1efa0:			; <UNDEFINED> instruction: 0xf7f74479
   1efa4:			; <UNDEFINED> instruction: 0xf7feec3c
   1efa8:	bmi	114e658 <ASN1_generate_nconf@plt+0x11340b8>
   1efac:	ldmdbls	r7, {r6, r9, sl, lr}
   1efb0:			; <UNDEFINED> instruction: 0xf7fc447a
   1efb4:	eorls	pc, fp, r1, lsl #23
   1efb8:	mvnle	r2, r0, lsl #16
   1efbc:	mrclt	7, 6, APSR_nzcv, cr15, cr14, {7}
   1efc0:	strdeq	r4, [r3], -sl
   1efc4:			; <UNDEFINED> instruction: 0x000342b8
   1efc8:	ldrdeq	r4, [r3], -r6
   1efcc:	andeq	r4, r3, r6, lsl #3
   1efd0:	andeq	r1, r4, r4, asr #24
   1efd4:	andeq	r1, r4, r2, ror fp
   1efd8:	andeq	r3, r3, r6, ror #3
   1efdc:	andeq	r1, r4, r4, asr sl
   1efe0:	andeq	r1, r4, r6, lsr #20
   1efe4:	andeq	r3, r3, ip, asr r1
   1efe8:	andeq	r4, r3, sl, asr #13
   1efec:	andeq	r4, r3, r0, lsl #14
   1eff0:	andeq	r1, r0, r4, lsl #11
   1eff4:	andeq	r4, r3, sl, lsr #14
   1eff8:	ldrdeq	r4, [r3], -r6
   1effc:	andeq	r4, r3, r0, asr #5
   1f000:	andeq	r1, r4, sl, asr #17
   1f004:	andeq	r4, r3, r6, lsr #14
   1f008:	andeq	r5, r3, r4, lsl #3
   1f00c:	andeq	r4, r3, r6, lsl #14
   1f010:	andeq	r4, r3, r8, lsl #11
   1f014:	andeq	r2, r3, ip, lsl #30
   1f018:	andeq	r4, r3, r8, lsr r5
   1f01c:	andeq	r4, r3, r0, lsr #10
   1f020:	andeq	r4, r3, r0, lsr #28
   1f024:	andeq	r4, r3, r6, rrx
   1f028:	andeq	r4, r3, sl, lsl #28
   1f02c:	andeq	r4, r3, r0, asr r0
   1f030:	strdeq	r4, [r3], -r0
   1f034:	muleq	r3, r2, r4
   1f038:	andeq	r4, r3, r2, asr r3
   1f03c:	andeq	r4, r3, r2, ror #5
   1f040:	andeq	r4, r3, r6, lsl r5
   1f044:	andeq	r4, r3, r2, lsl r5
   1f048:	strdeq	r4, [r3], -ip
   1f04c:	andeq	r4, r3, r0, lsr #9
   1f050:	andeq	r4, r3, ip, asr #8
   1f054:	andeq	r4, r3, r8, lsr #8
   1f058:	andeq	r2, r3, ip, ror #25
   1f05c:			; <UNDEFINED> instruction: 0x000342b6
   1f060:	andeq	r3, r3, r2, lsr #19
   1f064:	andeq	r3, r3, r8, ror r9
   1f068:	andeq	r4, r3, lr, asr #2
   1f06c:	andeq	r4, r3, r6, lsl r1
   1f070:	andeq	r2, r3, lr, lsr ip
   1f074:	strheq	r4, [r3], -r0
   1f078:	andeq	r4, r3, ip, lsl r0
   1f07c:	andeq	r4, r3, r0, lsr r0
   1f080:	muleq	r3, lr, pc	; <UNPREDICTABLE>
   1f084:	andeq	r4, r3, r2, lsl r0
   1f088:	andeq	r2, r3, r0, lsr #31
   1f08c:			; <UNDEFINED> instruction: 0x00033fb4
   1f090:	strdeq	r3, [r3], -r8
   1f094:	ldrdeq	r3, [r3], -ip
   1f098:	andeq	r3, r3, r8, lsl #30
   1f09c:	strdeq	r3, [r3], -ip
   1f0a0:	andeq	r3, r3, r8, lsr lr
   1f0a4:	andeq	r3, r3, r8, lsl lr
   1f0a8:	strdeq	r3, [r3], -r0
   1f0ac:	andeq	r3, r3, lr, lsl #27
   1f0b0:	andeq	r3, r3, r0, ror sp
   1f0b4:	andeq	r3, r3, r6, lsl sp
   1f0b8:	andeq	r3, r3, r8, lsl sp
   1f0bc:	strdeq	r5, [r3], -r8
   1f0c0:	ldrbmi	r2, [r0, -r0]!
   1f0c4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1f0c8:	svclt	0x00004770
   1f0cc:	andeq	r7, r3, r2, asr #27
   1f0d0:	svcmi	0x00f0e92d
   1f0d4:	stc	6, cr4, [sp, #-16]!
   1f0d8:	strcs	r8, [r0, #-2820]	; 0xfffff4fc
   1f0dc:	strtmi	r4, [pc], -r9, ror #21
   1f0e0:	strtmi	r4, [sl], r9, ror #23
   1f0e4:			; <UNDEFINED> instruction: 0xf8df447a
   1f0e8:			; <UNDEFINED> instruction: 0xf5adb3a4
   1f0ec:	strtmi	r7, [lr], -fp, lsl #26
   1f0f0:	strdls	r4, [r2, -fp]
   1f0f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f0f8:			; <UNDEFINED> instruction: 0xf04f9389
   1f0fc:			; <UNDEFINED> instruction: 0xf7f90300
   1f100:	bmi	ff919530 <ASN1_generate_nconf@plt+0xff8fef90>
   1f104:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   1f108:	strtmi	r4, [r0], -r1, lsl #13
   1f10c:	mcrr2	0, 2, pc, sl, cr14	; <UNPREDICTABLE>
   1f110:	stmib	sp, {r2, r8, sl, ip, pc}^
   1f114:	strls	r5, [r6, #-1282]	; 0xfffffafe
   1f118:	strmi	r9, [r0], r5, lsl #10
   1f11c:			; <UNDEFINED> instruction: 0xff72f02e
   1f120:	andcc	fp, r1, r8, ror #6
   1f124:	ldmle	r9!, {r0, r1, r2, r3, fp, sp}^
   1f128:			; <UNDEFINED> instruction: 0xf853a302
   1f12c:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   1f130:	svclt	0x00004718
   1f134:	strheq	r0, [r0], -fp
   1f138:			; <UNDEFINED> instruction: 0xffffffe9
   1f13c:	andeq	r0, r0, r3, lsr r1
   1f140:	andeq	r0, r0, fp, lsr #2
   1f144:	andeq	r0, r0, r3, lsr #2
   1f148:	andeq	r0, r0, sp, lsl r1
   1f14c:	andeq	r0, r0, r7, lsl r1
   1f150:	andeq	r0, r0, r1, lsl r1
   1f154:	andeq	r0, r0, fp, lsl #2
   1f158:	andeq	r0, r0, r5, lsl #2
   1f15c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1f160:	strdeq	r0, [r0], -r9
   1f164:	strdeq	r0, [r0], -r1
   1f168:	andeq	r0, r0, r1, asr #32
   1f16c:	andeq	r0, r0, r9, ror #1
   1f170:	andeq	r0, r0, r3, ror #1
   1f174:			; <UNDEFINED> instruction: 0xf02e2601
   1f178:	stmdacs	r0, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1f17c:			; <UNDEFINED> instruction: 0x4604d1d1
   1f180:	blx	d5b246 <ASN1_generate_nconf@plt+0xd40ca6>
   1f184:			; <UNDEFINED> instruction: 0xf02f9007
   1f188:	stmdacs	r1, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   1f18c:	bllt	1c53364 <ASN1_generate_nconf@plt+0x1c38dc4>
   1f190:	svccs	0x000046a0
   1f194:	blmi	ff01336c <ASN1_generate_nconf@plt+0xfeff8dcc>
   1f198:	smladxcs	r0, r8, r6, r4
   1f19c:	ldrtmi	r2, [sp], -r1, lsl #8
   1f1a0:			; <UNDEFINED> instruction: 0xf85b46b9
   1f1a4:	ldmdavs	lr, {r0, r1, ip, sp}
   1f1a8:	bl	fecdd190 <ASN1_generate_nconf@plt+0xfecc2bf0>
   1f1ac:	ldrbtmi	r4, [r9], #-2490	; 0xfffff646
   1f1b0:	ldrtmi	r4, [r0], -r2, lsl #12
   1f1b4:	bl	cdd198 <ASN1_generate_nconf@plt+0xcc2bf8>
   1f1b8:	svceq	0x0000f1ba
   1f1bc:	strbmi	sp, [r8], -r7, lsr #2
   1f1c0:	ldcl	7, cr15, [r6], {247}	; 0xf7
   1f1c4:			; <UNDEFINED> instruction: 0xf7f94638
   1f1c8:	bmi	fed5a7f0 <ASN1_generate_nconf@plt+0xfed40250>
   1f1cc:	ldrbtmi	r4, [sl], #-2990	; 0xfffff452
   1f1d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f1d4:	subsmi	r9, sl, r9, lsl #23
   1f1d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f1dc:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   1f1e0:			; <UNDEFINED> instruction: 0xf50d4620
   1f1e4:	ldc	13, cr7, [sp], #44	; 0x2c
   1f1e8:	pop	{r2, r8, r9, fp, pc}
   1f1ec:	blmi	feb431b4 <ASN1_generate_nconf@plt+0xfeb28c14>
   1f1f0:	stmibmi	ip!, {r8, sl, sp}
   1f1f4:	strtmi	r4, [pc], -r2, asr #12
   1f1f8:			; <UNDEFINED> instruction: 0xf85b46a9
   1f1fc:	ldrbtmi	r3, [r9], #-3
   1f200:	ldmdavs	r8, {r0, sl, sp}
   1f204:	bl	2dd1e8 <ASN1_generate_nconf@plt+0x2c2c48>
   1f208:	svceq	0x0000f1ba
   1f20c:			; <UNDEFINED> instruction: 0x4628d0d7
   1f210:	stcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
   1f214:			; <UNDEFINED> instruction: 0xf04fe7d3
   1f218:	ldrb	r0, [pc, -r1, lsl #20]!
   1f21c:	movwls	r2, #21249	; 0x5301
   1f220:			; <UNDEFINED> instruction: 0xe77b461e
   1f224:			; <UNDEFINED> instruction: 0xf91cf02f
   1f228:	ldrb	r9, [r7, -r4]!
   1f22c:	movwls	r2, #13057	; 0x3301
   1f230:	movwcs	lr, #6004	; 0x1774
   1f234:	ldrb	r9, [r1, -r2, lsl #6]!
   1f238:	strbvc	pc, [r1, #-1103]	; 0xfffffbb1	; <UNPREDICTABLE>
   1f23c:	vabd.s8	q15, q0, q15
   1f240:	strb	r3, [fp, -r3, lsl #10]!
   1f244:	strcc	pc, [r2, #-576]	; 0xfffffdc0
   1f248:	vabd.s8	q15, q0, q12
   1f24c:	strb	r3, [r5, -r1, lsl #10]!
   1f250:	strbvc	pc, [r0, #-1103]	; 0xfffffbb1	; <UNPREDICTABLE>
   1f254:			; <UNDEFINED> instruction: 0xf02fe762
   1f258:	strmi	pc, [r7], -r3, lsl #18
   1f25c:	movwcs	lr, #5982	; 0x175e
   1f260:	ldrmi	r9, [lr], -r6, lsl #6
   1f264:	ldmmi	r0, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   1f268:	strtmi	r2, [r5], -r0, lsl #8
   1f26c:	ldrbtmi	r4, [r8], #-1575	; 0xfffff9d9
   1f270:			; <UNDEFINED> instruction: 0xf02f46a1
   1f274:			; <UNDEFINED> instruction: 0xe79ffad5
   1f278:			; <UNDEFINED> instruction: 0xf8d39b07
   1f27c:	str	r8, [r8, r0]
   1f280:			; <UNDEFINED> instruction: 0xf7fa4648
   1f284:			; <UNDEFINED> instruction: 0x4681ec32
   1f288:	ldrtmi	fp, [fp], -r8, lsr #2
   1f28c:	cmncs	fp, sl, lsr #12
   1f290:	bl	6dd278 <ASN1_generate_nconf@plt+0x6c2cd8>
   1f294:	blmi	fe0cd79c <ASN1_generate_nconf@plt+0xfe0b31fc>
   1f298:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1f29c:	strcs	r6, [r0, #-2080]	; 0xfffff7e0
   1f2a0:	stmia	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f2a4:	str	r2, [r7, r1, lsl #8]
   1f2a8:	ldrtmi	r4, [fp], -sl, lsr #12
   1f2ac:			; <UNDEFINED> instruction: 0x4648217c
   1f2b0:	bl	2dd298 <ASN1_generate_nconf@plt+0x2c2cf8>
   1f2b4:	rscle	r2, lr, r0, lsl #16
   1f2b8:	blcs	45ec8 <ASN1_generate_nconf@plt+0x2b928>
   1f2bc:	addhi	pc, ip, r0, asr #32
   1f2c0:	blcs	45ed4 <ASN1_generate_nconf@plt+0x2b934>
   1f2c4:	addhi	pc, r2, r0, asr #32
   1f2c8:			; <UNDEFINED> instruction: 0xb12b9b04
   1f2cc:			; <UNDEFINED> instruction: 0x46484619
   1f2d0:	svc	0x0082f7f7
   1f2d4:	suble	r2, fp, r0, lsl #16
   1f2d8:	svceq	0x0000f1b8
   1f2dc:	strbmi	sp, [r1], -r6
   1f2e0:			; <UNDEFINED> instruction: 0xf7f74648
   1f2e4:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   1f2e8:	sbchi	pc, r0, r0
   1f2ec:			; <UNDEFINED> instruction: 0xf7f84648
   1f2f0:	strdls	lr, [r2], -r2
   1f2f4:	sbcle	r2, lr, r0, lsl #16
   1f2f8:	svceq	0x0000f1ba
   1f2fc:	adchi	pc, r4, r0
   1f300:	b	ffa5d2e8 <ASN1_generate_nconf@plt+0xffa42d48>
   1f304:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx5
   1f308:	blmi	1a534d4 <ASN1_generate_nconf@plt+0x1a38f34>
   1f30c:	bls	fe45ab38 <ASN1_generate_nconf@plt+0xfe440598>
   1f310:			; <UNDEFINED> instruction: 0xf04f9403
   1f314:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
   1f318:			; <UNDEFINED> instruction: 0x9014f8dd
   1f31c:	cdp	12, 0, cr9, cr8, cr6, {0}
   1f320:	blmi	18edd68 <ASN1_generate_nconf@plt+0x18d37c8>
   1f324:	mcr	4, 0, r4, cr9, cr11, {3}
   1f328:	blmi	18adb70 <ASN1_generate_nconf@plt+0x18935d0>
   1f32c:	mcr	4, 0, r4, cr8, cr11, {3}
   1f330:			; <UNDEFINED> instruction: 0x46283a10
   1f334:	ldcl	7, cr15, [r4, #-1000]!	; 0xfffffc18
   1f338:	ble	14f0940 <ASN1_generate_nconf@plt+0x14d63a0>
   1f33c:	strtmi	r4, [r8], -r1, asr #12
   1f340:	b	25d324 <ASN1_generate_nconf@plt+0x242d84>
   1f344:			; <UNDEFINED> instruction: 0xf1b94606
   1f348:	tstle	sl, r0, lsl #30
   1f34c:			; <UNDEFINED> instruction: 0xf85b4b51
   1f350:	bllt	1f3b364 <ASN1_generate_nconf@plt+0x1f20dc4>
   1f354:	vst2.8	{d26,d28}, [pc], r9
   1f358:	ldrtmi	r7, [r0], -r0, lsl #4
   1f35c:			; <UNDEFINED> instruction: 0xf7fa683f
   1f360:			; <UNDEFINED> instruction: 0xf108ec9c
   1f364:	strmi	r0, [r1], -r1, lsl #16
   1f368:			; <UNDEFINED> instruction: 0xf7f84638
   1f36c:			; <UNDEFINED> instruction: 0xe7e0e938
   1f370:	ldmdbmi	r1, {r0, r1, r3, r6, r8, r9, fp, lr}^
   1f374:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1f378:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1f37c:	b	13dd360 <ASN1_generate_nconf@plt+0x13c2dc0>
   1f380:			; <UNDEFINED> instruction: 0xf7fbe78c
   1f384:			; <UNDEFINED> instruction: 0xf000e8c0
   1f388:	vbic.i32	q10, #36608	; 0x00008f00
   1f38c:			; <UNDEFINED> instruction: 0xf1b32c07
   1f390:	blx	17ff098 <ASN1_generate_nconf@plt+0x17e4af8>
   1f394:	subsle	pc, fp, r0, lsl #29
   1f398:			; <UNDEFINED> instruction: 0xf3c04f3e
   1f39c:	cdpeq	3, 0, cr4, cr2, cr7, {0}
   1f3a0:	bne	fe45ac08 <ASN1_generate_nconf@plt+0xfe440668>
   1f3a4:	andvc	pc, r7, fp, asr r8	; <UNPREDICTABLE>
   1f3a8:	stmib	sp, {r3, r4, r5, fp, sp, lr}^
   1f3ac:			; <UNDEFINED> instruction: 0xf7f7ce00
   1f3b0:			; <UNDEFINED> instruction: 0xe7ceea36
   1f3b4:			; <UNDEFINED> instruction: 0xf7fa4630
   1f3b8:	strmi	lr, [r2], -lr, asr #18
   1f3bc:	subsle	r2, r2, r0, lsl #16
   1f3c0:	bne	45ac28 <ASN1_generate_nconf@plt+0x440688>
   1f3c4:			; <UNDEFINED> instruction: 0xf7f76838
   1f3c8:	strb	lr, [r3, sl, lsr #20]
   1f3cc:			; <UNDEFINED> instruction: 0x4648493b
   1f3d0:			; <UNDEFINED> instruction: 0xf7f84479
   1f3d4:			; <UNDEFINED> instruction: 0xe777e8ba
   1f3d8:			; <UNDEFINED> instruction: 0x46484939
   1f3dc:			; <UNDEFINED> instruction: 0xf7fa4479
   1f3e0:			; <UNDEFINED> instruction: 0xe76deafc
   1f3e4:	bls	fe45ac50 <ASN1_generate_nconf@plt+0xfe4406b0>
   1f3e8:	strvc	lr, [r2], #-2525	; 0xfffff623
   1f3ec:	blmi	a98f84 <ASN1_generate_nconf@plt+0xa7e9e4>
   1f3f0:	ldcmi	15, cr4, [r5], #-208	; 0xffffff30
   1f3f4:	andhi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1f3f8:	ldrbtmi	r4, [ip], #-1151	; 0xfffffb81
   1f3fc:	ldrbmi	lr, [sl], -r4
   1f400:	strcc	r4, [r1], -r1, lsr #12
   1f404:	b	2dd3e8 <ASN1_generate_nconf@plt+0x2c2e48>
   1f408:			; <UNDEFINED> instruction: 0xf7fa4628
   1f40c:	addmi	lr, r6, #640	; 0x280
   1f410:			; <UNDEFINED> instruction: 0x4631da11
   1f414:			; <UNDEFINED> instruction: 0xf7f74628
   1f418:			; <UNDEFINED> instruction: 0xf7f8e99e
   1f41c:	strmi	lr, [r3], ip, asr #22
   1f420:			; <UNDEFINED> instruction: 0xf8d8b148
   1f424:	cdpcs	0, 0, cr0, cr0, cr0, {0}
   1f428:	ldrtmi	sp, [r9], -r9, ror #1
   1f42c:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f430:	ldrdeq	pc, [r0], -r8
   1f434:	stmdbmi	r5!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1f438:			; <UNDEFINED> instruction: 0xf8d82400
   1f43c:	ldrbtmi	r0, [r9], #-0
   1f440:			; <UNDEFINED> instruction: 0xf7f79f02
   1f444:	ldrt	lr, [r7], ip, ror #19
   1f448:	stmia	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f44c:	ldrb	r4, [sl, -r5, lsl #12]
   1f450:			; <UNDEFINED> instruction: 0x46734810
   1f454:	bne	45acc0 <ASN1_generate_nconf@plt+0x440720>
   1f458:			; <UNDEFINED> instruction: 0xf85b4662
   1f45c:	ldmdavs	r8!, {ip, sp, lr}
   1f460:	ldmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f464:	bmi	6d9240 <ASN1_generate_nconf@plt+0x6beca0>
   1f468:			; <UNDEFINED> instruction: 0xe7a9447a
   1f46c:	ldmdbmi	r9, {r2, r3, r8, r9, fp, lr}
   1f470:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1f474:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1f478:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f47c:			; <UNDEFINED> instruction: 0xf7f9e70e
   1f480:	svclt	0x0000ee00
   1f484:	andeq	pc, r5, r8, lsr #18
   1f488:	andeq	r1, r0, r0, ror r5
   1f48c:	andeq	pc, r5, ip, lsl r9	; <UNPREDICTABLE>
   1f490:	andeq	r9, r5, sl, lsl #13
   1f494:	andeq	r1, r0, r0, lsl #10
   1f498:	muleq	r3, lr, r9
   1f49c:	andeq	pc, r5, lr, lsr r8	; <UNPREDICTABLE>
   1f4a0:	andeq	r1, r0, r0, lsr #11
   1f4a4:	strdeq	r2, [r3], -sl
   1f4a8:	andeq	r9, r5, r2, lsr #10
   1f4ac:	andeq	r4, r3, sl, lsr #17
   1f4b0:	andeq	r4, r3, r0, lsl #17
   1f4b4:			; <UNDEFINED> instruction: 0x000348b4
   1f4b8:	strdeq	r4, [r3], -r0
   1f4bc:			; <UNDEFINED> instruction: 0xfffffcf1
   1f4c0:			; <UNDEFINED> instruction: 0xfffffce1
   1f4c4:	andeq	r8, r3, r4, ror #1
   1f4c8:	ldrdeq	r8, [r3], -r2
   1f4cc:	andeq	r0, r4, r2, asr #28
   1f4d0:	ldrdeq	r4, [r3], -ip
   1f4d4:	andeq	r4, r3, r8, lsl r7
   1f4d8:			; <UNDEFINED> instruction: 0x4604b538
   1f4dc:	strmi	r4, [sp], -r8, lsl #12
   1f4e0:	ldc	7, cr15, [r0], {250}	; 0xfa
   1f4e4:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   1f4e8:	andsvs	r2, r8, fp, lsr #16
   1f4ec:	stccs	0, cr13, [r2], {3}
   1f4f0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1f4f4:	strtmi	sp, [r8], -r2, lsl #2
   1f4f8:	blx	ff3db5b2 <ASN1_generate_nconf@plt+0xff3c1012>
   1f4fc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1f500:	andeq	r6, r6, lr, asr #28
   1f504:	ldrbmi	lr, [r0, sp, lsr #18]!
   1f508:	strmi	fp, [r7], -r4, lsl #1
   1f50c:	bl	25d4f4 <ASN1_generate_nconf@plt+0x242f54>
   1f510:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
   1f514:			; <UNDEFINED> instruction: 0x468044fa
   1f518:	eorsle	r2, lr, r0, lsl #16
   1f51c:	ldrtmi	r2, [r1], r0, lsl #12
   1f520:			; <UNDEFINED> instruction: 0xf7f7e01a
   1f524:	andcs	lr, r0, #24, 18	; 0x60000
   1f528:	movwcs	r4, #5649	; 0x1611
   1f52c:	stmdbeq	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1f530:			; <UNDEFINED> instruction: 0xf7fa4610
   1f534:	strmi	lr, [r4], -r6, lsl #27
   1f538:			; <UNDEFINED> instruction: 0xf7fab378
   1f53c:	strtmi	lr, [r1], -sl, lsl #25
   1f540:	andls	r4, r3, r5, lsl #12
   1f544:			; <UNDEFINED> instruction: 0xf7f9b1b8
   1f548:			; <UNDEFINED> instruction: 0x4629ee92
   1f54c:	strbmi	r4, [r0], -r3, lsl #12
   1f550:			; <UNDEFINED> instruction: 0xf7f9b18b
   1f554:	cmnlt	r8, ip, lsl #29
   1f558:			; <UNDEFINED> instruction: 0xf7fa4638
   1f55c:	ldrtmi	lr, [r1], -r2, ror #24
   1f560:	addsmi	r4, lr, #3145728	; 0x300000
   1f564:			; <UNDEFINED> instruction: 0xf1064638
   1f568:	blle	ff6a0d74 <ASN1_generate_nconf@plt+0xff6867d4>
   1f56c:	andlt	r4, r4, r0, asr #12
   1f570:			; <UNDEFINED> instruction: 0x87f0e8bd
   1f574:	blmi	2f0d8c <ASN1_generate_nconf@plt+0x2d67ec>
   1f578:			; <UNDEFINED> instruction: 0xf04f4640
   1f57c:			; <UNDEFINED> instruction: 0xf85a0800
   1f580:			; <UNDEFINED> instruction: 0xf7fa1003
   1f584:	strtmi	lr, [r8], -ip, ror #22
   1f588:	ldc	7, cr15, [r0], #988	; 0x3dc
   1f58c:			; <UNDEFINED> instruction: 0xf7f74620
   1f590:	strbmi	lr, [r0], -sl, asr #26
   1f594:	pop	{r2, ip, sp, pc}
   1f598:	strcs	r8, [r0], #-2032	; 0xfffff810
   1f59c:	strb	r4, [sl, r5, lsr #12]!
   1f5a0:	strdeq	pc, [r5], -r8
   1f5a4:	andeq	r1, r0, r0, lsl r5
   1f5a8:	svcmi	0x00f8e92d
   1f5ac:	beq	5b6f0 <ASN1_generate_nconf@plt+0x41150>
   1f5b0:	blhi	daa6c <ASN1_generate_nconf@plt+0xc04cc>
   1f5b4:			; <UNDEFINED> instruction: 0xf8df4f1f
   1f5b8:	cdp	0, 0, cr9, cr8, cr0, {4}
   1f5bc:			; <UNDEFINED> instruction: 0xf8df0a10
   1f5c0:	ldrbtmi	r8, [pc], #-124	; 1f5c8 <ASN1_generate_nconf@plt+0x5028>
   1f5c4:	mrc	4, 0, r4, cr8, cr9, {7}
   1f5c8:	ldrbtmi	r0, [r8], #2576	; 0xa10
   1f5cc:	stc	7, cr15, [r8], #-1000	; 0xfffffc18
   1f5d0:	ble	ab0be0 <ASN1_generate_nconf@plt+0xa96640>
   1f5d4:	beq	45ae3c <ASN1_generate_nconf@plt+0x44089c>
   1f5d8:			; <UNDEFINED> instruction: 0xf7f74651
   1f5dc:	strcs	lr, [r0], #-2236	; 0xfffff744
   1f5e0:	ands	r4, r0, r6, lsl #12
   1f5e4:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f5e8:			; <UNDEFINED> instruction: 0x46494a15
   1f5ec:			; <UNDEFINED> instruction: 0x468358bd
   1f5f0:			; <UNDEFINED> instruction: 0xf7f76828
   1f5f4:	usub8mi	lr, r9, r4
   1f5f8:			; <UNDEFINED> instruction: 0xf7f76828
   1f5fc:	stmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1f600:			; <UNDEFINED> instruction: 0xf7f74641
   1f604:	ldrtmi	lr, [r0], -ip, ror #31
   1f608:	stc	7, cr15, [sl], {250}	; 0xfa
   1f60c:	strmi	r4, [r3], -r1, lsr #12
   1f610:			; <UNDEFINED> instruction: 0x4630429c
   1f614:	streq	pc, [r1], #-260	; 0xfffffefc
   1f618:	vnmla.f64	d13, d24, d20
   1f61c:			; <UNDEFINED> instruction: 0xf10a0a10
   1f620:			; <UNDEFINED> instruction: 0xf7fa0a01
   1f624:	strmi	lr, [r2, #3070]	; 0xbfe
   1f628:	vpop	{d13-<overflow reg d54>}
   1f62c:	pop	{r1, r8, r9, fp, pc}
   1f630:	svclt	0x00008ff8
   1f634:	andeq	pc, r5, sl, asr #8
   1f638:	andeq	r3, r4, r4, lsl r2
   1f63c:			; <UNDEFINED> instruction: 0x00040cb6
   1f640:	andeq	r1, r0, r0, lsr #11
   1f644:	mvnsmi	lr, sp, lsr #18
   1f648:	strmi	r4, [r8], -r7, lsl #12
   1f64c:			; <UNDEFINED> instruction: 0xf7fa460e
   1f650:			; <UNDEFINED> instruction: 0xf8dfebe8
   1f654:	ldrbtmi	r8, [r8], #88	; 0x58
   1f658:	svclt	0x00c82800
   1f65c:	cfstrsle	mvf2, [r9], {-0}
   1f660:			; <UNDEFINED> instruction: 0xf7f7e012
   1f664:			; <UNDEFINED> instruction: 0x4605e878
   1f668:			; <UNDEFINED> instruction: 0x46294638
   1f66c:	blx	ffadb724 <ASN1_generate_nconf@plt+0xffac1184>
   1f670:	stcle	8, cr2, [ip, #-0]
   1f674:			; <UNDEFINED> instruction: 0xf7fa4630
   1f678:			; <UNDEFINED> instruction: 0x4621ebd4
   1f67c:	addsmi	r4, ip, #3145728	; 0x300000
   1f680:			; <UNDEFINED> instruction: 0xf1044630
   1f684:	blle	ffb20690 <ASN1_generate_nconf@plt+0xffb060f0>
   1f688:	pop	{r0, sp}
   1f68c:	blmi	23fe54 <ASN1_generate_nconf@plt+0x2258b4>
   1f690:	stmdbmi	r8, {r1, r3, r5, r9, sl, lr}
   1f694:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1f698:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   1f69c:	ldm	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f6a0:			; <UNDEFINED> instruction: 0xf7fa6820
   1f6a4:	andcs	lr, r0, r8, ror #29
   1f6a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1f6ac:			; <UNDEFINED> instruction: 0x0005f3b6
   1f6b0:	andeq	r1, r0, r0, lsr #11
   1f6b4:	andeq	r6, r3, r4, ror #4
   1f6b8:			; <UNDEFINED> instruction: 0x460db570
   1f6bc:	strcs	r4, [r0], #-2318	; 0xfffff6f2
   1f6c0:			; <UNDEFINED> instruction: 0xf7f84479
   1f6c4:			; <UNDEFINED> instruction: 0x4606ea7e
   1f6c8:	ands	fp, r3, r0, lsr r9
   1f6cc:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f6d0:	ldrtmi	r4, [r0], -r1, lsl #12
   1f6d4:	ldmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f6d8:			; <UNDEFINED> instruction: 0xf7fa4628
   1f6dc:	strtmi	lr, [r1], -r2, lsr #23
   1f6e0:	addsmi	r4, ip, #3145728	; 0x300000
   1f6e4:			; <UNDEFINED> instruction: 0xf1044628
   1f6e8:	blle	ffbe06f4 <ASN1_generate_nconf@plt+0xffbc6154>
   1f6ec:			; <UNDEFINED> instruction: 0xf7fa4630
   1f6f0:	andcs	lr, r1, r6, asr fp
   1f6f4:	svclt	0x0000bd70
   1f6f8:	andeq	r3, r3, ip, lsl #20
   1f6fc:	svcmi	0x00f0e92d
   1f700:	cfstr32	mvfx2, [sp, #-0]
   1f704:	strmi	r8, [r4], -r4, lsl #22
   1f708:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f70c:			; <UNDEFINED> instruction: 0xf8df460e
   1f710:	ldrbtmi	r3, [sl], #-2540	; 0xfffff614
   1f714:	stmibhi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1f718:	ldmpl	r3, {r0, r1, r6, r7, ip, sp, pc}^
   1f71c:	andeq	pc, r5, #72, 4	; 0x80000004
   1f720:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   1f724:			; <UNDEFINED> instruction: 0xf04f9341
   1f728:	vcgt.s8	d16, d8, d0
   1f72c:	stmib	sp, {r0, r1, r2, r8, r9}^
   1f730:	stmib	sp, {r1, r4, r5, r8, sl, ip, lr}^
   1f734:	stmib	sp, {r2, r4, r5, r8, sl, ip, lr}^
   1f738:	stmib	sp, {r1, r2, r4, r5, r8, r9, ip, lr}^
   1f73c:	eorsls	r3, sl, #56, 6	; 0xe0000000
   1f740:	b	135d724 <ASN1_generate_nconf@plt+0x1343184>
   1f744:	strcs	fp, [r1], #-2456	; 0xfffff668
   1f748:	ldmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f74c:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f750:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f754:	blls	10797c4 <ASN1_generate_nconf@plt+0x105f224>
   1f758:			; <UNDEFINED> instruction: 0xf04f405a
   1f75c:			; <UNDEFINED> instruction: 0xf0410300
   1f760:	strtmi	r8, [r0], -r1, asr #8
   1f764:	ldc	0, cr11, [sp], #268	; 0x10c
   1f768:	pop	{r2, r8, r9, fp, pc}
   1f76c:			; <UNDEFINED> instruction: 0xf8df8ff0
   1f770:			; <UNDEFINED> instruction: 0x46312998
   1f774:	strtmi	r4, [r0], -r3, lsl #13
   1f778:			; <UNDEFINED> instruction: 0x462e447a
   1f77c:			; <UNDEFINED> instruction: 0xf912f02e
   1f780:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f784:	strtmi	r9, [pc], -pc, lsl #10
   1f788:	ldrls	r4, [lr, #-1147]	; 0xfffffb85
   1f78c:	strtmi	r9, [r9], r8, lsr #10
   1f790:			; <UNDEFINED> instruction: 0xf04f9520
   1f794:	strls	r0, [r2, #-2624]!	; 0xfffff5c0
   1f798:	ldrls	r9, [sp, #-1319]	; 0xfffffad9
   1f79c:	ldrls	r9, [ip, #-1315]	; 0xfffffadd
   1f7a0:	strls	r9, [r9, #-1290]!	; 0xfffffaf6
   1f7a4:	strpl	lr, [lr, #-2509]!	; 0xfffff633
   1f7a8:	strls	r9, [fp, #-1311]	; 0xfffffae1
   1f7ac:	ldrls	r9, [r5, #-1297]	; 0xfffffaef
   1f7b0:	ldrls	r9, [r6, #-1318]	; 0xfffffada
   1f7b4:	strpl	lr, [ip, #-2509]!	; 0xfffff633
   1f7b8:	stmib	sp, {r0, r2, r5, r8, sl, ip, pc}^
   1f7bc:	strls	r5, [r4, #-1322]!	; 0xfffffad6
   1f7c0:	ldrls	r9, [r2, #-1287]	; 0xfffffaf9
   1f7c4:	strpl	lr, [r8, #-2509]	; 0xfffff633
   1f7c8:	strpl	lr, [ip, #-2509]	; 0xfffff633
   1f7cc:	strls	r9, [lr, #-19]	; 0xffffffed
   1f7d0:			; <UNDEFINED> instruction: 0xf04f9321
   1f7d4:	tstls	sl, #-67108861	; 0xfc000003
   1f7d8:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f7dc:	ldrpl	lr, [r8, #-2509]	; 0xfffff633
   1f7e0:	tstls	r7, #2063597568	; 0x7b000000
   1f7e4:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1f7e8:	ldrbtmi	r9, [fp], #-1296	; 0xfffffaf0
   1f7ec:			; <UNDEFINED> instruction: 0xf8df931b
   1f7f0:	ldrbtmi	r3, [fp], #-2344	; 0xfffff6d8
   1f7f4:			; <UNDEFINED> instruction: 0xf02e9314
   1f7f8:	strmi	pc, [r4], -r5, lsl #24
   1f7fc:			; <UNDEFINED> instruction: 0xf0002800
   1f800:	mcrrcs	0, 10, r8, r9, cr10
   1f804:	tsthi	pc, r0, lsl #6	; <UNPREDICTABLE>
   1f808:	blle	ffd26990 <ASN1_generate_nconf@plt+0xffd0c3f0>
   1f80c:	cfstrdcs	mvd3, [sl], {1}
   1f810:	movwge	sp, #10481	; 0x28f1
   1f814:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1f818:			; <UNDEFINED> instruction: 0x47184413
   1f81c:	andeq	r0, r0, r7, ror #3
   1f820:			; <UNDEFINED> instruction: 0xffffffdb
   1f824:	andeq	r0, r0, r3, asr #9
   1f828:	andeq	r0, r0, pc, lsr #9
   1f82c:	muleq	r0, fp, r4
   1f830:	muleq	r0, r3, r4
   1f834:	andeq	r0, r0, fp, lsl #9
   1f838:	andeq	r0, r0, pc, asr #3
   1f83c:	andeq	r0, r0, sp, lsr #2
   1f840:	andeq	r0, r0, r7, lsl #9
   1f844:	andeq	r0, r0, r3, lsl #9
   1f848:	andeq	r0, r0, pc, ror r4
   1f84c:	andeq	r0, r0, fp, ror r4
   1f850:	andeq	r0, r0, r5, ror r4
   1f854:	andeq	r0, r0, fp, ror #8
   1f858:	andeq	r0, r0, r7, ror #8
   1f85c:	andeq	r0, r0, r3, ror #8
   1f860:	andeq	r0, r0, pc, asr r4
   1f864:	andeq	r0, r0, fp, asr r4
   1f868:	andeq	r0, r0, r7, asr r4
   1f86c:	andeq	r0, r0, r3, asr r4
   1f870:	andeq	r0, r0, pc, asr #8
   1f874:	andeq	r0, r0, fp, asr #8
   1f878:	andeq	r0, r0, r7, asr #8
   1f87c:	andeq	r0, r0, r1, asr #8
   1f880:	andeq	r0, r0, fp, lsr r4
   1f884:	andeq	r0, r0, r5, lsr r4
   1f888:	andeq	r0, r0, pc, lsr #8
   1f88c:	andeq	r0, r0, r9, lsr #8
   1f890:	andeq	r0, r0, r3, lsr #8
   1f894:	andeq	r0, r0, sp, lsl r4
   1f898:			; <UNDEFINED> instruction: 0x000006b9
   1f89c:			; <UNDEFINED> instruction: 0x000006b3
   1f8a0:	andeq	r0, r0, sp, lsr #13
   1f8a4:	andeq	r0, r0, r7, lsr #13
   1f8a8:	andeq	r0, r0, r1, lsr #13
   1f8ac:	muleq	r0, fp, r6
   1f8b0:	muleq	r0, r5, r6
   1f8b4:	andeq	r0, r0, pc, lsl #13
   1f8b8:	ldrdeq	r0, [r0], -r5
   1f8bc:	andeq	r0, r0, fp, asr #13
   1f8c0:	andeq	r0, r0, r5, asr #13
   1f8c4:			; <UNDEFINED> instruction: 0x000006bf
   1f8c8:	andeq	r0, r0, r1, ror #13
   1f8cc:	ldrdeq	r0, [r0], -fp
   1f8d0:	andeq	r0, r0, r7, ror #13
   1f8d4:	ldrdeq	r0, [r0], -r1
   1f8d8:	andeq	r0, r0, fp, lsr r6
   1f8dc:	andeq	r0, r0, r3, lsr r6
   1f8e0:	andeq	r0, r0, sp, lsr #12
   1f8e4:	andeq	r0, r0, r7, lsr #12
   1f8e8:	andeq	r0, r0, pc, lsl r6
   1f8ec:	andeq	r0, r0, r7, lsl r6
   1f8f0:	strdeq	r0, [r0], -r7
   1f8f4:	ldrdeq	r0, [r0], -r9
   1f8f8:	andeq	r0, r0, r7, lsl #13
   1f8fc:	andeq	r0, r0, r3, asr r6
   1f900:	andeq	r0, r0, fp, asr #12
   1f904:	andeq	r0, r0, r3, asr #12
   1f908:	andeq	r0, r0, r5, lsl r4
   1f90c:	andeq	r0, r0, sp, lsl #8
   1f910:	ldrdeq	r0, [r0], -r5
   1f914:	andeq	r0, r0, r7, lsr #7
   1f918:	muleq	r0, pc, r3	; <UNPREDICTABLE>
   1f91c:	andeq	r0, r0, sp, lsl #7
   1f920:	andeq	r0, r0, r3, asr r3
   1f924:	ldrdeq	r0, [r0], -r3
   1f928:	andeq	r0, r0, r3, ror #5
   1f92c:	andeq	r0, r0, sp, asr #5
   1f930:			; <UNDEFINED> instruction: 0x000002b7
   1f934:	andeq	r0, r0, pc, lsr #5
   1f938:	andeq	r0, r0, r7, lsr #5
   1f93c:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   1f940:	muleq	r0, r7, r2
   1f944:	andeq	r0, r0, r9, lsl #5
   1f948:	blx	175ba0a <ASN1_generate_nconf@plt+0x174146a>
   1f94c:	strmi	r2, [r4], -r2, lsr #12
   1f950:			; <UNDEFINED> instruction: 0xf47f2800
   1f954:	ssaxls	sl, fp, r6
   1f958:			; <UNDEFINED> instruction: 0xff52f02e
   1f95c:			; <UNDEFINED> instruction: 0xff46f02e
   1f960:			; <UNDEFINED> instruction: 0x461a9b1a
   1f964:	blcs	4659c <ASN1_generate_nconf@plt+0x2bffc>
   1f968:			; <UNDEFINED> instruction: 0xf1b2bf08
   1f96c:			; <UNDEFINED> instruction: 0x46063fff
   1f970:	rschi	pc, r9, #0
   1f974:	blcs	465b0 <ASN1_generate_nconf@plt+0x2c010>
   1f978:	ldrhi	pc, [pc], r0
   1f97c:			; <UNDEFINED> instruction: 0xf0139b1b
   1f980:	teqls	r1, #64, 6
   1f984:	orrshi	pc, sp, #0
   1f988:	blx	fed065bc <ASN1_generate_nconf@plt+0xfecec01c>
   1f98c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1f990:	svceq	0x0000f1b9
   1f994:	movwcs	fp, #3848	; 0xf08
   1f998:			; <UNDEFINED> instruction: 0xf0402b00
   1f99c:	blls	300810 <ASN1_generate_nconf@plt+0x2e6270>
   1f9a0:			; <UNDEFINED> instruction: 0xf0002b00
   1f9a4:	blls	28113c <ASN1_generate_nconf@plt+0x266b9c>
   1f9a8:			; <UNDEFINED> instruction: 0xf0002b00
   1f9ac:	stmdbls	fp, {r2, r4, r9, sl, pc}
   1f9b0:			; <UNDEFINED> instruction: 0xf7f99809
   1f9b4:	blls	25ab2c <ASN1_generate_nconf@plt+0x24058c>
   1f9b8:			; <UNDEFINED> instruction: 0xf0002b00
   1f9bc:	blls	3015c0 <ASN1_generate_nconf@plt+0x2e7020>
   1f9c0:			; <UNDEFINED> instruction: 0xf1b99808
   1f9c4:	svclt	0x00180f00
   1f9c8:	ldrmi	r4, [r9], -fp, asr #12
   1f9cc:	mcrr	7, 15, pc, lr, cr9	; <UNPREDICTABLE>
   1f9d0:	ldmdals	r1, {r8, r9, sp}
   1f9d4:			; <UNDEFINED> instruction: 0x4619aa36
   1f9d8:	mcrr2	0, 2, pc, r4, cr12	; <UNPREDICTABLE>
   1f9dc:			; <UNDEFINED> instruction: 0xf0002800
   1f9e0:	movwcs	r8, #1861	; 0x745
   1f9e4:	ldrmi	r9, [r9], fp, lsl #6
   1f9e8:			; <UNDEFINED> instruction: 0x2611e2d7
   1f9ec:			; <UNDEFINED> instruction: 0xf02ee703
   1f9f0:	bge	edeed4 <ASN1_generate_nconf@plt+0xec4934>
   1f9f4:			; <UNDEFINED> instruction: 0x71bef240
   1f9f8:			; <UNDEFINED> instruction: 0xf84cf02e
   1f9fc:			; <UNDEFINED> instruction: 0xf47f2800
   1fa00:			; <UNDEFINED> instruction: 0xf8dfaefa
   1fa04:			; <UNDEFINED> instruction: 0xf8583718
   1fa08:			; <UNDEFINED> instruction: 0xf8df6003
   1fa0c:	strcs	r1, [r1], #-1812	; 0xfffff8ec
   1fa10:			; <UNDEFINED> instruction: 0xf04f9a13
   1fa14:	ldmdavs	r0!, {r8, fp}
   1fa18:			; <UNDEFINED> instruction: 0xf7f64479
   1fa1c:	stmib	sp, {r8, r9, sl, fp, sp, lr, pc}^
   1fa20:			; <UNDEFINED> instruction: 0xf8cd9914
   1fa24:			; <UNDEFINED> instruction: 0xf8cd905c
   1fa28:			; <UNDEFINED> instruction: 0xf8cd901c
   1fa2c:			; <UNDEFINED> instruction: 0xf8cd9038
   1fa30:			; <UNDEFINED> instruction: 0xf8cd9028
   1fa34:			; <UNDEFINED> instruction: 0xf8cd9058
   1fa38:			; <UNDEFINED> instruction: 0xf8cd9044
   1fa3c:	ldmdavs	r0!, {r2, r3, r6, ip, pc}
   1fa40:	ldc	7, cr15, [r8, #-1000]	; 0xfffffc18
   1fa44:	vrhadd.s8	q15, q0, <illegal reg q9.5>
   1fa48:	addsmi	r7, ip, #-1207959549	; 0xb8000003
   1fa4c:			; <UNDEFINED> instruction: 0xf5b4dc1d
   1fa50:	vmaxnm.f32	q3, q8, q13
   1fa54:	vmlal.s32	q4, d4, d14[1]
   1fa58:	cfstrscs	mvf5, [r1], {221}	; 0xdd
   1fa5c:	mcrge	6, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   1fa60:			; <UNDEFINED> instruction: 0xf9f6f02a
   1fa64:			; <UNDEFINED> instruction: 0xf47f2800
   1fa68:			; <UNDEFINED> instruction: 0xf8dfaec6
   1fa6c:			; <UNDEFINED> instruction: 0x468136b0
   1fa70:	strcs	r9, [r1], #-7
   1fa74:	andls	r9, lr, r5, lsl r0
   1fa78:	andsls	r9, r6, sl
   1fa7c:	stmib	sp, {r0, r4, ip, pc}^
   1fa80:	andsls	r0, r7, r3, lsl r0
   1fa84:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1fa88:			; <UNDEFINED> instruction: 0xf5b4e7d9
   1fa8c:			; <UNDEFINED> instruction: 0xf47f6ffe
   1fa90:			; <UNDEFINED> instruction: 0xf02eaeb2
   1fa94:	ldmdbge	r3!, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1fa98:			; <UNDEFINED> instruction: 0xf8ccf02e
   1fa9c:			; <UNDEFINED> instruction: 0xf47f2800
   1faa0:	strb	sl, [r2, sl, lsr #29]!
   1faa4:	ldc2l	0, cr15, [ip], {46}	; 0x2e
   1faa8:			; <UNDEFINED> instruction: 0xf02b2100
   1faac:	andsls	pc, r8, r5, asr #20
   1fab0:			; <UNDEFINED> instruction: 0xf7f6e6a1
   1fab4:	andls	lr, lr, r4, ror #29
   1fab8:			; <UNDEFINED> instruction: 0xf7f9e69d
   1fabc:	ldrdls	lr, [lr], -r2
   1fac0:			; <UNDEFINED> instruction: 0xf7f9e699
   1fac4:	andls	lr, lr, r6, lsr #26
   1fac8:			; <UNDEFINED> instruction: 0xf7f9e695
   1facc:	andls	lr, lr, r4, lsr #19
   1fad0:	blls	39951c <ASN1_generate_nconf@plt+0x37ef7c>
   1fad4:			; <UNDEFINED> instruction: 0xf0002b00
   1fad8:			; <UNDEFINED> instruction: 0xf02e84aa
   1fadc:	strmi	pc, [r1], -r1, asr #25
   1fae0:			; <UNDEFINED> instruction: 0xf7f9980d
   1fae4:	str	lr, [r6], r4, asr #23
   1fae8:	blcs	46720 <ASN1_generate_nconf@plt+0x2c180>
   1faec:	ldrhi	pc, [r5], #0
   1faf0:	ldc2	0, cr15, [r6], #184	; 0xb8
   1faf4:	stmdals	ip, {r0, r9, sl, lr}
   1faf8:	bl	fee5dae4 <ASN1_generate_nconf@plt+0xfee43544>
   1fafc:	mrccs	6, 0, lr, cr1, cr11, {3}
   1fb00:	strhi	pc, [r1], #0
   1fb04:	b	1686738 <ASN1_generate_nconf@plt+0x166c198>
   1fb08:	blls	22071c <ASN1_generate_nconf@plt+0x20617c>
   1fb0c:	adchi	pc, r6, #64	; 0x40
   1fb10:			; <UNDEFINED> instruction: 0xf0002b00
   1fb14:			; <UNDEFINED> instruction: 0xf04f8772
   1fb18:	stmdals	r8, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   1fb1c:	stmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fb20:	cfstrscs	mvf4, [r0], {4}
   1fb24:	strbhi	pc, [r9, -r0, asr #5]!	; <UNPREDICTABLE>
   1fb28:	tstlt	fp, sl, lsl #22
   1fb2c:	adcmi	r6, r3, #1769472	; 0x1b0000
   1fb30:	strhi	pc, [r7], #0
   1fb34:	andcs	r9, ip, r7, lsl r9
   1fb38:	cdp2	0, 2, cr15, cr14, cr10, {1}
   1fb3c:	eorsls	r6, r0, r4
   1fb40:	svc	0x00eef7f7
   1fb44:			; <UNDEFINED> instruction: 0x46049b30
   1fb48:	stmdacs	r0, {r3, r4, r6, sp, lr}
   1fb4c:	strbhi	pc, [r4], r0	; <UNPREDICTABLE>
   1fb50:	addsvs	r2, sl, r0, lsl #4
   1fb54:			; <UNDEFINED> instruction: 0xf0002f00
   1fb58:	bls	2c0d40 <ASN1_generate_nconf@plt+0x2a67a0>
   1fb5c:	addsvs	r9, r3, sl, lsl #6
   1fb60:	ldc2l	0, cr15, [lr], #-184	; 0xffffff48
   1fb64:	strtmi	r4, [r0], -r1, lsl #12
   1fb68:	bl	fe05db54 <ASN1_generate_nconf@plt+0xfe0435b4>
   1fb6c:			; <UNDEFINED> instruction: 0xf1b9e643
   1fb70:	andsle	r0, r5, r0, lsl #30
   1fb74:	blcs	467a8 <ASN1_generate_nconf@plt+0x2c208>
   1fb78:	ldrhi	pc, [r0, r0]
   1fb7c:	blcs	467a8 <ASN1_generate_nconf@plt+0x2c208>
   1fb80:	addshi	pc, r8, #0
   1fb84:	stmdals	r9, {r0, r1, r3, r8, fp, ip, pc}
   1fb88:	bl	1c5db74 <ASN1_generate_nconf@plt+0x1c435d4>
   1fb8c:	blcs	467b4 <ASN1_generate_nconf@plt+0x2c214>
   1fb90:	addhi	pc, r9, #0
   1fb94:	strbmi	r9, [r9], -r8, lsl #16
   1fb98:	bl	1a5db84 <ASN1_generate_nconf@plt+0x1a435e4>
   1fb9c:	movwls	r2, #45824	; 0xb300
   1fba0:	mrrc2	0, 2, pc, lr, cr14	; <UNPREDICTABLE>
   1fba4:	strt	r4, [r6], -r1, lsl #13
   1fba8:	mrrc2	0, 2, pc, sl, cr14	; <UNPREDICTABLE>
   1fbac:			; <UNDEFINED> instruction: 0xf02ea934
   1fbb0:	stmdacs	r0, {r0, r5, r6, fp, ip, sp, lr, pc}
   1fbb4:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {3}
   1fbb8:			; <UNDEFINED> instruction: 0xf02ee757
   1fbbc:	eorls	pc, r5, r1, asr ip	; <UNPREDICTABLE>
   1fbc0:	mrccs	6, 0, lr, cr1, cr9, {0}
   1fbc4:	subhi	pc, r5, #64	; 0x40
   1fbc8:	blcs	46818 <ASN1_generate_nconf@plt+0x2c278>
   1fbcc:	strbhi	pc, [r5], #0	; <UNPREDICTABLE>
   1fbd0:	mcrr2	0, 2, pc, r6, cr14	; <UNPREDICTABLE>
   1fbd4:	vpmin.s8	d25, d8, d11
   1fbd8:			; <UNDEFINED> instruction: 0xf02c0105
   1fbdc:			; <UNDEFINED> instruction: 0x4604fcb5
   1fbe0:			; <UNDEFINED> instruction: 0xf0002800
   1fbe4:			; <UNDEFINED> instruction: 0x46018679
   1fbe8:			; <UNDEFINED> instruction: 0xf7f99812
   1fbec:	str	lr, [r2], -r0, asr #22
   1fbf0:			; <UNDEFINED> instruction: 0xb1ab9b0b
   1fbf4:	blcs	46820 <ASN1_generate_nconf@plt+0x2c280>
   1fbf8:	eorshi	pc, r6, #0
   1fbfc:	stmdals	r9, {r0, r1, r3, r8, fp, ip, pc}
   1fc00:	svceq	0x0000f1b9
   1fc04:	strmi	fp, [r9], r8, lsl #30
   1fc08:	bl	c5dbf4 <ASN1_generate_nconf@plt+0xc43654>
   1fc0c:	blcs	46834 <ASN1_generate_nconf@plt+0x2c294>
   1fc10:	subhi	pc, r0, #0
   1fc14:	stmdals	r8, {r0, r3, r6, r9, sl, lr}
   1fc18:	bl	a5dc04 <ASN1_generate_nconf@plt+0xa43664>
   1fc1c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1fc20:	ldc2	0, cr15, [lr], {46}	; 0x2e
   1fc24:	strb	r9, [r6, #11]!
   1fc28:	ldc2	0, cr15, [sl], {46}	; 0x2e
   1fc2c:	strb	r9, [r2, #41]!	; 0x29
   1fc30:	ldc2	0, cr15, [r6], {46}	; 0x2e
   1fc34:	ldrb	r9, [lr, #47]	; 0x2f
   1fc38:	bvc	fe05cd68 <ASN1_generate_nconf@plt+0xfe0427c8>
   1fc3c:			; <UNDEFINED> instruction: 0xf04ae5db
   1fc40:	ldrb	r0, [r8, #2562]	; 0xa02
   1fc44:	beq	85bd74 <ASN1_generate_nconf@plt+0x8417d4>
   1fc48:			; <UNDEFINED> instruction: 0xf04ae5d5
   1fc4c:	ldrb	r0, [r2, #2576]	; 0xa10
   1fc50:	bcs	5cd80 <ASN1_generate_nconf@plt+0x427e0>
   1fc54:			; <UNDEFINED> instruction: 0xf04ae5cf
   1fc58:	strb	r0, [ip, #2561]	; 0xa01
   1fc5c:	bcc	5cd8c <ASN1_generate_nconf@plt+0x427ec>
   1fc60:	ldrcs	lr, [lr], -r9, asr #11
   1fc64:	strtcs	lr, [sp], -r7, asr #11
   1fc68:	strtcs	lr, [fp], -r5, asr #11
   1fc6c:	ldrcs	lr, [ip], -r3, asr #11
   1fc70:	ldrcs	lr, [sl], -r1, asr #11
   1fc74:			; <UNDEFINED> instruction: 0x2629e5bf
   1fc78:			; <UNDEFINED> instruction: 0x2618e5bd
   1fc7c:			; <UNDEFINED> instruction: 0x2627e5bb
   1fc80:			; <UNDEFINED> instruction: 0x2635e5b9
   1fc84:			; <UNDEFINED> instruction: 0xf02ee5b7
   1fc88:	ldrtcs	pc, [r0], -fp, ror #23	; <UNPREDICTABLE>
   1fc8c:	ldr	r9, [r2, #21]!
   1fc90:			; <UNDEFINED> instruction: 0x93222301
   1fc94:	strtcs	lr, [r4], -pc, lsr #11
   1fc98:	ldrbtcs	lr, [r6], -sp, lsr #11
   1fc9c:	ldrtcs	lr, [pc], -fp, lsr #11
   1fca0:	ldrbcs	lr, [r3], -r9, lsr #11
   1fca4:			; <UNDEFINED> instruction: 0xf02ee5a7
   1fca8:	ldrdls	pc, [r6], -fp	; <UNPREDICTABLE>
   1fcac:			; <UNDEFINED> instruction: 0xf02ee5a3
   1fcb0:			; <UNDEFINED> instruction: 0x9016fbd7
   1fcb4:			; <UNDEFINED> instruction: 0xf02ee59f
   1fcb8:	bge	e5ec0c <ASN1_generate_nconf@plt+0xe4466c>
   1fcbc:			; <UNDEFINED> instruction: 0xf02d210a
   1fcc0:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1fcc4:	cfldrsge	mvf15, [r7, #508]	; 0x1fc
   1fcc8:			; <UNDEFINED> instruction: 0xf02ee69b
   1fccc:	bge	e1ebf8 <ASN1_generate_nconf@plt+0xe04658>
   1fcd0:			; <UNDEFINED> instruction: 0xf02d210a
   1fcd4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1fcd8:	cfstrsge	mvf15, [sp, #508]	; 0x1fc
   1fcdc:			; <UNDEFINED> instruction: 0xf8dfe691
   1fce0:			; <UNDEFINED> instruction: 0xf04f0444
   1fce4:	strbmi	r0, [ip], -r0, lsl #18
   1fce8:			; <UNDEFINED> instruction: 0xf02e4478
   1fcec:	stmib	sp, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   1fcf0:			; <UNDEFINED> instruction: 0xf8cd9914
   1fcf4:			; <UNDEFINED> instruction: 0xf8cd905c
   1fcf8:			; <UNDEFINED> instruction: 0xf8cd901c
   1fcfc:			; <UNDEFINED> instruction: 0xf8cd9038
   1fd00:			; <UNDEFINED> instruction: 0xf8cd9028
   1fd04:			; <UNDEFINED> instruction: 0xf8cd9058
   1fd08:			; <UNDEFINED> instruction: 0xf8cd9044
   1fd0c:			; <UNDEFINED> instruction: 0xf8df904c
   1fd10:	ldmdals	r2, {r3, r4, sl, ip, sp}
   1fd14:	ldrvs	pc, [r4], #-2271	; 0xfffff721
   1fd18:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1fd1c:			; <UNDEFINED> instruction: 0x4641447e
   1fd20:	svc	0x009cf7f9
   1fd24:	ldmdals	r5!, {r0, r6, r9, sl, lr}
   1fd28:	svc	0x0098f7f9
   1fd2c:			; <UNDEFINED> instruction: 0xf7f74658
   1fd30:	stmdals	r9, {r1, r4, fp, sp, lr, pc}
   1fd34:	svc	0x00cef7f9
   1fd38:			; <UNDEFINED> instruction: 0xf7f99808
   1fd3c:	stmdals	pc, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1fd40:	vmin.s8	d20, d0, d17
   1fd44:			; <UNDEFINED> instruction: 0xf7f7423d
   1fd48:	strtmi	lr, [r8], -sl, asr #30
   1fd4c:	vmin.s8	d20, d0, d17
   1fd50:			; <UNDEFINED> instruction: 0xf7f7423e
   1fd54:	ldrtmi	lr, [r1], -r4, asr #30
   1fd58:	eorsmi	pc, pc, #64, 4
   1fd5c:			; <UNDEFINED> instruction: 0xf7f74648
   1fd60:	ldmdals	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   1fd64:	stc	7, cr15, [lr], {249}	; 0xf9
   1fd68:			; <UNDEFINED> instruction: 0xf7fa980e
   1fd6c:	stmdals	sp, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
   1fd70:	svc	0x00b0f7f9
   1fd74:			; <UNDEFINED> instruction: 0xf7f9980c
   1fd78:	cmplt	pc, lr, lsr #31
   1fd7c:			; <UNDEFINED> instruction: 0xf7f96878
   1fd80:	ldrtmi	lr, [r8], -sl, lsr #31
   1fd84:	vst2.32	{d22-d23}, [pc :256]
   1fd88:	ldrtmi	r6, [r1], -r9, lsl #5
   1fd8c:	svc	0x0026f7f7
   1fd90:	mvnsle	r2, r0, lsl #30
   1fd94:			; <UNDEFINED> instruction: 0xf7f99815
   1fd98:	ldrdcs	lr, [r0], -r8
   1fd9c:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fda0:			; <UNDEFINED> instruction: 0xf7fa9817
   1fda4:	ldmdals	r4, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   1fda8:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fdac:			; <UNDEFINED> instruction: 0xf7f99807
   1fdb0:	stmdals	sl, {r1, r9, sl, fp, sp, lr, pc}
   1fdb4:	b	fefddd98 <ASN1_generate_nconf@plt+0xfefc37f8>
   1fdb8:			; <UNDEFINED> instruction: 0xf7f79819
   1fdbc:	ldmdals	r8, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   1fdc0:			; <UNDEFINED> instruction: 0xf95af02b
   1fdc4:			; <UNDEFINED> instruction: 0xf7f99816
   1fdc8:	ldmdals	r3, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1fdcc:	svc	0x00e6f7f9
   1fdd0:			; <UNDEFINED> instruction: 0xf7f99832
   1fdd4:	ldmdals	r1, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1fdd8:	ldmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fddc:	ldmdals	r6!, {r2, r4, r6, r7, r8, fp, lr}
   1fde0:	subsmi	pc, r7, #64, 4
   1fde4:			; <UNDEFINED> instruction: 0xf7f74479
   1fde8:	strt	lr, [sp], #3834	; 0xefa
   1fdec:	blx	e5beae <ASN1_generate_nconf@plt+0xe4190e>
   1fdf0:	str	r9, [r0, #-7]
   1fdf4:			; <UNDEFINED> instruction: 0xf0402d00
   1fdf8:			; <UNDEFINED> instruction: 0xf02e860a
   1fdfc:	ldmdbge	fp!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   1fe00:	b	fea5ddec <ASN1_generate_nconf@plt+0xfea4384c>
   1fe04:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1fe08:	ldrhi	pc, [sl], -r0
   1fe0c:			; <UNDEFINED> instruction: 0x93289b3b
   1fe10:	blls	4191dc <ASN1_generate_nconf@plt+0x3fec3c>
   1fe14:			; <UNDEFINED> instruction: 0xf0402b00
   1fe18:			; <UNDEFINED> instruction: 0xf02e853c
   1fe1c:	ldmdbge	fp!, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
   1fe20:	b	fe65de0c <ASN1_generate_nconf@plt+0xfe64386c>
   1fe24:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   1fe28:	ldrhi	pc, [lr], -r0
   1fe2c:			; <UNDEFINED> instruction: 0x93209b3b
   1fe30:	movwcs	lr, #5345	; 0x14e1
   1fe34:	tstls	ip, #-1946157056	; 0x8c000000
   1fe38:			; <UNDEFINED> instruction: 0xf02ee4dd
   1fe3c:	eorls	pc, r4, r1, lsl fp	; <UNPREDICTABLE>
   1fe40:	movwcs	lr, #5337	; 0x14d9
   1fe44:	ldrb	r9, [r6], #812	; 0x32c
   1fe48:			; <UNDEFINED> instruction: 0x932d2301
   1fe4c:			; <UNDEFINED> instruction: 0xf02ee4d3
   1fe50:	eorls	pc, fp, r7, lsl #22
   1fe54:			; <UNDEFINED> instruction: 0xf02ee4cf
   1fe58:	eorls	pc, sl, r3, lsl #22
   1fe5c:			; <UNDEFINED> instruction: 0xf02ee4cb
   1fe60:	strdls	pc, [lr], -pc	; <UNPREDICTABLE>
   1fe64:			; <UNDEFINED> instruction: 0xf02ee4c7
   1fe68:			; <UNDEFINED> instruction: 0x9011fafb
   1fe6c:	blls	459180 <ASN1_generate_nconf@plt+0x43ebe0>
   1fe70:			; <UNDEFINED> instruction: 0xf0402b00
   1fe74:			; <UNDEFINED> instruction: 0xf02e84fe
   1fe78:	ldmdbls	r0, {r0, r1, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1fe7c:	stcl	7, cr15, [ip, #992]	; 0x3e0
   1fe80:	stmdacs	r0, {r4, ip, pc}
   1fe84:	cfldrsge	mvf15, [r7], #508	; 0x1fc
   1fe88:			; <UNDEFINED> instruction: 0xf8584ba4
   1fe8c:	ldmdavs	r4!, {r0, r1, sp, lr}
   1fe90:	blx	ff9dbf50 <ASN1_generate_nconf@plt+0xff9c19b0>
   1fe94:	ldrbtmi	r4, [r9], #-2471	; 0xfffff659
   1fe98:	strtmi	r4, [r0], -r2, lsl #12
   1fe9c:	ldc	7, cr15, [lr], #984	; 0x3d8
   1fea0:			; <UNDEFINED> instruction: 0xf02ee5b3
   1fea4:			; <UNDEFINED> instruction: 0x901efadd
   1fea8:	vst3.32	{d30-d32}, [sl :128], r5
   1feac:	strt	r5, [r2], #2688	; 0xa80
   1feb0:	beq	25bfe0 <ASN1_generate_nconf@plt+0x241a40>
   1feb4:			; <UNDEFINED> instruction: 0xf04ae49f
   1feb8:	ldr	r0, [ip], #2564	; 0xa04
   1febc:	beq	35bfec <ASN1_generate_nconf@plt+0x341a4c>
   1fec0:	vst3.32	{d30-d32}, [sl :64], r9
   1fec4:	ldr	r3, [r6], #2688	; 0xa80
   1fec8:	beq	fe05bff8 <ASN1_generate_nconf@plt+0xfe041a58>
   1fecc:	vst3.32	{d30-d32}, [sl :64], r3
   1fed0:	ldr	r7, [r0], #2560	; 0xa00
   1fed4:	beq	105bf84 <ASN1_generate_nconf@plt+0x10419e4>
   1fed8:	movwcs	lr, #5261	; 0x148d
   1fedc:	str	r9, [sl], #807	; 0x327
   1fee0:	tstls	ip, #67108864	; 0x4000000
   1fee4:	blls	559108 <ASN1_generate_nconf@plt+0x53eb68>
   1fee8:	bvs	5d018 <ASN1_generate_nconf@plt+0x42a78>
   1feec:	str	r9, [r2], #801	; 0x321
   1fef0:	bpl	fe05cfa0 <ASN1_generate_nconf@plt+0xfe042a00>
   1fef4:	movwcs	lr, #5247	; 0x147f
   1fef8:	ldrbt	r9, [ip], #-794	; 0xfffffce6
   1fefc:	tstls	sl, #0, 6
   1ff00:	blls	e990ec <ASN1_generate_nconf@plt+0xe7eb4c>
   1ff04:	andeq	pc, r7, #72, 4	; 0x80000004
   1ff08:			; <UNDEFINED> instruction: 0xf0004293
   1ff0c:	vhsub.s8	q12, q12, <illegal reg q0.5>
   1ff10:	addsmi	r0, r3, #1342177280	; 0x50000000
   1ff14:	tsthi	r8, #0	; <UNPREDICTABLE>
   1ff18:			; <UNDEFINED> instruction: 0xf47f2b04
   1ff1c:			; <UNDEFINED> instruction: 0xf02eac6c
   1ff20:	bge	e9e9a4 <ASN1_generate_nconf@plt+0xe84404>
   1ff24:			; <UNDEFINED> instruction: 0xf02d210a
   1ff28:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1ff2c:	cfstrdge	mvd15, [r3], #-508	; 0xfffffe04
   1ff30:	ldrbmi	lr, [r9], -r7, ror #10
   1ff34:	blx	fe6dbff4 <ASN1_generate_nconf@plt+0xfe6c1a54>
   1ff38:			; <UNDEFINED> instruction: 0xf43f2800
   1ff3c:	blls	78b59c <ASN1_generate_nconf@plt+0x770ffc>
   1ff40:	tstls	sp, #67108864	; 0x4000000
   1ff44:	blls	7190a8 <ASN1_generate_nconf@plt+0x6feb08>
   1ff48:	movteq	pc, #19	; <UNPREDICTABLE>
   1ff4c:			; <UNDEFINED> instruction: 0xf47f9331
   1ff50:	blls	38b3c4 <ASN1_generate_nconf@plt+0x370e24>
   1ff54:			; <UNDEFINED> instruction: 0xf0402b00
   1ff58:	ldmib	sp, {r2, r4, r5, r7, pc}^
   1ff5c:	tstmi	r3, #8, 6	; 0x20000000
   1ff60:			; <UNDEFINED> instruction: 0xf040930a
   1ff64:	blls	700bbc <ASN1_generate_nconf@plt+0x6e661c>
   1ff68:			; <UNDEFINED> instruction: 0xf0002b22
   1ff6c:	blls	70093c <ASN1_generate_nconf@plt+0x6e639c>
   1ff70:			; <UNDEFINED> instruction: 0xf0002b11
   1ff74:	blls	700be4 <ASN1_generate_nconf@plt+0x6e6644>
   1ff78:			; <UNDEFINED> instruction: 0xf0002b00
   1ff7c:	movwcs	r8, #1039	; 0x40f
   1ff80:	bge	dc5fcc <ASN1_generate_nconf@plt+0xdaba2c>
   1ff84:			; <UNDEFINED> instruction: 0xf02c4619
   1ff88:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   1ff8c:	adcshi	pc, sl, #0
   1ff90:	beq	105c040 <ASN1_generate_nconf@plt+0x1041aa0>
   1ff94:	movwls	r2, #33536	; 0x8300
   1ff98:	ldmdbls	fp, {r0, r3, r8, r9, ip, pc}
   1ff9c:	yieldeq
   1ffa0:	movwls	r0, #42697	; 0xa6c9
   1ffa4:			; <UNDEFINED> instruction: 0xf100461a
   1ffa8:			; <UNDEFINED> instruction: 0xf01a8225
   1ffac:			; <UNDEFINED> instruction: 0xf0000f80
   1ffb0:	movwcs	r8, #8393	; 0x20c9
   1ffb4:	bcs	44c9c <ASN1_generate_nconf@plt+0x2a6fc>
   1ffb8:	sbchi	pc, r8, r0, asr #32
   1ffbc:	teqls	r7, #134217728	; 0x8000000
   1ffc0:	blcs	486c34 <ASN1_generate_nconf@plt+0x46c694>
   1ffc4:	sbchi	pc, r2, r0, asr #32
   1ffc8:	blcs	46c9c <ASN1_generate_nconf@plt+0x2c6fc>
   1ffcc:	mvnshi	pc, #0
   1ffd0:			; <UNDEFINED> instruction: 0xf385fab5
   1ffd4:	ldmdbeq	fp, {r0, r1, r2, r3, r9, fp, ip, pc}^
   1ffd8:	svclt	0x00082a00
   1ffdc:	teqls	r0, #0, 6
   1ffe0:			; <UNDEFINED> instruction: 0xf0402b00
   1ffe4:	blls	4c0ef8 <ASN1_generate_nconf@plt+0x4a6958>
   1ffe8:	blx	fecfa0b0 <ASN1_generate_nconf@plt+0xfecdfb10>
   1ffec:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1fff0:	svclt	0x00082800
   1fff4:	blcs	28bfc <ASN1_generate_nconf@plt+0xe65c>
   1fff8:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, ip, lr, pc}
   1fffc:	rscshi	pc, r6, #0
   20000:			; <UNDEFINED> instruction: 0xf8cd4b4d
   20004:	ldrbtmi	r9, [fp], #-68	; 0xffffffbc
   20008:	subge	pc, ip, sp, asr #17
   2000c:	ldrdge	pc, [r8], #-141	; 0xffffff73
   20010:	mul	r7, r9, r6
   20014:			; <UNDEFINED> instruction: 0xf7f94650
   20018:			; <UNDEFINED> instruction: 0xf856e92a
   2001c:	stmdacs	r0, {r2, r8, r9, sl, fp}
   20020:	rschi	pc, r0, #0
   20024:	tsteq	r5, r8, asr #4	; <UNPREDICTABLE>
   20028:			; <UNDEFINED> instruction: 0xf02c464a
   2002c:	strmi	pc, [r1], -sp, lsl #21
   20030:	mvnle	r2, r0, lsl #16
   20034:			; <UNDEFINED> instruction: 0x46814b39
   20038:	strcs	r9, [r2], #-19	; 0xffffffed
   2003c:	andls	r9, lr, r7
   20040:	andsls	r9, r6, sl
   20044:			; <UNDEFINED> instruction: 0xf8589011
   20048:	stmib	sp, {r0, r1, sp, lr}^
   2004c:	andsls	r0, r7, r4, lsl r0
   20050:			; <UNDEFINED> instruction: 0xf02ee4f5
   20054:	andsls	pc, pc, r5, lsl #20
   20058:	bllt	ff39e05c <ASN1_generate_nconf@plt+0xff383abc>
   2005c:	blcs	29064 <ASN1_generate_nconf@plt+0xeac4>
   20060:	cfldrdge	mvd15, [fp, #-508]	; 0xfffffe04
   20064:	ldrb	r9, [pc, #-3080]	; 1f464 <ASN1_generate_nconf@plt+0x4ec4>
   20068:	ldcl	7, cr15, [sl, #-988]	; 0xfffffc24
   2006c:	stmdacs	r0, {r0, r3, ip, pc}
   20070:	cfstrdge	mvd15, [r4, #508]	; 0x1fc
   20074:	bls	272d20 <ASN1_generate_nconf@plt+0x258780>
   20078:	andscs	lr, r4, #3358720	; 0x334000
   2007c:	andsls	r4, r7, #152043520	; 0x9100000
   20080:	andls	r2, r7, #16777216	; 0x1000000
   20084:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20088:	andls	r9, sl, #-536870912	; 0xe0000000
   2008c:	andsls	r9, r1, #1610612737	; 0x60000001
   20090:	ldrb	r9, [r4], #531	; 0x213
   20094:	stcl	7, cr15, [r4, #-988]	; 0xfffffc24
   20098:	stmdacs	r0, {r3, ip, pc}
   2009c:	cfldrsge	mvf15, [sl, #508]!	; 0x1fc
   200a0:	bls	232d20 <ASN1_generate_nconf@plt+0x218780>
   200a4:			; <UNDEFINED> instruction: 0xf7f7e7e8
   200a8:	andls	lr, r8, ip, lsr sp
   200ac:			; <UNDEFINED> instruction: 0xf47f2800
   200b0:			; <UNDEFINED> instruction: 0xe7f5ad71
   200b4:	ldc	7, cr15, [r4, #-988]!	; 0xfffffc24
   200b8:	stmdacs	r0, {r0, r3, ip, pc}
   200bc:	cfstrdge	mvd15, [r2, #-508]!	; 0xfffffe04
   200c0:	blmi	5da028 <ASN1_generate_nconf@plt+0x5bfa88>
   200c4:			; <UNDEFINED> instruction: 0xf858491d
   200c8:	ldrbtmi	r6, [r9], #-3
   200cc:			; <UNDEFINED> instruction: 0xf7f76830
   200d0:	ldr	lr, [sl], #2694	; 0xa86
   200d4:	ldmdbmi	sl, {r0, r4, r8, r9, fp, lr}
   200d8:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   200dc:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   200e0:	b	1f5e0c4 <ASN1_generate_nconf@plt+0x1f43b24>
   200e4:			; <UNDEFINED> instruction: 0xf7f7e491
   200e8:	andsls	lr, r2, ip, lsl sp
   200ec:			; <UNDEFINED> instruction: 0xf0002800
   200f0:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, pc}
   200f4:	svclt	0x0000e781
   200f8:	strdeq	pc, [r5], -sl
   200fc:	andeq	r1, r0, r0, ror r5
   20100:	andeq	pc, r5, ip, ror #5
   20104:			; <UNDEFINED> instruction: 0x0005f2bc
   20108:	andeq	ip, r5, ip, lsr lr
   2010c:	strdeq	r0, [r4], -r8
   20110:	andeq	r4, r3, r4, ror r6
   20114:	andeq	r4, r3, sl, lsr r6
   20118:	andeq	lr, r3, r2, ror #12
   2011c:	andeq	r1, r0, r0, lsr #11
   20120:	andeq	r1, r3, r0, ror #31
   20124:	andeq	ip, r5, ip, asr #17
   20128:	ldrdeq	r1, [r0], -r8
   2012c:	andeq	r4, r3, ip, lsr #7
   20130:	andeq	r4, r3, r4, ror #5
   20134:	andeq	r3, r3, lr, asr pc
   20138:	andeq	r3, r3, lr, lsl lr
   2013c:			; <UNDEFINED> instruction: 0x00033dbe
   20140:	andeq	r3, r3, r8, lsr #26
   20144:	blcs	46d74 <ASN1_generate_nconf@plt+0x2c7d4>
   20148:	svcge	0x003af43f
   2014c:	cmnlt	r8, r7, lsl #16
   20150:	blgt	ff25e4d4 <ASN1_generate_nconf@plt+0xff243f34>
   20154:	movwcs	sl, #2357	; 0x935
   20158:	andeq	pc, r5, #72, 4	; 0x80000004
   2015c:			; <UNDEFINED> instruction: 0xf8cd44fc
   20160:			; <UNDEFINED> instruction: 0xf02cc000
   20164:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   20168:	subshi	pc, r3, #0
   2016c:	bls	806de0 <ASN1_generate_nconf@plt+0x7ec840>
   20170:	msreq	CPSR_x, #-1073741784	; 0xc0000028
   20174:			; <UNDEFINED> instruction: 0xf383fab3
   20178:	bcs	226ec <ASN1_generate_nconf@plt+0x814c>
   2017c:	movwcs	fp, #3848	; 0xf08
   20180:	blcs	44e48 <ASN1_generate_nconf@plt+0x2a8a8>
   20184:	orrhi	pc, fp, r0, asr #32
   20188:	blcs	1006dfc <ASN1_generate_nconf@plt+0xfec85c>
   2018c:	subshi	pc, sp, #0
   20190:	blcs	8c6e04 <ASN1_generate_nconf@plt+0x8ac864>
   20194:	strbhi	pc, [r9], #-0	; <UNPREDICTABLE>
   20198:	blcs	1006e0c <ASN1_generate_nconf@plt+0xfec86c>
   2019c:	blcs	150fe04 <ASN1_generate_nconf@plt+0x14f5864>
   201a0:	movwcs	fp, #7948	; 0x1f0c
   201a4:	teqls	r0, #0, 6
   201a8:	adchi	pc, pc, #0
   201ac:	tstls	r4, #48, 22	; 0xc000
   201b0:	movwls	r9, #29463	; 0x7317
   201b4:	cmncs	r2, r6, lsl r8
   201b8:			; <UNDEFINED> instruction: 0xf02c9a37
   201bc:	andsls	pc, r3, pc, lsr #19
   201c0:			; <UNDEFINED> instruction: 0xf0002800
   201c4:	blls	2c0b6c <ASN1_generate_nconf@plt+0x2a65cc>
   201c8:	eorsle	r2, r9, r0, lsl #22
   201cc:	vpadd.i8	d25, d8, d23
   201d0:	addsmi	r0, r3, #1879048192	; 0x70000000
   201d4:	msrhi	CPSR_sxc, #0
   201d8:	andeq	pc, r5, #72, 4	; 0x80000004
   201dc:			; <UNDEFINED> instruction: 0xf0004293
   201e0:	blcs	140eb4 <ASN1_generate_nconf@plt+0x126914>
   201e4:	adchi	pc, r9, #64	; 0x40
   201e8:			; <UNDEFINED> instruction: 0xf7f72100
   201ec:	andls	lr, sl, lr, lsl #19
   201f0:	blcs	46e20 <ASN1_generate_nconf@plt+0x2c880>
   201f4:	strbthi	pc, [pc], #-0	; 201fc <ASN1_generate_nconf@plt+0x5c5c>	; <UNPREDICTABLE>
   201f8:	cmnlt	lr, r4, lsr #28
   201fc:			; <UNDEFINED> instruction: 0xf7f99832
   20200:			; <UNDEFINED> instruction: 0xf8dfedce
   20204:			; <UNDEFINED> instruction: 0x46301b1c
   20208:			; <UNDEFINED> instruction: 0xf7f74479
   2020c:			; <UNDEFINED> instruction: 0x9011ecda
   20210:	stmdacs	r0, {r1, r4, r5, ip, pc}
   20214:	strbhi	pc, [sl], r0	; <UNPREDICTABLE>
   20218:	orrlt	r9, lr, r5, lsr #28
   2021c:			; <UNDEFINED> instruction: 0xf7f7980a
   20220:	strmi	lr, [r1], sl, asr #20
   20224:			; <UNDEFINED> instruction: 0x46494630
   20228:	blx	11de22c <ASN1_generate_nconf@plt+0x11c3c8c>
   2022c:			; <UNDEFINED> instruction: 0xf0002800
   20230:			; <UNDEFINED> instruction: 0xf8df8340
   20234:			; <UNDEFINED> instruction: 0x46483af0
   20238:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2023c:	stc	7, cr15, [lr, #-996]	; 0xfffffc1c
   20240:	blcs	46e9c <ASN1_generate_nconf@plt+0x2c8fc>
   20244:	sbchi	pc, r9, #0
   20248:	blcs	146f34 <ASN1_generate_nconf@plt+0x12c994>
   2024c:	eorshi	pc, r1, #0
   20250:	bne	ff55e5d4 <ASN1_generate_nconf@plt+0xff544034>
   20254:	ldmdals	r5, {r0, r3, r4, r5, r6, sl, lr}
   20258:	ldc	7, cr15, [r2], #988	; 0x3dc
   2025c:	stmdacs	r0, {r1, r2, r4, ip, pc}
   20260:			; <UNDEFINED> instruction: 0x83b2f000
   20264:	vpadd.i8	d25, d8, d25
   20268:	addsmi	r0, r3, #1879048192	; 0x70000000
   2026c:	rschi	pc, r0, #0
   20270:	andeq	pc, r5, #72, 4	; 0x80000004
   20274:			; <UNDEFINED> instruction: 0xf0004293
   20278:	blcs	140e00 <ASN1_generate_nconf@plt+0x126860>
   2027c:	subhi	pc, r8, #64	; 0x40
   20280:			; <UNDEFINED> instruction: 0xf7f72100
   20284:	andsls	lr, r9, r2, asr #18
   20288:	blcs	46ef4 <ASN1_generate_nconf@plt+0x2c954>
   2028c:	ldrthi	pc, [lr], #0	; <UNPREDICTABLE>
   20290:	cmncs	r7, r6, lsr #16
   20294:			; <UNDEFINED> instruction: 0xf02c9a38
   20298:	andsls	pc, r1, r1, asr #18
   2029c:			; <UNDEFINED> instruction: 0xf0002800
   202a0:	blls	700e10 <ASN1_generate_nconf@plt+0x6e6870>
   202a4:	svclt	0x00182b30
   202a8:	svclt	0x00142b24
   202ac:	movwcs	r2, #4864	; 0x1300
   202b0:	svclt	0x001c9324
   202b4:	tstls	r5, #36, 22	; 0x9000
   202b8:	addshi	pc, sp, #0
   202bc:	blcs	646f30 <ASN1_generate_nconf@plt+0x62c990>
   202c0:	tsthi	fp, #0	; <UNPREDICTABLE>
   202c4:	blcs	6c6f38 <ASN1_generate_nconf@plt+0x6ac998>
   202c8:	orrhi	pc, lr, #0
   202cc:	blcs	746f40 <ASN1_generate_nconf@plt+0x72c9a0>
   202d0:	strthi	pc, [r2], #-0
   202d4:	blcs	486f48 <ASN1_generate_nconf@plt+0x46c9a8>
   202d8:	strthi	pc, [r8], #-0
   202dc:	blcs	7c6f50 <ASN1_generate_nconf@plt+0x7ac9b0>
   202e0:	ldrbthi	pc, [r4], -r0	; <UNPREDICTABLE>
   202e4:	blcs	1006f58 <ASN1_generate_nconf@plt+0xfec9b8>
   202e8:	ldrthi	pc, [sp], -r0	; <UNPREDICTABLE>
   202ec:	blcs	46fb8 <ASN1_generate_nconf@plt+0x2ca18>
   202f0:	strhi	pc, [r0], #0
   202f4:	blcs	1506f68 <ASN1_generate_nconf@plt+0x14ec9c8>
   202f8:			; <UNDEFINED> instruction: 0xf44abf1e
   202fc:	movwcs	r4, #2560	; 0xa00
   20300:			; <UNDEFINED> instruction: 0xf000930e
   20304:			; <UNDEFINED> instruction: 0xf8df8682
   20308:	strcs	r3, [r0], -r4, lsr #20
   2030c:	rsbslt	pc, r4, sp, asr #17
   20310:	strtls	r4, [r6], #-1147	; 0xfffffb85
   20314:	rsbshi	pc, ip, sp, asr #17
   20318:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   2031c:	bcc	45bb44 <ASN1_generate_nconf@plt+0x4415a4>
   20320:	ldrsblt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   20324:			; <UNDEFINED> instruction: 0xf8dd9c07
   20328:			; <UNDEFINED> instruction: 0xf8df8024
   2032c:	ldrls	r3, [sl, #-2564]	; 0xfffff5fc
   20330:			; <UNDEFINED> instruction: 0x9325447b
   20334:			; <UNDEFINED> instruction: 0xf7f94640
   20338:	addmi	lr, r6, #116, 26	; 0x1d00
   2033c:	ldrthi	pc, [lr], r0, lsl #5	; <UNPREDICTABLE>
   20340:			; <UNDEFINED> instruction: 0x46404631
   20344:	b	1de324 <ASN1_generate_nconf@plt+0x1c3d84>
   20348:			; <UNDEFINED> instruction: 0x46814631
   2034c:			; <UNDEFINED> instruction: 0xf7f69808
   20350:	vnmls.f32	s28, s16, s4
   20354:	vpmin.s8	d18, d8, d0
   20358:	strmi	r0, [r5], -r5, lsl #2
   2035c:			; <UNDEFINED> instruction: 0xf02c4648
   20360:			; <UNDEFINED> instruction: 0x4683f8f3
   20364:			; <UNDEFINED> instruction: 0xf0002800
   20368:	blls	981f28 <ASN1_generate_nconf@plt+0x967988>
   2036c:	ldmdbls	sl!, {r3, r5, r9, sl, lr}
   20370:	movwls	r2, #4608	; 0x1200
   20374:	movwls	r9, #2840	; 0xb18
   20378:			; <UNDEFINED> instruction: 0xf02c9b36
   2037c:			; <UNDEFINED> instruction: 0x4604fa75
   20380:			; <UNDEFINED> instruction: 0xf0002800
   20384:	svccs	0x000086d1
   20388:			; <UNDEFINED> instruction: 0x81a3f000
   2038c:	and	r4, r3, sp, lsr r6
   20390:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
   20394:	orrshi	pc, sp, r0
   20398:	adcsmi	r6, r3, #2818048	; 0x2b0000
   2039c:	blls	d54b84 <ASN1_generate_nconf@plt+0xd3a5e4>
   203a0:	addcs	pc, r0, #1241513984	; 0x4a000000
   203a4:	ldrbmi	r9, [r9], -sl, lsl #16
   203a8:	strtmi	r9, [r2], -r0, lsl #4
   203ac:	svc	0x0098f7f6
   203b0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   203b4:	orrshi	pc, r9, r0
   203b8:			; <UNDEFINED> instruction: 0xf7f89007
   203bc:	stmdavs	r9!, {r1, r3, r4, r8, fp, sp, lr, pc}^
   203c0:			; <UNDEFINED> instruction: 0xf940f7ff
   203c4:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
   203c8:	ldrhi	pc, [pc, -r0]!
   203cc:	teqlt	r2, lr, lsl #20
   203d0:	ldrmi	r9, [r8], -lr, lsl #18
   203d4:	svc	0x006ef7f8
   203d8:			; <UNDEFINED> instruction: 0xf0002800
   203dc:			; <UNDEFINED> instruction: 0x46588736
   203e0:	bleq	5c524 <ASN1_generate_nconf@plt+0x41f84>
   203e4:	mrc	7, 0, APSR_nzcv, cr4, cr9, {7}
   203e8:			; <UNDEFINED> instruction: 0xf7f94620
   203ec:	strcc	lr, [r1], -r4, ror #21
   203f0:			; <UNDEFINED> instruction: 0xe79f465c
   203f4:	blcs	47024 <ASN1_generate_nconf@plt+0x2ca84>
   203f8:	mcrge	4, 5, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   203fc:	svceq	0x0080f01a
   20400:	cfldrdge	mvd15, [ip, #508]	; 0x1fc
   20404:	blls	4d9b7c <ASN1_generate_nconf@plt+0x4bf5dc>
   20408:			; <UNDEFINED> instruction: 0xf0002b00
   2040c:			; <UNDEFINED> instruction: 0x461882f6
   20410:	stc	7, cr15, [r6, #-996]	; 0xfffffc1c
   20414:			; <UNDEFINED> instruction: 0xf7ff1e44
   20418:			; <UNDEFINED> instruction: 0xf7f7bb84
   2041c:	andls	lr, ip, r2, lsl #23
   20420:			; <UNDEFINED> instruction: 0xf47f2800
   20424:			; <UNDEFINED> instruction: 0xf8dfab65
   20428:	bls	32e860 <ASN1_generate_nconf@plt+0x3142c0>
   2042c:			; <UNDEFINED> instruction: 0xf7f7e624
   20430:	andls	lr, sp, r8, ror fp
   20434:			; <UNDEFINED> instruction: 0xf47f2800
   20438:			; <UNDEFINED> instruction: 0xf8dfab50
   2043c:	bls	36e824 <ASN1_generate_nconf@plt+0x354284>
   20440:	blls	2d9cb0 <ASN1_generate_nconf@plt+0x2bf710>
   20444:			; <UNDEFINED> instruction: 0xf7ff685c
   20448:	ldrmi	fp, [pc], -fp, lsl #23
   2044c:			; <UNDEFINED> instruction: 0xf7ff930a
   20450:	blls	80f274 <ASN1_generate_nconf@plt+0x7f4cd4>
   20454:	movweq	lr, #14937	; 0x3a59
   20458:	cfldrsge	mvf15, [r1, #508]	; 0x1fc
   2045c:	bls	4070dc <ASN1_generate_nconf@plt+0x3ecb3c>
   20460:	movwls	r4, #37651	; 0x9313
   20464:			; <UNDEFINED> instruction: 0xf8ddbf18
   20468:			; <UNDEFINED> instruction: 0xf47f9034
   2046c:			; <UNDEFINED> instruction: 0xf8dfad88
   20470:	bls	266798 <ASN1_generate_nconf@plt+0x24c1f8>
   20474:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   20478:	andls	r4, ip, #2030043136	; 0x79000000
   2047c:	andls	r9, sp, #-268435456	; 0xf0000000
   20480:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20484:	ldmdavs	r0!, {r3, r9, ip, pc}
   20488:	stmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2048c:	blt	fef9e490 <ASN1_generate_nconf@plt+0xfef83ef0>
   20490:	strmi	r2, [r8], -r0, lsl #2
   20494:	stcl	7, cr15, [r0], #988	; 0x3dc
   20498:			; <UNDEFINED> instruction: 0xf7ff9019
   2049c:			; <UNDEFINED> instruction: 0xf8dfb9ac
   204a0:	vtst.8	d18, d24, d12
   204a4:	ldmdals	pc, {r0, r2, r8}	; <UNPREDICTABLE>
   204a8:			; <UNDEFINED> instruction: 0xf02c447a
   204ac:	andsls	pc, r7, sp, asr #16
   204b0:			; <UNDEFINED> instruction: 0xf0002800
   204b4:			; <UNDEFINED> instruction: 0xf1b982d3
   204b8:			; <UNDEFINED> instruction: 0xf0000f00
   204bc:	movwcs	r8, #5735	; 0x1667
   204c0:	movwcs	r9, #816	; 0x330
   204c4:	blls	64511c <ASN1_generate_nconf@plt+0x62ab7c>
   204c8:			; <UNDEFINED> instruction: 0xf8df4648
   204cc:	andcs	r1, r0, #116, 16	; 0x740000
   204d0:	movwls	r4, #1145	; 0x479
   204d4:	blls	dc48e0 <ASN1_generate_nconf@plt+0xdaa340>
   204d8:			; <UNDEFINED> instruction: 0xf02c993a
   204dc:	andls	pc, r7, r5, asr #19
   204e0:			; <UNDEFINED> instruction: 0xf47f2800
   204e4:	bls	20be88 <ASN1_generate_nconf@plt+0x1f18e8>
   204e8:			; <UNDEFINED> instruction: 0xf8df2402
   204ec:	andsls	r3, r5, #72, 16	; 0x480000
   204f0:	andls	r4, lr, #152043520	; 0x9100000
   204f4:	andsls	r9, r6, #-1610612736	; 0xa0000000
   204f8:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   204fc:	andsls	r9, r3, #268435457	; 0x10000001
   20500:	blt	fe79e504 <ASN1_generate_nconf@plt+0xfe783f64>
   20504:	bls	2c452c <ASN1_generate_nconf@plt+0x2a9f8c>
   20508:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2050c:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   20510:	stmib	sp, {r0, sl, sp}^
   20514:	andls	r9, r9, #20, 18	; 0x50000
   20518:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2051c:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   20520:	subsls	pc, ip, sp, asr #17
   20524:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   20528:	andsls	pc, ip, sp, asr #17
   2052c:	eorsls	pc, r8, sp, asr #17
   20530:	eorls	pc, r8, sp, asr #17
   20534:	subsls	pc, r8, sp, asr #17
   20538:	subls	pc, r4, sp, asr #17
   2053c:	stmdb	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20540:	subls	pc, ip, sp, asr #17
   20544:	blt	1f1e548 <ASN1_generate_nconf@plt+0x1f03fa8>
   20548:	ldrmi	r2, [sl], -r0, lsl #6
   2054c:			; <UNDEFINED> instruction: 0x46184619
   20550:	ldc	7, cr15, [r8], {249}	; 0xf9
   20554:			; <UNDEFINED> instruction: 0xf7ff9019
   20558:			; <UNDEFINED> instruction: 0xf7f7b94e
   2055c:	andsls	lr, r2, r2, ror #21
   20560:			; <UNDEFINED> instruction: 0xf47f2800
   20564:			; <UNDEFINED> instruction: 0xf8dfab35
   20568:	bls	4ae4a0 <ASN1_generate_nconf@plt+0x493f00>
   2056c:	blls	299b84 <ASN1_generate_nconf@plt+0x27f5e4>
   20570:			; <UNDEFINED> instruction: 0xf47f2b00
   20574:			; <UNDEFINED> instruction: 0xf8dfaa2d
   20578:			; <UNDEFINED> instruction: 0xf8df37bc
   2057c:			; <UNDEFINED> instruction: 0xf85817cc
   20580:	ldrbtmi	r6, [r9], #-3
   20584:			; <UNDEFINED> instruction: 0xf7f66830
   20588:			; <UNDEFINED> instruction: 0xf7ffe94a
   2058c:			; <UNDEFINED> instruction: 0xf8dfba3e
   20590:	bls	36e428 <ASN1_generate_nconf@plt+0x353e88>
   20594:	sbfxne	pc, pc, #17, #21
   20598:	ldrbtmi	r9, [r9], #-524	; 0xfffffdf4
   2059c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   205a0:			; <UNDEFINED> instruction: 0xf7f76830
   205a4:			; <UNDEFINED> instruction: 0xf7ffe81c
   205a8:	stmdavs	r3, {r4, r5, r9, fp, ip, sp, pc}
   205ac:			; <UNDEFINED> instruction: 0xf47f2b00
   205b0:	bls	40b950 <ASN1_generate_nconf@plt+0x3f13b0>
   205b4:	tstmi	r3, #18432	; 0x4800
   205b8:	tstmi	r3, #122880	; 0x1e000
   205bc:			; <UNDEFINED> instruction: 0xf47f9309
   205c0:	bls	28b940 <ASN1_generate_nconf@plt+0x2713a0>
   205c4:			; <UNDEFINED> instruction: 0x1788f8df
   205c8:			; <UNDEFINED> instruction: 0x3768f8df
   205cc:	andls	r4, ip, #2030043136	; 0x79000000
   205d0:	andsls	r9, r2, #-268435456	; 0xf0000000
   205d4:			; <UNDEFINED> instruction: 0xf7f7e753
   205d8:	andls	lr, r9, r4, lsr #21
   205dc:			; <UNDEFINED> instruction: 0xf47f2800
   205e0:	strb	sl, [r7, #-2534]	; 0xfffff61a
   205e4:	ldrdls	pc, [r4], #-141	; 0xffffff73
   205e8:	ldrdge	pc, [ip], #-141	; 0xffffff73
   205ec:	blcs	47210 <ASN1_generate_nconf@plt+0x2cc70>
   205f0:	rscshi	pc, r0, r0
   205f4:	smmlsgt	ip, pc, r8, pc	; <UNPREDICTABLE>
   205f8:	stmdals	r7, {r0, r2, r4, r5, r8, fp, sp, pc}
   205fc:	ldrbtmi	r2, [ip], #768	; 0x300
   20600:	andeq	pc, r5, #72, 4	; 0x80000004
   20604:	andgt	pc, r0, sp, asr #17
   20608:	mrrc2	0, 2, pc, r8, cr12	; <UNPREDICTABLE>
   2060c:			; <UNDEFINED> instruction: 0xf47f2800
   20610:			; <UNDEFINED> instruction: 0xf8dfadc3
   20614:			; <UNDEFINED> instruction: 0xf04f3720
   20618:	stmib	sp, {r8, fp}^
   2061c:	strcs	r9, [r2], #-2324	; 0xfffff6ec
   20620:	subsls	pc, ip, sp, asr #17
   20624:	andsls	pc, ip, sp, asr #17
   20628:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2062c:	eorsls	pc, r8, sp, asr #17
   20630:	eorls	pc, r8, sp, asr #17
   20634:			; <UNDEFINED> instruction: 0xf8cd6830
   20638:			; <UNDEFINED> instruction: 0xf8cd9058
   2063c:			; <UNDEFINED> instruction: 0xf8cd9044
   20640:			; <UNDEFINED> instruction: 0xf7f9904c
   20644:			; <UNDEFINED> instruction: 0xf7ffef18
   20648:			; <UNDEFINED> instruction: 0xf8dfb9fa
   2064c:	vabd.s8	d18, d8, d12
   20650:	stmdals	fp, {r0, r2, r8}
   20654:			; <UNDEFINED> instruction: 0xf02b447a
   20658:	andsls	pc, r4, r7, ror pc	; <UNPREDICTABLE>
   2065c:			; <UNDEFINED> instruction: 0xf1b9b138
   20660:			; <UNDEFINED> instruction: 0xf0000f00
   20664:	movwcs	r8, #189	; 0xbd
   20668:	tstls	r7, #48, 6	; 0xc0000000
   2066c:			; <UNDEFINED> instruction: 0xf8dfe72b
   20670:	strmi	r3, [r2], -r4, asr #13
   20674:	andsls	r4, r5, r1, lsl #13
   20678:	andls	r9, r7, #23
   2067c:	andls	r2, lr, #33554432	; 0x2000000
   20680:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20684:	andsls	r9, r6, #-1610612736	; 0xa0000000
   20688:	andsls	r6, r1, #48, 16	; 0x300000
   2068c:			; <UNDEFINED> instruction: 0xf7f99213
   20690:			; <UNDEFINED> instruction: 0xf7ffeef2
   20694:	bls	50edec <ASN1_generate_nconf@plt+0x4f484c>
   20698:			; <UNDEFINED> instruction: 0xf8df2402
   2069c:	andsls	r3, r5, #152, 12	; 0x9800000
   206a0:	andls	r4, lr, #152043520	; 0x9100000
   206a4:	andsls	r9, r6, #-1610612736	; 0xa0000000
   206a8:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   206ac:			; <UNDEFINED> instruction: 0xf7ff9211
   206b0:			; <UNDEFINED> instruction: 0xf8dfb9c6
   206b4:	ldrbtmi	r1, [r9], #-1704	; 0xfffff958
   206b8:			; <UNDEFINED> instruction: 0xf8dfe5cd
   206bc:			; <UNDEFINED> instruction: 0xf8df3678
   206c0:			; <UNDEFINED> instruction: 0xf85816a0
   206c4:	ldrbtmi	r6, [r9], #-3
   206c8:			; <UNDEFINED> instruction: 0xf7f66830
   206cc:			; <UNDEFINED> instruction: 0xf7ffef88
   206d0:	blls	d4ed48 <ASN1_generate_nconf@plt+0xd347a8>
   206d4:	stmdals	sl, {r1, r5, r9, sl, lr}
   206d8:			; <UNDEFINED> instruction: 0xf8cd4659
   206dc:			; <UNDEFINED> instruction: 0xf7f6a000
   206e0:	strmi	lr, [r3], -r0, lsl #28
   206e4:			; <UNDEFINED> instruction: 0xf47f2800
   206e8:			; <UNDEFINED> instruction: 0xf8ddae71
   206ec:			; <UNDEFINED> instruction: 0x4699807c
   206f0:			; <UNDEFINED> instruction: 0x3640f8df
   206f4:	strcs	r9, [r3], #-1031	; 0xfffffbf9
   206f8:	subslt	pc, r0, sp, asr #17
   206fc:			; <UNDEFINED> instruction: 0xf8dd9d1a
   20700:			; <UNDEFINED> instruction: 0xf858b074
   20704:			; <UNDEFINED> instruction: 0xf7ff6003
   20708:	movwcs	fp, #2458	; 0x99a
   2070c:			; <UNDEFINED> instruction: 0xe7a69314
   20710:			; <UNDEFINED> instruction: 0x3620f8df
   20714:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20718:	subsls	pc, r4, sp, asr #17
   2071c:			; <UNDEFINED> instruction: 0xf8cd2402
   20720:			; <UNDEFINED> instruction: 0xf8cd9038
   20724:			; <UNDEFINED> instruction: 0xf8589044
   20728:			; <UNDEFINED> instruction: 0xf8df6003
   2072c:	ldmdavs	r0!, {r3, r4, r5, r9, sl, ip}
   20730:			; <UNDEFINED> instruction: 0xf7f64479
   20734:			; <UNDEFINED> instruction: 0xf7ffe874
   20738:			; <UNDEFINED> instruction: 0xf8dfb982
   2073c:			; <UNDEFINED> instruction: 0xf04f35f8
   20740:			; <UNDEFINED> instruction: 0xf8cd0900
   20744:	strcs	r9, [r2], #-84	; 0xffffffac
   20748:	eorsls	pc, r8, sp, asr #17
   2074c:	eorls	pc, r8, sp, asr #17
   20750:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20754:			; <UNDEFINED> instruction: 0x1610f8df
   20758:	subsls	pc, r8, sp, asr #17
   2075c:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   20760:	subls	pc, r4, sp, asr #17
   20764:	ldmda	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20768:	stmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2076c:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   20770:	stmib	sp, {r8, sl, sp}^
   20774:	ssatmi	r5, #10, r4, lsl #10
   20778:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   2077c:			; <UNDEFINED> instruction: 0xf8582402
   20780:	ldrbtmi	r6, [r9], #-3
   20784:	strls	r9, [r7, #-1303]	; 0xfffffae9
   20788:	strls	r6, [lr, #-2096]	; 0xfffff7d0
   2078c:	ldrls	r9, [r6, #-1290]	; 0xfffffaf6
   20790:			; <UNDEFINED> instruction: 0xf7f69511
   20794:	ldrls	lr, [r3, #-2116]	; 0xfffff7bc
   20798:	ldmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2079c:			; <UNDEFINED> instruction: 0xf8df9a0d
   207a0:			; <UNDEFINED> instruction: 0xf8df3594
   207a4:	andls	r1, ip, #204, 10	; 0x33000000
   207a8:	ldrbtmi	r9, [r9], #-520	; 0xfffffdf8
   207ac:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   207b0:	ldmdavs	r0!, {r0, r3, r9, ip, pc}
   207b4:	ldmda	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   207b8:	stmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   207bc:	ldmib	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   207c0:	stmdacs	r0, {r3, ip, pc}
   207c4:	ldmge	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   207c8:			; <UNDEFINED> instruction: 0xf7f8e46a
   207cc:	eorsls	lr, r3, r8, asr #22
   207d0:	bllt	fffde7d4 <ASN1_generate_nconf@plt+0xfffc4234>
   207d4:	tstls	r7, #20, 6	; 0x50000000
   207d8:	blls	599b90 <ASN1_generate_nconf@plt+0x57f5f0>
   207dc:	ldrb	r9, [r7, #-790]	; 0xfffffcea
   207e0:			; <UNDEFINED> instruction: 0xf8cd9b0b
   207e4:	movwls	r9, #28864	; 0x70c0
   207e8:	blcs	4740c <ASN1_generate_nconf@plt+0x2ce6c>
   207ec:	strbhi	pc, [r7, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   207f0:	tstls	r7, #7168	; 0x1c00
   207f4:	ldmib	sp, {r1, r2, r3, r4, r6, r7, sl, sp, lr, pc}^
   207f8:	ldmib	sp, {r2, r3, r5, r8, r9, sp}^
   207fc:			; <UNDEFINED> instruction: 0xf02a012a
   20800:	andsls	pc, r5, r5, lsr #22
   20804:			; <UNDEFINED> instruction: 0xf0002800
   20808:			; <UNDEFINED> instruction: 0xf8df81f8
   2080c:	ldrbtmi	r1, [r9], #-1384	; 0xfffffa98
   20810:	svc	0x0044f7f7
   20814:	blcs	47490 <ASN1_generate_nconf@plt+0x2cef0>
   20818:	cfldrdge	mvd15, [r0, #-252]	; 0xffffff04
   2081c:			; <UNDEFINED> instruction: 0x46599815
   20820:	b	ff85e80c <ASN1_generate_nconf@plt+0xff84426c>
   20824:	ldmdbge	r2!, {r1, r3, r6, r8, sl, sp, lr, pc}
   20828:	bl	5de80c <ASN1_generate_nconf@plt+0x5c426c>
   2082c:	ldrb	r9, [pc], #10	; 20834 <ASN1_generate_nconf@plt+0x6294>
   20830:			; <UNDEFINED> instruction: 0xf7f72100
   20834:	andsls	lr, r9, r2, lsl fp
   20838:	movwcs	lr, #1318	; 0x526
   2083c:			; <UNDEFINED> instruction: 0x4619461a
   20840:	b	fe85e82c <ASN1_generate_nconf@plt+0xfe84428c>
   20844:	ldr	r9, [pc, #-25]	; 20833 <ASN1_generate_nconf@plt+0x6293>
   20848:	ldrmi	r2, [sl], -r0, lsl #6
   2084c:			; <UNDEFINED> instruction: 0xf7f94619
   20850:	mulls	sl, sl, sl
   20854:	bls	499b8c <ASN1_generate_nconf@plt+0x47f5ec>
   20858:			; <UNDEFINED> instruction: 0xf8df2402
   2085c:	andsls	r3, r5, #216, 8	; 0xd8000000
   20860:	andls	r4, lr, #152043520	; 0x9100000
   20864:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20868:	stmialt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2086c:	movwls	r9, #43785	; 0xab09
   20870:			; <UNDEFINED> instruction: 0xf8dfe649
   20874:			; <UNDEFINED> instruction: 0xf85834c0
   20878:	ldmdavs	r4!, {r0, r1, sp, lr}
   2087c:	ldc2l	0, cr15, [r0, #180]!	; 0xb4
   20880:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   20884:			; <UNDEFINED> instruction: 0x46024479
   20888:			; <UNDEFINED> instruction: 0xf7f54620
   2088c:			; <UNDEFINED> instruction: 0xf7ffefc8
   20890:			; <UNDEFINED> instruction: 0xf8dfb8bc
   20894:			; <UNDEFINED> instruction: 0xf85834a0
   20898:	ldmdavs	r4!, {r0, r1, sp, lr}
   2089c:	stc2l	0, cr15, [r0, #180]!	; 0xb4
   208a0:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   208a4:			; <UNDEFINED> instruction: 0x46024479
   208a8:			; <UNDEFINED> instruction: 0xf7f54620
   208ac:			; <UNDEFINED> instruction: 0xf7ffefb8
   208b0:			; <UNDEFINED> instruction: 0xf8dfb8ac
   208b4:	strmi	r3, [r1], r0, lsl #9
   208b8:	strcs	r9, [r5], #-21	; 0xffffffeb
   208bc:			; <UNDEFINED> instruction: 0xf858900e
   208c0:			; <UNDEFINED> instruction: 0xf8df6003
   208c4:			; <UNDEFINED> instruction: 0x901614bc
   208c8:	ldrbtmi	r9, [r9], #-17	; 0xffffffef
   208cc:	ldmdavs	r0!, {r0, r2, r5, r9, fp, ip, pc}
   208d0:	svc	0x00a4f7f5
   208d4:	ldmlt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   208d8:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   208dc:	ldrls	r4, [r3], #-1697	; 0xfffff95f
   208e0:	strls	r9, [lr], #-1031	; 0xfffffbf9
   208e4:	ldrls	r9, [r6], #-1034	; 0xfffffbf6
   208e8:			; <UNDEFINED> instruction: 0xf8589411
   208ec:	stmib	sp, {r0, r1, sp, lr}^
   208f0:	ldrls	r4, [r7], #-1044	; 0xfffffbec
   208f4:			; <UNDEFINED> instruction: 0xf7ff2401
   208f8:	ldmdals	r3, {r1, r5, r7, fp, ip, sp, pc}
   208fc:			; <UNDEFINED> instruction: 0xf7f74651
   20900:	movwcs	lr, #3512	; 0xdb8
   20904:	andls	r9, sl, lr, lsl #6
   20908:	blcs	47538 <ASN1_generate_nconf@plt+0x2cf98>
   2090c:	bichi	pc, r9, #0
   20910:	bllt	7075d8 <ASN1_generate_nconf@plt+0x6ed038>
   20914:	blcs	a07588 <ASN1_generate_nconf@plt+0x9ecfe8>
   20918:	rschi	pc, lr, r0
   2091c:	blcs	b07590 <ASN1_generate_nconf@plt+0xaecff0>
   20920:	orrshi	pc, r9, r0
   20924:	blcs	a87598 <ASN1_generate_nconf@plt+0xa6cff8>
   20928:			; <UNDEFINED> instruction: 0x81adf000
   2092c:	blcs	b875a0 <ASN1_generate_nconf@plt+0xb6d000>
   20930:	orrshi	pc, fp, r0
   20934:	blcs	9475a8 <ASN1_generate_nconf@plt+0x92d008>
   20938:	eorshi	pc, sl, #0
   2093c:	blcs	475d4 <ASN1_generate_nconf@plt+0x2d034>
   20940:	bicshi	pc, r5, r0, asr #32
   20944:	blcs	475bc <ASN1_generate_nconf@plt+0x2d01c>
   20948:			; <UNDEFINED> instruction: 0x81b2f000
   2094c:	blcs	475e0 <ASN1_generate_nconf@plt+0x2d040>
   20950:	strthi	pc, [r4], #-64	; 0xffffffc0
   20954:	strtmi	r2, [r1], r0, lsl #8
   20958:	ldmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2095c:	svccc	0x0000f41a
   20960:	msrhi	SPSR_s, r0, asr #32
   20964:	cmplt	r9, pc, lsl #18
   20968:	bls	847610 <ASN1_generate_nconf@plt+0x82d070>
   2096c:	movwls	r9, #2058	; 0x80a
   20970:			; <UNDEFINED> instruction: 0xf7f6462b
   20974:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   20978:	strbthi	pc, [r1], #0	; <UNPREDICTABLE>
   2097c:	teqlt	fp, r7, lsl #22
   20980:			; <UNDEFINED> instruction: 0x46199a17
   20984:			; <UNDEFINED> instruction: 0xf7f6980a
   20988:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   2098c:	mvnshi	pc, #0
   20990:	cmplt	r3, lr, lsl fp
   20994:	ldrmi	r9, [r9], -sl, lsl #16
   20998:	rscscc	pc, pc, #79	; 0x4f
   2099c:	svc	0x0014f7f7
   209a0:			; <UNDEFINED> instruction: 0xf0002800
   209a4:	blls	481c00 <ASN1_generate_nconf@plt+0x467660>
   209a8:	stmdals	sl, {r9, sp}
   209ac:			; <UNDEFINED> instruction: 0xf8cd4611
   209b0:	movwls	sl, #4
   209b4:			; <UNDEFINED> instruction: 0xf7f89b32
   209b8:	stmdacs	r0, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
   209bc:	teqhi	pc, r0	; <UNPREDICTABLE>
   209c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   209c4:	stmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   209c8:	pkhtbmi	r4, r1, sl, asr #23
   209cc:	strcs	r9, [r2], #-14
   209d0:	andsls	r9, r5, r5, lsl sl
   209d4:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   209d8:	andsls	r4, r1, sl, ror #19
   209dc:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   209e0:	svc	0x001cf7f5
   209e4:	stmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   209e8:			; <UNDEFINED> instruction: 0x46529934
   209ec:	movwcs	r9, #2067	; 0x813
   209f0:			; <UNDEFINED> instruction: 0xf7f8930e
   209f4:			; <UNDEFINED> instruction: 0x900aeeb4
   209f8:	blmi	ff3da818 <ASN1_generate_nconf@plt+0xff3c0278>
   209fc:			; <UNDEFINED> instruction: 0xf85849e2
   20a00:	ldrbtmi	r6, [r9], #-3
   20a04:			; <UNDEFINED> instruction: 0xf7f56830
   20a08:			; <UNDEFINED> instruction: 0xf7feef0a
   20a0c:	blmi	ff290a0c <ASN1_generate_nconf@plt+0xff27646c>
   20a10:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20a14:			; <UNDEFINED> instruction: 0xf02d6834
   20a18:	ldmibmi	ip, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}^
   20a1c:			; <UNDEFINED> instruction: 0x46024479
   20a20:			; <UNDEFINED> instruction: 0xf7f54620
   20a24:			; <UNDEFINED> instruction: 0xf7feeefc
   20a28:	blls	c509f0 <ASN1_generate_nconf@plt+0xc36450>
   20a2c:	svceq	0x0000f1b9
   20a30:	strthi	pc, [r8], #-64	; 0xffffffc0
   20a34:	blls	80568c <ASN1_generate_nconf@plt+0x7eb0ec>
   20a38:	movwcs	r9, #4871	; 0x1307
   20a3c:			; <UNDEFINED> instruction: 0xe6d39330
   20a40:			; <UNDEFINED> instruction: 0xf8584bbc
   20a44:	ldmdavs	r4!, {r0, r1, sp, lr}
   20a48:	stc2	0, cr15, [sl, #-180]	; 0xffffff4c
   20a4c:	ldrbtmi	r4, [r9], #-2512	; 0xfffff630
   20a50:	strtmi	r4, [r0], -r2, lsl #12
   20a54:	mcr	7, 7, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   20a58:	svclt	0x00d7f7fe
   20a5c:			; <UNDEFINED> instruction: 0x46024bb5
   20a60:	stmib	sp, {r0, r7, r9, sl, lr}^
   20a64:			; <UNDEFINED> instruction: 0xe6080014
   20a68:			; <UNDEFINED> instruction: 0x46814bb2
   20a6c:	andseq	lr, r4, sp, asr #19
   20a70:	andls	r9, r7, r7, lsl r0
   20a74:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20a78:	andls	r9, sl, lr
   20a7c:	andsls	r6, r6, r4, lsr r8
   20a80:			; <UNDEFINED> instruction: 0xf02d9011
   20a84:	stmibmi	r3, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   20a88:			; <UNDEFINED> instruction: 0x46024479
   20a8c:			; <UNDEFINED> instruction: 0xf7f54620
   20a90:	bls	41c5b0 <ASN1_generate_nconf@plt+0x402010>
   20a94:	andsls	r2, r3, #16777216	; 0x1000000
   20a98:	svclt	0x00d1f7fe
   20a9c:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   20aa0:	blmi	fe929aac <ASN1_generate_nconf@plt+0xfe90f50c>
   20aa4:			; <UNDEFINED> instruction: 0xf8cd49bc
   20aa8:			; <UNDEFINED> instruction: 0xf8cd901c
   20aac:	ldrbtmi	r9, [r9], #-56	; 0xffffffc8
   20ab0:	eorls	pc, r8, sp, asr #17
   20ab4:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20ab8:	subsls	pc, r8, sp, asr #17
   20abc:	subls	pc, r4, sp, asr #17
   20ac0:			; <UNDEFINED> instruction: 0xf8cd6830
   20ac4:	stmib	sp, {r2, r3, r6, ip, pc}^
   20ac8:			; <UNDEFINED> instruction: 0xf8cd9914
   20acc:			; <UNDEFINED> instruction: 0xf7f6905c
   20ad0:			; <UNDEFINED> instruction: 0xf7feed86
   20ad4:	bls	2d09ac <ASN1_generate_nconf@plt+0x2b640c>
   20ad8:	blmi	fe5a9ae8 <ASN1_generate_nconf@plt+0xfe58f548>
   20adc:	andsls	r4, r5, #2867200	; 0x2bc000
   20ae0:	andls	r4, lr, #152043520	; 0x9100000
   20ae4:	andsls	r4, r6, #2030043136	; 0x79000000
   20ae8:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20aec:	ldmdavs	r0!, {r0, r4, r9, ip, pc}
   20af0:	mrc	7, 4, APSR_nzcv, cr4, cr5, {7}
   20af4:	svclt	0x00a3f7fe
   20af8:			; <UNDEFINED> instruction: 0x46529911
   20afc:			; <UNDEFINED> instruction: 0xf7f9980a
   20b00:	stmdacs	r0, {sl, fp, sp, lr, pc}
   20b04:	svcge	0x005cf47f
   20b08:	strcs	r4, [r4], #-2954	; 0xfffff476
   20b0c:	ldrdls	pc, [r0], #141	; 0x8d
   20b10:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20b14:	svclt	0x0093f7fe
   20b18:			; <UNDEFINED> instruction: 0x46529813
   20b1c:	mvnscc	pc, pc, asr #32
   20b20:	movwls	r2, #58112	; 0xe300
   20b24:	ldcl	7, cr15, [lr], #988	; 0x3dc
   20b28:	strbt	r9, [sp], sl
   20b2c:	orrmi	pc, r0, #1241513984	; 0x4a000000
   20b30:	ldmdbls	r3, {r0, r1, r4, r5, r9, fp, ip, pc}
   20b34:	cdp	0, 0, cr2, cr8, cr0, {0}
   20b38:			; <UNDEFINED> instruction: 0xf7f83a10
   20b3c:	andls	lr, sl, r0, asr #25
   20b40:			; <UNDEFINED> instruction: 0xf0002800
   20b44:	vst2.<illegal width 64>	{d24-d27}, [sl :64], r6
   20b48:	cdpls	3, 1, cr2, cr11, cr8, {4}
   20b4c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20b50:	cfsh32	mvfx9, mvfx8, #11
   20b54:	ldrls	r3, [sl], #-2704	; 0xfffff570
   20b58:			; <UNDEFINED> instruction: 0xf7f99812
   20b5c:	strmi	lr, [r1, #2402]	; 0x962
   20b60:	bichi	pc, r3, r0, lsl #5
   20b64:	ldmdals	r2, {r0, r3, r6, r9, sl, lr}
   20b68:	ldcl	7, cr15, [r4, #980]!	; 0x3d4
   20b6c:	teqlt	r7, #1048576	; 0x100000
   20b70:	and	r4, r1, sp, lsr r6
   20b74:	tstlt	r5, #11337728	; 0xad0000
   20b78:	strbmi	r6, [fp, #-2091]	; 0xfffff7d5
   20b7c:	mrc	1, 0, sp, cr8, cr10, {7}
   20b80:	stmdals	sl, {r4, r7, r9, fp, sp}
   20b84:	ldcl	7, cr15, [r2, #984]	; 0x3d8
   20b88:	movwlt	r4, #1540	; 0x604
   20b8c:	stmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20b90:			; <UNDEFINED> instruction: 0xf7fe6869
   20b94:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   20b98:	adcshi	pc, r2, #0
   20b9c:			; <UNDEFINED> instruction: 0xf7f94620
   20ba0:	blls	3dba08 <ASN1_generate_nconf@plt+0x3c1468>
   20ba4:			; <UNDEFINED> instruction: 0xf1a02b00
   20ba8:	blx	fec20bb4 <ASN1_generate_nconf@plt+0xfec06614>
   20bac:	b	141cdb4 <ASN1_generate_nconf@plt+0x1402814>
   20bb0:	svclt	0x00081050
   20bb4:	ldmiblt	r8, {sp}
   20bb8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   20bbc:	cdp	7, 1, cr14, cr8, cr12, {6}
   20bc0:	stmdals	sl, {r4, r9, fp, sp}
   20bc4:	ldc	7, cr15, [r2, #984]!	; 0x3d8
   20bc8:	stmdacs	r0, {r2, r9, sl, lr}
   20bcc:	blmi	169536c <ASN1_generate_nconf@plt+0x167adcc>
   20bd0:	strls	r4, [lr], #-1697	; 0xfffff95f
   20bd4:	cfstrsls	mvf2, [fp, #-12]
   20bd8:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20bdc:	svclt	0x002ff7fe
   20be0:			; <UNDEFINED> instruction: 0xf7f54620
   20be4:	movwcs	lr, #4020	; 0xfb4
   20be8:	ldrmi	r9, [sl], -lr, lsl #18
   20bec:			; <UNDEFINED> instruction: 0xf7f99300
   20bf0:			; <UNDEFINED> instruction: 0xe7e1ebfa
   20bf4:	movwls	r9, #60209	; 0xeb31
   20bf8:	bls	59a618 <ASN1_generate_nconf@plt+0x580078>
   20bfc:	blmi	1369c0c <ASN1_generate_nconf@plt+0x134f66c>
   20c00:	ldrmi	r9, [r1], lr, lsl #4
   20c04:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20c08:	svclt	0x0019f7fe
   20c0c:	strcs	r9, [r2], #-2585	; 0xfffff5e7
   20c10:	stmdbmi	r3!, {r3, r6, r8, r9, fp, lr}^
   20c14:			; <UNDEFINED> instruction: 0x46919215
   20c18:	ldrbtmi	r9, [r9], #-526	; 0xfffffdf2
   20c1c:			; <UNDEFINED> instruction: 0xf8589211
   20c20:	ldmdavs	r0!, {r0, r1, sp, lr}
   20c24:	ldcl	7, cr15, [sl, #980]!	; 0x3d4
   20c28:	svclt	0x0009f7fe
   20c2c:	stmdals	sl, {r8, r9, sp}
   20c30:			; <UNDEFINED> instruction: 0x4619461a
   20c34:	bcc	5b370 <ASN1_generate_nconf@plt+0x40dd0>
   20c38:	b	45ec20 <ASN1_generate_nconf@plt+0x444680>
   20c3c:	blmi	f9a68c <ASN1_generate_nconf@plt+0xf800ec>
   20c40:	ldmdbmi	r8, {r0, r7, r9, sl, lr}^
   20c44:			; <UNDEFINED> instruction: 0xf8582404
   20c48:	ldrbtmi	r6, [r9], #-3
   20c4c:			; <UNDEFINED> instruction: 0xf7f56830
   20c50:			; <UNDEFINED> instruction: 0xf7feede6
   20c54:	bls	49082c <ASN1_generate_nconf@plt+0x47628c>
   20c58:	ldmdbls	r2!, {r0, r1, r4, r6, r9, sl, lr}
   20c5c:			; <UNDEFINED> instruction: 0xf7f7980a
   20c60:	stmdacs	r0, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
   20c64:	mcrge	4, 5, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   20c68:	blls	49a9a8 <ASN1_generate_nconf@plt+0x480408>
   20c6c:	stmdbls	pc, {r5, r9, fp, ip, pc}	; <UNPREDICTABLE>
   20c70:	stmdals	sl, {r8, r9, ip, pc}
   20c74:			; <UNDEFINED> instruction: 0xf8cd9b32
   20c78:			; <UNDEFINED> instruction: 0xf7f6a004
   20c7c:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
   20c80:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {3}
   20c84:	ldrbmi	lr, [r3], -r0, asr #14
   20c88:	ldmdbls	r2!, {r0, r4, r9, fp, ip, pc}
   20c8c:			; <UNDEFINED> instruction: 0xf7f9980a
   20c90:	blmi	a5b1f8 <ASN1_generate_nconf@plt+0xa40c58>
   20c94:	ldrdls	pc, [r0], #141	; 0x8d
   20c98:	vsub.i8	d18, d0, d0
   20c9c:			; <UNDEFINED> instruction: 0xf8588289
   20ca0:	stmdbmi	r1, {r0, r1, ip, sp}^
   20ca4:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   20ca8:	ldc	7, cr15, [r8, #980]!	; 0x3d4
   20cac:	stmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   20cb0:	vpadd.i8	d25, d8, d24
   20cb4:	addsmi	r0, r3, #1879048192	; 0x70000000
   20cb8:	addhi	pc, fp, #0
   20cbc:	andeq	pc, r5, #72, 4	; 0x80000004
   20cc0:			; <UNDEFINED> instruction: 0xf0004293
   20cc4:	blcs	1416c8 <ASN1_generate_nconf@plt+0x127128>
   20cc8:	adchi	pc, r8, #64	; 0x40
   20ccc:			; <UNDEFINED> instruction: 0x46539a13
   20cd0:	ldmdals	r1, {r1, r3, r8, fp, ip, pc}
   20cd4:	b	fe65ecb4 <ASN1_generate_nconf@plt+0xfe644714>
   20cd8:			; <UNDEFINED> instruction: 0xf73f2800
   20cdc:	blmi	58c5d0 <ASN1_generate_nconf@plt+0x572030>
   20ce0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20ce4:			; <UNDEFINED> instruction: 0xf8582406
   20ce8:			; <UNDEFINED> instruction: 0xf7fe6003
   20cec:	blls	590794 <ASN1_generate_nconf@plt+0x5761f4>
   20cf0:	stmdbls	sl, {r0, r2, r4, r5, r9, fp, ip, pc}
   20cf4:			; <UNDEFINED> instruction: 0xf8cd9819
   20cf8:			; <UNDEFINED> instruction: 0xf7f7a000
   20cfc:	blmi	39c8e4 <ASN1_generate_nconf@plt+0x382344>
   20d00:	ldrdls	pc, [r0], #141	; 0x8d
   20d04:	vsub.i8	d18, d0, d0
   20d08:			; <UNDEFINED> instruction: 0xf8588296
   20d0c:	stmdbmi	r7!, {r0, r1, ip, sp}
   20d10:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   20d14:	stc	7, cr15, [r2, #980]	; 0x3d4
   20d18:	svclt	0x00f9f7fe
   20d1c:	andeq	r3, r3, r8, asr lr
   20d20:	andeq	r3, r3, r0, ror #22
   20d24:	ldrdeq	r1, [r0], -r8
   20d28:			; <UNDEFINED> instruction: 0x000336bc
   20d2c:	strdeq	r3, [r3], -r0
   20d30:			; <UNDEFINED> instruction: 0x00033cb8
   20d34:	andeq	r1, r0, r0, lsr #11
   20d38:	andeq	r3, r3, r8, lsl #21
   20d3c:	andeq	r3, r3, ip, ror r9
   20d40:	andeq	r3, r3, r8, lsl fp
   20d44:	andeq	r2, r3, lr, lsl r4
   20d48:	andeq	r3, r3, sl, asr r9
   20d4c:	andeq	r3, r3, sl, lsl r9
   20d50:	andeq	r3, r3, r0, ror #18
   20d54:			; <UNDEFINED> instruction: 0x000339b6
   20d58:	andeq	r3, r3, r4, ror r9
   20d5c:			; <UNDEFINED> instruction: 0x000336b2
   20d60:	andeq	r3, r3, r2, lsr #15
   20d64:	andeq	r3, r3, r0, ror #18
   20d68:	muleq	r3, lr, r8
   20d6c:	andeq	r3, r3, lr, lsl r8
   20d70:	andeq	r3, r3, lr, lsr #15
   20d74:			; <UNDEFINED> instruction: 0xffffecc7
   20d78:	andeq	r3, r3, ip, asr #10
   20d7c:	andeq	r3, r3, r8, asr #9
   20d80:	andeq	r3, r3, lr, lsl #15
   20d84:	muleq	r3, r8, r6
   20d88:	andeq	r3, r3, lr, lsr r4
   20d8c:	andeq	r3, r3, r4, lsl #7
   20d90:	andeq	r3, r3, r2, ror r3
   20d94:	andeq	r3, r3, r8, lsl #6
   20d98:	andeq	r3, r3, r6, asr r3
   20d9c:	andeq	r3, r3, r8, lsr r5
   20da0:	muleq	r3, r6, r4
   20da4:	andeq	r3, r3, r2, ror #10
   20da8:	andeq	r3, r3, r6, lsr #10
   20dac:			; <UNDEFINED> instruction: 0x000334ba
   20db0:	bls	5879fc <ASN1_generate_nconf@plt+0x56d45c>
   20db4:	movwls	r9, #2058	; 0x80a
   20db8:	blls	cc7294 <ASN1_generate_nconf@plt+0xcaccf4>
   20dbc:	andge	pc, r4, sp, asr #17
   20dc0:	svc	0x0056f7f6
   20dc4:	strcc	pc, [r8, #2271]!	; 0x8df
   20dc8:	vsub.i8	d18, d0, d0
   20dcc:			; <UNDEFINED> instruction: 0xf858826e
   20dd0:			; <UNDEFINED> instruction: 0xf8df6003
   20dd4:	ldmdavs	r0!, {r5, r7, r8, sl, ip}
   20dd8:			; <UNDEFINED> instruction: 0xf7f54479
   20ddc:	blls	31c264 <ASN1_generate_nconf@plt+0x301cc4>
   20de0:	stmdals	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
   20de4:	ldm	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20de8:	stmdals	fp, {r0, r7, r9, sl, lr}
   20dec:			; <UNDEFINED> instruction: 0xf7fe4649
   20df0:	stmdacs	r0, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
   20df4:	eorshi	pc, r8, #0
   20df8:			; <UNDEFINED> instruction: 0xf7f84648
   20dfc:	blls	a1cbb4 <ASN1_generate_nconf@plt+0xa02614>
   20e00:			; <UNDEFINED> instruction: 0xf43f2b00
   20e04:	stmdals	sl, {r0, r1, r2, r5, r7, r8, sl, fp, sp, pc}
   20e08:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20e0c:	ldm	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20e10:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   20e14:	mcr	4, 0, r4, cr8, cr11, {3}
   20e18:			; <UNDEFINED> instruction: 0xf8df3a10
   20e1c:	ldrbtmi	r3, [fp], #-1376	; 0xfffffaa0
   20e20:	bcc	fe45c648 <ASN1_generate_nconf@plt+0xfe4420a8>
   20e24:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   20e28:	mcr	4, 0, r4, cr9, cr11, {3}
   20e2c:	pkhbtmi	r3, r2, r0, lsl #20
   20e30:	vmvn.i32	d30, #10	; 0x0000000a
   20e34:	blge	1001800 <ASN1_generate_nconf@plt+0xfe7260>
   20e38:	bge	fc6f30 <ASN1_generate_nconf@plt+0xfac990>
   20e3c:	andls	sl, r0, #64, 18	; 0x100000
   20e40:			; <UNDEFINED> instruction: 0xf7f7aa3d
   20e44:	vnmls.f32	s28, s16, s1
   20e48:	ldmdavs	r0!, {r4, r7, r9, fp, ip}
   20e4c:	bl	ff1dee2c <ASN1_generate_nconf@plt+0xff1c488c>
   20e50:			; <UNDEFINED> instruction: 0xf7f99840
   20e54:			; <UNDEFINED> instruction: 0x4602eb5e
   20e58:	andls	r9, fp, #64, 16	; 0x400000
   20e5c:	ldcl	7, cr15, [r4, #984]!	; 0x3d8
   20e60:	bls	2e9a78 <ASN1_generate_nconf@plt+0x2cf4d8>
   20e64:	ldmdavs	r0!, {r0, r9, sl, lr}
   20e68:	ldcl	7, cr15, [lr, #980]	; 0x3d4
   20e6c:	bne	45c6d8 <ASN1_generate_nconf@plt+0x442138>
   20e70:			; <UNDEFINED> instruction: 0xf7f66830
   20e74:	blls	101bd4c <ASN1_generate_nconf@plt+0x10017ac>
   20e78:			; <UNDEFINED> instruction: 0xf0002b00
   20e7c:			; <UNDEFINED> instruction: 0xf8df8243
   20e80:	ldmdavs	r0!, {r2, r8, sl, ip}
   20e84:			; <UNDEFINED> instruction: 0xf7f64479
   20e88:	ldmdals	pc!, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   20e8c:	blx	fe35ee8e <ASN1_generate_nconf@plt+0xfe3448ee>
   20e90:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   20e94:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   20e98:	bl	fe85ee78 <ASN1_generate_nconf@plt+0xfe8448d8>
   20e9c:			; <UNDEFINED> instruction: 0xf7fe983e
   20ea0:	ldmdals	ip!, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
   20ea4:	b	115ee90 <ASN1_generate_nconf@plt+0x11448f0>
   20ea8:			; <UNDEFINED> instruction: 0xf7f84650
   20eac:	strmi	lr, [r1, #4026]	; 0xfba
   20eb0:	stcge	6, cr15, [r6, #764]	; 0x2fc
   20eb4:	ldrbmi	r4, [r0], -r9, asr #12
   20eb8:	mcrr	7, 15, pc, ip, cr5	; <UNPREDICTABLE>
   20ebc:			; <UNDEFINED> instruction: 0xf7f6a93c
   20ec0:			; <UNDEFINED> instruction: 0xf109ef84
   20ec4:	vnmls.f16	s0, s16, s2
   20ec8:			; <UNDEFINED> instruction: 0x464a1a10
   20ecc:	ldmdavs	r0!, {r0, r1, r9, sl, lr}
   20ed0:			; <UNDEFINED> instruction: 0xf7f5930b
   20ed4:	blls	31c16c <ASN1_generate_nconf@plt+0x301bcc>
   20ed8:			; <UNDEFINED> instruction: 0xd1aa2b00
   20edc:	strtne	pc, [ip], #2271	; 0x8df
   20ee0:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   20ee4:	bl	1edeec4 <ASN1_generate_nconf@plt+0x1ec4924>
   20ee8:	bls	41ae5c <ASN1_generate_nconf@plt+0x4008bc>
   20eec:	ldcls	13, cr9, [sl], {11}
   20ef0:	orrlt	r9, sl, fp, lsl r6
   20ef4:			; <UNDEFINED> instruction: 0xf04f9b28
   20ef8:	stmdals	sl, {r8, fp}
   20efc:			; <UNDEFINED> instruction: 0xf8cd4649
   20f00:	stmib	sp, {r4, ip, pc}^
   20f04:	stmib	sp, {r8, r9, ip, lr}^
   20f08:	blls	847318 <ASN1_generate_nconf@plt+0x82cd78>
   20f0c:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20f10:	stmdacs	r0, {r1, r2, r3, ip, pc}
   20f14:	strbmi	sp, [sp], -r2, asr #32
   20f18:	biclt	r9, fp, lr, lsl fp
   20f1c:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   20f20:	subscc	pc, sl, #64, 4
   20f24:	ldrbtmi	r9, [r9], #-2078	; 0xfffff7e2
   20f28:	stc	7, cr15, [r2, #984]	; 0x3d8
   20f2c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   20f30:			; <UNDEFINED> instruction: 0x81b3f000
   20f34:			; <UNDEFINED> instruction: 0xf04f2300
   20f38:	strdls	r3, [r0], -pc	; <UNPREDICTABLE>
   20f3c:	stmdals	sl, {r1, r3, r4, r9, sl, lr}
   20f40:	tstls	r1, r2, lsl #6
   20f44:	stcl	7, cr15, [r0, #-980]	; 0xfffffc2c
   20f48:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   20f4c:	orrshi	pc, sp, r0
   20f50:	bpl	fe05dfc0 <ASN1_generate_nconf@plt+0xfe043a20>
   20f54:	sbcshi	pc, sp, r0
   20f58:	movwls	r2, #62208	; 0xf300
   20f5c:	cdp	3, 1, cr2, cr8, cr0, {0}
   20f60:	movwls	sl, #59920	; 0xea10
   20f64:	cdpls	4, 0, cr14, cr10, cr14, {7}
   20f68:			; <UNDEFINED> instruction: 0xf7f54630
   20f6c:	andls	lr, lr, sl, ror #31
   20f70:	smlatbcs	r0, r0, r1, fp
   20f74:	bl	ffbdef50 <ASN1_generate_nconf@plt+0xffbc49b0>
   20f78:	bls	207c54 <ASN1_generate_nconf@plt+0x1ed6b4>
   20f7c:			; <UNDEFINED> instruction: 0xf8cd9914
   20f80:			; <UNDEFINED> instruction: 0xf7f9a000
   20f84:	strmi	lr, [r1], sl, lsl #21
   20f88:	teqlt	r8, lr
   20f8c:	mcr	6, 0, r4, cr8, cr0, {1}
   20f90:			; <UNDEFINED> instruction: 0xf7f6aa10
   20f94:			; <UNDEFINED> instruction: 0xf8cde9d0
   20f98:	ldrb	r9, [pc, r8, lsr #32]
   20f9c:	strcs	r4, [r3], #-3060	; 0xfffff40c
   20fa0:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   20fa4:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20fa8:	stcllt	7, cr15, [r9, #-1016]	; 0xfffffc08
   20fac:			; <UNDEFINED> instruction: 0x46814bf0
   20fb0:	strcs	r9, [r2], #-21	; 0xffffffeb
   20fb4:			; <UNDEFINED> instruction: 0xf858900e
   20fb8:	ldmibmi	r6!, {r0, r1, sp, lr}^
   20fbc:	bls	94501c <ASN1_generate_nconf@plt+0x92aa7c>
   20fc0:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   20fc4:	stc	7, cr15, [sl], #-980	; 0xfffffc2c
   20fc8:	ldclt	7, cr15, [r9, #-1016]!	; 0xfffffc08
   20fcc:	strcs	r9, [r0], -r0, lsr #22
   20fd0:	ldmdbls	r3!, {r0, r1, r2, r3, r9, fp, ip, pc}
   20fd4:			; <UNDEFINED> instruction: 0xf8cd9813
   20fd8:	strls	sl, [lr], -r0
   20fdc:	ldm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20fe0:	ldr	r9, [r1], #10
   20fe4:	stmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20fe8:	strcs	r9, [r2], #-2578	; 0xfffff5ee
   20fec:	stmib	sp, {r5, r6, r7, r8, r9, fp, lr}^
   20ff0:			; <UNDEFINED> instruction: 0x46912214
   20ff4:	andls	r9, r7, #1879048193	; 0x70000001
   20ff8:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20ffc:	andls	r9, sl, #-536870912	; 0xe0000000
   21000:	andsls	r9, r1, #1610612737	; 0x60000001
   21004:			; <UNDEFINED> instruction: 0xf7fe9213
   21008:			; <UNDEFINED> instruction: 0xf01abd1a
   2100c:	andle	r0, r6, r0, asr #30
   21010:	vpmin.s8	d25, d8, d24
   21014:	addsmi	r0, sl, #469762048	; 0x1c000000
   21018:			; <UNDEFINED> instruction: 0xf44abf08
   2101c:	smlabbcs	r0, r0, sl, r5
   21020:	bls	d87c74 <ASN1_generate_nconf@plt+0xd6d6d4>
   21024:	bmi	fe05e154 <ASN1_generate_nconf@plt+0xfe043bb4>
   21028:			; <UNDEFINED> instruction: 0xf8cd4608
   2102c:			; <UNDEFINED> instruction: 0xf7f6a000
   21030:	andls	lr, sl, r8, asr #17
   21034:			; <UNDEFINED> instruction: 0xf0002800
   21038:	blls	4415b0 <ASN1_generate_nconf@plt+0x427010>
   2103c:			; <UNDEFINED> instruction: 0x4619b113
   21040:	svc	0x007af7f7
   21044:	stmdacs	r0, {r0, r2, r3, fp, ip, pc}
   21048:	orrhi	pc, lr, r0
   2104c:	blx	16df04c <ASN1_generate_nconf@plt+0x16c4aac>
   21050:	stmdacs	r0, {r0, r7, r9, sl, lr}
   21054:	orrhi	pc, r1, r0
   21058:	stmdacs	r0, {r2, r3, fp, ip, pc}
   2105c:	cmnhi	fp, r0	; <UNPREDICTABLE>
   21060:	blx	145f060 <ASN1_generate_nconf@plt+0x1444ac0>
   21064:	stmdacs	r0, {r0, r1, r9, sl, lr}
   21068:	cmnhi	r7, r0	; <UNPREDICTABLE>
   2106c:			; <UNDEFINED> instruction: 0xf04f9a1a
   21070:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   21074:	andls	pc, r0, sp, asr #17
   21078:	mcr	7, 5, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
   2107c:	stmdacs	r0, {r1, r2, r3, ip, pc}
   21080:	stmdbge	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   21084:			; <UNDEFINED> instruction: 0xf04f4bba
   21088:			; <UNDEFINED> instruction: 0xf8cd0900
   2108c:	strcs	r9, [r3], #-56	; 0xffffffc8
   21090:			; <UNDEFINED> instruction: 0xf85849c1
   21094:	ldrbtmi	r6, [r9], #-3
   21098:			; <UNDEFINED> instruction: 0xf7f66830
   2109c:			; <UNDEFINED> instruction: 0xf7feeaa0
   210a0:	blmi	fed103e0 <ASN1_generate_nconf@plt+0xfecf5e40>
   210a4:	ldmibmi	sp!, {r0, r1, sl, sp}
   210a8:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   210ac:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   210b0:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   210b4:	bl	fecdf090 <ASN1_generate_nconf@plt+0xfecc4af0>
   210b8:	stcllt	7, cr15, [r1], {254}	; 0xfe
   210bc:	strls	r9, [r7], #-2843	; 0xfffff4e5
   210c0:			; <UNDEFINED> instruction: 0xf8cd2b53
   210c4:	ldcls	0, cr11, [sl, #-320]	; 0xfffffec0
   210c8:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   210cc:			; <UNDEFINED> instruction: 0xf8dd9c26
   210d0:			; <UNDEFINED> instruction: 0xf8cd807c
   210d4:			; <UNDEFINED> instruction: 0xf47f902c
   210d8:			; <UNDEFINED> instruction: 0xf41aac17
   210dc:			; <UNDEFINED> instruction: 0xf47f5280
   210e0:	ldmdbls	r3, {r0, r1, r4, sl, fp, sp, pc}
   210e4:	stmdals	sl, {r0, r1, r4, r6, r9, sl, lr}
   210e8:	mrc	7, 5, APSR_nzcv, cr2, cr5, {7}
   210ec:			; <UNDEFINED> instruction: 0xf47f2800
   210f0:	blmi	fe80c124 <ASN1_generate_nconf@plt+0xfe7f1b84>
   210f4:	strcs	r4, [r3], #-1665	; 0xfffff97f
   210f8:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   210fc:	ldclt	7, cr15, [pc], {254}	; 0xfe
   21100:	pkhbtmi	r4, r1, fp, lsl #23
   21104:	strcs	r9, [r3], #-14
   21108:			; <UNDEFINED> instruction: 0xf8589d0b
   2110c:			; <UNDEFINED> instruction: 0xf7fe6003
   21110:	mrc	12, 0, fp, cr8, cr6, {4}
   21114:			; <UNDEFINED> instruction: 0x46523a10
   21118:	stmdals	sl, {r0, r1, r4, r8, fp, ip, pc}
   2111c:	mrc	7, 4, APSR_nzcv, cr8, cr5, {7}
   21120:			; <UNDEFINED> instruction: 0xf8cdb1f8
   21124:			; <UNDEFINED> instruction: 0xe719a03c
   21128:	ldrsbthi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2112c:	blmi	fe432b38 <ASN1_generate_nconf@plt+0xfe418598>
   21130:			; <UNDEFINED> instruction: 0xf8cd2402
   21134:	andls	fp, r7, r0, asr r0
   21138:			; <UNDEFINED> instruction: 0xf8dd9d1a
   2113c:			; <UNDEFINED> instruction: 0xf858b074
   21140:			; <UNDEFINED> instruction: 0xf7fe6003
   21144:			; <UNDEFINED> instruction: 0xf8ddbc7c
   21148:	sxtab16mi	r8, r1, ip
   2114c:	strls	r4, [r7], #-2952	; 0xfffff478
   21150:	andsls	r2, r4, r2, lsl #8
   21154:			; <UNDEFINED> instruction: 0xf8dd9d1a
   21158:			; <UNDEFINED> instruction: 0xf858b074
   2115c:			; <UNDEFINED> instruction: 0xf7fe6003
   21160:	blmi	fe110320 <ASN1_generate_nconf@plt+0xfe0f5d80>
   21164:	andls	r4, pc, r1, lsl #13
   21168:	andls	r2, lr, r3, lsl #8
   2116c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   21170:	stcllt	7, cr15, [r5], #-1016	; 0xfffffc08
   21174:			; <UNDEFINED> instruction: 0x46814b7e
   21178:	strcs	r4, [r4], #-2441	; 0xfffff677
   2117c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   21180:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   21184:	b	adf164 <ASN1_generate_nconf@plt+0xac4bc4>
   21188:	mrrclt	7, 15, pc, r9, cr14	; <UNPREDICTABLE>
   2118c:			; <UNDEFINED> instruction: 0xf8cd9b1f
   21190:	movwls	r9, #28752	; 0x7050
   21194:			; <UNDEFINED> instruction: 0x901cf8dd
   21198:	ldmiblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2119c:	stmdbls	sl, {r8, r9, sp}
   211a0:			; <UNDEFINED> instruction: 0x461a9811
   211a4:	stcl	7, cr15, [r2, #-988]!	; 0xfffffc24
   211a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   211ac:	stclt	7, cr15, [pc, #1016]!	; 215ac <ASN1_generate_nconf@plt+0x700c>
   211b0:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   211b4:	ldmdbmi	fp!, {r2, sl, sp}^
   211b8:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   211bc:	bl	bdf198 <ASN1_generate_nconf@plt+0xbc4bf8>
   211c0:	ldclt	7, cr15, [sp], #-1016	; 0xfffffc08
   211c4:			; <UNDEFINED> instruction: 0x46539a13
   211c8:	ldmdals	r1, {r1, r3, r8, fp, ip, pc}
   211cc:	svc	0x0032f7f8
   211d0:	blls	bda7e0 <ASN1_generate_nconf@plt+0xbc0240>
   211d4:	ldmdbmi	r4!, {r0, r1, r4, r5, r8, ip, sp, pc}^
   211d8:	ldmdals	r1, {r1, r3, r4, r9, sl, lr}
   211dc:	ldrbtmi	r9, [r9], #-2849	; 0xfffff4df
   211e0:	bl	75f1bc <ASN1_generate_nconf@plt+0x744c1c>
   211e4:	teqlt	r3, pc, lsr #22
   211e8:			; <UNDEFINED> instruction: 0x461a4970
   211ec:	blls	887238 <ASN1_generate_nconf@plt+0x86cc98>
   211f0:			; <UNDEFINED> instruction: 0xf7f54479
   211f4:	bls	a9be4c <ASN1_generate_nconf@plt+0xa818ac>
   211f8:	stmdbmi	sp!, {r1, r3, r5, r8, ip, sp, pc}^
   211fc:	ldmdals	r1, {r0, r5, r8, r9, fp, ip, pc}
   21200:			; <UNDEFINED> instruction: 0xf7f54479
   21204:	blls	71be3c <ASN1_generate_nconf@plt+0x70189c>
   21208:	blcs	1dc7638 <ASN1_generate_nconf@plt+0x1dad098>
   2120c:			; <UNDEFINED> instruction: 0x46539811
   21210:	bls	cd0e48 <ASN1_generate_nconf@plt+0xcb68a8>
   21214:			; <UNDEFINED> instruction: 0xf7f79a13
   21218:	ldrb	lr, [sp, #-2096]	; 0xfffff7d0
   2121c:	strcs	r4, [r4], #-2900	; 0xfffff4ac
   21220:			; <UNDEFINED> instruction: 0xf8dd4964
   21224:			; <UNDEFINED> instruction: 0xf8589070
   21228:	ldrbtmi	r6, [r9], #-3
   2122c:			; <UNDEFINED> instruction: 0xf7f56830
   21230:			; <UNDEFINED> instruction: 0xf7feeaf6
   21234:			; <UNDEFINED> instruction: 0xf858bc04
   21238:	strcs	r6, [r4], #-3
   2123c:	ldmdavs	r0!, {r1, r2, r3, r4, r6, r8, fp, lr}
   21240:			; <UNDEFINED> instruction: 0xf7f54479
   21244:			; <UNDEFINED> instruction: 0xf7feeaec
   21248:			; <UNDEFINED> instruction: 0xf8ddbbfa
   2124c:	sxtab16mi	r8, r1, ip
   21250:	strls	r4, [r7], #-2887	; 0xfffff4b9
   21254:			; <UNDEFINED> instruction: 0xf8cd2403
   21258:	ldcls	0, cr11, [sl, #-320]	; 0xfffffec0
   2125c:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   21260:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   21264:	bllt	ffb1f264 <ASN1_generate_nconf@plt+0xffb04cc4>
   21268:			; <UNDEFINED> instruction: 0xf04f4954
   2126c:	bls	2e3674 <ASN1_generate_nconf@plt+0x2c90d4>
   21270:	ldmdavs	r0!, {r0, r2, sl, sp}
   21274:			; <UNDEFINED> instruction: 0xf7f54479
   21278:			; <UNDEFINED> instruction: 0xf7feead2
   2127c:	movwcs	fp, #3040	; 0xbe0
   21280:	usada8	r7, r7, r3, r9
   21284:			; <UNDEFINED> instruction: 0xf7ff9317
   21288:	blmi	e8f6f8 <ASN1_generate_nconf@plt+0xe75158>
   2128c:	bls	3ea2a0 <ASN1_generate_nconf@plt+0x3cfd00>
   21290:			; <UNDEFINED> instruction: 0xf858920e
   21294:			; <UNDEFINED> instruction: 0xf7fe6003
   21298:	blmi	d901e8 <ASN1_generate_nconf@plt+0xd75c48>
   2129c:	stmib	sp, {r0, r1, sl, sp}^
   212a0:			; <UNDEFINED> instruction: 0xf858000e
   212a4:			; <UNDEFINED> instruction: 0xf7fe6003
   212a8:			; <UNDEFINED> instruction: 0xf858bbca
   212ac:	stmdbmi	r4, {r0, r1, sp, lr}^
   212b0:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   212b4:	b	fecdf290 <ASN1_generate_nconf@plt+0xfecc4cf0>
   212b8:			; <UNDEFINED> instruction: 0xb1ab9b22
   212bc:			; <UNDEFINED> instruction: 0xf8dd4b41
   212c0:	ldrbtmi	r9, [fp], #-192	; 0xffffff40
   212c4:	strtcc	r6, [r0], #-2076	; 0xfffff7e4
   212c8:	cfstrsge	mvf15, [r1, #-248]!	; 0xffffff08
   212cc:	bllt	fee1f2cc <ASN1_generate_nconf@plt+0xfee04d2c>
   212d0:	strmi	r4, [r1], r7, lsr #22
   212d4:	strcs	r4, [r4], #-2364	; 0xfffff6c4
   212d8:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   212dc:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   212e0:	ldmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   212e4:	bllt	feb1f2e4 <ASN1_generate_nconf@plt+0xfeb04d44>
   212e8:	ldrdls	pc, [r8], sp
   212ec:			; <UNDEFINED> instruction: 0xf7fe2404
   212f0:	bls	2d0190 <ASN1_generate_nconf@plt+0x2b5bf0>
   212f4:	blmi	7aa308 <ASN1_generate_nconf@plt+0x78fd68>
   212f8:	ldrmi	r9, [r1], lr, lsl #4
   212fc:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   21300:	bllt	fe79f300 <ASN1_generate_nconf@plt+0xfe784d60>
   21304:	ldmdavs	r0!, {r0, r2, r3, r4, r5, r9, fp, ip, pc}
   21308:	andsle	r2, r3, r1, lsl #20
   2130c:	stmdbmi	pc!, {r1, r3, r5, r6, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   21310:			; <UNDEFINED> instruction: 0xf7f64479
   21314:	ldr	lr, [fp, #2404]!	; 0x964
   21318:	ldmdavs	r0!, {r0, r2, r3, r5, r8, fp, lr}
   2131c:			; <UNDEFINED> instruction: 0xf7f64479
   21320:	ldmdavs	r0!, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
   21324:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21328:	stmdbmi	sl!, {r0, r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
   2132c:			; <UNDEFINED> instruction: 0xf7f54479
   21330:	str	lr, [sp, #2678]!	; 0xa76
   21334:	ldrbtmi	r4, [r9], #-2344	; 0xfffff6d8
   21338:	ldmdb	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2133c:	blmi	35a9e4 <ASN1_generate_nconf@plt+0x340444>
   21340:	stmdbmi	r6!, {r0, r7, r9, sl, lr}
   21344:			; <UNDEFINED> instruction: 0xf8582404
   21348:	ldrbtmi	r6, [r9], #-3
   2134c:			; <UNDEFINED> instruction: 0xf7f66830
   21350:			; <UNDEFINED> instruction: 0xf7fee946
   21354:	blls	35012c <ASN1_generate_nconf@plt+0x335b8c>
   21358:	blmi	89ad80 <ASN1_generate_nconf@plt+0x8807e0>
   2135c:			; <UNDEFINED> instruction: 0xf8584648
   21360:			; <UNDEFINED> instruction: 0xf7f81003
   21364:	sxtab16	lr, sp, ip, ror #24
   21368:	movwls	r9, #60173	; 0xeb0d
   2136c:	svclt	0x00cbf7fe
   21370:	andeq	r1, r0, r0, lsr #11
   21374:	strdeq	r3, [r3], -r4
   21378:	andeq	r3, r3, ip, lsl #8
   2137c:	andeq	r3, r3, r6, asr #8
   21380:	andeq	r3, r3, r4, asr r4
   21384:	andeq	r3, r3, r8, lsl #8
   21388:	andeq	r3, r3, r6, lsr #8
   2138c:	andeq	r3, r3, sl, asr #6
   21390:	andeq	r3, r3, r2, lsr #3
   21394:	andeq	r3, r3, ip, ror r0
   21398:	andeq	r3, r3, r2, asr #32
   2139c:	andeq	r3, r3, r4, rrx
   213a0:	ldrdeq	r2, [r3], -ip
   213a4:	andeq	r3, r3, lr, lsr #32
   213a8:	andeq	r3, r3, lr, ror #1
   213ac:	andeq	r3, r3, r8, ror #1
   213b0:	andeq	r3, r3, r4, ror #1
   213b4:	andeq	r3, r3, sl, asr #1
   213b8:	andeq	r2, r3, r8, lsr #31
   213bc:	andeq	r2, r3, ip, lsl #31
   213c0:	andeq	r2, r3, r6, lsr pc
   213c4:	andeq	r5, r6, r2, ror r0
   213c8:	andeq	r2, r3, r8, lsr #29
   213cc:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   213d0:	andeq	r2, r3, r8, lsr #30
   213d4:	andeq	r2, r3, r0, lsl #31
   213d8:	andeq	r2, r3, lr, asr pc
   213dc:	andeq	r2, r3, sl, ror #27
   213e0:	andeq	r1, r0, r0, lsl r5
   213e4:	svcmi	0x00f0e92d
   213e8:	stc	6, cr4, [sp, #-16]!
   213ec:			; <UNDEFINED> instruction: 0xf8df8b06
   213f0:			; <UNDEFINED> instruction: 0xf8df2724
   213f4:	ldrbtmi	r3, [sl], #-1828	; 0xfffff8dc
   213f8:			; <UNDEFINED> instruction: 0xf10db0a9
   213fc:			; <UNDEFINED> instruction: 0xf10d0a48
   21400:	tstls	r2, r4, asr r9
   21404:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   21408:			; <UNDEFINED> instruction: 0xf04f9327
   2140c:			; <UNDEFINED> instruction: 0xf7f70300
   21410:			; <UNDEFINED> instruction: 0xf8dfeaa4
   21414:	stmdbls	r2, {r3, r8, r9, sl, sp}
   21418:			; <UNDEFINED> instruction: 0x4603447a
   2141c:	tstls	r2, #32, 12	; 0x2000000
   21420:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   21424:	tstcc	r3, #3358720	; 0x334000
   21428:	tstls	r5, #0, 8
   2142c:	blx	feedd4e4 <ASN1_generate_nconf@plt+0xfeec2f44>
   21430:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   21434:	strtmi	r4, [r0], r6, lsr #12
   21438:	strtmi	r4, [r3], r5, lsr #12
   2143c:	ldrls	r4, [r1], #-1147	; 0xfffffb85
   21440:	stmib	sp, {r4, sl, ip, pc}^
   21444:	strls	r4, [ip], #-1029	; 0xfffffbfb
   21448:	strmi	lr, [r3], #-2509	; 0xfffff633
   2144c:	stmib	sp, {r1, sl, ip, pc}^
   21450:	strls	r4, [sp], #-1038	; 0xfffffbf2
   21454:	strmi	lr, [r9], #-2509	; 0xfffff633
   21458:	strls	r9, [r8], #-1035	; 0xfffffbf5
   2145c:	strmi	r9, [r7], -r7, lsl #6
   21460:	ldc2l	0, cr15, [r0, #176]	; 0xb0
   21464:	suble	r2, r2, r0, lsl #16
   21468:	ldmdacs	sl, {r0, ip, sp}
   2146c:	movwge	sp, #10488	; 0x28f8
   21470:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   21474:			; <UNDEFINED> instruction: 0x47184413
   21478:	andeq	r0, r0, r3, lsl #1
   2147c:			; <UNDEFINED> instruction: 0xffffffe9
   21480:	andeq	r0, r0, pc, asr #3
   21484:			; <UNDEFINED> instruction: 0x000001bb
   21488:			; <UNDEFINED> instruction: 0x000001b3
   2148c:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   21490:	muleq	r0, r7, r1
   21494:	andeq	r0, r0, r3, lsl #3
   21498:	andeq	r0, r0, fp, ror r1
   2149c:	andeq	r0, r0, r5, ror r1
   214a0:	andeq	r0, r0, pc, ror #2
   214a4:	andeq	r0, r0, r9, ror #2
   214a8:	andeq	r0, r0, r3, ror #2
   214ac:	andeq	r0, r0, sp, asr r1
   214b0:	andeq	r0, r0, r7, asr r1
   214b4:	andeq	r0, r0, pc, asr #2
   214b8:	andeq	r0, r0, r3, asr #2
   214bc:	andeq	r0, r0, r7, lsr r1
   214c0:	andeq	r0, r0, sp, rrx
   214c4:	andeq	r0, r0, r1, lsr r1
   214c8:	andeq	r0, r0, fp, lsr #2
   214cc:	andeq	r0, r0, r5, lsr #2
   214d0:	andeq	r0, r0, pc, lsl r1
   214d4:	andeq	r0, r0, r9, lsl r1
   214d8:	andeq	r0, r0, r3, lsl r1
   214dc:	andeq	r0, r0, r3, lsl #2
   214e0:	strdeq	r0, [r0], -r1
   214e4:			; <UNDEFINED> instruction: 0xf02c2601
   214e8:	stmdacs	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   214ec:			; <UNDEFINED> instruction: 0xf02dd1bc
   214f0:	strmi	pc, [r1], r7, lsl #19
   214f4:			; <UNDEFINED> instruction: 0xf0002800
   214f8:	stmdals	r7, {r1, r4, r5, r7, pc}
   214fc:			; <UNDEFINED> instruction: 0xf8df463a
   21500:			; <UNDEFINED> instruction: 0xf04f3624
   21504:			; <UNDEFINED> instruction: 0xf8df0a00
   21508:	ldrbmi	r1, [r0], r0, lsr #12
   2150c:			; <UNDEFINED> instruction: 0x46574656
   21510:	andls	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   21514:			; <UNDEFINED> instruction: 0xf8d94479
   21518:			; <UNDEFINED> instruction: 0xf7f50000
   2151c:			; <UNDEFINED> instruction: 0xf8d9e980
   21520:			; <UNDEFINED> instruction: 0xf04f0000
   21524:			; <UNDEFINED> instruction: 0xf7f80b01
   21528:	ldrtmi	lr, [r0], -r6, lsr #31
   2152c:	mrc	7, 1, APSR_nzcv, cr2, cr7, {7}
   21530:			; <UNDEFINED> instruction: 0xf7f74638
   21534:			; <UNDEFINED> instruction: 0x4650eede
   21538:	bl	1bdf51c <ASN1_generate_nconf@plt+0x1bc4f7c>
   2153c:			; <UNDEFINED> instruction: 0xf7f84640
   21540:			; <UNDEFINED> instruction: 0xf8dfeb04
   21544:			; <UNDEFINED> instruction: 0xf8df25e8
   21548:	ldrbtmi	r3, [sl], #-1488	; 0xfffffa30
   2154c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21550:	subsmi	r9, sl, r7, lsr #22
   21554:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21558:	sbcshi	pc, sl, #64	; 0x40
   2155c:	eorlt	r4, r9, r8, asr r6
   21560:	blhi	1dc85c <ASN1_generate_nconf@plt+0x1c22bc>
   21564:	svchi	0x00f0e8bd
   21568:			; <UNDEFINED> instruction: 0xf93af02d
   2156c:			; <UNDEFINED> instruction: 0xf02c4651
   21570:	stmdacs	r0, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   21574:	svcge	0x0074f47f
   21578:			; <UNDEFINED> instruction: 0xf02ce7bf
   2157c:			; <UNDEFINED> instruction: 0xf029ff71
   21580:	stmdacs	r0, {r0, r1, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   21584:	svcge	0x006cf47f
   21588:	strcc	lr, [r1, #-1975]	; 0xfffff849
   2158c:	strb	r4, [r7, -fp, lsr #13]!
   21590:	strtmi	r3, [ip], -r1, lsl #10
   21594:	strcc	lr, [r1, #-1892]	; 0xfffff89c
   21598:	strb	r9, [r1, -pc, lsl #10]!
   2159c:	tstls	r0, #67108864	; 0x4000000
   215a0:			; <UNDEFINED> instruction: 0xf04fe75e
   215a4:	ldrb	r0, [fp, -r1, lsl #16]
   215a8:	tstls	r1, #67108864	; 0x4000000
   215ac:			; <UNDEFINED> instruction: 0xf02ce758
   215b0:			; <UNDEFINED> instruction: 0xf04fff57
   215b4:	andls	r0, sp, r1, lsl #16
   215b8:			; <UNDEFINED> instruction: 0xf02ce752
   215bc:			; <UNDEFINED> instruction: 0xf04fff51
   215c0:	andls	r0, lr, r1, lsl #16
   215c4:			; <UNDEFINED> instruction: 0xf02ce74c
   215c8:	andls	pc, r9, fp, asr #30
   215cc:	movwcs	lr, #5960	; 0x1748
   215d0:	strb	r9, [r5, -ip, lsl #6]
   215d4:	strls	r3, [r6, #-1281]	; 0xfffffaff
   215d8:	strcc	lr, [r1, #-1858]	; 0xfffff8be
   215dc:	ldr	r9, [pc, -r5, lsl #10]!
   215e0:	strls	r3, [r4, #-1281]	; 0xfffffaff
   215e4:	strcc	lr, [r1, #-1852]	; 0xfffff8c4
   215e8:	ldr	r9, [r9, -r3, lsl #10]!
   215ec:	strls	r3, [r2, #-1281]	; 0xfffffaff
   215f0:			; <UNDEFINED> instruction: 0xf02ce736
   215f4:	andls	pc, sl, r5, lsr pc	; <UNPREDICTABLE>
   215f8:			; <UNDEFINED> instruction: 0xf02ce732
   215fc:			; <UNDEFINED> instruction: 0x464aff31
   21600:			; <UNDEFINED> instruction: 0xf02c2102
   21604:	stmdacs	r0, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
   21608:	svcge	0x002af47f
   2160c:			; <UNDEFINED> instruction: 0xf02ce775
   21610:	andls	pc, fp, r7, lsr #30
   21614:			; <UNDEFINED> instruction: 0xf02ce724
   21618:	bge	5612ac <ASN1_generate_nconf@plt+0x546d0c>
   2161c:			; <UNDEFINED> instruction: 0xf02c2102
   21620:	stmdacs	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   21624:	svcge	0x001cf47f
   21628:			; <UNDEFINED> instruction: 0xf02ce767
   2162c:	andls	pc, r8, r9, lsl pc	; <UNPREDICTABLE>
   21630:			; <UNDEFINED> instruction: 0xf02ce716
   21634:	bge	521290 <ASN1_generate_nconf@plt+0x506cf0>
   21638:			; <UNDEFINED> instruction: 0xf02c2102
   2163c:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}
   21640:	svcge	0x000ef47f
   21644:			; <UNDEFINED> instruction: 0xf8dfe759
   21648:			; <UNDEFINED> instruction: 0xf04f04e8
   2164c:	ldrbmi	r0, [sl], r0, lsl #22
   21650:	ldrbtmi	r4, [r8], #-1752	; 0xfffff928
   21654:			; <UNDEFINED> instruction: 0xf02d465e
   21658:	ldrbmi	pc, [pc], -r3, ror #17	; <UNPREDICTABLE>
   2165c:	stmdals	r8, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   21660:			; <UNDEFINED> instruction: 0xf02a9913
   21664:			; <UNDEFINED> instruction: 0x4607fff7
   21668:			; <UNDEFINED> instruction: 0xf0002800
   2166c:			; <UNDEFINED> instruction: 0xf1b88186
   21670:			; <UNDEFINED> instruction: 0xf0400f00
   21674:			; <UNDEFINED> instruction: 0x46c28130
   21678:	orrlt	r9, fp, #9216	; 0x2400
   2167c:	blcs	482ac <ASN1_generate_nconf@plt+0x2dd0c>
   21680:	mvnhi	pc, r0
   21684:	ldmdbls	r3, {r0, r3, fp, ip, pc}
   21688:			; <UNDEFINED> instruction: 0xffe4f02a
   2168c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   21690:			; <UNDEFINED> instruction: 0x81bdf000
   21694:	ldrne	pc, [ip], #2271	; 0x8df
   21698:	ldrmi	r2, [sl], -r0, lsl #6
   2169c:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
   216a0:	tstls	r1, sl, lsl #16
   216a4:			; <UNDEFINED> instruction: 0xf02b9915
   216a8:	movwcs	pc, #2271	; 0x8df	; <UNPREDICTABLE>
   216ac:	stmdacs	r0, {r0, r7, r9, sl, lr}
   216b0:	mvnhi	pc, r0
   216b4:	ldrtmi	r4, [r1], -r2, lsl #12
   216b8:	ldrtmi	r9, [r8], -r0, lsl #6
   216bc:			; <UNDEFINED> instruction: 0xf7f59b12
   216c0:	strmi	lr, [r3], -r6, lsr #21
   216c4:			; <UNDEFINED> instruction: 0x461e4630
   216c8:	mrc	7, 0, APSR_nzcv, cr2, cr7, {7}
   216cc:			; <UNDEFINED> instruction: 0xf7f84648
   216d0:			; <UNDEFINED> instruction: 0x2e00e972
   216d4:	mvnhi	pc, r0
   216d8:			; <UNDEFINED> instruction: 0x46374638
   216dc:	mcr	7, 0, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
   216e0:	blcs	48318 <ASN1_generate_nconf@plt+0x2dd78>
   216e4:	stfcsd	f5, [r0, #-292]	; 0xfffffedc
   216e8:	sbchi	pc, r8, r0
   216ec:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   216f0:	bhi	45cf18 <ASN1_generate_nconf@plt+0x442978>
   216f4:	eorge	pc, r4, sp, asr #17
   216f8:	ldrbtmi	r2, [fp], #-1537	; 0xfffff9ff
   216fc:	eorlt	pc, r8, sp, asr #17
   21700:			; <UNDEFINED> instruction: 0x801cf8dd
   21704:	cfmadd32	mvax5, mvfx4, mvfx8, mvfx2
   21708:			; <UNDEFINED> instruction: 0xf8df3a90
   2170c:			; <UNDEFINED> instruction: 0xf8dd3430
   21710:	ldrbtmi	fp, [fp], #-60	; 0xffffffc4
   21714:	bcc	45cf40 <ASN1_generate_nconf@plt+0x4429a0>
   21718:	strtcc	pc, [r4], #-2271	; 0xfffff721
   2171c:	mcr	4, 0, r4, cr9, cr11, {3}
   21720:	muls	r5, r0, sl
   21724:	adcsmi	r9, r3, #6144	; 0x1800
   21728:	ldrmi	sp, [r3, #116]!	; 0x74
   2172c:	ldrmi	sp, [r2, #98]!	; 0x62
   21730:	addshi	pc, r0, r0
   21734:	adcsmi	r9, r3, #3072	; 0xc00
   21738:	blls	155854 <ASN1_generate_nconf@plt+0x13b2b4>
   2173c:	strhtle	r4, [r5], -r3
   21740:	adcsmi	r9, r3, #5120	; 0x1400
   21744:	msrhi	CPSR_c, r0
   21748:	adcsmi	r3, r5, #1048576	; 0x100000
   2174c:	addshi	pc, r2, r0, asr #5
   21750:	adcsmi	r9, r3, #2048	; 0x800
   21754:	blmi	fff15ef4 <ASN1_generate_nconf@plt+0xffefb954>
   21758:			; <UNDEFINED> instruction: 0xf8584638
   2175c:	ldmdavs	ip, {r0, r1, ip, sp}
   21760:	stmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21764:			; <UNDEFINED> instruction: 0xf0289008
   21768:	cdp	15, 1, cr15, cr8, cr9, {0}
   2176c:	bls	2281b4 <ASN1_generate_nconf@plt+0x20dc14>
   21770:	strtmi	r4, [r0], -r3, lsl #12
   21774:	blx	155d820 <ASN1_generate_nconf@plt+0x1543280>
   21778:			; <UNDEFINED> instruction: 0x4638e7d4
   2177c:	andcs	sl, r0, #360448	; 0x58000
   21780:	stmia	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21784:			; <UNDEFINED> instruction: 0xf02b9816
   21788:	str	pc, [ip, r5, ror #27]!
   2178c:	stmibmi	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, lr}^
   21790:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   21794:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   21798:	stmda	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2179c:			; <UNDEFINED> instruction: 0xf7f84638
   217a0:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
   217a4:	teqhi	r8, r0	; <UNPREDICTABLE>
   217a8:			; <UNDEFINED> instruction: 0xf8d44638
   217ac:			; <UNDEFINED> instruction: 0xf7f89000
   217b0:	strmi	lr, [r1], -r6, ror #18
   217b4:			; <UNDEFINED> instruction: 0xf7f54648
   217b8:	stmibmi	r4!, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
   217bc:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   217c0:	stmda	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   217c4:	blmi	ff81b6bc <ASN1_generate_nconf@plt+0xff80111c>
   217c8:			; <UNDEFINED> instruction: 0xf85849e1
   217cc:	ldrbtmi	r4, [r9], #-3
   217d0:			; <UNDEFINED> instruction: 0xf7f56820
   217d4:	ldrtmi	lr, [r8], -r4, lsr #16
   217d8:	ldrdls	pc, [r0], -r4
   217dc:	ldc	7, cr15, [ip], {248}	; 0xf8
   217e0:	strbmi	r4, [r8], -r1, lsl #12
   217e4:	bl	fe55f7c0 <ASN1_generate_nconf@plt+0xfe545220>
   217e8:	stmdavs	r0!, {r1, r3, r4, r6, r7, r8, fp, lr}
   217ec:			; <UNDEFINED> instruction: 0xf7f54479
   217f0:			; <UNDEFINED> instruction: 0xe7a2e816
   217f4:			; <UNDEFINED> instruction: 0x46384bd3
   217f8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   217fc:			; <UNDEFINED> instruction: 0xf7f7681c
   21800:			; <UNDEFINED> instruction: 0xf7f6e8f4
   21804:	ldmibmi	r4, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}^
   21808:			; <UNDEFINED> instruction: 0x46024479
   2180c:			; <UNDEFINED> instruction: 0xf7f54620
   21810:	str	lr, [ip, r6, lsl #16]
   21814:	cmpcs	r8, r0, lsl #6
   21818:			; <UNDEFINED> instruction: 0x4638461a
   2181c:	bl	adf7f8 <ASN1_generate_nconf@plt+0xac5258>
   21820:	vnmla.f64	d4, d25, d8
   21824:			; <UNDEFINED> instruction: 0xf8581a10
   21828:	strmi	r4, [r1], r3
   2182c:			; <UNDEFINED> instruction: 0xf7f46820
   21830:			; <UNDEFINED> instruction: 0xf1b9eff6
   21834:			; <UNDEFINED> instruction: 0xf0000f00
   21838:	stmdavs	r0!, {r0, r2, r4, r5, r6, r7, pc}
   2183c:			; <UNDEFINED> instruction: 0xf7f74649
   21840:			; <UNDEFINED> instruction: 0x4648e9bc
   21844:	stc	7, cr15, [r8], #-984	; 0xfffffc28
   21848:	bne	fe45d0b4 <ASN1_generate_nconf@plt+0xfe442b14>
   2184c:			; <UNDEFINED> instruction: 0xf7f46820
   21850:	strb	lr, [sl, -r6, ror #31]!
   21854:			; <UNDEFINED> instruction: 0x46384bbb
   21858:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2185c:			; <UNDEFINED> instruction: 0xf7f7681c
   21860:			; <UNDEFINED> instruction: 0xf7f5e8c4
   21864:	ldmibmi	sp!, {r4, r9, sl, fp, sp, lr, pc}
   21868:			; <UNDEFINED> instruction: 0x46024479
   2186c:			; <UNDEFINED> instruction: 0xf7f44620
   21870:	smmls	pc, r6, pc, lr	; <UNPREDICTABLE>
   21874:	bhi	45d0dc <ASN1_generate_nconf@plt+0x442b3c>
   21878:	blge	29bff4 <ASN1_generate_nconf@plt+0x281a54>
   2187c:	cmncs	r7, fp, lsl #16
   21880:			; <UNDEFINED> instruction: 0xf02a9a14
   21884:	strmi	pc, [r6], -fp, asr #28
   21888:			; <UNDEFINED> instruction: 0xf0002800
   2188c:	blls	441b94 <ASN1_generate_nconf@plt+0x4275f4>
   21890:			; <UNDEFINED> instruction: 0xf1bbb9cb
   21894:			; <UNDEFINED> instruction: 0xf0400f00
   21898:	blls	541bcc <ASN1_generate_nconf@plt+0x52762c>
   2189c:			; <UNDEFINED> instruction: 0x46304639
   218a0:			; <UNDEFINED> instruction: 0xf0002b04
   218a4:			; <UNDEFINED> instruction: 0xf7f580e7
   218a8:	stmdacs	r0, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   218ac:	mrcge	4, 1, APSR_nzcv, cr13, cr15, {3}
   218b0:	bls	1f4728 <ASN1_generate_nconf@plt+0x1da188>
   218b4:			; <UNDEFINED> instruction: 0xf85249aa
   218b8:	ldrbtmi	r9, [r9], #-3
   218bc:	ldrdeq	pc, [r0], -r9
   218c0:	svc	0x00acf7f4
   218c4:			; <UNDEFINED> instruction: 0xf028e62b
   218c8:			; <UNDEFINED> instruction: 0x4639fe59
   218cc:	ldrtmi	r4, [r0], -r2, lsl #12
   218d0:	mcr	7, 7, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
   218d4:	bls	49b850 <ASN1_generate_nconf@plt+0x4812b0>
   218d8:	ldmib	sp, {r0, r1, r4, r5, r9, sl, lr}^
   218dc:			; <UNDEFINED> instruction: 0xf029010d
   218e0:			; <UNDEFINED> instruction: 0x4680fab5
   218e4:			; <UNDEFINED> instruction: 0xf0002800
   218e8:			; <UNDEFINED> instruction: 0xf7f680b2
   218ec:			; <UNDEFINED> instruction: 0x4601e95e
   218f0:			; <UNDEFINED> instruction: 0xf7f74640
   218f4:			; <UNDEFINED> instruction: 0x4606e9b6
   218f8:			; <UNDEFINED> instruction: 0xf0002800
   218fc:			; <UNDEFINED> instruction: 0xf7f780be
   21900:	strmi	lr, [r2], r8, ror #28
   21904:			; <UNDEFINED> instruction: 0xf0002800
   21908:			; <UNDEFINED> instruction: 0x464b8096
   2190c:	strbmi	r4, [r1], -sl, asr #12
   21910:	mrc	7, 4, APSR_nzcv, cr4, cr7, {7}
   21914:			; <UNDEFINED> instruction: 0xf0002800
   21918:	ldrtmi	r8, [r8], -lr, lsl #1
   2191c:	stmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21920:	strmi	r2, [r2], -r1, lsl #2
   21924:			; <UNDEFINED> instruction: 0xf7f84650
   21928:	pkhtbmi	lr, r1, r0, asr #27
   2192c:			; <UNDEFINED> instruction: 0xf0002800
   21930:			; <UNDEFINED> instruction: 0xf7f580be
   21934:			; <UNDEFINED> instruction: 0xf7f5ed4e
   21938:	strmi	lr, [r6], -r0, lsl #25
   2193c:			; <UNDEFINED> instruction: 0xf7f74648
   21940:	vmovcs.16	d16[0], lr
   21944:	sbcshi	pc, r4, r0
   21948:			; <UNDEFINED> instruction: 0x46384631
   2194c:	ldmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21950:	ldrtmi	r4, [r0], -r3, lsl #12
   21954:			; <UNDEFINED> instruction: 0xf7f8461e
   21958:	cdpcs	8, 0, cr14, cr0, cr14, {1}
   2195c:	vbic.i16	q10, #256	; 0x0100
   21960:	bls	201c70 <ASN1_generate_nconf@plt+0x1e76d0>
   21964:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   21968:	ldrdeq	pc, [r0], -r9
   2196c:	sbchi	pc, fp, r0, asr #32
   21970:	ldrbtmi	r4, [r9], #-2428	; 0xfffff684
   21974:	svc	0x0052f7f4
   21978:	blmi	1adb378 <ASN1_generate_nconf@plt+0x1ac0dd8>
   2197c:	bls	1f338c <ASN1_generate_nconf@plt+0x1d8dec>
   21980:	strmi	r4, [r6], -r0, lsl #13
   21984:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   21988:	ldmdbls	r2, {r0, r3, r6, r7, r8, sl, sp, lr, pc}
   2198c:	bge	60c5ec <ASN1_generate_nconf@plt+0x5f204c>
   21990:			; <UNDEFINED> instruction: 0xf7f84638
   21994:	stmdacs	r0, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
   21998:	addshi	pc, r5, r0
   2199c:	ldmdals	r2, {r0, r3, r5, r6, r8, r9, fp, lr}
   219a0:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   219a4:	ldrdls	pc, [r0], -r4
   219a8:	mcr	7, 7, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   219ac:	ldmib	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   219b0:	ldrbtmi	r4, [r9], #-2413	; 0xfffff693
   219b4:	strbmi	r4, [r8], -r2, lsl #12
   219b8:	svc	0x0030f7f4
   219bc:	blcs	4861c <ASN1_generate_nconf@plt+0x2e07c>
   219c0:	mcrge	7, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   219c4:			; <UNDEFINED> instruction: 0xf10d4969
   219c8:	mcr	2, 0, r0, cr10, cr11, {2}
   219cc:			; <UNDEFINED> instruction: 0xf8cd7a10
   219d0:	ldrbtmi	r8, [r9], #-32	; 0xffffffe0
   219d4:			; <UNDEFINED> instruction: 0xf04f46b0
   219d8:	strtmi	r0, [lr], -r0, lsl #18
   219dc:	strtmi	r4, [r5], -pc, lsl #12
   219e0:			; <UNDEFINED> instruction: 0xf1094614
   219e4:			; <UNDEFINED> instruction: 0xf8140901
   219e8:	ldrmi	r2, [r9, #3841]	; 0xf01
   219ec:	movwcs	fp, #44812	; 0xaf0c
   219f0:	stmdavs	r8!, {r1, r3, r4, r5, r8, r9, sp}
   219f4:			; <UNDEFINED> instruction: 0xf7f44639
   219f8:	blls	5dd648 <ASN1_generate_nconf@plt+0x5c30a8>
   219fc:	blle	ffc33068 <ASN1_generate_nconf@plt+0xffc18ac8>
   21a00:	mrc	6, 0, r4, cr10, cr5, {1}
   21a04:			; <UNDEFINED> instruction: 0x46467a10
   21a08:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   21a0c:	blmi	119b484 <ASN1_generate_nconf@plt+0x1180ee4>
   21a10:			; <UNDEFINED> instruction: 0xf8529a07
   21a14:	str	r9, [r2, #3]
   21a18:	stmdavs	r0!, {r0, r2, r4, r6, r8, fp, lr}
   21a1c:			; <UNDEFINED> instruction: 0xf7f44479
   21a20:			; <UNDEFINED> instruction: 0xe6caeefe
   21a24:	stmdavs	r0!, {r0, r1, r4, r6, r8, fp, lr}
   21a28:			; <UNDEFINED> instruction: 0xf7f54479
   21a2c:			; <UNDEFINED> instruction: 0xe70bedd8
   21a30:	bleq	5db74 <ASN1_generate_nconf@plt+0x435d4>
   21a34:	blmi	f1b020 <ASN1_generate_nconf@plt+0xf00a80>
   21a38:	bls	1eb240 <ASN1_generate_nconf@plt+0x1d0ca0>
   21a3c:			; <UNDEFINED> instruction: 0xf852494e
   21a40:	ldrbtmi	r9, [r9], #-3
   21a44:	ldrdeq	pc, [r0], -r9
   21a48:	mcr	7, 7, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   21a4c:	blmi	d9aff0 <ASN1_generate_nconf@plt+0xd80a50>
   21a50:	bls	1f3460 <ASN1_generate_nconf@plt+0x1d8ec0>
   21a54:			; <UNDEFINED> instruction: 0xf8524606
   21a58:	strb	r9, [r0, #-3]!
   21a5c:	bls	1f4728 <ASN1_generate_nconf@plt+0x1da188>
   21a60:	vmlsls.f16	s8, s20, s12	; <UNPREDICTABLE>
   21a64:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   21a68:			; <UNDEFINED> instruction: 0xf8d94479
   21a6c:			; <UNDEFINED> instruction: 0xf7f50000
   21a70:	ldrb	lr, [r4, #-3510]	; 0xfffff24a
   21a74:	b	ff85fa58 <ASN1_generate_nconf@plt+0xff8454b8>
   21a78:	blmi	adb6dc <ASN1_generate_nconf@plt+0xac113c>
   21a7c:	bls	1f348c <ASN1_generate_nconf@plt+0x1d8eec>
   21a80:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   21a84:	ldrtmi	lr, [r0], -fp, asr #10
   21a88:			; <UNDEFINED> instruction: 0xf7f7464e
   21a8c:	blmi	99cb5c <ASN1_generate_nconf@plt+0x9825bc>
   21a90:			; <UNDEFINED> instruction: 0xf8529a07
   21a94:	strb	r9, [r2, #-3]
   21a98:	bls	1f4728 <ASN1_generate_nconf@plt+0x1da188>
   21a9c:			; <UNDEFINED> instruction: 0xf8524938
   21aa0:	ldrbtmi	r9, [r9], #-3
   21aa4:	ldrdeq	pc, [r0], -r9
   21aa8:	ldc	7, cr15, [r8, #980]	; 0x3d4
   21aac:	blmi	79af90 <ASN1_generate_nconf@plt+0x7809f0>
   21ab0:	bls	1f32d0 <ASN1_generate_nconf@plt+0x1d8d30>
   21ab4:			; <UNDEFINED> instruction: 0xf8524933
   21ab8:	ldrbtmi	r9, [r9], #-3
   21abc:	ldrdeq	pc, [r0], -r9
   21ac0:	mcr	7, 5, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
   21ac4:	blmi	61af78 <ASN1_generate_nconf@plt+0x6009d8>
   21ac8:	bls	1f32e8 <ASN1_generate_nconf@plt+0x1d8d48>
   21acc:	vnmls.f16	s8, s16, s29
   21ad0:			; <UNDEFINED> instruction: 0xf8528a10
   21ad4:	ldrbtmi	r9, [r9], #-3
   21ad8:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   21adc:	ldrdeq	pc, [r0], -r9
   21ae0:	mrc	7, 4, APSR_nzcv, cr12, cr4, {7}
   21ae4:	bls	21af58 <ASN1_generate_nconf@plt+0x2009b8>
   21ae8:			; <UNDEFINED> instruction: 0xf8522600
   21aec:	ldr	r9, [r6, #-3]
   21af0:	bls	1f4728 <ASN1_generate_nconf@plt+0x1da188>
   21af4:			; <UNDEFINED> instruction: 0xf8524925
   21af8:	ldrbtmi	r9, [r9], #-3
   21afc:	ldrdeq	pc, [r0], -r9
   21b00:	mcr	7, 4, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
   21b04:	stmdbmi	r2!, {r0, r1, r3, r8, sl, sp, lr, pc}
   21b08:			; <UNDEFINED> instruction: 0xf7f44479
   21b0c:	ldr	lr, [r3, #3720]!	; 0xe88
   21b10:	b	feddfaf4 <ASN1_generate_nconf@plt+0xfedc5554>
   21b14:	andeq	sp, r5, r6, lsl r6
   21b18:	andeq	r1, r0, r0, ror r5
   21b1c:	andeq	r7, r5, r8, asr r4
   21b20:	ldrdeq	sp, [r5], -r0
   21b24:	andeq	r1, r0, r0, lsr #11
   21b28:	andeq	r0, r3, r4, ror #9
   21b2c:	andeq	sp, r5, r2, asr #9
   21b30:	andeq	r7, r5, lr, lsl r2
   21b34:	andeq	r3, r3, sl, lsl ip
   21b38:	andeq	r3, r3, sl, ror #23
   21b3c:	ldrdeq	r3, [r3], -sl
   21b40:	andeq	lr, r3, r4, ror #22
   21b44:	andeq	r1, r0, r0, lsl #10
   21b48:	andeq	r3, r3, r0, lsl #23
   21b4c:	andeq	lr, r3, r2, asr #21
   21b50:	andeq	r3, r3, sl, lsr fp
   21b54:	muleq	r3, r4, sl
   21b58:	strdeq	r3, [r3], -r8
   21b5c:	muleq	r3, r8, sl
   21b60:	andeq	r3, r3, r6, lsl #21
   21b64:	andeq	r0, r4, r2, lsr #13
   21b68:	andeq	r3, r3, r6, ror r9
   21b6c:	andeq	r3, r3, r6, ror #18
   21b70:	andeq	r3, r3, r4, lsl #18
   21b74:	ldrdeq	r3, [r3], -r0
   21b78:	ldrdeq	r3, [r3], -lr
   21b7c:	andeq	r3, r3, r4, lsr r8
   21b80:	andeq	r3, r3, r6, lsr #16
   21b84:	andeq	r3, r3, r6, lsl #15
   21b88:	andeq	fp, r3, r6, lsr #12
   21b8c:	andeq	r3, r3, lr, ror #14
   21b90:	andeq	r3, r3, r8, lsl #15
   21b94:	svcmi	0x00f0e92d
   21b98:	stclmi	0, cr11, [r5], #548	; 0x224
   21b9c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21ba0:	vstrge	d4, [r5, #-912]	; 0xfffffc70
   21ba4:	bmi	ff932d9c <ASN1_generate_nconf@plt+0xff9187fc>
   21ba8:	strbmi	r4, [r8], r4, ror #31
   21bac:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   21bb0:	strbmi	sl, [fp], r6, lsl #24
   21bb4:	movwls	r6, #30747	; 0x781b
   21bb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21bbc:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   21bc0:	strbmi	r9, [lr], -r5, lsl #6
   21bc4:			; <UNDEFINED> instruction: 0xf02b9306
   21bc8:	ldrbtmi	pc, [pc], #-3821	; 21bd0 <ASN1_generate_nconf@plt+0x7630>	; <UNPREDICTABLE>
   21bcc:			; <UNDEFINED> instruction: 0xf02c4682
   21bd0:	stmdacs	r0, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
   21bd4:	addhi	pc, r5, r0
   21bd8:	stmdacs	r8, {r0, ip, sp}
   21bdc:	movwge	sp, #10487	; 0x28f7
   21be0:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   21be4:			; <UNDEFINED> instruction: 0x47184413
   21be8:	andeq	r0, r0, fp, lsr r0
   21bec:			; <UNDEFINED> instruction: 0xffffffe7
   21bf0:	ldrdeq	r0, [r0], -r1
   21bf4:	andeq	r0, r0, fp, lsr #32
   21bf8:	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
   21bfc:	strheq	r0, [r0], -r7
   21c00:	andeq	r0, r0, pc, lsr #1
   21c04:	andeq	r0, r0, r5, lsr #32
   21c08:	muleq	r0, r1, r0
   21c0c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21c10:			; <UNDEFINED> instruction: 0xf02ce7dd
   21c14:	strtmi	pc, [sl], -r5, lsr #24
   21c18:			; <UNDEFINED> instruction: 0xf02b2102
   21c1c:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   21c20:	blmi	ff21637c <ASN1_generate_nconf@plt+0xff1fbddc>
   21c24:	stmibmi	r7, {r1, r4, r6, r9, sl, lr}^
   21c28:	strtmi	r2, [r2], r0, lsl #8
   21c2c:	ldmpl	fp!, {r0, r5, r7, r9, sl, lr}^
   21c30:	sxtabmi	r4, r3, r9, ror #8
   21c34:	ldmdavs	r8, {r0, r8, sl, sp}
   21c38:	ldcl	7, cr15, [r0, #976]!	; 0x3d0
   21c3c:			; <UNDEFINED> instruction: 0xf7f84630
   21c40:	ldrbmi	lr, [r8], -sl, asr #16
   21c44:	stmia	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21c48:			; <UNDEFINED> instruction: 0xf7f74648
   21c4c:	ldrbmi	lr, [r0], -r4, lsr #21
   21c50:	svc	0x00fef7f7
   21c54:			; <UNDEFINED> instruction: 0xf7f74620
   21c58:	bmi	fef1c990 <ASN1_generate_nconf@plt+0xfef023f0>
   21c5c:	ldrbtmi	r4, [sl], #-2997	; 0xfffff44b
   21c60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21c64:	subsmi	r9, sl, r7, lsl #22
   21c68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21c6c:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   21c70:	andlt	r4, r9, r8, lsr #12
   21c74:	svchi	0x00f0e8bd
   21c78:			; <UNDEFINED> instruction: 0xf02cb346
   21c7c:			; <UNDEFINED> instruction: 0x4601fbf1
   21c80:			; <UNDEFINED> instruction: 0xf7f74630
   21c84:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   21c88:	strmi	sp, [r4], -r1, lsr #3
   21c8c:	strmi	r2, [r2], r1, lsl #10
   21c90:	strmi	r4, [r3], r1, lsl #13
   21c94:			; <UNDEFINED> instruction: 0xf02ce7d2
   21c98:	strmi	pc, [r0], r3, ror #23
   21c9c:			; <UNDEFINED> instruction: 0xf02ce797
   21ca0:	pkhtbmi	pc, r3, pc, asr #23	; <UNPREDICTABLE>
   21ca4:			; <UNDEFINED> instruction: 0xf02ce793
   21ca8:			; <UNDEFINED> instruction: 0x4622fbdb
   21cac:			; <UNDEFINED> instruction: 0xf02b2102
   21cb0:	stmdacs	r0, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   21cb4:	ldr	sp, [r4, fp, lsl #3]!
   21cb8:	strcs	r4, [r0, #-2212]	; 0xfffff75c
   21cbc:	strtmi	r4, [sl], ip, lsr #12
   21cc0:	sxtabmi	r4, r9, r8, ror #8
   21cc4:	stc2	0, cr15, [ip, #176]!	; 0xb0
   21cc8:	ldr	r4, [r7, fp, lsr #13]!
   21ccc:	svc	0x0028f7f5
   21cd0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   21cd4:			; <UNDEFINED> instruction: 0x4604d1d1
   21cd8:	strmi	r4, [r1], r2, lsl #13
   21cdc:	strcs	r4, [r1, #-1667]	; 0xfffff97d
   21ce0:			; <UNDEFINED> instruction: 0xf02ce7ac
   21ce4:	strmi	pc, [r5], -sp, lsl #27
   21ce8:	orrsle	r2, sl, r0, lsl #16
   21cec:	svceq	0x0000f1b9
   21cf0:			; <UNDEFINED> instruction: 0x4604d077
   21cf4:			; <UNDEFINED> instruction: 0xf7f74683
   21cf8:	strmi	lr, [r2], sl, asr #31
   21cfc:			; <UNDEFINED> instruction: 0xf0002800
   21d00:			; <UNDEFINED> instruction: 0xf7f6808d
   21d04:	strmi	lr, [r1], ip, lsl #30
   21d08:			; <UNDEFINED> instruction: 0xf0002800
   21d0c:	andscs	r8, r6, fp, lsl #1
   21d10:	svc	0x00b6f7f7
   21d14:			; <UNDEFINED> instruction: 0x3014f8d9
   21d18:	strmi	r9, [r2], -r0, lsl #6
   21d1c:	stmib	sl, {r0, r2, r4, sp}^
   21d20:			; <UNDEFINED> instruction: 0xf7f72904
   21d24:	blls	5dbe4 <ASN1_generate_nconf@plt+0x43644>
   21d28:	tstvs	r8, r1, lsl #2
   21d2c:	ldrdeq	pc, [r0], -r9
   21d30:	svc	0x00c4f7f7
   21d34:	rsbsle	r2, r7, r0, lsl #16
   21d38:	mrc	7, 7, APSR_nzcv, cr2, cr5, {7}
   21d3c:			; <UNDEFINED> instruction: 0xf0002800
   21d40:			; <UNDEFINED> instruction: 0xf8c980a8
   21d44:	tstlt	r4, ip
   21d48:			; <UNDEFINED> instruction: 0xf7f74621
   21d4c:			; <UNDEFINED> instruction: 0xf7f5ea90
   21d50:	strmi	lr, [r4], -r8, ror #29
   21d54:	rsble	r2, r4, r0, lsl #16
   21d58:	andeq	pc, r8, r9, asr #17
   21d5c:			; <UNDEFINED> instruction: 0xf0002e00
   21d60:	blmi	1f01fd4 <ASN1_generate_nconf@plt+0x1ee7a34>
   21d64:			; <UNDEFINED> instruction: 0xf8cd2200
   21d68:	ldrmi	r8, [r0], r8
   21d6c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   21d70:	strls	fp, [r3, #-2560]	; 0xfffff600
   21d74:			; <UNDEFINED> instruction: 0x4630469b
   21d78:	ldmda	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21d7c:	ble	1b73384 <ASN1_generate_nconf@plt+0x1b58de4>
   21d80:	ldrtmi	r4, [r0], -r1, asr #12
   21d84:	stcl	7, cr15, [r6], #976	; 0x3d0
   21d88:	pkhtbmi	r4, r2, r9, asr #12
   21d8c:	svc	0x0018f7f5
   21d90:	stmdacs	r0, {r0, r2, r9, sl, lr}
   21d94:	addshi	pc, r8, r0
   21d98:	ldrmi	r2, [sl], -r0, lsl #6
   21d9c:			; <UNDEFINED> instruction: 0xf7f54619
   21da0:	strmi	lr, [r1], r6, lsr #21
   21da4:	adc	fp, lr, r8, ror r9
   21da8:			; <UNDEFINED> instruction: 0xf7f54648
   21dac:	stmdavs	r1, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   21db0:	smlawblt	r9, r2, r6, r4
   21db4:			; <UNDEFINED> instruction: 0xf7f74620
   21db8:	movwcs	lr, #2650	; 0xa5a
   21dbc:	andcc	pc, r0, sl, asr #17
   21dc0:			; <UNDEFINED> instruction: 0xf7f54650
   21dc4:	strbmi	lr, [r8], -r8, ror #21
   21dc8:	stmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21dcc:	mvnle	r2, r0, lsl #16
   21dd0:			; <UNDEFINED> instruction: 0xf1084628
   21dd4:			; <UNDEFINED> instruction: 0xf7f70801
   21dd8:	strbmi	lr, [r8], -r2, ror #31
   21ddc:	svc	0x007af7f7
   21de0:	ldrbmi	lr, [r8], -r9, asr #15
   21de4:	cmncs	r2, r5, lsl #20
   21de8:	blx	fe65de9a <ASN1_generate_nconf@plt+0xfe6438fa>
   21dec:	movtlt	r4, #1667	; 0x683
   21df0:	blcs	148a0c <ASN1_generate_nconf@plt+0x12e46c>
   21df4:	vhadd.s8	d29, d8, d26
   21df8:	addsmi	r0, r3, #1342177280	; 0x50000000
   21dfc:	blmi	1455e60 <ASN1_generate_nconf@plt+0x143b8c0>
   21e00:	ldmdbmi	r4, {sl, sp}^
   21e04:	strtmi	r4, [r1], r2, lsr #13
   21e08:	ldrbtmi	r5, [r9], #-2301	; 0xfffff703
   21e0c:			; <UNDEFINED> instruction: 0xf7f46828
   21e10:	stmdavs	r8!, {r1, r2, r8, sl, fp, sp, lr, pc}
   21e14:	bl	bdfdfc <ASN1_generate_nconf@plt+0xbc585c>
   21e18:	str	r2, [pc, -r1, lsl #10]
   21e1c:	strcs	r4, [r1, #-1665]	; 0xfffff97f
   21e20:	strmi	lr, [r1], ip, lsl #14
   21e24:	str	r2, [r9, -r1, lsl #10]
   21e28:	strcs	r4, [r1, #-1665]	; 0xfffff97f
   21e2c:	strtmi	lr, [fp], -r6, lsl #14
   21e30:	strtmi	r4, [r9], -sl, lsr #12
   21e34:	stc	7, cr15, [r6], #-980	; 0xfffffc2c
   21e38:	stccs	6, cr4, [r0], {4}
   21e3c:	svcge	0x005bf47f
   21e40:			; <UNDEFINED> instruction: 0x462ce7dd
   21e44:	strtmi	r4, [r9], sl, lsr #13
   21e48:	ldrbt	r2, [r7], r1, lsl #10
   21e4c:			; <UNDEFINED> instruction: 0xf7f84629
   21e50:			; <UNDEFINED> instruction: 0x4604e872
   21e54:			; <UNDEFINED> instruction: 0xf47f2c00
   21e58:	ldrb	sl, [r0, lr, asr #30]
   21e5c:	ldmib	sp, {r2, r6, r9, sl, lr}^
   21e60:	ldmib	sp, {r9, fp, ip, sp, pc}^
   21e64:	bls	1c3274 <ASN1_generate_nconf@plt+0x1a8cd4>
   21e68:	cmncs	r7, r0, asr #12
   21e6c:	blx	15ddf1e <ASN1_generate_nconf@plt+0x15c397e>
   21e70:	teqlt	r0, #135266304	; 0x8100000
   21e74:	blcs	148a94 <ASN1_generate_nconf@plt+0x12e4f4>
   21e78:	vqadd.s8	d29, d8, d14
   21e7c:	addsmi	r0, r3, #1342177280	; 0x50000000
   21e80:	cmnlt	ip, r2
   21e84:	ldrb	r2, [r9], r0, lsl #8
   21e88:			; <UNDEFINED> instruction: 0xf7f64651
   21e8c:			; <UNDEFINED> instruction: 0x4604ea9e
   21e90:			; <UNDEFINED> instruction: 0x4681e7f7
   21e94:	ldrb	r2, [r1], r1, lsl #10
   21e98:			; <UNDEFINED> instruction: 0xe7e44634
   21e9c:	ldm	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21ea0:	strcs	r4, [r1, #-2855]	; 0xfffff4d9
   21ea4:	ldmpl	pc!, {r2, r3, r5, r8, fp, lr}^	; <UNPREDICTABLE>
   21ea8:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   21eac:	ldc	7, cr15, [r6], #976	; 0x3d0
   21eb0:			; <UNDEFINED> instruction: 0xf7f86838
   21eb4:	strb	lr, [r1], r0, ror #21
   21eb8:			; <UNDEFINED> instruction: 0xf7f74651
   21ebc:			; <UNDEFINED> instruction: 0x4604ee9a
   21ec0:			; <UNDEFINED> instruction: 0x4604e7df
   21ec4:	ldrt	r2, [r9], r1, lsl #10
   21ec8:			; <UNDEFINED> instruction: 0x46524b1d
   21ecc:	strmi	r4, [r4], -r3, lsr #18
   21ed0:	ldrdlt	pc, [r0], -sp
   21ed4:	ldrbtmi	r5, [r9], #-2301	; 0xfffff703
   21ed8:	ldrdge	pc, [r4], -sp
   21edc:			; <UNDEFINED> instruction: 0xf7f46828
   21ee0:			; <UNDEFINED> instruction: 0x4620ec9e
   21ee4:	svc	0x005af7f7
   21ee8:			; <UNDEFINED> instruction: 0xf7f74620
   21eec:	ldmdbmi	ip, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   21ef0:	stmdavs	r8!, {sl, sp}
   21ef4:	ldrbtmi	r4, [r9], #-1697	; 0xfffff95f
   21ef8:	ldc	7, cr15, [r0], {244}	; 0xf4
   21efc:			; <UNDEFINED> instruction: 0xf7f86828
   21f00:	strcs	lr, [r1, #-2746]	; 0xfffff546
   21f04:	blmi	3db974 <ASN1_generate_nconf@plt+0x3c13d4>
   21f08:	ldmdbmi	r6, {r2, r3, r5, r9, sl, lr}
   21f0c:			; <UNDEFINED> instruction: 0xf8dd4652
   21f10:	ldmpl	sp!, {ip, sp, pc}^
   21f14:			; <UNDEFINED> instruction: 0xf8dd4479
   21f18:	stmdavs	r8!, {r2, sp, pc}
   21f1c:	ldcl	7, cr15, [lr], #-976	; 0xfffffc30
   21f20:			; <UNDEFINED> instruction: 0xf7f74620
   21f24:			; <UNDEFINED> instruction: 0x4648ef3c
   21f28:	mrc	7, 6, APSR_nzcv, cr4, cr7, {7}
   21f2c:	svclt	0x0000e7df
   21f30:	andeq	ip, r5, r8, ror #28
   21f34:	andeq	r1, r0, r0, ror r5
   21f38:	andeq	r6, r5, r2, ror #28
   21f3c:	andeq	ip, r5, r2, asr #28
   21f40:	andeq	r1, r0, r0, lsr #11
   21f44:	andeq	pc, r2, r8, asr #27
   21f48:	andeq	ip, r5, lr, lsr #27
   21f4c:	andeq	r6, r5, r0, asr sp
   21f50:	andeq	r1, r3, r4, lsr #23
   21f54:	andeq	r3, r3, lr, lsl #16
   21f58:	ldrdeq	r3, [r3], -r8
   21f5c:	andeq	r3, r3, r6, asr r7
   21f60:	andeq	r3, r3, lr, ror #14
   21f64:	andeq	r3, r3, r4, lsr r7
   21f68:			; <UNDEFINED> instruction: 0x460eb5f8
   21f6c:	strmi	r6, [r4], -r5, lsl #17
   21f70:			; <UNDEFINED> instruction: 0x4628491a
   21f74:			; <UNDEFINED> instruction: 0xf7f64479
   21f78:	tstlt	r0, lr, lsl #28
   21f7c:	ldmdbmi	r8, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   21f80:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   21f84:	mcr	7, 0, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
   21f88:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   21f8c:			; <UNDEFINED> instruction: 0xf7f6d1f6
   21f90:	stmdavc	sl!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   21f94:			; <UNDEFINED> instruction: 0xf8336803
   21f98:	ldreq	r3, [fp, #18]
   21f9c:	strtmi	sp, [r8], -lr, ror #11
   21fa0:	bl	a5ff7c <ASN1_generate_nconf@plt+0xa459dc>
   21fa4:	rscle	r2, r9, r0, lsl #16
   21fa8:	stmiavs	r2!, {r1, r2, r3, r8, fp, lr}
   21fac:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   21fb0:	ldc	7, cr15, [r4], #-976	; 0xfffffc30
   21fb4:	movwcc	r6, #6259	; 0x1873
   21fb8:	blcs	fa18c <ASN1_generate_nconf@plt+0xdfbec>
   21fbc:	stmdbmi	sl, {r1, r2, ip, lr, pc}
   21fc0:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   21fc4:	ldrhtmi	lr, [r8], #141	; 0x8d
   21fc8:	stclt	7, cr15, [r6], #-976	; 0xfffffc30
   21fcc:	ldmdavs	r0!, {r0, r1, r2, r8, fp, lr}
   21fd0:			; <UNDEFINED> instruction: 0xf7f44479
   21fd4:	rsbsvs	lr, r7, r4, lsr #24
   21fd8:	svclt	0x0000bdf8
   21fdc:	ldrdeq	r3, [r3], -r0
   21fe0:	andeq	r3, r3, r6, asr #15
   21fe4:	muleq	r3, lr, r7
   21fe8:	andeq	r4, r4, r2, lsr #32
   21fec:			; <UNDEFINED> instruction: 0x0003e2b0
   21ff0:	svcmi	0x00f0e92d
   21ff4:	bmi	feff384c <ASN1_generate_nconf@plt+0xfefd92ac>
   21ff8:	blmi	feff387c <ASN1_generate_nconf@plt+0xfefd92dc>
   21ffc:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   22000:	rscsls	pc, r8, #14614528	; 0xdf0000
   22004:	ldmdalt	r1, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   22008:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   2200c:			; <UNDEFINED> instruction: 0xf8dd44f9
   22010:			; <UNDEFINED> instruction: 0x460da058
   22014:	movwls	r6, #22555	; 0x581b
   22018:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2201c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   22020:	blls	546c34 <ASN1_generate_nconf@plt+0x52c694>
   22024:	blls	586c2c <ASN1_generate_nconf@plt+0x56c68c>
   22028:	and	r9, r0, r1, lsl #6
   2202c:	movwcs	sp, #49	; 0x31
   22030:	ldrmi	r2, [sl], -sl, lsl #2
   22034:			; <UNDEFINED> instruction: 0xf7f74620
   22038:	ldmdblt	r0!, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
   2203c:	strmi	r4, [r2], -r3, lsl #12
   22040:	strtmi	r2, [r0], -r2, lsl #2
   22044:	mcr	7, 4, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
   22048:			; <UNDEFINED> instruction: 0xf44fbb18
   2204c:	strtmi	r5, [r9], -r0, lsl #4
   22050:			; <UNDEFINED> instruction: 0xf7f74620
   22054:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr, pc}
   22058:	blmi	fea98c00 <ASN1_generate_nconf@plt+0xfea7e660>
   2205c:	stmibmi	r9!, {r1, r4, r6, r9, sl, lr}
   22060:			; <UNDEFINED> instruction: 0xf8592401
   22064:	ldrbtmi	r5, [r9], #-3
   22068:			; <UNDEFINED> instruction: 0xf7f46828
   2206c:	stmdavs	r8!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   22070:	b	60058 <ASN1_generate_nconf@plt+0x45ab8>
   22074:	blmi	fe834b0c <ASN1_generate_nconf@plt+0xfe81a56c>
   22078:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2207c:	blls	17c0ec <ASN1_generate_nconf@plt+0x161b4c>
   22080:			; <UNDEFINED> instruction: 0xf04f405a
   22084:			; <UNDEFINED> instruction: 0xf0400300
   22088:			; <UNDEFINED> instruction: 0x46208132
   2208c:	pop	{r0, r1, r2, ip, sp, pc}
   22090:			; <UNDEFINED> instruction: 0xf1b88ff0
   22094:	andsle	r0, r5, r0, lsl #30
   22098:	andcs	sl, r0, #4, 22	; 0x1000
   2209c:			; <UNDEFINED> instruction: 0x46202178
   220a0:	mrc	7, 2, APSR_nzcv, cr6, cr7, {7}
   220a4:	stmdals	r4, {r0, r1, r4, r9, fp, ip, pc}
   220a8:			; <UNDEFINED> instruction: 0xf7f64641
   220ac:	stmdacs	r0, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   220b0:	addhi	pc, r8, r0, lsl #6
   220b4:	ldmibmi	r5, {r4, r6, r8, ip, lr, pc}
   220b8:	strcs	r4, [r1], #-1584	; 0xfffff9d0
   220bc:			; <UNDEFINED> instruction: 0xf7f44479
   220c0:	ldrb	lr, [r7, lr, lsr #23]
   220c4:			; <UNDEFINED> instruction: 0xf1bb4620
   220c8:	subsle	r0, r2, r0, lsl #30
   220cc:	strbmi	sl, [r2], -r4, lsl #22
   220d0:			; <UNDEFINED> instruction: 0xf7f72178
   220d4:			; <UNDEFINED> instruction: 0x4658ee3e
   220d8:	mrrc	7, 15, pc, ip, cr6	; <UNPREDICTABLE>
   220dc:	svcpl	0x0000f5b0
   220e0:	stmdals	r4, {r1, r2, r3, r4, r5, r6, sl, fp, ip, lr, pc}
   220e4:	strtmi	sl, [r9], -r3, lsl #20
   220e8:	ldmdb	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   220ec:			; <UNDEFINED> instruction: 0xf0002800
   220f0:	blls	44231c <ASN1_generate_nconf@plt+0x427d7c>
   220f4:	cmnle	ip, r0, lsl #22
   220f8:			; <UNDEFINED> instruction: 0xf0002f02
   220fc:	stmdbls	r0, {r4, r7, pc}
   22100:	rsbsle	r2, r5, r0, lsl #18
   22104:			; <UNDEFINED> instruction: 0xf7f54630
   22108:	blls	9cab8 <ASN1_generate_nconf@plt+0x82518>
   2210c:	stmibmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
   22110:			; <UNDEFINED> instruction: 0x4630461a
   22114:			; <UNDEFINED> instruction: 0xf7f44479
   22118:	ldmdbmi	lr!, {r1, r7, r8, r9, fp, sp, lr, pc}^
   2211c:			; <UNDEFINED> instruction: 0x46304652
   22120:			; <UNDEFINED> instruction: 0xf7f44479
   22124:	blls	11cf1c <ASN1_generate_nconf@plt+0x10297c>
   22128:	vldmdble	r8!, {d2-d1}
   2212c:	ldrdge	pc, [r8, #143]!	; 0x8f
   22130:			; <UNDEFINED> instruction: 0xf8df1e6c
   22134:	ldrbtmi	fp, [sl], #488	; 0x1e8
   22138:	stmdavc	r2!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   2213c:			; <UNDEFINED> instruction: 0x46304651
   22140:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
   22144:	bl	1ae011c <ASN1_generate_nconf@plt+0x1ac5b7c>
   22148:	blls	ef158 <ASN1_generate_nconf@plt+0xd4bb8>
   2214c:	adcmi	r1, r3, #100, 22	; 0x19000
   22150:	ldmiblt	r7!, {r0, r2, r5, r8, sl, fp, ip, lr, pc}^
   22154:	ldrb	r4, [r0, ip, asr #12]!
   22158:	strcs	r4, [r1], #-2921	; 0xfffff497
   2215c:			; <UNDEFINED> instruction: 0xf8594970
   22160:	ldrbtmi	r5, [r9], #-3
   22164:			; <UNDEFINED> instruction: 0xf7f46828
   22168:	stmdavs	r8!, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   2216c:	stmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22170:	vst1.32	{d30}, [pc], r0
   22174:	strtmi	r5, [r9], -r0, lsl #4
   22178:	stcl	7, cr15, [r6], #980	; 0x3d4
   2217c:	andls	r2, r3, r0, lsl #16
   22180:	blmi	1818c64 <ASN1_generate_nconf@plt+0x17fe6c4>
   22184:			; <UNDEFINED> instruction: 0xf8592401
   22188:	ldmdavs	r8, {r0, r1, ip, sp}
   2218c:	ldmdb	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22190:			; <UNDEFINED> instruction: 0x4659e770
   22194:			; <UNDEFINED> instruction: 0xf7f44630
   22198:	strbmi	lr, [ip], -r2, asr #22
   2219c:	stmdbmi	r1!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   221a0:	strcs	r4, [r0], #-1584	; 0xfffff9d0
   221a4:			; <UNDEFINED> instruction: 0xf7f44479
   221a8:			; <UNDEFINED> instruction: 0xf1b8eb3a
   221ac:			; <UNDEFINED> instruction: 0xf43f0f00
   221b0:	bmi	178df3c <ASN1_generate_nconf@plt+0x177399c>
   221b4:	stmdbls	r3, {r6, r9, sl, lr}
   221b8:	cmpcs	r1, #64, 4	; <UNPREDICTABLE>
   221bc:			; <UNDEFINED> instruction: 0xf7f8447a
   221c0:	smmls	r7, r8, r9, lr
   221c4:			; <UNDEFINED> instruction: 0x46304959
   221c8:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
   221cc:	bl	9e01a4 <ASN1_generate_nconf@plt+0x9c5c04>
   221d0:	bls	11bf18 <ASN1_generate_nconf@plt+0x101978>
   221d4:	ldrtmi	r4, [r0], -r9, lsr #12
   221d8:			; <UNDEFINED> instruction: 0xf7f62400
   221dc:	strb	lr, [r4, r6, ror #29]!
   221e0:	andls	r4, r3, r3, asr r9
   221e4:			; <UNDEFINED> instruction: 0xf0284479
   221e8:			; <UNDEFINED> instruction: 0x4605fad7
   221ec:	ldrb	r4, [r8, -r0, lsl #13]!
   221f0:	bcs	489fc <ASN1_generate_nconf@plt+0x2e45c>
   221f4:	stmdbmi	pc, {r0, r4, r7, ip, lr, pc}^	; <UNPREDICTABLE>
   221f8:			; <UNDEFINED> instruction: 0x46304653
   221fc:			; <UNDEFINED> instruction: 0xf7f44479
   22200:	ldr	lr, [r0, lr, lsl #22]
   22204:	strcs	r4, [r1], #-2878	; 0xfffff4c2
   22208:			; <UNDEFINED> instruction: 0xf859494b
   2220c:	ldrbtmi	r5, [r9], #-3
   22210:			; <UNDEFINED> instruction: 0xf7f46828
   22214:	stmdavs	r8!, {r2, r8, r9, fp, sp, lr, pc}
   22218:	stmdb	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2221c:	ldrbmi	lr, [r0], -r5, asr #15
   22220:	ldmda	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22224:	stmdacs	r0, {r0, r1, r2, r6, sl, fp, ip}
   22228:			; <UNDEFINED> instruction: 0xf10ad059
   2222c:	blls	42f630 <ASN1_generate_nconf@plt+0x415090>
   22230:	stmdbeq	r0, {r2, r8, r9, fp, sp, lr, pc}
   22234:			; <UNDEFINED> instruction: 0xf8124622
   22238:	stmdbcs	sl, {r0, r8, r9, sl, fp, ip}
   2223c:	movwcc	fp, #7944	; 0x1f08
   22240:	mvnsle	r4, sl, asr #10
   22244:			; <UNDEFINED> instruction: 0x465118f8
   22248:	blx	fe9de2f0 <ASN1_generate_nconf@plt+0xfe9c3d50>
   2224c:	stceq	0, cr15, [r0], {79}	; 0x4f
   22250:			; <UNDEFINED> instruction: 0xf04f4663
   22254:			; <UNDEFINED> instruction: 0xf04f0a5c
   22258:	strmi	r0, [r7], -lr, ror #28
   2225c:	svcne	0x0001f814
   22260:	ldmne	r8!, {r1, r3, r4, r6, sl, fp, ip}
   22264:	svclt	0x0005290a
   22268:	andge	pc, r3, r7, lsl #16
   2226c:	ldrbtpl	r3, [r9], #770	; 0x302
   22270:	svclt	0x000a18f8
   22274:	stceq	0, cr15, [r1], {79}	; 0x4f
   22278:			; <UNDEFINED> instruction: 0xf8074613
   2227c:	strbmi	lr, [ip, #-2]
   22280:	movwcs	sp, #492	; 0x1ec
   22284:			; <UNDEFINED> instruction: 0xf1bc7003
   22288:			; <UNDEFINED> instruction: 0xd1220f00
   2228c:	blcs	48ea0 <ASN1_generate_nconf@plt+0x2e900>
   22290:			; <UNDEFINED> instruction: 0xf8dfdd10
   22294:			; <UNDEFINED> instruction: 0xf105a0a8
   22298:	ldrbtmi	r3, [sl], #2559	; 0x9ff
   2229c:	ldrbmi	r4, [r1], -ip, asr #12
   222a0:	svccs	0x0001f819
   222a4:			; <UNDEFINED> instruction: 0xf7f44630
   222a8:	strcc	lr, [r2], #-2746	; 0xfffff546
   222ac:	blne	1948ec0 <ASN1_generate_nconf@plt+0x192e920>
   222b0:	lfmle	f4, 2, [r3], #652	; 0x28c
   222b4:	ldrtmi	r4, [sl], -r2, lsr #18
   222b8:	strcs	r4, [r0], #-1584	; 0xfffff9d0
   222bc:			; <UNDEFINED> instruction: 0xf7f44479
   222c0:	stmdbmi	r0!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
   222c4:	vmin.s8	d20, d0, d24
   222c8:	ldrbtmi	r2, [r9], #-570	; 0xfffffdc6
   222cc:	stc	7, cr15, [r6], {245}	; 0xf5
   222d0:	ldmdbmi	sp, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   222d4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   222d8:	stmib	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   222dc:			; <UNDEFINED> instruction: 0x4651e7d6
   222e0:			; <UNDEFINED> instruction: 0xf0282001
   222e4:	blls	460c50 <ASN1_generate_nconf@plt+0x4466b0>
   222e8:	andvc	r4, r3, r7, lsl #12
   222ec:			; <UNDEFINED> instruction: 0xf7f6e7ce
   222f0:	svclt	0x0000eec8
   222f4:	andeq	ip, r5, lr, lsl #20
   222f8:	andeq	r1, r0, r0, ror r5
   222fc:	andeq	ip, r5, r0, lsl #20
   22300:	andeq	r1, r0, r0, lsr #11
   22304:	andeq	r3, r3, lr, ror #13
   22308:	muleq	r5, r4, r9
   2230c:			; <UNDEFINED> instruction: 0x000336bc
   22310:	andeq	r3, r3, r0, ror #13
   22314:	ldrdeq	r3, [r3], -r8
   22318:			; <UNDEFINED> instruction: 0x000336b6
   2231c:	andeq	r5, r3, r4, lsr #7
   22320:	andeq	r3, r3, lr, lsr #12
   22324:	ldrdeq	lr, [r3], -ip
   22328:	andeq	r3, r3, r0, lsr #12
   2232c:	muleq	r3, lr, r5
   22330:	andeq	r3, r3, r4, asr #11
   22334:	andeq	r3, r3, r4, lsl #12
   22338:	andeq	r3, r3, lr, lsr #11
   2233c:	andeq	r3, r3, r2, asr r5
   22340:	andeq	r3, r3, r8, lsl r5
   22344:	andeq	r3, r3, r2, lsl r5
   22348:	strdeq	r3, [r3], -sl
   2234c:	svcmi	0x00f0e92d
   22350:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   22354:	strmi	r8, [ip], -r4, lsl #22
   22358:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2235c:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22360:	stmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
   22364:	ldmpl	r3, {r0, r5, r7, ip, sp, pc}^
   22368:	andeq	pc, r5, #72, 4	; 0x80000004
   2236c:	tstls	pc, #1769472	; 0x1b0000
   22370:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22374:	ldrmi	r2, [fp], r0, lsl #6
   22378:	tstls	r9, #24, 6	; 0x60000000
   2237c:	movwls	r4, #46808	; 0xb6d8
   22380:	andsls	r4, fp, #227540992	; 0xd900000
   22384:	blx	ffb5e438 <ASN1_generate_nconf@plt+0xffb43e98>
   22388:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2238c:			; <UNDEFINED> instruction: 0x46064479
   22390:	andpl	pc, r0, pc, asr #8
   22394:	blx	5e43c <ASN1_generate_nconf@plt+0x43e9c>
   22398:	ldrtmi	r4, [r0], -r7, lsl #12
   2239c:	stmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   223a0:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   223a4:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx1
   223a8:	ldrbtmi	r7, [sl], #-2576	; 0xfffff5f0
   223ac:			; <UNDEFINED> instruction: 0x465f465e
   223b0:	strtmi	r4, [r8], -r3, lsl #12
   223b4:			; <UNDEFINED> instruction: 0xf02b9312
   223b8:			; <UNDEFINED> instruction: 0xf8dffaf5
   223bc:	ldrbmi	r3, [sp], -r8, asr #16
   223c0:	rscscc	pc, pc, #79	; 0x4f
   223c4:	sublt	pc, ip, sp, asr #17
   223c8:	movwls	r4, #38011	; 0x947b
   223cc:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   223d0:	bllt	39cb0c <ASN1_generate_nconf@plt+0x38256c>
   223d4:			; <UNDEFINED> instruction: 0xf8cd447b
   223d8:	stmib	sp, {r2, r6, ip, sp, pc}^
   223dc:			; <UNDEFINED> instruction: 0xf8cdbb0f
   223e0:	andls	fp, sl, #48	; 0x30
   223e4:	strmi	r9, [r2], r8, lsl #6
   223e8:	cdp2	0, 0, cr15, cr12, cr11, {1}
   223ec:	stmdacs	r0, {r2, r9, sl, lr}
   223f0:	ldccs	0, cr13, [r6], {66}	; 0x42
   223f4:	bicshi	pc, r7, r0, lsl #6
   223f8:	blle	ffd69584 <ASN1_generate_nconf@plt+0xffd4efe4>
   223fc:	cfldrscs	mvf3, [r7], {1}
   22400:	movwge	sp, #10482	; 0x28f2
   22404:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   22408:			; <UNDEFINED> instruction: 0x47184413
   2240c:	andeq	r0, r0, r5, asr #7
   22410:			; <UNDEFINED> instruction: 0xffffffdd
   22414:	andeq	r0, r0, r5, ror r5
   22418:	andeq	r0, r0, r7, lsr r5
   2241c:	muleq	r0, r7, r3
   22420:	andeq	r0, r0, r1, rrx
   22424:	andeq	r0, r0, pc, lsr #10
   22428:	andeq	r0, r0, r7, lsr #10
   2242c:	andeq	r0, r0, pc, lsl r5
   22430:	andeq	r0, r0, r1, lsl r5
   22434:	andeq	r0, r0, r5, lsl #10
   22438:	strdeq	r0, [r0], -sp
   2243c:	andeq	r0, r0, r7, ror #9
   22440:	ldrdeq	r0, [r0], -r9
   22444:	ldrdeq	r0, [r0], -r3
   22448:	andeq	r0, r0, sp, asr #9
   2244c:	andeq	r0, r0, r7, asr #9
   22450:	andeq	r0, r0, r1, asr #9
   22454:			; <UNDEFINED> instruction: 0x000004bb
   22458:			; <UNDEFINED> instruction: 0x000004b3
   2245c:	andeq	r0, r0, fp, lsr #9
   22460:	muleq	r0, r1, r4
   22464:	andeq	r0, r0, r5, ror r4
   22468:	andeq	r0, r0, r1, ror #8
   2246c:	stc2l	0, cr15, [sl, #172]	; 0xac
   22470:	strmi	r2, [r4], -r2, lsl #10
   22474:			; <UNDEFINED> instruction: 0xd1bc2800
   22478:			; <UNDEFINED> instruction: 0xf02c9514
   2247c:	vsubne.f16	s30, s7, s2	; <UNPREDICTABLE>
   22480:	movwcs	fp, #7960	; 0x1f18
   22484:	andsls	r4, r5, sp, lsl r6
   22488:	svclt	0x00d42801
   2248c:			; <UNDEFINED> instruction: 0xf0032300
   22490:	movwls	r0, #33537	; 0x8301
   22494:			; <UNDEFINED> instruction: 0xf9aaf02c
   22498:	andsls	r9, r6, r8, lsl #22
   2249c:			; <UNDEFINED> instruction: 0xf0402b00
   224a0:	bls	302f04 <ASN1_generate_nconf@plt+0x2e8964>
   224a4:	stmdbcs	r0, {r0, r2, r3, r8, fp, ip, pc}
   224a8:	andcs	fp, r0, #24, 30	; 0x60
   224ac:	bcs	33efc <ASN1_generate_nconf@plt+0x1995c>
   224b0:	addshi	pc, r4, #64	; 0x40
   224b4:	svceq	0x0000f1bb
   224b8:	shadd16mi	fp, fp, r4
   224bc:	tstls	r7, #0, 6
   224c0:	bl	16e049c <ASN1_generate_nconf@plt+0x16c5efc>
   224c4:	stc	7, cr15, [lr, #-980]!	; 0xfffffc2c
   224c8:			; <UNDEFINED> instruction: 0xf7f74683
   224cc:			; <UNDEFINED> instruction: 0xf7f5eb14
   224d0:	stmdacs	r0, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
   224d4:			; <UNDEFINED> instruction: 0xf1bbbf18
   224d8:	andls	r0, r8, r0, lsl #30
   224dc:	addshi	pc, fp, #0
   224e0:	blcs	49120 <ASN1_generate_nconf@plt+0x2eb80>
   224e4:	subshi	pc, r6, #64	; 0x40
   224e8:	stmdals	pc, {r8, r9, sp}	; <UNPREDICTABLE>
   224ec:			; <UNDEFINED> instruction: 0x4619aa19
   224f0:	cdp2	0, 11, cr15, cr8, cr9, {1}
   224f4:			; <UNDEFINED> instruction: 0xf0002800
   224f8:	blls	2c2f5c <ASN1_generate_nconf@plt+0x2a89bc>
   224fc:			; <UNDEFINED> instruction: 0xf0001c5a
   22500:	blls	2c2e64 <ASN1_generate_nconf@plt+0x2a88c4>
   22504:	andeq	pc, r1, #72, 4	; 0x80000004
   22508:	andcs	fp, r2, #-1073741820	; 0xc0000004
   2250c:	movwls	r2, #41729	; 0xa301
   22510:	cmncs	r7, r1, lsl r8
   22514:			; <UNDEFINED> instruction: 0xf802f02a
   22518:	stmdacs	r0, {r1, r7, r9, sl, lr}
   2251c:	rsbshi	pc, r8, #0
   22520:			; <UNDEFINED> instruction: 0x462b9a10
   22524:	svclt	0x00182a00
   22528:	bls	32f134 <ASN1_generate_nconf@plt+0x314b94>
   2252c:	svclt	0x00182a00
   22530:	blcs	6f13c <ASN1_generate_nconf@plt+0x54b9c>
   22534:	addhi	pc, r4, #0, 6
   22538:	blls	50ecd8 <ASN1_generate_nconf@plt+0x4f4738>
   2253c:	blcs	489b0 <ASN1_generate_nconf@plt+0x2e410>
   22540:	addhi	pc, r3, #0
   22544:			; <UNDEFINED> instruction: 0xc6c4f8df
   22548:	ldrtmi	r2, [r0], -r0, lsl #6
   2254c:	ldrbtmi	r4, [ip], #1562	; 0x61a
   22550:			; <UNDEFINED> instruction: 0xf8cd9700
   22554:			; <UNDEFINED> instruction: 0xf02ac004
   22558:	strmi	pc, [r6], -r7, ror #20
   2255c:	mcrcs	0, 0, r9, cr0, cr8, {0}
   22560:	adchi	pc, r8, #0
   22564:			; <UNDEFINED> instruction: 0xf7f54630
   22568:	vmul.i32	d14, d16, d10[0]
   2256c:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, lr}
   22570:	rscshi	pc, sl, #64, 4
   22574:	cmnlt	r9, #16, 18	; 0x40000
   22578:	bls	5ebd80 <ASN1_generate_nconf@plt+0x5d17e0>
   2257c:			; <UNDEFINED> instruction: 0x4633a81d
   22580:			; <UNDEFINED> instruction: 0xf004961d
   22584:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   22588:	adchi	pc, r1, #0
   2258c:	svceq	0x0000f1b8
   22590:	ldcls	0, cr13, [r4, #-88]	; 0xffffffa8
   22594:	and	r9, ip, lr, lsl #8
   22598:			; <UNDEFINED> instruction: 0x46404631
   2259c:	ldm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   225a0:	ldmdals	sp, {r2, r9, sl, lr}
   225a4:			; <UNDEFINED> instruction: 0xf0294621
   225a8:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   225ac:	adchi	pc, sl, #64, 6
   225b0:	strbmi	r3, [r0], -r1, lsl #12
   225b4:	ldc	7, cr15, [r4], #-988	; 0xfffffc24
   225b8:	blle	ffb72fd8 <ASN1_generate_nconf@plt+0xffb58a38>
   225bc:	ldrls	r9, [r4, #-3086]	; 0xfffff3f2
   225c0:	ldmdbge	r8, {r0, r2, r3, r4, fp, ip, pc}
   225c4:	bl	ffa605a4 <ASN1_generate_nconf@plt+0xffa46004>
   225c8:	vsub.i8	d18, d0, d0
   225cc:	ldmdals	sp, {r0, r2, r4, r5, r6, r9, pc}
   225d0:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   225d4:	blcs	4920c <ASN1_generate_nconf@plt+0x2ec6c>
   225d8:	subhi	pc, r5, #0
   225dc:	ldmdbls	r7, {r1, r3, r4, r9, sl, lr}
   225e0:	mvnscc	pc, #79	; 0x4f
   225e4:	subscc	pc, r7, r0, asr #4
   225e8:	stmia	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   225ec:	andsls	r4, r8, r6, lsl #12
   225f0:			; <UNDEFINED> instruction: 0xf0002800
   225f4:	andcs	r8, r0, #-268435451	; 0xf0000005
   225f8:	blge	748620 <ASN1_generate_nconf@plt+0x72e080>
   225fc:	stmib	sp, {r3, r4, r5, r6, r8, sp}^
   22600:			; <UNDEFINED> instruction: 0xf7f7221c
   22604:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   22608:	mvnshi	pc, r0
   2260c:	ldmdals	ip, {r0, r1, r3, r9, fp, ip, pc}
   22610:	bcs	49278 <ASN1_generate_nconf@plt+0x2ecd8>
   22614:	subshi	pc, pc, #0
   22618:	movwls	sl, #2589	; 0xa1d
   2261c:	vmov.32	d8[0], r9
   22620:			; <UNDEFINED> instruction: 0x46112a90
   22624:			; <UNDEFINED> instruction: 0xf7f59a12
   22628:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
   2262c:	adchi	pc, lr, #0
   22630:	svceq	0x0000f1b9
   22634:	ldcls	0, cr13, [r4, #-92]	; 0xffffffa4
   22638:	strls	r2, [fp], #-1536	; 0xfffffa00
   2263c:	ldrtmi	lr, [r1], -ip
   22640:			; <UNDEFINED> instruction: 0xf7f44648
   22644:	strmi	lr, [r4], -r8, lsl #17
   22648:			; <UNDEFINED> instruction: 0x4621981d
   2264c:	blx	ffede6f8 <ASN1_generate_nconf@plt+0xffec4158>
   22650:	vsub.i8	d18, d0, d0
   22654:	strcc	r8, [r1], -lr, lsl #5
   22658:			; <UNDEFINED> instruction: 0xf7f74648
   2265c:	addmi	lr, r6, #231424	; 0x38800
   22660:			; <UNDEFINED> instruction: 0x9c0bdbed
   22664:	stmdals	sp, {r2, r4, r8, sl, ip, pc}
   22668:			; <UNDEFINED> instruction: 0xf0002800
   2266c:	cdpls	2, 1, cr8, cr8, cr3, {5}
   22670:			; <UNDEFINED> instruction: 0xf0002e00
   22674:			; <UNDEFINED> instruction: 0xf8df8245
   22678:	ldrbtmi	r1, [r9], #-1432	; 0xfffffa68
   2267c:	b	fe860658 <ASN1_generate_nconf@plt+0xfe8460b8>
   22680:	stmdacs	r0, {r0, r1, r9, sl, lr}
   22684:	adchi	pc, sp, #0
   22688:	ldmdals	r8, {r2, r3, ip, pc}
   2268c:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22690:	strne	pc, [r0, #2271]	; 0x8df
   22694:	andls	r4, fp, r9, ror r4
   22698:			; <UNDEFINED> instruction: 0xf87ef028
   2269c:	bls	3092d4 <ASN1_generate_nconf@plt+0x2eed34>
   226a0:	strmi	r9, [r1], -fp, lsl #6
   226a4:	ldrmi	r4, [r8], -r6, lsl #12
   226a8:	ldc	7, cr15, [ip, #984]!	; 0x3d8
   226ac:	strmi	r9, [r2], -fp, lsl #22
   226b0:			; <UNDEFINED> instruction: 0x46154618
   226b4:			; <UNDEFINED> instruction: 0xf7f7920b
   226b8:	vstrcs	d14, [r0, #-456]	; 0xfffffe38
   226bc:	addhi	pc, r3, #64, 6
   226c0:	ldrbmi	r9, [r9], -r8, lsl #16
   226c4:	stmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   226c8:	vmov.32	d9[0], r9
   226cc:	blcs	24f14 <ASN1_generate_nconf@plt+0xa974>
   226d0:	rsbhi	pc, r4, #0
   226d4:	blcs	49330 <ASN1_generate_nconf@plt+0x2ed90>
   226d8:	eorhi	pc, r4, #0
   226dc:	tstls	sp, #0, 6
   226e0:	blcs	49310 <ASN1_generate_nconf@plt+0x2ed70>
   226e4:	andhi	pc, r9, #64	; 0x40
   226e8:	cmplt	r8, r8, lsl r8
   226ec:	ldm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   226f0:	stmdbls	sl, {r6, r8, ip, sp, pc}
   226f4:	stcl	0, cr9, [sp, #4]
   226f8:	strmi	r8, [fp], -r0, lsl #20
   226fc:	strmi	r4, [r8], -sl, lsl #12
   22700:	mcr	7, 5, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
   22704:	blcs	49354 <ASN1_generate_nconf@plt+0x2edb4>
   22708:	mvnshi	pc, r0
   2270c:			; <UNDEFINED> instruction: 0xf7f44618
   22710:			; <UNDEFINED> instruction: 0xf7f7e82e
   22714:	andls	lr, r9, r4, lsl #22
   22718:	blcs	49374 <ASN1_generate_nconf@plt+0x2edd4>
   2271c:	bls	5d9cc4 <ASN1_generate_nconf@plt+0x5bf724>
   22720:	bhi	fe45df48 <ASN1_generate_nconf@plt+0xfe4439a8>
   22724:	bls	fe45df50 <ASN1_generate_nconf@plt+0xfe4439b0>
   22728:	bl	b3fc4 <ASN1_generate_nconf@plt+0x99a24>
   2272c:	strls	r0, [sp, -r3, lsl #7]
   22730:	bls	45df98 <ASN1_generate_nconf@plt+0x4439f8>
   22734:	mrc	6, 0, r4, cr9, cr7, {1}
   22738:			; <UNDEFINED> instruction: 0x46148a10
   2273c:	eor	r9, r1, ip, lsl #6
   22740:	strbmi	r9, [r2], -r9, lsl #28
   22744:	stcne	8, cr15, [r4], {84}	; 0x54
   22748:			; <UNDEFINED> instruction: 0x9605981d
   2274c:	blls	549f80 <ASN1_generate_nconf@plt+0x52f9e0>
   22750:	strbmi	r9, [r9], -r6, lsl #2
   22754:	strvc	lr, [r2], -sp, asr #19
   22758:	andls	r9, r4, sl, lsl #28
   2275c:			; <UNDEFINED> instruction: 0x96004650
   22760:			; <UNDEFINED> instruction: 0x96019e18
   22764:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
   22768:	mrscs	r2, SP_irq
   2276c:	pkhbtmi	r4, r4, sl, lsl #12
   22770:	ldrmi	r9, [ip, #2056]	; 0x808
   22774:	uqadd16mi	fp, r5, r8
   22778:	b	ffae075c <ASN1_generate_nconf@plt+0xffac61bc>
   2277c:	adcmi	r9, r3, #12, 22	; 0x3000
   22780:			; <UNDEFINED> instruction: 0x81b3f000
   22784:	blcc	1608dc <ASN1_generate_nconf@plt+0x14633c>
   22788:	cmncs	ip, r3, lsl #4
   2278c:			; <UNDEFINED> instruction: 0xf7f74658
   22790:	stmdacs	r0, {r5, r6, r7, r9, fp, sp, lr, pc}
   22794:			; <UNDEFINED> instruction: 0xf854dcd4
   22798:	strcc	r0, [r1, #-3076]	; 0xfffff3fc
   2279c:	stmda	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   227a0:	strcs	lr, [r1, #-2028]	; 0xfffff814
   227a4:	vsubhn.i64	d14, q2, q8
   227a8:	cfstrscs	mvf5, [r1], {221}	; 0xdd
   227ac:	mrcge	6, 0, APSR_nzcv, cr12, cr15, {1}
   227b0:	blx	13de856 <ASN1_generate_nconf@plt+0x13c42b6>
   227b4:			; <UNDEFINED> instruction: 0xf47f2800
   227b8:			; <UNDEFINED> instruction: 0x4606ae17
   227bc:	strmi	r2, [r2], r1, lsl #8
   227c0:	andls	r4, r8, r3, lsl #13
   227c4:			; <UNDEFINED> instruction: 0xf7f5e014
   227c8:	strmi	lr, [r1], ip, lsr #19
   227cc:	cmnle	r8, r0, lsl #16
   227d0:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   227d4:			; <UNDEFINED> instruction: 0xf8df4652
   227d8:	strcs	r3, [r0], -r4, asr #8
   227dc:	stmdals	r9, {r0, r3, r4, r5, r6, sl, lr}
   227e0:			; <UNDEFINED> instruction: 0x46b346b2
   227e4:	stmiapl	r3, {r0, sl, sp}^
   227e8:	ldmdavs	r8, {r3, r9, sl, ip, pc}
   227ec:	ldmda	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   227f0:	strtpl	pc, [ip], #-2271	; 0xfffff721
   227f4:			; <UNDEFINED> instruction: 0x13a5f240
   227f8:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   227fc:	beq	45e064 <ASN1_generate_nconf@plt+0x443ac4>
   22800:			; <UNDEFINED> instruction: 0x462a447d
   22804:	mrc	7, 5, APSR_nzcv, cr4, cr7, {7}
   22808:			; <UNDEFINED> instruction: 0xf7f74658
   2280c:	strtmi	lr, [r9], -r8, asr #21
   22810:	adcne	pc, r7, #64, 4
   22814:			; <UNDEFINED> instruction: 0xf7f59819
   22818:	ldrbmi	lr, [r0], -r2, ror #19
   2281c:	ldc	7, cr15, [sl], #984	; 0x3d8
   22820:			; <UNDEFINED> instruction: 0xf7f79818
   22824:	strbmi	lr, [r8], -r8, asr #17
   22828:	b	156080c <ASN1_generate_nconf@plt+0x154626c>
   2282c:			; <UNDEFINED> instruction: 0xf7f74640
   22830:	vst1.16	{d30-d31}, [pc :64], r2
   22834:			; <UNDEFINED> instruction: 0x462972d6
   22838:			; <UNDEFINED> instruction: 0xf7f54630
   2283c:	stmdals	r8, {r4, r6, r7, r8, fp, sp, lr, pc}
   22840:	b	feb60824 <ASN1_generate_nconf@plt+0xfeb46284>
   22844:			; <UNDEFINED> instruction: 0xf0284638
   22848:	bmi	ffde18ac <ASN1_generate_nconf@plt+0xffdc730c>
   2284c:	ldrbtmi	r4, [sl], #-3050	; 0xfffff416
   22850:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22854:	subsmi	r9, sl, pc, lsl fp
   22858:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2285c:			; <UNDEFINED> instruction: 0x81adf040
   22860:	eorlt	r4, r1, r0, lsr #12
   22864:	blhi	15db60 <ASN1_generate_nconf@plt+0x1435c0>
   22868:	svchi	0x00f0e8bd
   2286c:			; <UNDEFINED> instruction: 0xffb8f02b
   22870:			; <UNDEFINED> instruction: 0xf02ba91a
   22874:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   22878:	blls	6d6b28 <ASN1_generate_nconf@plt+0x6bc588>
   2287c:	ldr	r9, [r3, #786]!	; 0x312
   22880:	svceq	0x0000f1b8
   22884:	addshi	pc, sp, r0
   22888:	stc2l	0, cr15, [sl, #172]!	; 0xac
   2288c:	strbmi	r4, [r0], -r1, lsl #12
   22890:	stcl	7, cr15, [ip], #984	; 0x3d8
   22894:			; <UNDEFINED> instruction: 0xf47f2800
   22898:	ldr	sl, [r9, r7, lsr #27]
   2289c:	svceq	0x0000f1b9
   228a0:			; <UNDEFINED> instruction: 0xf02bd091
   228a4:			; <UNDEFINED> instruction: 0x4601fddd
   228a8:			; <UNDEFINED> instruction: 0xf7f64648
   228ac:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
   228b0:	cfldrsge	mvf15, [sl, #508]	; 0x1fc
   228b4:			; <UNDEFINED> instruction: 0xf02be78c
   228b8:			; <UNDEFINED> instruction: 0x9010fdd3
   228bc:			; <UNDEFINED> instruction: 0xf02be594
   228c0:	andls	pc, ip, pc, asr #27
   228c4:	blls	25bf0c <ASN1_generate_nconf@plt+0x24196c>
   228c8:	str	r9, [sp, #780]	; 0x30c
   228cc:	movwls	r2, #58113	; 0xe301
   228d0:	movwcs	lr, #5514	; 0x158a
   228d4:	str	r9, [r7, #778]	; 0x30a
   228d8:	movwls	r2, #41728	; 0xa300
   228dc:			; <UNDEFINED> instruction: 0xf04fe584
   228e0:	str	r0, [r1, #2817]	; 0xb01
   228e4:	ldc2	0, cr15, [ip, #172]!	; 0xac
   228e8:			; <UNDEFINED> instruction: 0xf0282100
   228ec:	strmi	pc, [r7], -r5, lsr #22
   228f0:			; <UNDEFINED> instruction: 0xf02be57a
   228f4:	bge	721fd0 <ASN1_generate_nconf@plt+0x707a30>
   228f8:			; <UNDEFINED> instruction: 0x71bef240
   228fc:			; <UNDEFINED> instruction: 0xf8caf02b
   22900:			; <UNDEFINED> instruction: 0xf47f2800
   22904:			; <UNDEFINED> instruction: 0xe763ad71
   22908:	stc2	0, cr15, [sl, #172]!	; 0xac
   2290c:	strb	r9, [fp, #-13]!
   22910:	stc2	0, cr15, [r6, #172]!	; 0xac
   22914:	movwls	r2, #45825	; 0xb301
   22918:	strb	r4, [r5, #-1542]!	; 0xfffff9fa
   2291c:	stc2	0, cr15, [r0, #172]!	; 0xac
   22920:	movwls	r2, #45825	; 0xb301
   22924:			; <UNDEFINED> instruction: 0x46069313
   22928:			; <UNDEFINED> instruction: 0xf02be55e
   2292c:	mulls	pc, r9, sp	; <UNPREDICTABLE>
   22930:			; <UNDEFINED> instruction: 0xf02be55a
   22934:			; <UNDEFINED> instruction: 0x4606fd95
   22938:			; <UNDEFINED> instruction: 0xf02be556
   2293c:	mulsls	r1, r1, sp
   22940:	bls	29be90 <ASN1_generate_nconf@plt+0x2818f0>
   22944:	bleq	5ea88 <ASN1_generate_nconf@plt+0x444e8>
   22948:			; <UNDEFINED> instruction: 0x465e4bb7
   2294c:			; <UNDEFINED> instruction: 0x465c49b7
   22950:	ldmpl	r5, {r1, r3, r4, r6, r7, r9, sl, lr}^
   22954:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   22958:	svc	0x0060f7f3
   2295c:	ldmibmi	r4!, {r0, r1, r3, r5, fp, sp, lr}
   22960:	andcs	sl, r1, sp, lsl sl
   22964:	rsbslt	pc, r8, sp, asr #17
   22968:	tstls	sp, #2030043136	; 0x79000000
   2296c:	b	14e0944 <ASN1_generate_nconf@plt+0x14c63a4>
   22970:	stmdavs	r8!, {r4, r5, r7, r8, fp, lr}
   22974:			; <UNDEFINED> instruction: 0xf8cd4479
   22978:			; <UNDEFINED> instruction: 0xf7f3b020
   2297c:			; <UNDEFINED> instruction: 0xe737ef50
   22980:	strcs	r4, [r0], -sp, lsr #17
   22984:			; <UNDEFINED> instruction: 0x46b24634
   22988:	sxtahmi	r4, r3, r8, ror #8
   2298c:			; <UNDEFINED> instruction: 0xff48f02b
   22990:	str	r9, [sp, -r8, lsl #12]!
   22994:	ldrbmi	r9, [r8], -r9, lsl #20
   22998:	ldmpl	r1, {r3, r5, r7, r8, r9, fp, lr}^
   2299c:	mrc	7, 4, APSR_nzcv, cr0, cr4, {7}
   229a0:	blmi	fe7c91cc <ASN1_generate_nconf@plt+0xfe7aec2c>
   229a4:	ldmpl	r3, {r3, r4, r6, r9, sl, lr}^
   229a8:			; <UNDEFINED> instruction: 0xf7f66819
   229ac:	ldr	lr, [fp, #3258]	; 0xcba
   229b0:	vceq.f32	d18, d8, d0
   229b4:	svclt	0x00160201
   229b8:	movwcs	r2, #769	; 0x301
   229bc:	movwls	r2, #41474	; 0xa202
   229c0:			; <UNDEFINED> instruction: 0xf7f5e5a6
   229c4:	strmi	lr, [r0], lr, lsr #17
   229c8:			; <UNDEFINED> instruction: 0xf47f2800
   229cc:	usat	sl, #31, sp, asr #30
   229d0:			; <UNDEFINED> instruction: 0x4652499b
   229d4:			; <UNDEFINED> instruction: 0x46264b91
   229d8:	smlsdx	r0, r9, r4, r4
   229dc:	ldrmi	r4, [sl], pc, lsl #21
   229e0:	strtmi	r9, [r6], -r8, lsl #6
   229e4:			; <UNDEFINED> instruction: 0x46d34997
   229e8:	bls	27423c <ASN1_generate_nconf@plt+0x259c9c>
   229ec:	strcs	r4, [r1], #-1145	; 0xfffffb87
   229f0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   229f4:	svc	0x0012f7f3
   229f8:	ldmibmi	r3, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   229fc:	ldrbtmi	r4, [r9], #-2951	; 0xfffff479
   22a00:	ldmpl	r4, {r0, r3, r9, fp, ip, pc}^
   22a04:			; <UNDEFINED> instruction: 0xf7f36820
   22a08:	stmdavs	r0!, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
   22a0c:	ldc	7, cr15, [r2, #-988]!	; 0xfffffc24
   22a10:	strcs	r2, [r1], #-1536	; 0xfffffa00
   22a14:	bls	29c5cc <ASN1_generate_nconf@plt+0x28202c>
   22a18:	blmi	fe0342b8 <ASN1_generate_nconf@plt+0xfe019d18>
   22a1c:	ldmpl	r3, {r0, sl, sp}^
   22a20:			; <UNDEFINED> instruction: 0xf7f76818
   22a24:	strbt	lr, [r3], r8, lsr #26
   22a28:	strmi	r4, [r6], -r8, lsl #19
   22a2c:			; <UNDEFINED> instruction: 0x46824b7b
   22a30:	bls	273c1c <ASN1_generate_nconf@plt+0x25967c>
   22a34:	ldmpl	r3, {r0, sl, sp}^
   22a38:			; <UNDEFINED> instruction: 0xf7f36818
   22a3c:			; <UNDEFINED> instruction: 0xe6d7eef0
   22a40:	strcs	r4, [r0], -r3, lsl #19
   22a44:	ldrbtmi	r4, [r9], #-2933	; 0xfffff48b
   22a48:			; <UNDEFINED> instruction: 0xf8dfe7f3
   22a4c:	ldrtmi	ip, [r0], -r8, lsl #4
   22a50:	ldrbtmi	r9, [ip], #2579	; 0xa13
   22a54:	smladls	r0, r9, fp, r9
   22a58:	andgt	pc, r4, sp, asr #17
   22a5c:			; <UNDEFINED> instruction: 0xff04f029
   22a60:	andsls	r4, r8, r6, lsl #12
   22a64:	mrcls	5, 0, lr, cr8, cr11, {3}
   22a68:			; <UNDEFINED> instruction: 0xf47f2e00
   22a6c:	bls	34e184 <ASN1_generate_nconf@plt+0x333be4>
   22a70:	stmdals	r8, {r0, r2, r3, r4, r8, r9, fp, sp, pc}
   22a74:	mcr	1, 0, r2, cr8, cr8, {3}
   22a78:	andsls	r3, sp, #144, 20	; 0x90000
   22a7c:	stmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22a80:			; <UNDEFINED> instruction: 0xf0002800
   22a84:	blls	4c2ca8 <ASN1_generate_nconf@plt+0x4a8708>
   22a88:			; <UNDEFINED> instruction: 0xf0002b00
   22a8c:	bls	602cf4 <ASN1_generate_nconf@plt+0x5e8754>
   22a90:	ldmdals	sp, {r1, r4, r8, fp, ip, pc}
   22a94:	mrc	7, 4, APSR_nzcv, cr10, cr3, {7}
   22a98:			; <UNDEFINED> instruction: 0xf47f2800
   22a9c:	stmdbmi	lr!, {r2, r5, r6, r7, r8, sl, fp, sp, pc}^
   22aa0:	ldrbtmi	r4, [r9], #-2910	; 0xfffff4a2
   22aa4:	ldmpl	r4, {r0, r3, r9, fp, ip, pc}^
   22aa8:			; <UNDEFINED> instruction: 0xf7f36820
   22aac:	stmdavs	r0!, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   22ab0:	stcl	7, cr15, [r0], #988	; 0x3dc
   22ab4:	ldr	r2, [fp], r1, lsl #8
   22ab8:	bls	275820 <ASN1_generate_nconf@plt+0x25b280>
   22abc:	ldmpl	r4, {r0, r1, r2, r5, r6, r8, fp, lr}^
   22ac0:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   22ac4:	stc	7, cr15, [sl, #976]	; 0x3d0
   22ac8:			; <UNDEFINED> instruction: 0xf7f76820
   22acc:	ldmdals	sp, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
   22ad0:	svc	0x0054f7f5
   22ad4:	bge	79c94c <ASN1_generate_nconf@plt+0x7823ac>
   22ad8:	blls	6076e0 <ASN1_generate_nconf@plt+0x5ed140>
   22adc:	bcs	fe45e304 <ASN1_generate_nconf@plt+0xfe443d64>
   22ae0:	bls	4b432c <ASN1_generate_nconf@plt+0x499d8c>
   22ae4:	ldcl	7, cr15, [sl], {244}	; 0xf4
   22ae8:			; <UNDEFINED> instruction: 0x463ee59f
   22aec:	bhi	fe45e354 <ASN1_generate_nconf@plt+0xfe443db4>
   22af0:	bls	fe45e35c <ASN1_generate_nconf@plt+0xfe443dbc>
   22af4:	svcls	0x000d462c
   22af8:	movwcs	lr, #1658	; 0x67a
   22afc:	str	r9, [fp], -r9, lsl #6
   22b00:	ldrb	r9, [sp, #1547]	; 0x60b
   22b04:	strtmi	r4, [r2], -r5, asr #22
   22b08:	ldmdbmi	r5, {r0, r3, fp, ip, pc}^
   22b0c:	ldrbtmi	r5, [r9], #-2244	; 0xfffff73c
   22b10:			; <UNDEFINED> instruction: 0xf7f36820
   22b14:	stmdavs	r0!, {r2, r7, r9, sl, fp, sp, lr, pc}
   22b18:	stc	7, cr15, [ip], #988	; 0x3dc
   22b1c:			; <UNDEFINED> instruction: 0xf7f5981d
   22b20:	ldrb	lr, [r5, -lr, lsr #30]!
   22b24:	cmncs	sl, r9, lsl #24
   22b28:	ldrbmi	r4, [r8], -lr, asr #22
   22b2c:	stmiapl	r3!, {r0, r2, r4, r8, sl, fp, ip, pc}^
   22b30:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
   22b34:	stmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22b38:	stmdals	fp, {r3, r4, sl, fp, ip, pc}
   22b3c:	strls	r9, [r4, #-1285]	; 0xfffffafb
   22b40:			; <UNDEFINED> instruction: 0xf8df9d0a
   22b44:	andls	ip, r3, r4, lsr #2
   22b48:	ldrbtmi	r4, [ip], #1616	; 0x650
   22b4c:	cfmuls	mvf9, mvf9, mvf1
   22b50:	vmov	r2, s16
   22b54:	blls	52939c <ASN1_generate_nconf@plt+0x50edfc>
   22b58:	strls	r9, [r0, #-1538]	; 0xfffff9fe
   22b5c:	andsgt	pc, r8, sp, asr #17
   22b60:	blx	11e0b64 <ASN1_generate_nconf@plt+0x11c65c4>
   22b64:	strb	r4, [r3], -r4, lsl #12
   22b68:	strcs	r4, [r0], -r0, asr #18
   22b6c:	ldrbtmi	r4, [r9], #-2859	; 0xfffff4d5
   22b70:	stmdals	r9, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   22b74:	blmi	a74404 <ASN1_generate_nconf@plt+0xa59e64>
   22b78:	stmiapl	r4, {r0, r2, r3, r4, r5, r8, fp, lr}^
   22b7c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   22b80:	mcr	7, 2, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
   22b84:			; <UNDEFINED> instruction: 0xf7f76820
   22b88:	smlsldx	lr, r1, r6, ip
   22b8c:	blmi	8f5078 <ASN1_generate_nconf@plt+0x8daad8>
   22b90:			; <UNDEFINED> instruction: 0xe7354479
   22b94:	blmi	87507c <ASN1_generate_nconf@plt+0x85aadc>
   22b98:			; <UNDEFINED> instruction: 0xe7834479
   22b9c:	cmncs	r8, sl, lsl r6
   22ba0:	bcc	fe45e408 <ASN1_generate_nconf@plt+0xfe443e68>
   22ba4:			; <UNDEFINED> instruction: 0xf7f79808
   22ba8:	ldmdals	sp, {r2, r4, r6, r7, fp, sp, lr, pc}
   22bac:	stmda	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22bb0:	str	r9, [pc, #18]	; 22bca <ASN1_generate_nconf@plt+0x862a>
   22bb4:	strls	r9, [fp], -sp, lsl #28
   22bb8:			; <UNDEFINED> instruction: 0xf7f6e582
   22bbc:			; <UNDEFINED> instruction: 0xf7f7ea62
   22bc0:	andsls	lr, r2, sl, asr r9
   22bc4:	pushmi	{r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
   22bc8:	blmi	52bbd4 <ASN1_generate_nconf@plt+0x511634>
   22bcc:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   22bd0:	stmiapl	r5, {r0, r3, fp, ip, pc}^
   22bd4:			; <UNDEFINED> instruction: 0xf7f36828
   22bd8:	stmdavs	r8!, {r1, r5, r9, sl, fp, sp, lr, pc}
   22bdc:	mcrr	7, 15, pc, sl, cr7	; <UNPREDICTABLE>
   22be0:	stmdami	lr, {r1, r2, r9, sl, sp, lr, pc}
   22be4:	stmdbmi	r6!, {r1, r2, r3, r4, r9, sl, lr}
   22be8:	bls	36bbf4 <ASN1_generate_nconf@plt+0x351654>
   22bec:			; <UNDEFINED> instruction: 0x46034479
   22bf0:	svclt	0x0000e7ee
   22bf4:	andeq	ip, r5, ip, lsr #13
   22bf8:	andeq	r1, r0, r0, ror r5
   22bfc:	muleq	r3, r4, r4
   22c00:	strdeq	sl, [r5], -sl	; <UNPREDICTABLE>
   22c04:	andeq	ip, r5, r4, asr #12
   22c08:	andeq	r3, r3, r8, lsr r4
   22c0c:	andeq	r1, r3, r2, lsr #21
   22c10:	andeq	r1, r3, lr, ror #13
   22c14:	andeq	r3, r3, r4, lsl #6
   22c18:	andeq	pc, r2, ip, lsl r2	; <UNPREDICTABLE>
   22c1c:	andeq	r1, r0, r0, lsr #11
   22c20:	ldrdeq	r2, [r3], -ip
   22c24:			; <UNDEFINED> instruction: 0x0005c1be
   22c28:	andeq	r1, r0, r0, lsl #10
   22c2c:	ldrdeq	r2, [r3], -r8
   22c30:			; <UNDEFINED> instruction: 0xfffff5fd
   22c34:	andeq	sp, r3, ip, lsl #18
   22c38:	andeq	sl, r5, ip, lsl r3
   22c3c:	andeq	r1, r0, r8, ror #9
   22c40:	andeq	r2, r3, r8, ror #28
   22c44:	andeq	r2, r3, ip, ror lr
   22c48:	andeq	r2, r3, lr, lsr #30
   22c4c:	andeq	pc, r2, r4, lsl pc	; <UNPREDICTABLE>
   22c50:	andeq	r2, r3, r6, asr lr
   22c54:	muleq	r3, lr, r5
   22c58:			; <UNDEFINED> instruction: 0x00032eba
   22c5c:	andeq	r2, r3, r4, asr lr
   22c60:	andeq	r2, r3, sl, ror #27
   22c64:	andeq	r1, r0, r4, lsl #11
   22c68:	andeq	r7, r3, r2, asr #10
   22c6c:	andeq	r2, r3, lr, asr sp
   22c70:	andeq	r2, r3, r0, lsl #27
   22c74:			; <UNDEFINED> instruction: 0x00032db4
   22c78:	muleq	r3, r4, sp
   22c7c:	ldrdeq	r2, [r3], -lr
   22c80:	andeq	r2, r3, r8, lsl #27
   22c84:			; <UNDEFINED> instruction: 0x4614b510
   22c88:	stmdacs	r3, {r3, r4, r9, fp, lr}
   22c8c:	addlt	r4, r2, r8, lsl fp
   22c90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22c94:	movwls	r6, #6171	; 0x181b
   22c98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22c9c:	teqcs	pc, #136, 30	; 0x220
   22ca0:	blmi	558cb0 <ASN1_generate_nconf@plt+0x53e710>
   22ca4:	cfldrspl	mvf4, [fp], {123}	; 0x7b
   22ca8:			; <UNDEFINED> instruction: 0xf88d4620
   22cac:			; <UNDEFINED> instruction: 0xf7f43003
   22cb0:			; <UNDEFINED> instruction: 0xf10de876
   22cb4:	andcs	r0, r1, #-1073741824	; 0xc0000000
   22cb8:	ldmdb	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22cbc:			; <UNDEFINED> instruction: 0xf7f44620
   22cc0:	movwcs	lr, #2158	; 0x86e
   22cc4:	tstcs	fp, sl, lsl r6
   22cc8:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22ccc:	blmi	2354fc <ASN1_generate_nconf@plt+0x21af5c>
   22cd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22cd4:	blls	7cd44 <ASN1_generate_nconf@plt+0x627a4>
   22cd8:			; <UNDEFINED> instruction: 0xf04f405a
   22cdc:	mrsle	r0, LR_svc
   22ce0:	andlt	r2, r2, r1
   22ce4:			; <UNDEFINED> instruction: 0xf7f6bd10
   22ce8:	svclt	0x0000e9cc
   22cec:	andeq	fp, r5, ip, ror sp
   22cf0:	andeq	r1, r0, r0, ror r5
   22cf4:	andeq	r3, r3, r4, lsl r6
   22cf8:	andeq	fp, r5, ip, lsr sp
   22cfc:	svcmi	0x00f0e92d
   22d00:	cfstrs	mvf2, [sp, #-0]
   22d04:	strtmi	r8, [r6], -r2, lsl #22
   22d08:			; <UNDEFINED> instruction: 0x5698f8df
   22d0c:			; <UNDEFINED> instruction: 0xf8df4627
   22d10:	ssatmi	r3, #2, r8, lsl #13
   22d14:			; <UNDEFINED> instruction: 0xf8df447d
   22d18:	umullslt	r2, r1, r4, r6
   22d1c:	stmiapl	fp!, {r1, r5, r7, r9, sl, lr}^
   22d20:			; <UNDEFINED> instruction: 0x4625447a
   22d24:	bleq	c5f160 <ASN1_generate_nconf@plt+0xc44bc0>
   22d28:	movwls	r6, #63515	; 0xf81b
   22d2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22d30:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   22d34:	movwls	r9, #46090	; 0xb40a
   22d38:			; <UNDEFINED> instruction: 0xf02a930c
   22d3c:			; <UNDEFINED> instruction: 0xf8dffe33
   22d40:	strls	r3, [r4], #-1648	; 0xfffff990
   22d44:	strls	r4, [r7], #-1147	; 0xfffffb85
   22d48:	movwls	r9, #21510	; 0x5406
   22d4c:			; <UNDEFINED> instruction: 0xf02b4680
   22d50:			; <UNDEFINED> instruction: 0x4603f959
   22d54:	blcs	38fb5c <ASN1_generate_nconf@plt+0x3755bc>
   22d58:	adchi	pc, r8, r0, lsl #6
   22d5c:	blle	ffda9ec4 <ASN1_generate_nconf@plt+0xffd8f924>
   22d60:	blcs	3af96c <ASN1_generate_nconf@plt+0x3953cc>
   22d64:	andge	sp, r2, #15925248	; 0xf30000
   22d68:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   22d6c:			; <UNDEFINED> instruction: 0x4710441a
   22d70:	andeq	r0, r0, pc, ror #2
   22d74:			; <UNDEFINED> instruction: 0xffffffdf
   22d78:	andeq	r0, r0, r9, lsl r2
   22d7c:	andeq	r0, r0, sp, asr r1
   22d80:	andeq	r0, r0, r5, lsl #4
   22d84:	strdeq	r0, [r0], -sp
   22d88:	strdeq	r0, [r0], -r5
   22d8c:	andeq	r0, r0, r7, ror #3
   22d90:	andeq	r0, r0, r9, lsr r1
   22d94:	andeq	r0, r0, sp, lsr r0
   22d98:	andeq	r0, r0, r3, ror #3
   22d9c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   22da0:	ldrdeq	r0, [r0], -r9
   22da4:	ldrdeq	r0, [r0], -r3
   22da8:	andeq	r0, r0, sp, asr #3
   22dac:			; <UNDEFINED> instruction: 0xf92af02b
   22db0:	strmi	r2, [r3], -r1, lsl #12
   22db4:	bicle	r2, lr, r0, lsl #16
   22db8:	stc2	0, cr15, [r2, #-172]!	; 0xffffff54
   22dbc:	ldc2	0, cr15, [r6, #-172]	; 0xffffff54
   22dc0:	stmdacs	r0, {fp, sp, lr}
   22dc4:	rschi	pc, sl, r0
   22dc8:			; <UNDEFINED> instruction: 0xf02aa90a
   22dcc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   22dd0:	blls	2d6fb0 <ASN1_generate_nconf@plt+0x2bca10>
   22dd4:	vldmdble	r3!, {d18-d17}
   22dd8:	blcs	499f0 <ASN1_generate_nconf@plt+0x2f450>
   22ddc:	rschi	pc, r7, r0, asr #32
   22de0:	bls	334728 <ASN1_generate_nconf@plt+0x31a188>
   22de4:			; <UNDEFINED> instruction: 0xf0292177
   22de8:	pkhbtmi	pc, r2, r9, lsl #23	; <UNPREDICTABLE>
   22dec:	rsble	r2, r7, r0, lsl #16
   22df0:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   22df4:	svceq	0x0000f1b8
   22df8:	rschi	pc, sl, r0
   22dfc:	blcs	49a14 <ASN1_generate_nconf@plt+0x2f474>
   22e00:	movwcs	fp, #12040	; 0x2f08
   22e04:			; <UNDEFINED> instruction: 0xf7f39304
   22e08:			; <UNDEFINED> instruction: 0xf8dfeca0
   22e0c:	strmi	r3, [r3], r8, lsr #11
   22e10:			; <UNDEFINED> instruction: 0xf0002800
   22e14:	bls	18365c <ASN1_generate_nconf@plt+0x1690bc>
   22e18:	ldrne	pc, [ip, #2271]	; 0x8df
   22e1c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   22e20:	movwls	r6, #26650	; 0x681a
   22e24:	bl	fe460e00 <ASN1_generate_nconf@plt+0xfe446860>
   22e28:			; <UNDEFINED> instruction: 0xf0002f00
   22e2c:			; <UNDEFINED> instruction: 0xf7f7817c
   22e30:	blls	1dd820 <ASN1_generate_nconf@plt+0x1c3280>
   22e34:	strne	pc, [r4, #2271]	; 0x8df
   22e38:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
   22e3c:	ldmdavs	r8, {r7, r9, sl, lr}
   22e40:	stcl	7, cr15, [ip], #972	; 0x3cc
   22e44:	blcs	34758 <ASN1_generate_nconf@plt+0x1a1b8>
   22e48:	mvnhi	pc, r0
   22e4c:	stmdbls	sl, {r8, r9, sp}
   22e50:			; <UNDEFINED> instruction: 0x4640461a
   22e54:	blcc	9d590 <ASN1_generate_nconf@plt+0x82ff0>
   22e58:	bhi	45e680 <ASN1_generate_nconf@plt+0x4440e0>
   22e5c:			; <UNDEFINED> instruction: 0xf7f39300
   22e60:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
   22e64:	bicshi	pc, r9, r0
   22e68:			; <UNDEFINED> instruction: 0xf7f64640
   22e6c:	pkhbtmi	lr, r0, r2, lsl #31
   22e70:	beq	45e6d8 <ASN1_generate_nconf@plt+0x444138>
   22e74:	stmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22e78:	svceq	0x0000f1b8
   22e7c:	addhi	pc, r4, #0
   22e80:			; <UNDEFINED> instruction: 0xf04f4658
   22e84:			; <UNDEFINED> instruction: 0xf7f70b00
   22e88:	vmovcs.32	d0[0], lr
   22e8c:	sbchi	pc, sp, r0, asr #32
   22e90:			; <UNDEFINED> instruction: 0xf0402d00
   22e94:	blls	203458 <ASN1_generate_nconf@plt+0x1e8eb8>
   22e98:			; <UNDEFINED> instruction: 0xf0402b00
   22e9c:	stccs	0, cr8, [r0], {203}	; 0xcb
   22ea0:			; <UNDEFINED> instruction: 0x81a1f000
   22ea4:	eor	r2, sl, r0, lsl #14
   22ea8:	ldrb	r2, [r0, -r1, lsl #10]
   22eac:	bicspl	pc, sp, #805306378	; 0x3000000a
   22eb0:			; <UNDEFINED> instruction: 0xf63f2b01
   22eb4:			; <UNDEFINED> instruction: 0xf026af4c
   22eb8:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   22ebc:	svcge	0x0047f47f
   22ec0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22ec4:	strbmi	r2, [r2], r1, lsl #14
   22ec8:	ands	r4, r8, r3, asr #13
   22ecc:	blx	ff25ef80 <ASN1_generate_nconf@plt+0xff2449e0>
   22ed0:	tstcs	r2, fp, lsl #20
   22ed4:	ldc2l	0, cr15, [lr, #168]	; 0xa8
   22ed8:			; <UNDEFINED> instruction: 0xf47f2800
   22edc:	stmdals	r5, {r3, r4, r5, r8, r9, sl, fp, sp, pc}
   22ee0:			; <UNDEFINED> instruction: 0xf8df4642
   22ee4:			; <UNDEFINED> instruction: 0xf04f34d0
   22ee8:			; <UNDEFINED> instruction: 0xf8df0800
   22eec:			; <UNDEFINED> instruction: 0x46c214d4
   22ef0:	strcs	r4, [r1, -r3, asr #13]
   22ef4:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   22ef8:			; <UNDEFINED> instruction: 0xf7f36818
   22efc:			; <UNDEFINED> instruction: 0x4658ec90
   22f00:	svc	0x004cf7f6
   22f04:			; <UNDEFINED> instruction: 0xf7f64650
   22f08:	strbmi	lr, [r0], -r6, asr #18
   22f0c:	b	fefe0eec <ASN1_generate_nconf@plt+0xfefc694c>
   22f10:			; <UNDEFINED> instruction: 0xf0284648
   22f14:			; <UNDEFINED> instruction: 0xf8dff8b1
   22f18:			; <UNDEFINED> instruction: 0xf8df24ac
   22f1c:	ldrbtmi	r3, [sl], #-1164	; 0xfffffb74
   22f20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22f24:	subsmi	r9, sl, pc, lsl #22
   22f28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22f2c:	eorshi	pc, r5, #64	; 0x40
   22f30:	andslt	r4, r1, r8, lsr r6
   22f34:	blhi	de230 <ASN1_generate_nconf@plt+0xc3c90>
   22f38:	svchi	0x00f0e8bd
   22f3c:	movwls	r2, #17157	; 0x4305
   22f40:	movwcs	lr, #9989	; 0x2705
   22f44:	str	r9, [r2, -r4, lsl #6]
   22f48:	movwls	r2, #29441	; 0x7301
   22f4c:			; <UNDEFINED> instruction: 0x2701e6ff
   22f50:	strcs	lr, [r1], #-1789	; 0xfffff903
   22f54:			; <UNDEFINED> instruction: 0xf02be6fb
   22f58:	smlabbcs	r0, r3, sl, pc	; <UNPREDICTABLE>
   22f5c:			; <UNDEFINED> instruction: 0xffecf027
   22f60:	ldrbt	r4, [r4], r1, lsl #13
   22f64:	blx	1f5f018 <ASN1_generate_nconf@plt+0x1f44a78>
   22f68:	ldrbt	r4, [r0], r2, lsl #13
   22f6c:	blx	1e5f020 <ASN1_generate_nconf@plt+0x1e44a80>
   22f70:	strbt	r9, [ip], r6
   22f74:	blx	1d5f028 <ASN1_generate_nconf@plt+0x1d44a88>
   22f78:	tstcs	r2, sl, asr r6
   22f7c:	stc2	0, cr15, [sl, #168]	; 0xa8
   22f80:			; <UNDEFINED> instruction: 0xf47f2800
   22f84:	str	sl, [sl, r4, ror #29]!
   22f88:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   22f8c:	ldrtmi	r2, [r8], r0, lsl #14
   22f90:	ldrbtmi	r4, [r8], #-1722	; 0xfffff946
   22f94:			; <UNDEFINED> instruction: 0xf02b46bb
   22f98:	ldr	pc, [r0, r3, asr #24]!
   22f9c:	blcs	49bb4 <ASN1_generate_nconf@plt+0x2f614>
   22fa0:	svcge	0x001ef43f
   22fa4:	ldmdblt	r3, {r1, r3, r8, r9, fp, ip, pc}
   22fa8:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   22fac:	svccs	0x0000930a
   22fb0:	svcge	0x0016f43f
   22fb4:			; <UNDEFINED> instruction: 0xf04f9a05
   22fb8:	blmi	fffa4fc0 <ASN1_generate_nconf@plt+0xfff8aa20>
   22fbc:			; <UNDEFINED> instruction: 0xf8df46c2
   22fc0:	strbmi	r1, [r3], ip, lsl #8
   22fc4:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   22fc8:			; <UNDEFINED> instruction: 0xf7f36818
   22fcc:	ldr	lr, [r6, r8, lsr #24]
   22fd0:	cmncs	r2, r6, lsl #16
   22fd4:			; <UNDEFINED> instruction: 0xf0299a0b
   22fd8:	strmi	pc, [r3], r1, lsr #21
   22fdc:			; <UNDEFINED> instruction: 0xf0002800
   22fe0:	blls	3034b0 <ASN1_generate_nconf@plt+0x2e8f10>
   22fe4:			; <UNDEFINED> instruction: 0xf0002f00
   22fe8:	blcs	1431f8 <ASN1_generate_nconf@plt+0x128c58>
   22fec:	cmphi	r3, r0	; <UNPREDICTABLE>
   22ff0:	strbmi	r4, [r2], -r3, asr #12
   22ff4:			; <UNDEFINED> instruction: 0xf7f44641
   22ff8:	strmi	lr, [r3], -sl, lsr #19
   22ffc:			; <UNDEFINED> instruction: 0xf0002b00
   23000:			; <UNDEFINED> instruction: 0x461881b9
   23004:			; <UNDEFINED> instruction: 0xf7f69304
   23008:	blls	15eb20 <ASN1_generate_nconf@plt+0x144580>
   2300c:	ldrmi	r4, [r8], -r0, lsl #13
   23010:	ldmda	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23014:	svceq	0x0000f1b8
   23018:	svcge	0x0037f47f
   2301c:	blmi	ff989838 <ASN1_generate_nconf@plt+0xff96f298>
   23020:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   23024:	b	9e1008 <ASN1_generate_nconf@plt+0x9c6a68>
   23028:	strbmi	lr, [r1], -r9, ror #14
   2302c:			; <UNDEFINED> instruction: 0xf7f54650
   23030:	str	lr, [sp, -sl, asr #20]!
   23034:			; <UNDEFINED> instruction: 0xf7f34640
   23038:			; <UNDEFINED> instruction: 0x4606ef7e
   2303c:			; <UNDEFINED> instruction: 0xf7f74640
   23040:	blge	3dd1c8 <ASN1_generate_nconf@plt+0x3c2c28>
   23044:	stmdbge	sp, {r9, sp}
   23048:	strbmi	r4, [r0], -r5, lsl #12
   2304c:	b	1e1030 <ASN1_generate_nconf@plt+0x1c6a90>
   23050:			; <UNDEFINED> instruction: 0x463049df
   23054:			; <UNDEFINED> instruction: 0xf0274479
   23058:	ldmibmi	lr, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   2305c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   23060:	ldrbmi	r4, [r0], -r6, lsl #12
   23064:	bl	ff6e1038 <ASN1_generate_nconf@plt+0xff6c6a98>
   23068:	stmdbls	sp, {r0, r1, r3, r4, r6, r7, r9, fp, lr}
   2306c:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   23070:			; <UNDEFINED> instruction: 0x96004650
   23074:	cdp2	0, 4, cr15, cr8, cr7, {1}
   23078:			; <UNDEFINED> instruction: 0x462b4ad8
   2307c:	ldrbtmi	r9, [sl], #-2318	; 0xfffff6f2
   23080:			; <UNDEFINED> instruction: 0x96004650
   23084:	cdp2	0, 4, cr15, cr0, cr7, {1}
   23088:			; <UNDEFINED> instruction: 0x465049d5
   2308c:			; <UNDEFINED> instruction: 0xf7f34479
   23090:	ldmibmi	r4, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}^
   23094:	strtmi	r4, [sl], -fp, lsr #12
   23098:			; <UNDEFINED> instruction: 0x46504479
   2309c:	bl	fefe1070 <ASN1_generate_nconf@plt+0xfefc6ad0>
   230a0:			; <UNDEFINED> instruction: 0x462b49d1
   230a4:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   230a8:			; <UNDEFINED> instruction: 0xf7f34650
   230ac:	stmibmi	pc, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   230b0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   230b4:	bl	fece1088 <ASN1_generate_nconf@plt+0xfecc6ae8>
   230b8:			; <UNDEFINED> instruction: 0xf7f64640
   230bc:	stmdacs	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
   230c0:	strbmi	sp, [r0], -r8, lsl #26
   230c4:	b	13e10a4 <ASN1_generate_nconf@plt+0x13c6b04>
   230c8:	ldrbtmi	r4, [r9], #-2505	; 0xfffff637
   230cc:	ldrbmi	r4, [r0], -r2, lsl #12
   230d0:	bl	fe9610a4 <ASN1_generate_nconf@plt+0xfe946b04>
   230d4:	ldrbmi	r4, [r0], -r7, asr #19
   230d8:			; <UNDEFINED> instruction: 0xf7f34479
   230dc:	stmibmi	r6, {r5, r7, r8, r9, fp, sp, lr, pc}^
   230e0:	vmin.s8	d20, d0, d16
   230e4:	ldrbtmi	r1, [r9], #-595	; 0xfffffdad
   230e8:	ldcl	7, cr15, [r8, #-976]!	; 0xfffffc30
   230ec:	blcs	15cc50 <ASN1_generate_nconf@plt+0x1426b0>
   230f0:	adchi	pc, ip, r0
   230f4:			; <UNDEFINED> instruction: 0x463a463b
   230f8:			; <UNDEFINED> instruction: 0xf7f64639
   230fc:	pkhbtmi	lr, r0, lr, lsl #18
   23100:	svceq	0x0000f1b8
   23104:	mcrge	4, 6, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   23108:			; <UNDEFINED> instruction: 0x270149bc
   2310c:			; <UNDEFINED> instruction: 0xf04f4ba9
   23110:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
   23114:	ldmpl	r4, {r0, r2, r9, fp, ip, pc}^
   23118:			; <UNDEFINED> instruction: 0xf7f36820
   2311c:	stmdavs	r0!, {r7, r8, r9, fp, sp, lr, pc}
   23120:	stmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23124:			; <UNDEFINED> instruction: 0xf7f4e6eb
   23128:	svcls	0x0006ec9c
   2312c:	blls	135804 <ASN1_generate_nconf@plt+0x11b264>
   23130:	bls	2b431c <ASN1_generate_nconf@plt+0x299d7c>
   23134:	ldmdavs	r8!, {r7, r9, sl, lr}
   23138:	bl	1c6110c <ASN1_generate_nconf@plt+0x1c46b6c>
   2313c:	ldmdavs	r8!, {r0, r4, r5, r7, r8, fp, lr}
   23140:			; <UNDEFINED> instruction: 0xf7f34479
   23144:			; <UNDEFINED> instruction: 0xf1b8eb6c
   23148:	andle	r0, r8, r0, lsl #30
   2314c:	ldrbmi	r9, [fp], -r4, lsl #20
   23150:	strbmi	r9, [r0], -sl, lsl #18
   23154:	bl	461128 <ASN1_generate_nconf@plt+0x446b88>
   23158:			; <UNDEFINED> instruction: 0xf47f2800
   2315c:			; <UNDEFINED> instruction: 0x4658ae91
   23160:			; <UNDEFINED> instruction: 0xf7f72701
   23164:	blls	1dd804 <ASN1_generate_nconf@plt+0x1c3264>
   23168:	bleq	5f2ac <ASN1_generate_nconf@plt+0x44d0c>
   2316c:			; <UNDEFINED> instruction: 0xf7f76818
   23170:	strb	lr, [r4], r2, lsl #19
   23174:	strbmi	sl, [r0], -r9, lsl #18
   23178:	bl	ff761150 <ASN1_generate_nconf@plt+0xff746bb0>
   2317c:			; <UNDEFINED> instruction: 0xf0002800
   23180:	blls	28354c <ASN1_generate_nconf@plt+0x268fac>
   23184:			; <UNDEFINED> instruction: 0xf10007d9
   23188:	ldreq	r8, [sl, r3, ror #1]
   2318c:	sbcshi	pc, r6, r0, lsl #2
   23190:			; <UNDEFINED> instruction: 0xf10006df
   23194:	ldreq	r8, [lr], r9, asr #1
   23198:	adcshi	pc, ip, r0, lsl #2
   2319c:			; <UNDEFINED> instruction: 0xf1000658
   231a0:	ldrbeq	r8, [r9, -pc, lsr #1]
   231a4:	adchi	pc, r2, r0, lsl #2
   231a8:	ldrle	r0, [r2], #-1818	; 0xfffff8e6
   231ac:			; <UNDEFINED> instruction: 0xf0002b00
   231b0:	blls	2c33e4 <ASN1_generate_nconf@plt+0x2a8e44>
   231b4:			; <UNDEFINED> instruction: 0xf43f2b00
   231b8:	blmi	1fceb78 <ASN1_generate_nconf@plt+0x1fb45d8>
   231bc:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   231c0:	blls	1c7de0 <ASN1_generate_nconf@plt+0x1ad840>
   231c4:	ldmibmi	r0, {r0, r1, r2, r3, r5, r9, sl, lr}
   231c8:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   231cc:	bl	9e11a0 <ASN1_generate_nconf@plt+0x9c6c00>
   231d0:	bls	19cc2c <ASN1_generate_nconf@plt+0x18268c>
   231d4:	stmibmi	sp, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}
   231d8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   231dc:			; <UNDEFINED> instruction: 0xf7f36818
   231e0:	blls	29de60 <ASN1_generate_nconf@plt+0x2838c0>
   231e4:	strtmi	lr, [r3], -r2, ror #15
   231e8:	strtmi	sl, [r1], -lr, lsl #20
   231ec:			; <UNDEFINED> instruction: 0xf7f74640
   231f0:	blls	35d6d0 <ASN1_generate_nconf@plt+0x343130>
   231f4:	blls	3ade0c <ASN1_generate_nconf@plt+0x39386c>
   231f8:			; <UNDEFINED> instruction: 0x4641d05b
   231fc:	blcs	34b44 <ASN1_generate_nconf@plt+0x1a5a4>
   23200:	adcshi	pc, lr, r0
   23204:	bl	fed611e0 <ASN1_generate_nconf@plt+0xfed46c40>
   23208:	stmdacs	r0, {r0, r3, ip, pc}
   2320c:	mcrge	4, 2, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   23210:	smlsdxcs	r1, pc, r9, r4	; <UNPREDICTABLE>
   23214:	ldrbtmi	r4, [r9], #-2919	; 0xfffff499
   23218:			; <UNDEFINED> instruction: 0x4640e77c
   2321c:	svc	0x0078f7f5
   23220:			; <UNDEFINED> instruction: 0xf7f74658
   23224:	blls	1dd744 <ASN1_generate_nconf@plt+0x1c31a4>
   23228:	bleq	5f36c <ASN1_generate_nconf@plt+0x44dcc>
   2322c:	ldmdavs	r8, {r3, r4, r6, r7, r9, sl, lr}
   23230:	stmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23234:	bls	19cbc8 <ASN1_generate_nconf@plt+0x182628>
   23238:	strcs	r4, [r1, -r0, lsl #13]
   2323c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   23240:	ldmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23244:			; <UNDEFINED> instruction: 0x46d8e65b
   23248:	ldrb	r2, [r8], -r1, lsl #14
   2324c:			; <UNDEFINED> instruction: 0x463b4971
   23250:			; <UNDEFINED> instruction: 0x465a4871
   23254:	stmdbls	r5, {r2, r3, r7, r9, sl, lr}
   23258:	andgt	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   2325c:	strmi	r5, [r8], -r9, lsl #16
   23260:	strbtmi	r9, [r1], -r4, lsl #2
   23264:	bl	1be1238 <ASN1_generate_nconf@plt+0x1bc6c98>
   23268:	stmdacs	r0, {r7, r9, sl, lr}
   2326c:	mcrge	4, 0, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   23270:			; <UNDEFINED> instruction: 0x463a463b
   23274:	ldrbmi	r2, [r8], -r1, lsl #2
   23278:	stcl	7, cr15, [sl, #-984]!	; 0xfffffc28
   2327c:			; <UNDEFINED> instruction: 0xf47f2800
   23280:	ldrtmi	sl, [fp], -r3, asr #30
   23284:	svcls	0x00054965
   23288:	stmdals	r4, {r1, r3, r4, r6, r9, sl, lr}
   2328c:			; <UNDEFINED> instruction: 0xf7f35879
   23290:	pkhtbmi	lr, r0, sl, asr #22
   23294:	stmdbmi	r2!, {r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   23298:	stmdami	r2!, {r0, r1, r6, r9, sl, lr}^
   2329c:	pkhtbmi	r4, ip, sl, asr #12
   232a0:			; <UNDEFINED> instruction: 0xf8519905
   232a4:	stmdapl	r8, {r2, r3, lr, pc}
   232a8:			; <UNDEFINED> instruction: 0xf7f34661
   232ac:	strmi	lr, [r3], -ip, asr #22
   232b0:	blcs	5cd48 <ASN1_generate_nconf@plt+0x427a8>
   232b4:	blmi	1757488 <ASN1_generate_nconf@plt+0x173cee8>
   232b8:	strbmi	r9, [r2], -r5, lsl #16
   232bc:	stmiapl	r0, {r0, r4, r6, r9, sl, lr}^
   232c0:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   232c4:	str	r9, [r0, r9]!
   232c8:	blmi	ec9ae4 <ASN1_generate_nconf@plt+0xeaf544>
   232cc:	ldmpl	r3, {r0, r1, r2, r4, r6, r8, fp, lr}^
   232d0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   232d4:			; <UNDEFINED> instruction: 0xf7f39306
   232d8:	blls	2ddd68 <ASN1_generate_nconf@plt+0x2c37c8>
   232dc:			; <UNDEFINED> instruction: 0xf43f2b00
   232e0:	blls	28ea50 <ASN1_generate_nconf@plt+0x2744b0>
   232e4:			; <UNDEFINED> instruction: 0xf43f2b00
   232e8:			; <UNDEFINED> instruction: 0xe76aadd6
   232ec:	blmi	c89b08 <ASN1_generate_nconf@plt+0xc6f568>
   232f0:	ldmpl	r3, {r0, r1, r2, r3, r6, r8, fp, lr}^
   232f4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   232f8:	b	fe4612cc <ASN1_generate_nconf@plt+0xfe446d2c>
   232fc:	ldrb	r9, [r3, -r9, lsl #22]
   23300:	blmi	b49b1c <ASN1_generate_nconf@plt+0xb2f57c>
   23304:	ldmpl	r3, {r0, r1, r3, r6, r8, fp, lr}^
   23308:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2330c:	b	fe1e12e0 <ASN1_generate_nconf@plt+0xfe1c6d40>
   23310:	strb	r9, [r6, -r9, lsl #22]
   23314:	blmi	a09b30 <ASN1_generate_nconf@plt+0x9ef590>
   23318:	ldmpl	r3, {r0, r1, r2, r6, r8, fp, lr}^
   2331c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   23320:	b	1f612f4 <ASN1_generate_nconf@plt+0x1f46d54>
   23324:	ldr	r9, [r9, -r9, lsl #22]!
   23328:	blmi	8c9b44 <ASN1_generate_nconf@plt+0x8af5a4>
   2332c:	ldmpl	r3, {r0, r1, r6, r8, fp, lr}^
   23330:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   23334:	b	1ce1308 <ASN1_generate_nconf@plt+0x1cc6d68>
   23338:	str	r9, [ip, -r9, lsl #22]!
   2333c:	blmi	789b58 <ASN1_generate_nconf@plt+0x76f5b8>
   23340:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   23344:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   23348:	b	1a6131c <ASN1_generate_nconf@plt+0x1a46d7c>
   2334c:	ldr	r9, [pc, -r9, lsl #22]
   23350:	blmi	649b6c <ASN1_generate_nconf@plt+0x62f5cc>
   23354:	ldmpl	r3, {r0, r1, r3, r4, r5, r8, fp, lr}^
   23358:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2335c:	b	17e1330 <ASN1_generate_nconf@plt+0x17c6d90>
   23360:	ldr	r9, [r2, -r9, lsl #22]
   23364:	strtmi	r9, [pc], -r5, lsl #20
   23368:	ldmpl	r3, {r1, r4, r8, r9, fp, lr}^
   2336c:			; <UNDEFINED> instruction: 0xf7f76818
   23370:	strb	lr, [r4, #2178]	; 0x882
   23374:	ldrmi	r4, [r8], pc, lsl #20
   23378:			; <UNDEFINED> instruction: 0x46134933
   2337c:	uxtab16	r4, r9, r9, ror #8
   23380:	svc	0x0024f7f6
   23384:	strb	r9, [r0, -r9]
   23388:			; <UNDEFINED> instruction: 0x46c34658
   2338c:	ldm	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23390:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   23394:	stmda	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23398:			; <UNDEFINED> instruction: 0xf7f5e5b1
   2339c:	blmi	b1ed6c <ASN1_generate_nconf@plt+0xb047cc>
   233a0:	svclt	0x0000e78a
   233a4:	strdeq	fp, [r5], -r8
   233a8:	andeq	r1, r0, r0, ror r5
   233ac:	andeq	sl, r5, r4, asr #2
   233b0:	andeq	fp, r5, r8, asr #25
   233b4:	andeq	r1, r0, r0, lsr #11
   233b8:			; <UNDEFINED> instruction: 0xfffffe63
   233bc:			; <UNDEFINED> instruction: 0x00032eb6
   233c0:	andeq	lr, r2, r2, lsl #22
   233c4:	andeq	fp, r5, lr, ror #21
   233c8:	ldrdeq	r9, [r5], -r2
   233cc:	strdeq	r2, [r3], -sl
   233d0:	andeq	r2, r3, r0, asr #29
   233d4:	andeq	r2, r3, r2, asr #29
   233d8:	ldrdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   233dc:	andeq	r2, r3, r6, asr #29
   233e0:			; <UNDEFINED> instruction: 0x00032ebc
   233e4:	andeq	r2, r3, r8, lsl #30
   233e8:	andeq	r2, r3, lr, lsr #30
   233ec:	andeq	r2, r3, r6, asr pc
   233f0:	andeq	r2, r3, r6, ror #31
   233f4:	andeq	r3, r3, ip, lsr #32
   233f8:	andeq	r3, r3, r2, lsr r0
   233fc:	muleq	r3, r2, ip
   23400:	strdeq	r2, [r3], -r0
   23404:	andeq	r2, r3, r0, lsr #24
   23408:	andeq	r2, r3, r2, lsr #26
   2340c:	andeq	r2, r3, r6, asr #25
   23410:	andeq	r2, r3, r6, lsl pc
   23414:	andeq	r1, r0, r4, lsl #10
   23418:	andeq	r1, r0, r8, lsr r5
   2341c:	andeq	r1, r0, ip, ror #9
   23420:	andeq	r1, r0, ip, ror #11
   23424:	andeq	r1, r0, r0, ror #11
   23428:	muleq	r0, r0, r5
   2342c:	strdeq	r2, [r3], -ip
   23430:	andeq	r2, r3, ip, ror fp
   23434:	andeq	r2, r3, r8, asr #22
   23438:	andeq	r2, r3, r4, lsl fp
   2343c:	ldrdeq	r2, [r3], -ip
   23440:	andeq	r2, r3, r0, lsr #21
   23444:	andeq	r2, r3, ip, ror #20
   23448:	andeq	r2, r3, r8, lsl #20
   2344c:	andeq	r1, r0, ip, lsl #11
   23450:	svcmi	0x00f0e92d
   23454:			; <UNDEFINED> instruction: 0xf8dfb095
   23458:	movwcs	r5, #1056	; 0x420
   2345c:	ldrmi	pc, [ip], #-2271	; 0xfffff721
   23460:	ldrbtmi	sl, [sp], #-3597	; 0xfffff1f3
   23464:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   23468:	ldrls	pc, [r8], #-2271	; 0xfffff721
   2346c:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
   23470:	stmdavs	r4!, {r0, r3, r4, r5, r6, r7, sl, lr}
   23474:			; <UNDEFINED> instruction: 0xf04f9413
   23478:	ldrmi	r0, [ip], -r0, lsl #8
   2347c:	movwcc	lr, #55757	; 0xd9cd
   23480:	movwls	r4, #63139	; 0xf6a3
   23484:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   23488:			; <UNDEFINED> instruction: 0x46259310
   2348c:			; <UNDEFINED> instruction: 0xf02a9311
   23490:	strtmi	pc, [r2], r9, lsl #21
   23494:	movwcs	r4, #9888	; 0x26a0
   23498:	stmib	sp, {r0, r3, sl, ip, pc}^
   2349c:	stmib	sp, {r0, r2, sl, lr}^
   234a0:	movwls	r4, #41991	; 0xa407
   234a4:			; <UNDEFINED> instruction: 0xf02a4607
   234a8:	orrslt	pc, r0, #11072	; 0x2b40
   234ac:	blcs	4aa5c0 <ASN1_generate_nconf@plt+0x490020>
   234b0:	andge	sp, r2, #16318464	; 0xf90000
   234b4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   234b8:			; <UNDEFINED> instruction: 0x4710441a
   234bc:	andeq	r0, r0, pc, ror r1
   234c0:			; <UNDEFINED> instruction: 0xffffffeb
   234c4:	andeq	r0, r0, sp, asr r2
   234c8:	andeq	r0, r0, fp, ror #2
   234cc:	andeq	r0, r0, r7, asr #4
   234d0:	andeq	r0, r0, pc, lsr r2
   234d4:	andeq	r0, r0, r7, lsr r2
   234d8:	andeq	r0, r0, r9, lsr #4
   234dc:	andeq	r0, r0, r3, lsr #4
   234e0:	andeq	r0, r0, r3, lsr #4
   234e4:	andeq	r0, r0, r3, lsr #4
   234e8:	andeq	r0, r0, sp, asr #32
   234ec:	andeq	r0, r0, sp, lsl r2
   234f0:	andeq	r0, r0, r7, lsl r2
   234f4:	andeq	r0, r0, r1, lsl r2
   234f8:	andeq	r0, r0, sp, lsl #4
   234fc:	strdeq	r0, [r0], -r5
   23500:	andeq	r0, r0, sp, ror #3
   23504:	andeq	r0, r0, r5, ror #3
   23508:			; <UNDEFINED> instruction: 0xf02a2501
   2350c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   23510:			; <UNDEFINED> instruction: 0xf02bd1cc
   23514:			; <UNDEFINED> instruction: 0x4606f975
   23518:			; <UNDEFINED> instruction: 0xf0402800
   2351c:	b	130375c <ASN1_generate_nconf@plt+0x12e91bc>
   23520:	movwls	r0, #45828	; 0xb304
   23524:	ldrdcc	lr, [r5, -sp]
   23528:	streq	pc, [r1, -fp, lsl #1]
   2352c:	ldrbmi	sl, [r0], -lr, lsl #20
   23530:	blge	3f35b4 <ASN1_generate_nconf@plt+0x3d9014>
   23534:	rscshi	pc, r8, r0
   23538:	cdp2	0, 9, cr15, cr4, cr8, {1}
   2353c:			; <UNDEFINED> instruction: 0xf0002800
   23540:	blmi	ff4839e8 <ASN1_generate_nconf@plt+0xff469448>
   23544:			; <UNDEFINED> instruction: 0xf85949d1
   23548:	ldrbtmi	r9, [r9], #-3
   2354c:	ldrdeq	pc, [r0], -r9
   23550:	stmdb	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23554:	andcs	r4, r1, #3375104	; 0x338000
   23558:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
   2355c:	tstls	r1, lr, lsl #22
   23560:	andhi	pc, r0, sp, asr #17
   23564:			; <UNDEFINED> instruction: 0xf0299910
   23568:			; <UNDEFINED> instruction: 0x4682f97f
   2356c:	svceq	0x0000f1ba
   23570:	tsthi	fp, r0	; <UNPREDICTABLE>
   23574:			; <UNDEFINED> instruction: 0xf7f44650
   23578:			; <UNDEFINED> instruction: 0x4604e91c
   2357c:			; <UNDEFINED> instruction: 0xf7f64650
   23580:			; <UNDEFINED> instruction: 0x2c00ea1a
   23584:	tsthi	r1, r0	; <UNPREDICTABLE>
   23588:	ldmdbls	r1, {r1, r3, r4, r5, r9, sl, lr}
   2358c:			; <UNDEFINED> instruction: 0xf0299808
   23590:			; <UNDEFINED> instruction: 0x4607fcb1
   23594:			; <UNDEFINED> instruction: 0xf0002800
   23598:	blls	183a38 <ASN1_generate_nconf@plt+0x169498>
   2359c:			; <UNDEFINED> instruction: 0xf0402b00
   235a0:	blls	2839f0 <ASN1_generate_nconf@plt+0x269450>
   235a4:			; <UNDEFINED> instruction: 0xf0402b00
   235a8:	stccs	0, cr8, [r0, #-892]	; 0xfffffc84
   235ac:	ldmibmi	r9!, {r0, r4, r6, r8, ip, lr, pc}
   235b0:	ldrdeq	pc, [r0], -r9
   235b4:			; <UNDEFINED> instruction: 0xf7f34479
   235b8:	blls	49da88 <ASN1_generate_nconf@plt+0x4834e8>
   235bc:			; <UNDEFINED> instruction: 0xf0002b04
   235c0:	vand	d24, d8, d4
   235c4:	addsmi	r0, r3, #1342177280	; 0x50000000
   235c8:	tsthi	r7, r0	; <UNPREDICTABLE>
   235cc:	blcs	72200 <ASN1_generate_nconf@plt+0x57c60>
   235d0:	tsthi	pc, r0, lsl #4	; <UNPREDICTABLE>
   235d4:	stcl	7, cr15, [r2, #972]!	; 0x3cc
   235d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   235dc:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   235e0:			; <UNDEFINED> instruction: 0xf7f34621
   235e4:	blls	49dd3c <ASN1_generate_nconf@plt+0x48379c>
   235e8:			; <UNDEFINED> instruction: 0xf0002b0c
   235ec:	blls	303a90 <ASN1_generate_nconf@plt+0x2e94f0>
   235f0:	ldrtmi	r4, [r8], -r9, lsr #12
   235f4:			; <UNDEFINED> instruction: 0xf0002b00
   235f8:			; <UNDEFINED> instruction: 0xf7f3812e
   235fc:			; <UNDEFINED> instruction: 0x4606ef14
   23600:			; <UNDEFINED> instruction: 0xf7f64628
   23604:			; <UNDEFINED> instruction: 0x2e00e9d8
   23608:	strcs	fp, [r0], -r8, asr #31
   2360c:	stmibmi	r2!, {r0, r5, sl, fp, ip, lr, pc}
   23610:			; <UNDEFINED> instruction: 0xf8d92601
   23614:	ldrbtmi	r0, [r9], #-0
   23618:	stmdb	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2361c:	ldrdeq	pc, [r0], -r9
   23620:	svc	0x0028f7f6
   23624:			; <UNDEFINED> instruction: 0xf02ae015
   23628:	bge	46329c <ASN1_generate_nconf@plt+0x448cfc>
   2362c:			; <UNDEFINED> instruction: 0x71bef240
   23630:	blx	c5f6e0 <ASN1_generate_nconf@plt+0xc45140>
   23634:			; <UNDEFINED> instruction: 0xf47f2800
   23638:	blmi	fe50f318 <ASN1_generate_nconf@plt+0xfe4f4d78>
   2363c:	ldmibmi	r7, {r9, sl, sp}
   23640:			; <UNDEFINED> instruction: 0x4634463a
   23644:			; <UNDEFINED> instruction: 0xf8594637
   23648:	ldrbtmi	r3, [r9], #-3
   2364c:			; <UNDEFINED> instruction: 0xf7f36818
   23650:	ldcmi	8, cr14, [r3, #920]	; 0x398
   23654:			; <UNDEFINED> instruction: 0xf7f54638
   23658:			; <UNDEFINED> instruction: 0x4620ed9e
   2365c:			; <UNDEFINED> instruction: 0xf7f5447d
   23660:			; <UNDEFINED> instruction: 0x4640ed58
   23664:	stc2	0, cr15, [r8, #-156]	; 0xffffff64
   23668:	strtmi	r9, [r9], -lr, lsl #16
   2366c:	andne	pc, r5, #64, 4
   23670:			; <UNDEFINED> instruction: 0xf7f49505
   23674:	vst1.32	{d30-d31}, [pc :256], r4
   23678:	stmdbls	r5, {r0, r1, r7, r9, ip, sp, lr}
   2367c:			; <UNDEFINED> instruction: 0xf7f4980f
   23680:	bmi	fe25e140 <ASN1_generate_nconf@plt+0xfe243ba0>
   23684:	ldrbtmi	r4, [sl], #-2941	; 0xfffff483
   23688:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2368c:	subsmi	r9, sl, r3, lsl fp
   23690:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23694:	rschi	pc, r3, r0, asr #32
   23698:	andslt	r4, r5, r0, lsr r6
   2369c:	svchi	0x00f0e8bd
   236a0:	cdp2	0, 13, cr15, cr14, cr10, {1}
   236a4:	ldrbt	r9, [lr], r6
   236a8:	cdp2	0, 13, cr15, cr10, cr10, {1}
   236ac:	ldrbt	r4, [sl], r2, lsl #13
   236b0:			; <UNDEFINED> instruction: 0xf896f02b
   236b4:			; <UNDEFINED> instruction: 0xf02a4631
   236b8:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   236bc:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {3}
   236c0:	strcs	r4, [r1], -r4, lsl #12
   236c4:	strb	r4, [r4, r7, lsl #12]
   236c8:	strbt	r2, [ip], r1, lsl #8
   236cc:	bleq	9f810 <ASN1_generate_nconf@plt+0x85270>
   236d0:	movwcs	lr, #5865	; 0x16e9
   236d4:	strbt	r9, [r6], r9, lsl #6
   236d8:	movwls	r2, #21249	; 0x5301
   236dc:	svcne	0x00c3e6e3
   236e0:	strbt	r9, [r0], sl, lsl #6
   236e4:	cdp2	0, 11, cr15, cr12, cr10, {1}
   236e8:			; <UNDEFINED> instruction: 0xf0272100
   236ec:	strmi	pc, [r0], r5, lsr #24
   236f0:			; <UNDEFINED> instruction: 0xf02ae6d9
   236f4:			; <UNDEFINED> instruction: 0x9008feb5
   236f8:			; <UNDEFINED> instruction: 0xf02ae6d5
   236fc:			; <UNDEFINED> instruction: 0x9007feb1
   23700:			; <UNDEFINED> instruction: 0xf02ae6d1
   23704:	bge	4a31c0 <ASN1_generate_nconf@plt+0x488c20>
   23708:			; <UNDEFINED> instruction: 0x71bef240
   2370c:			; <UNDEFINED> instruction: 0xf9c2f02a
   23710:			; <UNDEFINED> instruction: 0xf47f2800
   23714:	ldr	sl, [r0, r8, asr #29]
   23718:	strcs	r4, [r0], -r3, ror #16
   2371c:			; <UNDEFINED> instruction: 0x46374634
   23720:			; <UNDEFINED> instruction: 0xf02b4478
   23724:			; <UNDEFINED> instruction: 0xe794f87d
   23728:	ldc2	0, cr15, [ip, #160]	; 0xa0
   2372c:	blmi	15d0554 <ASN1_generate_nconf@plt+0x15b5fb4>
   23730:	bls	2f5cb0 <ASN1_generate_nconf@plt+0x2db710>
   23734:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   23738:			; <UNDEFINED> instruction: 0xf0824479
   2373c:			; <UNDEFINED> instruction: 0xf8d90701
   23740:			; <UNDEFINED> instruction: 0xf7f30000
   23744:			; <UNDEFINED> instruction: 0xf1bbe86c
   23748:			; <UNDEFINED> instruction: 0xf43f0f00
   2374c:	ldmdbmi	r8, {r0, r1, r8, r9, sl, fp, sp, pc}^
   23750:	stmdals	r7, {r0, r9, sp}
   23754:	blls	3b4940 <ASN1_generate_nconf@plt+0x39a3a0>
   23758:			; <UNDEFINED> instruction: 0xf8cd9101
   2375c:	ldmdbls	r0, {pc}
   23760:			; <UNDEFINED> instruction: 0xf962f029
   23764:	str	r4, [r1, -r2, lsl #13]
   23768:	ldmdbge	r2, {r9, sp}
   2376c:	andsls	r4, r2, #32, 12	; 0x2000000
   23770:	ldmib	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23774:	ldrtmi	r4, [r8], -pc, asr #18
   23778:			; <UNDEFINED> instruction: 0xf7f34479
   2377c:	ldmdbls	r2, {r4, r6, fp, sp, lr, pc}
   23780:			; <UNDEFINED> instruction: 0xf7f54638
   23784:	stmdbmi	ip, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
   23788:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2378c:	stmda	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23790:	blmi	f9d3c4 <ASN1_generate_nconf@plt+0xf82e24>
   23794:	stmdbmi	r9, {sl, sp}^
   23798:	strcs	r4, [r1], -r7, lsr #12
   2379c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   237a0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   237a4:	ldmda	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   237a8:	stmdbmi	r5, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}^
   237ac:			; <UNDEFINED> instruction: 0xf8d92400
   237b0:	strtmi	r0, [r7], -r0
   237b4:			; <UNDEFINED> instruction: 0x26014479
   237b8:	ldmda	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   237bc:	ldrdeq	pc, [r0], -r9
   237c0:	mrc	7, 2, APSR_nzcv, cr8, cr6, {7}
   237c4:	andcs	lr, r0, #18087936	; 0x1140000
   237c8:			; <UNDEFINED> instruction: 0xf7f44621
   237cc:	stmdacs	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
   237d0:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   237d4:	cdpls	8, 0, cr9, cr5, cr8, {0}
   237d8:	stmda	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   237dc:	ldrdeq	pc, [r0], -r9
   237e0:	mcr	7, 2, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
   237e4:			; <UNDEFINED> instruction: 0x2601e735
   237e8:	blls	31d4bc <ASN1_generate_nconf@plt+0x302f1c>
   237ec:	ldrtmi	r4, [r8], -r1, lsr #12
   237f0:			; <UNDEFINED> instruction: 0xf7f3b15b
   237f4:			; <UNDEFINED> instruction: 0x4606e99a
   237f8:	blls	31d414 <ASN1_generate_nconf@plt+0x302e74>
   237fc:	strtmi	fp, [r1], -fp, lsl #3
   23800:			; <UNDEFINED> instruction: 0xf7f64638
   23804:			; <UNDEFINED> instruction: 0x4606ec96
   23808:			; <UNDEFINED> instruction: 0xf7f4e6fd
   2380c:			; <UNDEFINED> instruction: 0x4606e918
   23810:	stmdbmi	ip!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   23814:			; <UNDEFINED> instruction: 0xf8d92601
   23818:	ldrbtmi	r0, [r9], #-0
   2381c:	svc	0x00fef7f2
   23820:	stmdals	fp, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}
   23824:	bls	3f50b0 <ASN1_generate_nconf@plt+0x3dab10>
   23828:	andls	r4, r1, r3, lsl #12
   2382c:	ldrtmi	r9, [r8], -r0
   23830:	bls	388040 <ASN1_generate_nconf@plt+0x36daa0>
   23834:	stcl	7, cr15, [r8, #980]!	; 0x3d4
   23838:	strbt	r4, [r4], r6, lsl #12
   2383c:	svceq	0x0000f1bb
   23840:	mvflse	f5, #10.0
   23844:	bls	2b51b8 <ASN1_generate_nconf@plt+0x29ac18>
   23848:	ldrtmi	r4, [r8], -r9, lsr #12
   2384c:			; <UNDEFINED> instruction: 0xf7f39600
   23850:			; <UNDEFINED> instruction: 0x4606ec34
   23854:			; <UNDEFINED> instruction: 0xf7f6e6d4
   23858:	strmi	lr, [r6], -ip, asr #21
   2385c:			; <UNDEFINED> instruction: 0xf7f5e6d0
   23860:	ldmdbmi	r9, {r4, sl, fp, sp, lr, pc}
   23864:			; <UNDEFINED> instruction: 0xf8d9465e
   23868:	ldrbtmi	r0, [r9], #-0
   2386c:	svc	0x00d6f7f2
   23870:			; <UNDEFINED> instruction: 0xf7f64628
   23874:	strbt	lr, [ip], r0, lsr #17
   23878:	andeq	fp, r5, sl, lsr #11
   2387c:	andeq	r1, r0, r0, ror r5
   23880:	andeq	r5, r5, r2, lsr #12
   23884:	muleq	r5, ip, r5
   23888:	andeq	r1, r0, r0, lsr #11
   2388c:	muleq	r3, r2, sp
   23890:	muleq	r3, lr, sp
   23894:	andeq	r2, r3, r0, ror sp
   23898:	andeq	r2, r3, sl, ror sp
   2389c:	andeq	lr, r2, lr, lsr #7
   238a0:	andeq	r2, r3, r4, asr sp
   238a4:	andeq	fp, r5, r6, lsl #7
   238a8:	andeq	r5, r5, r0, ror r3
   238ac:	andeq	r2, r3, r4, lsr #23
   238b0:	muleq	r3, r8, fp
   238b4:	andeq	r2, r3, r0, lsr #23
   238b8:	strdeq	ip, [r3], -r6
   238bc:	andeq	r2, r3, r0, lsr #22
   238c0:	andeq	r2, r3, r0, asr fp
   238c4:	andeq	r2, r3, sl, asr #22
   238c8:	andeq	r2, r3, lr, asr #21
   238cc:			; <UNDEFINED> instruction: 0x4614b510
   238d0:	stmdacs	r3, {r3, r4, r9, fp, lr}
   238d4:	addlt	r4, r2, r8, lsl fp
   238d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   238dc:	movwls	r6, #6171	; 0x181b
   238e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   238e4:	teqcs	pc, #136, 30	; 0x220
   238e8:	blmi	5598f8 <ASN1_generate_nconf@plt+0x53f358>
   238ec:	cfldrspl	mvf4, [fp], {123}	; 0x7b
   238f0:			; <UNDEFINED> instruction: 0xf88d4620
   238f4:			; <UNDEFINED> instruction: 0xf7f33003
   238f8:			; <UNDEFINED> instruction: 0xf10dea52
   238fc:	andcs	r0, r1, #-1073741824	; 0xc0000000
   23900:	bl	14e18dc <ASN1_generate_nconf@plt+0x14c733c>
   23904:			; <UNDEFINED> instruction: 0xf7f34620
   23908:	movwcs	lr, #2634	; 0xa4a
   2390c:	tstcs	fp, sl, lsl r6
   23910:	b	7e18f0 <ASN1_generate_nconf@plt+0x7c7350>
   23914:	blmi	236144 <ASN1_generate_nconf@plt+0x21bba4>
   23918:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2391c:	blls	7d98c <ASN1_generate_nconf@plt+0x633ec>
   23920:			; <UNDEFINED> instruction: 0xf04f405a
   23924:	mrsle	r0, LR_svc
   23928:	andlt	r2, r2, r1
   2392c:			; <UNDEFINED> instruction: 0xf7f5bd10
   23930:	svclt	0x0000eba8
   23934:	andeq	fp, r5, r4, lsr r1
   23938:	andeq	r1, r0, r0, ror r5
   2393c:	andeq	r3, r3, r0, lsl r0
   23940:	strdeq	fp, [r5], -r4
   23944:	svcmi	0x00f0e92d
   23948:			; <UNDEFINED> instruction: 0xf8dfb091
   2394c:	strcs	r5, [r0], #-1164	; 0xfffffb74
   23950:	strcc	pc, [r8], #2271	; 0x8df
   23954:	ldrbtmi	r4, [sp], #-1698	; 0xfffff95e
   23958:	strcs	pc, [r4], #2271	; 0x8df
   2395c:	strtmi	r4, [r7], -r6, lsr #12
   23960:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
   23964:	strtmi	r4, [r1], r5, lsr #12
   23968:	movwls	r6, #63515	; 0xf81b
   2396c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23970:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   23974:			; <UNDEFINED> instruction: 0xf10d9409
   23978:	movwls	r0, #43820	; 0xab2c
   2397c:			; <UNDEFINED> instruction: 0xf02a930b
   23980:			; <UNDEFINED> instruction: 0xf8dff811
   23984:	strls	r3, [r6], #-1120	; 0xfffffba0
   23988:	movwls	r4, #21627	; 0x547b
   2398c:			; <UNDEFINED> instruction: 0xf02a4680
   23990:			; <UNDEFINED> instruction: 0x4603fb39
   23994:	blcs	2d06dc <ASN1_generate_nconf@plt+0x2b613c>
   23998:	adchi	pc, sp, r0, lsl #6
   2399c:	blle	ffdaab0c <ASN1_generate_nconf@plt+0xffd9056c>
   239a0:	blcs	2f05ac <ASN1_generate_nconf@plt+0x2d600c>
   239a4:	andge	sp, r2, #15925248	; 0xf30000
   239a8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   239ac:			; <UNDEFINED> instruction: 0x4710441a
   239b0:	andeq	r0, r0, r9, ror r1
   239b4:			; <UNDEFINED> instruction: 0xffffffdf
   239b8:	andeq	r0, r0, sp, lsl #4
   239bc:	andeq	r0, r0, r7, ror #2
   239c0:	strdeq	r0, [r0], -r9
   239c4:	strdeq	r0, [r0], -r1
   239c8:	andeq	r0, r0, r9, ror #3
   239cc:	andeq	r0, r0, r3, asr #2
   239d0:	andeq	r0, r0, r1, lsr r0
   239d4:	andeq	r0, r0, r3, ror #3
   239d8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   239dc:	ldrdeq	r0, [r0], -r1
   239e0:	blx	45fa92 <ASN1_generate_nconf@plt+0x4454f2>
   239e4:	strmi	r2, [r3], -r1, lsl #10
   239e8:	bicsle	r2, r4, r0, lsl #16
   239ec:			; <UNDEFINED> instruction: 0xff08f02a
   239f0:			; <UNDEFINED> instruction: 0xf02a4680
   239f4:			; <UNDEFINED> instruction: 0xf1b8fefb
   239f8:	svclt	0x00180f01
   239fc:	blcc	1fb40 <ASN1_generate_nconf@plt+0x55a0>
   23a00:	msrhi	CPSR_, r0
   23a04:	ldrbmi	r9, [r0], -sl, lsl #20
   23a08:			; <UNDEFINED> instruction: 0xf0282172
   23a0c:	strmi	pc, [r0], r7, lsl #27
   23a10:	rsbsle	r2, sl, r0, lsl #16
   23a14:	strtmi	r9, [r0], -fp, lsl #18
   23a18:			; <UNDEFINED> instruction: 0xf029463a
   23a1c:	strmi	pc, [r2], fp, ror #20
   23a20:			; <UNDEFINED> instruction: 0xf0002800
   23a24:			; <UNDEFINED> instruction: 0xf1bb811d
   23a28:	vpmax.f32	d16, d0, d0
   23a2c:	vqadd.s8	q12, q9, <illegal reg q0.5>
   23a30:	ldrmi	r7, [r3, #528]	; 0x210
   23a34:	orrshi	pc, r6, r0, lsl #6
   23a38:	bls	1769ec <ASN1_generate_nconf@plt+0x15c44c>
   23a3c:	movwls	r5, #30931	; 0x78d3
   23a40:	mcr	7, 4, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
   23a44:	strmi	r9, [r4], -r7, lsl #22
   23a48:			; <UNDEFINED> instruction: 0xf0002800
   23a4c:	stmibmi	r7!, {r0, r5, r7, r8, pc}^
   23a50:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   23a54:	ldcl	7, cr15, [r8, #-976]!	; 0xfffffc30
   23a58:	stcl	7, cr15, [r4], #-984	; 0xfffffc28
   23a5c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   23a60:	orrshi	pc, lr, r0
   23a64:	stmibmi	r2!, {r0, r1, r2, r8, r9, fp, ip, pc}^
   23a68:	ldmdavs	r8, {r0, r3, r9, fp, ip, pc}
   23a6c:			; <UNDEFINED> instruction: 0xf7f24479
   23a70:	blls	21f5d0 <ASN1_generate_nconf@plt+0x205030>
   23a74:	ldmdavs	r8, {r0, r1, r2, r3, r4, r6, r7, r8, fp, lr}
   23a78:			; <UNDEFINED> instruction: 0xf7f24479
   23a7c:	movwcs	lr, #3792	; 0xed0
   23a80:	ldrmi	r9, [sl], -r9, lsl #18
   23a84:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
   23a88:	movwls	r3, #1025	; 0x401
   23a8c:	mrc	7, 7, APSR_nzcv, cr12, cr2, {7}
   23a90:			; <UNDEFINED> instruction: 0xf0002800
   23a94:	cdpcs	0, 0, cr8, cr0, cr12, {6}
   23a98:	adcshi	pc, r0, r0, asr #32
   23a9c:			; <UNDEFINED> instruction: 0xf0402d00
   23aa0:	blls	303e7c <ASN1_generate_nconf@plt+0x2e98dc>
   23aa4:			; <UNDEFINED> instruction: 0xf0002b04
   23aa8:	blls	1c3e2c <ASN1_generate_nconf@plt+0x1a988c>
   23aac:			; <UNDEFINED> instruction: 0xf0002b00
   23ab0:	svccs	0x000080aa
   23ab4:	ldrbmi	sp, [r8], -r6, asr #32
   23ab8:	b	1a61a94 <ASN1_generate_nconf@plt+0x1a474f4>
   23abc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   23ac0:	cmnhi	r6, r0	; <UNPREDICTABLE>
   23ac4:	mrc	7, 4, APSR_nzcv, cr8, cr3, {7}
   23ac8:			; <UNDEFINED> instruction: 0xf0002800
   23acc:	blls	3040a0 <ASN1_generate_nconf@plt+0x2e9b00>
   23ad0:			; <UNDEFINED> instruction: 0xf0002b04
   23ad4:	movwcs	r8, #378	; 0x17a
   23ad8:	ldrmi	r4, [sl], -r9, lsr #12
   23adc:	stmib	sp, {r4, r6, r9, sl, lr}^
   23ae0:	movwls	r3, #769	; 0x301
   23ae4:	ldc	7, cr15, [r0], {245}	; 0xf5
   23ae8:	strcs	r4, [r0, -r8, lsr #12]
   23aec:	bl	461ac8 <ASN1_generate_nconf@plt+0x447528>
   23af0:	strcs	lr, [r1], -r8, lsr #32
   23af4:	vqdmlsl.s32	q7, d3, d11[0]
   23af8:	blcs	78a74 <ASN1_generate_nconf@plt+0x5e4d4>
   23afc:	svcge	0x0047f63f
   23b00:			; <UNDEFINED> instruction: 0xf9a6f026
   23b04:			; <UNDEFINED> instruction: 0xf47f2800
   23b08:	strcs	sl, [r0], #-3906	; 0xfffff0be
   23b0c:	strtmi	r2, [r2], r1, lsl #14
   23b10:	strtmi	r4, [r3], r0, lsr #13
   23b14:			; <UNDEFINED> instruction: 0xf02ae016
   23b18:	bge	2e2dac <ASN1_generate_nconf@plt+0x2c880c>
   23b1c:			; <UNDEFINED> instruction: 0xf0292102
   23b20:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   23b24:	svcge	0x0033f47f
   23b28:	strbmi	r9, [r2], -r5, lsl #16
   23b2c:	strcs	r4, [r0], #-2990	; 0xfffff452
   23b30:			; <UNDEFINED> instruction: 0x46a249b1
   23b34:	strtmi	r4, [r3], r0, lsr #13
   23b38:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   23b3c:	ldmdavs	r8, {r0, r8, r9, sl, sp}
   23b40:	mcr	7, 3, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
   23b44:			; <UNDEFINED> instruction: 0xf7f64620
   23b48:			; <UNDEFINED> instruction: 0x4640ecb4
   23b4c:	stmdb	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23b50:			; <UNDEFINED> instruction: 0xf7f54650
   23b54:	ldrbmi	lr, [r8], -r0, lsr #22
   23b58:	b	ff6e1b34 <ASN1_generate_nconf@plt+0xff6c7594>
   23b5c:			; <UNDEFINED> instruction: 0xf0274648
   23b60:	bmi	fe9e2594 <ASN1_generate_nconf@plt+0xfe9c7ff4>
   23b64:	ldrbtmi	r4, [sl], #-2973	; 0xfffff463
   23b68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23b6c:	subsmi	r9, sl, pc, lsl #22
   23b70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23b74:	msrhi	CPSR_fsx, r0, asr #32
   23b78:	andslt	r4, r1, r8, lsr r6
   23b7c:	svchi	0x00f0e8bd
   23b80:	stc2l	0, cr15, [lr], #-168	; 0xffffff58
   23b84:			; <UNDEFINED> instruction: 0xf0272100
   23b88:	pkhtbmi	pc, r1, r7, asr #19	; <UNPREDICTABLE>
   23b8c:			; <UNDEFINED> instruction: 0x2701e6ff
   23b90:	movwcs	lr, #5885	; 0x16fd
   23b94:	ldrbt	r9, [sl], r6, lsl #6
   23b98:	stc2l	0, cr15, [r2], #-168	; 0xffffff58
   23b9c:	ldrbt	r4, [r6], r4, lsl #12
   23ba0:	mrrc2	0, 2, pc, lr, cr10	; <UNPREDICTABLE>
   23ba4:	ldrbt	r4, [r2], r2, lsl #13
   23ba8:	mrrc2	0, 2, pc, sl, cr10	; <UNPREDICTABLE>
   23bac:	tstcs	r2, sl, asr r6
   23bb0:			; <UNDEFINED> instruction: 0xff70f029
   23bb4:			; <UNDEFINED> instruction: 0xf47f2800
   23bb8:	ldr	sl, [r5, sl, ror #29]!
   23bbc:			; <UNDEFINED> instruction: 0x27004890
   23bc0:			; <UNDEFINED> instruction: 0x46ba463c
   23bc4:	sxtahmi	r4, r8, r8, ror #8
   23bc8:	cdp2	0, 2, cr15, cr10, cr10, {1}
   23bcc:			; <UNDEFINED> instruction: 0xe7b946bb
   23bd0:	blcs	14a800 <ASN1_generate_nconf@plt+0x130260>
   23bd4:	sbcshi	pc, r1, r0
   23bd8:	strbmi	r2, [r0], -r0, lsl #6
   23bdc:			; <UNDEFINED> instruction: 0x4619461a
   23be0:	bl	fed61bb4 <ASN1_generate_nconf@plt+0xfed47614>
   23be4:	strcs	r4, [r0], #-1667	; 0xfffff97d
   23be8:	svceq	0x0000f1bb
   23bec:	svcge	0x0053f47f
   23bf0:	ldrbmi	r4, [ip], -r4, lsl #19
   23bf4:	smlsdxcs	r1, ip, fp, r4
   23bf8:	and	r4, pc, r9, ror r4	; <UNPREDICTABLE>
   23bfc:			; <UNDEFINED> instruction: 0x46504659
   23c00:	b	ff3e1bd8 <ASN1_generate_nconf@plt+0xff3c7638>
   23c04:	ldrbmi	lr, [r9], -sl, asr #14
   23c08:			; <UNDEFINED> instruction: 0xf7f54650
   23c0c:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
   23c10:	svcge	0x004ff47f
   23c14:	smlsdxcs	r1, ip, r9, r4
   23c18:	ldrbtmi	r4, [r9], #-2931	; 0xfffff48d
   23c1c:	ldmpl	r5, {r0, r2, r9, fp, ip, pc}^
   23c20:			; <UNDEFINED> instruction: 0xf7f26828
   23c24:	stmdavs	r8!, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   23c28:	stc	7, cr15, [r4], #-984	; 0xfffffc28
   23c2c:	stcls	7, cr14, [r7, #-552]	; 0xfffffdd8
   23c30:	stmdavs	r8!, {r0, r8, r9, sl, sp}
   23c34:	ldc	7, cr15, [lr], {246}	; 0xf6
   23c38:	stmdavs	r8!, {r2, r4, r5, r6, r8, fp, lr}
   23c3c:			; <UNDEFINED> instruction: 0xf7f24479
   23c40:	ldrb	lr, [pc, -lr, ror #27]!
   23c44:	stmdbge	r9, {fp, sp, lr}
   23c48:			; <UNDEFINED> instruction: 0xf8bcf02a
   23c4c:			; <UNDEFINED> instruction: 0xf43f2800
   23c50:			; <UNDEFINED> instruction: 0xf8ddaf5c
   23c54:			; <UNDEFINED> instruction: 0xf1bbb024
   23c58:			; <UNDEFINED> instruction: 0xf6bf0f00
   23c5c:	smmls	r4, r3, lr, sl
   23c60:	strmi	r4, [r3], r4, lsl #12
   23c64:	strb	r2, [sp, -r1, lsl #14]!
   23c68:			; <UNDEFINED> instruction: 0xf47f2f00
   23c6c:	blls	1cf904 <ASN1_generate_nconf@plt+0x1b5364>
   23c70:			; <UNDEFINED> instruction: 0xf47f2b00
   23c74:	blmi	19cfa18 <ASN1_generate_nconf@plt+0x19b5478>
   23c78:	stmdals	r5, {r1, r3, r4, r6, r9, sl, lr}
   23c7c:	stmiapl	r0, {r0, r4, r6, r9, sl, lr}^
   23c80:	mcrr	7, 15, pc, r0, cr5	; <UNPREDICTABLE>
   23c84:			; <UNDEFINED> instruction: 0xf47f2800
   23c88:			; <UNDEFINED> instruction: 0xe7c3af5d
   23c8c:	bge	38e8cc <ASN1_generate_nconf@plt+0x37432c>
   23c90:	ldrbmi	sl, [r8], -ip, lsl #18
   23c94:	stmib	sp, {r8, sl, sp}^
   23c98:	strls	r5, [lr, #-1292]	; 0xfffffaf4
   23c9c:	stc	7, cr15, [lr, #-980]!	; 0xfffffc2c
   23ca0:			; <UNDEFINED> instruction: 0xf7f3980c
   23ca4:	strmi	lr, [r5], -r8, asr #27
   23ca8:			; <UNDEFINED> instruction: 0xf7f3980c
   23cac:			; <UNDEFINED> instruction: 0xf105edc4
   23cb0:	strcc	r0, [r7, #-526]	; 0xfffffdf2
   23cb4:	svclt	0x00484957
   23cb8:	ldrbtmi	r4, [r9], #-1557	; 0xfffff9eb
   23cbc:	andls	r1, r7, sp, ror #1
   23cc0:	andseq	pc, r4, r5, lsl #2
   23cc4:	stc2l	0, cr15, [r8, #-152]!	; 0xffffff68
   23cc8:	vldrmi	d25, [r3, #-28]	; 0xffffffe4
   23ccc:			; <UNDEFINED> instruction: 0x461a4953
   23cd0:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
   23cd4:			; <UNDEFINED> instruction: 0x4606595d
   23cd8:			; <UNDEFINED> instruction: 0xf7f26828
   23cdc:	bmi	145f364 <ASN1_generate_nconf@plt+0x1444dc4>
   23ce0:	blls	1fdd88 <ASN1_generate_nconf@plt+0x1e37e8>
   23ce4:	stmdbls	ip, {r1, r3, r4, r5, r6, sl, lr}
   23ce8:			; <UNDEFINED> instruction: 0xf0279600
   23cec:	bmi	13a1d28 <ASN1_generate_nconf@plt+0x1387788>
   23cf0:	blls	1fdd98 <ASN1_generate_nconf@plt+0x1e37f8>
   23cf4:	stmdbls	sp, {r1, r3, r4, r5, r6, sl, lr}
   23cf8:			; <UNDEFINED> instruction: 0xf0279600
   23cfc:	bmi	12e1d18 <ASN1_generate_nconf@plt+0x12c7778>
   23d00:	stmdavs	r8!, {r0, r1, r2, r8, r9, fp, ip, pc}
   23d04:	stmdbls	lr, {r1, r3, r4, r5, r6, sl, lr}
   23d08:			; <UNDEFINED> instruction: 0xf0269600
   23d0c:	stmdbmi	r7, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   23d10:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   23d14:	stc	7, cr15, [r2, #968]	; 0x3c8
   23d18:	stmdavs	r8!, {r0, r2, r6, r8, fp, lr}
   23d1c:			; <UNDEFINED> instruction: 0xf7f24479
   23d20:	blls	21f320 <ASN1_generate_nconf@plt+0x204d80>
   23d24:	stmdavs	r8!, {r0, r1, r6, r8, fp, lr}
   23d28:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   23d2c:	ldcl	7, cr15, [r6, #-968]!	; 0xfffffc38
   23d30:	stmdbmi	r1, {r0, r1, r2, r8, r9, fp, ip, pc}^
   23d34:	ldrmi	r6, [sl], -r8, lsr #16
   23d38:			; <UNDEFINED> instruction: 0xf7f24479
   23d3c:	blls	21f304 <ASN1_generate_nconf@plt+0x204d64>
   23d40:	stmdavs	r8!, {r1, r2, r3, r4, r5, r8, fp, lr}
   23d44:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   23d48:	stcl	7, cr15, [r8, #-968]!	; 0xfffffc38
   23d4c:	stmdavs	r8!, {r2, r3, r4, r5, r8, fp, lr}
   23d50:			; <UNDEFINED> instruction: 0xf7f24479
   23d54:	ldmdbmi	fp!, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
   23d58:	sbccs	r4, ip, #48, 12	; 0x3000000
   23d5c:			; <UNDEFINED> instruction: 0xf7f34479
   23d60:			; <UNDEFINED> instruction: 0xe69eef3e
   23d64:	ldrbmi	r9, [fp], -r5, lsl #24
   23d68:	ldmdbmi	r7!, {r0, r1, r2, r3, r4, fp, lr}
   23d6c:	ldrbtmi	r5, [r9], #-2080	; 0xfffff7e0
   23d70:	stmdavs	r0, {r0, r1, r2, ip, pc}
   23d74:	ldcl	7, cr15, [r2, #-968]	; 0xfffffc38
   23d78:	stcls	6, cr14, [r5], {98}	; 0x62
   23d7c:	ldmdbmi	r3!, {r8, r9, sp}
   23d80:	ldmdami	r3!, {r1, r6, r9, sl, lr}
   23d84:	stmdapl	r0!, {r0, r5, r6, fp, ip, lr}
   23d88:	ldcl	7, cr15, [ip, #968]	; 0x3c8
   23d8c:	str	r4, [sl, -r3, lsl #13]!
   23d90:			; <UNDEFINED> instruction: 0x46a34930
   23d94:	smladcs	r1, r8, r8, r6
   23d98:			; <UNDEFINED> instruction: 0xf7f24479
   23d9c:	ldrb	lr, [r1], r0, asr #26
   23da0:	strcs	r9, [r1, -r7, lsl #22]
   23da4:	ldmdavs	r8, {r2, r3, r5, r8, fp, lr}
   23da8:			; <UNDEFINED> instruction: 0xf7f24479
   23dac:			; <UNDEFINED> instruction: 0xe6c9ed38
   23db0:	strb	r2, [r7], r1, lsl #14
   23db4:	strcs	r9, [r1, -r5, lsl #20]
   23db8:	ldmpl	r3, {r0, r1, r3, r8, r9, fp, lr}^
   23dbc:			; <UNDEFINED> instruction: 0xf7f66818
   23dc0:			; <UNDEFINED> instruction: 0x4628eb5a
   23dc4:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23dc8:			; <UNDEFINED> instruction: 0x4629e6bc
   23dcc:			; <UNDEFINED> instruction: 0xf7f34650
   23dd0:			; <UNDEFINED> instruction: 0xe689ee36
   23dd4:	ldmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23dd8:	strheq	fp, [r5], -r6
   23ddc:	andeq	r1, r0, r0, ror r5
   23de0:	andeq	r5, r5, lr, asr #4
   23de4:	andeq	fp, r5, r4, lsl #1
   23de8:	andeq	r1, r0, r0, lsr #11
   23dec:			; <UNDEFINED> instruction: 0xfffffe77
   23df0:	andeq	r2, r3, r4, lsl #5
   23df4:			; <UNDEFINED> instruction: 0x00032bb8
   23df8:			; <UNDEFINED> instruction: 0x0002debe
   23dfc:	andeq	sl, r5, r6, lsr #29
   23e00:	andeq	r4, r5, ip, ror #31
   23e04:	andeq	r2, r3, ip, lsl #3
   23e08:	andeq	r2, r3, sl, ror ip
   23e0c:	andeq	r2, r3, r0, lsl sl
   23e10:	andeq	r1, r0, ip, lsr r5
   23e14:			; <UNDEFINED> instruction: 0x000329b6
   23e18:	andeq	r1, r0, r0, lsl #10
   23e1c:	andeq	r2, r3, sl, lsr #19
   23e20:			; <UNDEFINED> instruction: 0x000329b8
   23e24:			; <UNDEFINED> instruction: 0x000329b0
   23e28:	andeq	r2, r3, r8, lsr #19
   23e2c:	andeq	r2, r3, r2, lsr #19
   23e30:	andeq	r2, r3, ip, asr #19
   23e34:	andeq	r2, r3, sl, ror #19
   23e38:	andeq	r2, r3, r8, lsr #20
   23e3c:	andeq	r2, r3, r6, ror #20
   23e40:	andeq	r2, r3, ip, lsr #21
   23e44:	andeq	r2, r3, r4, lsr #22
   23e48:	andeq	r2, r3, lr, ror #15
   23e4c:	andeq	r1, r0, ip, ror #11
   23e50:	andeq	r1, r0, r0, ror #11
   23e54:	andeq	r2, r3, r4, asr r8
   23e58:	andeq	r2, r3, r8, ror #16
   23e5c:	svcmi	0x00f0e92d
   23e60:			; <UNDEFINED> instruction: 0xf8dfb099
   23e64:	vshl.s8	q10, q2, q12
   23e68:			; <UNDEFINED> instruction: 0xf8df0505
   23e6c:	ldrbtmi	r3, [ip], #-1216	; 0xfffffb40
   23e70:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   23e74:	ldrtvs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   23e78:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   23e7c:	ldrtlt	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   23e80:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   23e84:			; <UNDEFINED> instruction: 0xf04f9317
   23e88:	movwcs	r0, #768	; 0x300
   23e8c:	tstls	r1, #28, 12	; 0x1c00000
   23e90:			; <UNDEFINED> instruction: 0x36209312
   23e94:	ldrbtmi	r9, [fp], #779	; 0x30b
   23e98:	ssatmi	r9, #2, r3, lsl #6
   23e9c:	strtmi	r9, [r2], r8, lsl #6
   23ea0:	ssatmi	r9, #1, r4, lsl #10
   23ea4:	ldrls	r9, [r5, #-775]	; 0xfffffcf9
   23ea8:	ldc2l	0, cr15, [ip, #-164]!	; 0xffffff5c
   23eac:	strcc	pc, [ip], #2271	; 0x8df
   23eb0:	andcs	r4, r1, #38797312	; 0x2500000
   23eb4:	ldrbtmi	r9, [fp], #-1029	; 0xfffffbfb
   23eb8:	strmi	lr, [ip], #-2509	; 0xfffff633
   23ebc:	movwcs	r9, #17156	; 0x4304
   23ec0:	stmib	sp, {r1, r2, sl, ip, pc}^
   23ec4:	andls	r4, pc, #150994944	; 0x9000000
   23ec8:	strmi	r9, [r7], -lr, lsl #6
   23ecc:			; <UNDEFINED> instruction: 0xf89af02a
   23ed0:	andcc	fp, r1, r8, lsr #7
   23ed4:	ldmle	r9!, {r0, r1, r4, fp, sp}^
   23ed8:			; <UNDEFINED> instruction: 0xf853a302
   23edc:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   23ee0:	svclt	0x00004718
   23ee4:	andeq	r0, r0, fp, lsl #3
   23ee8:			; <UNDEFINED> instruction: 0xffffffe9
   23eec:	andeq	r0, r0, r9, lsr #5
   23ef0:	muleq	r0, r3, r2
   23ef4:	andeq	r0, r0, pc, ror r2
   23ef8:	andeq	r0, r0, r1, ror r2
   23efc:	andeq	r0, r0, r9, ror #4
   23f00:	andeq	r0, r0, r1, ror #4
   23f04:	andeq	r0, r0, r1, asr r0
   23f08:	andeq	r0, r0, fp, asr r2
   23f0c:	andeq	r0, r0, r5, asr r2
   23f10:	andeq	r0, r0, pc, asr #4
   23f14:	andeq	r0, r0, r9, asr #4
   23f18:	andeq	r0, r0, r1, asr #4
   23f1c:	andeq	r0, r0, r9, lsr r2
   23f20:	andeq	r0, r0, pc, lsl r2
   23f24:	andeq	r0, r0, r5, lsl #4
   23f28:	andeq	r0, r0, fp, ror r1
   23f2c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   23f30:	strdeq	r0, [r0], -fp
   23f34:			; <UNDEFINED> instruction: 0xf02a2501
   23f38:	stmdacs	r0, {r0, r2, r5, r6, fp, ip, sp, lr, pc}
   23f3c:			; <UNDEFINED> instruction: 0xf02ad1c9
   23f40:			; <UNDEFINED> instruction: 0x4606fc5f
   23f44:			; <UNDEFINED> instruction: 0xf0402800
   23f48:	bls	184198 <ASN1_generate_nconf@plt+0x169bf8>
   23f4c:	bleq	a0178 <ASN1_generate_nconf@plt+0x85bd8>
   23f50:	ldrbmi	r9, [r1], -r7, lsl #22
   23f54:	bleq	de7c8 <ASN1_generate_nconf@plt+0xc4228>
   23f58:	b	1289f78 <ASN1_generate_nconf@plt+0x126f9d8>
   23f5c:	movwls	r0, #29443	; 0x7303
   23f60:	bls	253b78 <ASN1_generate_nconf@plt+0x2395d8>
   23f64:	bleq	11e874 <ASN1_generate_nconf@plt+0x1042d4>
   23f68:	bge	4cebbc <ASN1_generate_nconf@plt+0x4b461c>
   23f6c:			; <UNDEFINED> instruction: 0xf08bbf08
   23f70:			; <UNDEFINED> instruction: 0xf0280b01
   23f74:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   23f78:	mrshi	pc, SPSR	; <UNPREDICTABLE>
   23f7c:	bcs	24a7d4 <ASN1_generate_nconf@plt+0x230234>
   23f80:	teqhi	fp, r0	; <UNPREDICTABLE>
   23f84:	cmncs	r2, r9, lsl #16
   23f88:	blx	ff260030 <ASN1_generate_nconf@plt+0xff245a90>
   23f8c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   23f90:	msrhi	CPSR_fsxc, r0
   23f94:	blmi	ffaca7ac <ASN1_generate_nconf@plt+0xffab020c>
   23f98:	ldmpl	r3, {r1, r3, r5, r6, r7, r8, fp, lr}^
   23f9c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   23fa0:			; <UNDEFINED> instruction: 0xf7f29306
   23fa4:	ldmdbls	r4, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
   23fa8:			; <UNDEFINED> instruction: 0xf0002904
   23fac:	stmdbcs	r8, {r3, r4, r5, r6, r7, pc}
   23fb0:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   23fb4:	svceq	0x0000f1b9
   23fb8:	cmphi	r7, r0	; <UNPREDICTABLE>
   23fbc:	ldrtmi	r2, [r8], -r0, lsl #6
   23fc0:			; <UNDEFINED> instruction: 0x4619461a
   23fc4:	ldcl	7, cr15, [r2, #976]!	; 0x3d0
   23fc8:			; <UNDEFINED> instruction: 0xf1b94681
   23fcc:			; <UNDEFINED> instruction: 0xf0000f00
   23fd0:	ldmdbls	r5, {r1, r2, r4, r8, pc}
   23fd4:	stmdals	sl, {r1, r3, r4, r6, r9, sl, lr}
   23fd8:			; <UNDEFINED> instruction: 0xff8cf028
   23fdc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   23fe0:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   23fe4:			; <UNDEFINED> instruction: 0xf7f34648
   23fe8:	blls	35f600 <ASN1_generate_nconf@plt+0x345060>
   23fec:	blcs	35a00 <ASN1_generate_nconf@plt+0x1b460>
   23ff0:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
   23ff4:	blcs	4ac30 <ASN1_generate_nconf@plt+0x30690>
   23ff8:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
   23ffc:	blcs	4ac30 <ASN1_generate_nconf@plt+0x30690>
   24000:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   24004:	blcs	4ac20 <ASN1_generate_nconf@plt+0x30680>
   24008:	sbcshi	pc, r2, r0, asr #32
   2400c:			; <UNDEFINED> instruction: 0xf0402c00
   24010:	stccs	0, cr8, [r0, #-896]	; 0xfffffc80
   24014:	blls	1d8500 <ASN1_generate_nconf@plt+0x1bdf60>
   24018:	ldmdavs	r8, {r0, r1, r3, r6, r7, r8, fp, lr}
   2401c:			; <UNDEFINED> instruction: 0xf7f24479
   24020:	blls	59f020 <ASN1_generate_nconf@plt+0x584a80>
   24024:	blls	22ec3c <ASN1_generate_nconf@plt+0x21469c>
   24028:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   2402c:			; <UNDEFINED> instruction: 0xf0402b00
   24030:	blls	20457c <ASN1_generate_nconf@plt+0x1e9fdc>
   24034:			; <UNDEFINED> instruction: 0xf0002b00
   24038:			; <UNDEFINED> instruction: 0x46498153
   2403c:			; <UNDEFINED> instruction: 0xf7f64650
   24040:	andsls	lr, r6, r4, lsr #21
   24044:	bllt	2d84c <ASN1_generate_nconf@plt+0x132ac>
   24048:	strcs	r9, [r1], -r6, lsl #24
   2404c:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, lr}
   24050:			; <UNDEFINED> instruction: 0xf7f24479
   24054:	stmdavs	r0!, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   24058:	b	362038 <ASN1_generate_nconf@plt+0x347a98>
   2405c:			; <UNDEFINED> instruction: 0xf02ae015
   24060:	ldmdbge	r1, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   24064:	stc2l	0, cr15, [r6, #164]!	; 0xa4
   24068:			; <UNDEFINED> instruction: 0xf47f2800
   2406c:	stmdals	r4, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp, pc}
   24070:	blmi	fecf5960 <ASN1_generate_nconf@plt+0xfecdb3c0>
   24074:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24078:			; <UNDEFINED> instruction: 0x46ca49b5
   2407c:	strcs	r4, [r1], -pc, asr #12
   24080:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   24084:			; <UNDEFINED> instruction: 0xf7f26818
   24088:	vldmiami	r2!, {d14-<overflow reg d50>}
   2408c:			; <UNDEFINED> instruction: 0xf7f54638
   24090:	ldrbmi	lr, [r0], -r6, lsl #29
   24094:	ldmda	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24098:			; <UNDEFINED> instruction: 0x4648447c
   2409c:	stc	7, cr15, [r8], {242}	; 0xf2
   240a0:			; <UNDEFINED> instruction: 0xf0264640
   240a4:	ldmdals	r2, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   240a8:	vmax.s8	d20, d0, d17
   240ac:	strls	r1, [r4], #-535	; 0xfffffde9
   240b0:	ldc	7, cr15, [r4, #972]	; 0x3cc
   240b4:	addvc	pc, ip, #1325400064	; 0x4f000000
   240b8:	ldmdals	r3, {r2, r8, fp, ip, pc}
   240bc:	stc	7, cr15, [lr, #972]	; 0x3cc
   240c0:	blmi	fe6b6b5c <ASN1_generate_nconf@plt+0xfe69c5bc>
   240c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   240c8:	blls	5fe138 <ASN1_generate_nconf@plt+0x5e3b98>
   240cc:			; <UNDEFINED> instruction: 0xf04f405a
   240d0:			; <UNDEFINED> instruction: 0xf0400300
   240d4:	ldrtmi	r8, [r0], -r6, lsr #2
   240d8:	pop	{r0, r3, r4, ip, sp, pc}
   240dc:	strcs	r8, [r1], #-4080	; 0xfffff010
   240e0:	movwcs	lr, #5876	; 0x16f4
   240e4:	ldrbt	r9, [r1], fp, lsl #6
   240e8:			; <UNDEFINED> instruction: 0xf9baf02a
   240ec:			; <UNDEFINED> instruction: 0x4659aa16
   240f0:	stc2l	0, cr15, [r0, #164]!	; 0xa4
   240f4:	adcsle	r2, sl, r0, lsl #16
   240f8:	movwls	r9, #60182	; 0xeb16
   240fc:	movwls	r2, #49921	; 0xc301
   24100:			; <UNDEFINED> instruction: 0xf02ae6e4
   24104:	bge	5e27c0 <ASN1_generate_nconf@plt+0x5c8220>
   24108:			; <UNDEFINED> instruction: 0xf0294631
   2410c:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   24110:	blls	5d83cc <ASN1_generate_nconf@plt+0x5bde2c>
   24114:	movwcs	r9, #4879	; 0x130f
   24118:	ldrb	r9, [r7], sp, lsl #6
   2411c:			; <UNDEFINED> instruction: 0xf9a0f02a
   24120:	ldrb	r4, [r3], r2, lsl #13
   24124:			; <UNDEFINED> instruction: 0xf99cf02a
   24128:	strb	r9, [pc], r6
   2412c:	movwls	r2, #29441	; 0x7301
   24130:			; <UNDEFINED> instruction: 0xf04fe6cc
   24134:	strb	r0, [r9], r1, lsl #18
   24138:	movwls	r2, #33537	; 0x8301
   2413c:	movwcs	lr, #5830	; 0x16c6
   24140:	strb	r9, [r3], r5, lsl #6
   24144:			; <UNDEFINED> instruction: 0xf98cf02a
   24148:	ldrt	r9, [pc], sl
   2414c:			; <UNDEFINED> instruction: 0xf988f02a
   24150:	ldrt	r9, [fp], r9
   24154:			; <UNDEFINED> instruction: 0xf984f02a
   24158:			; <UNDEFINED> instruction: 0xf0262100
   2415c:	strmi	pc, [r0], sp, ror #29
   24160:			; <UNDEFINED> instruction: 0xf02ae6b4
   24164:	bge	5a2760 <ASN1_generate_nconf@plt+0x5881c0>
   24168:			; <UNDEFINED> instruction: 0xf0292102
   2416c:	stmdacs	r0, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
   24170:	mcrge	4, 5, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   24174:			; <UNDEFINED> instruction: 0xf02ae77b
   24178:	bge	56274c <ASN1_generate_nconf@plt+0x5481ac>
   2417c:			; <UNDEFINED> instruction: 0x71bef240
   24180:	stc2	0, cr15, [r8], {41}	; 0x29
   24184:			; <UNDEFINED> instruction: 0xf47f2800
   24188:	ldrb	sl, [r0, -r1, lsr #29]!
   2418c:			; <UNDEFINED> instruction: 0x26004873
   24190:			; <UNDEFINED> instruction: 0x46b246b1
   24194:			; <UNDEFINED> instruction: 0x46374478
   24198:	blx	10e024a <ASN1_generate_nconf@plt+0x10c5caa>
   2419c:			; <UNDEFINED> instruction: 0xf1b9e775
   241a0:	rsble	r0, ip, r0, lsl #30
   241a4:	ldrtmi	r2, [r8], -r0, lsl #2
   241a8:	mcr	7, 2, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
   241ac:	str	r4, [ip, -r1, lsl #13]
   241b0:	strbmi	r2, [r9], -r0, lsl #4
   241b4:			; <UNDEFINED> instruction: 0xf7f34650
   241b8:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   241bc:	svcge	0x0026f47f
   241c0:	cdpls	8, 0, cr9, cr5, cr10, {0}
   241c4:	bl	c62198 <ASN1_generate_nconf@plt+0xc47bf8>
   241c8:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   241cc:	ldmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   241d0:			; <UNDEFINED> instruction: 0x4648e75b
   241d4:	stmda	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   241d8:			; <UNDEFINED> instruction: 0xf0002801
   241dc:	stcls	0, cr8, [r6], {142}	; 0x8e
   241e0:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}
   241e4:			; <UNDEFINED> instruction: 0xf7f24479
   241e8:	stmdavs	r0!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
   241ec:	stmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   241f0:	strmi	lr, [r1], pc, lsl #14
   241f4:	strcs	r4, [r1], -r2, lsl #13
   241f8:	strcs	lr, [r0, -r7, asr #14]
   241fc:	stcls	6, cr14, [r6], {202}	; 0xca
   24200:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24204:			; <UNDEFINED> instruction: 0x46ca4957
   24208:	ldrbtmi	r2, [r9], #-1537	; 0xfffff9ff
   2420c:			; <UNDEFINED> instruction: 0xf7f26820
   24210:	stmdavs	r0!, {r1, r2, r8, r9, fp, sp, lr, pc}
   24214:	stmdb	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24218:	bls	15defc <ASN1_generate_nconf@plt+0x14395c>
   2421c:	blmi	1235c28 <ASN1_generate_nconf@plt+0x121b688>
   24220:	ldmdbmi	r1, {r1, r7, r9, sl, lr}^
   24224:	strcs	r4, [r1], -r7, lsl #12
   24228:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   2422c:			; <UNDEFINED> instruction: 0xf7f26818
   24230:			; <UNDEFINED> instruction: 0xe72aeaf6
   24234:			; <UNDEFINED> instruction: 0xf1b99b12
   24238:	eorsle	r0, r5, r0, lsl #30
   2423c:	ldrdgt	pc, [ip, -pc]!	; <UNPREDICTABLE>
   24240:	stmdals	r9, {r0, r9, sp}
   24244:			; <UNDEFINED> instruction: 0xf8cd44fc
   24248:			; <UNDEFINED> instruction: 0xf8cd8000
   2424c:			; <UNDEFINED> instruction: 0xf028c004
   24250:	strmi	pc, [r2], fp, ror #23
   24254:	svceq	0x0000f1ba
   24258:			; <UNDEFINED> instruction: 0x4650d0d1
   2425c:	ldcl	7, cr15, [sl], #968	; 0x3c8
   24260:	ldrbmi	r4, [r0], -r1, lsl #13
   24264:	bl	fe9e2240 <ASN1_generate_nconf@plt+0xfe9c7ca0>
   24268:	strbmi	lr, [sl], -pc, lsr #13
   2426c:	blls	4b5b98 <ASN1_generate_nconf@plt+0x49b5f8>
   24270:			; <UNDEFINED> instruction: 0xf7f44638
   24274:	pkhtbmi	lr, r1, r4, asr #30
   24278:	strcs	lr, [r1], -r7, lsr #13
   2427c:	strbmi	lr, [r9], -r5, lsl #14
   24280:			; <UNDEFINED> instruction: 0xf7f24638
   24284:	pkhbtmi	lr, r1, r4, lsl #20
   24288:	stmdbls	lr, {r0, r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}
   2428c:			; <UNDEFINED> instruction: 0xf7f44648
   24290:			; <UNDEFINED> instruction: 0xe6afecb8
   24294:	strbmi	r2, [r8], -r2, lsl #2
   24298:	stmda	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2429c:	stmdbls	pc, {r1, r4, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   242a0:			; <UNDEFINED> instruction: 0xf7f54648
   242a4:	strt	lr, [r9], r2, ror #28
   242a8:	ldrdgt	pc, [r4], #143	; 0x8f
   242ac:	stmdals	r9, {r0, r9, sp}
   242b0:			; <UNDEFINED> instruction: 0xf8cd44fc
   242b4:			; <UNDEFINED> instruction: 0xf8cd8000
   242b8:			; <UNDEFINED> instruction: 0xf028c004
   242bc:	pkhtbmi	pc, r2, r5, asr #21	; <UNPREDICTABLE>
   242c0:	bllt	b1e1e8 <ASN1_generate_nconf@plt+0xb03c48>
   242c4:	strbmi	r9, [r9], -r7, lsl #22
   242c8:	mvnlt	r4, r0, asr r6
   242cc:	mcr	7, 0, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   242d0:	ssat	r9, #24, r6
   242d4:			; <UNDEFINED> instruction: 0x46504659
   242d8:	mrc	7, 1, APSR_nzcv, cr14, cr2, {7}
   242dc:	ssat	r9, #18, r6
   242e0:	strbmi	r9, [r9], -r7, lsl #16
   242e4:			; <UNDEFINED> instruction: 0x46039a13
   242e8:	andls	r9, r0, r1
   242ec:	andls	r4, r2, #80, 12	; 0x5000000
   242f0:			; <UNDEFINED> instruction: 0xf7f49a11
   242f4:	andsls	lr, r6, r6, ror #25
   242f8:	blls	1ddd90 <ASN1_generate_nconf@plt+0x1c37f0>
   242fc:	ldmdavs	r8, {r0, r2, r3, r4, r8, fp, lr}
   24300:			; <UNDEFINED> instruction: 0xf7f24479
   24304:	str	lr, [r4], ip, lsl #21
   24308:	bl	13622d8 <ASN1_generate_nconf@plt+0x1347d38>
   2430c:			; <UNDEFINED> instruction: 0xe6999016
   24310:			; <UNDEFINED> instruction: 0x465a4b19
   24314:	ldrbmi	r9, [r1], -r4, lsl #16
   24318:			; <UNDEFINED> instruction: 0xf7f558c0
   2431c:			; <UNDEFINED> instruction: 0x9016e8f4
   24320:			; <UNDEFINED> instruction: 0xf7f4e690
   24324:	svclt	0x0000eeae
   24328:	muleq	r5, lr, fp
   2432c:	andeq	r1, r0, r0, ror r5
   24330:	andeq	r4, r5, r6, lsl #28
   24334:	andeq	ip, r5, r4, lsl #3
   24338:	andeq	ip, r5, lr, ror #2
   2433c:	andeq	sl, r5, r6, asr fp
   24340:	andeq	r1, r0, r0, lsr #11
   24344:	andeq	r2, r3, r8, ror #18
   24348:	andeq	r2, r3, ip, lsl r9
   2434c:	andeq	r2, r3, r0, asr #6
   24350:	andeq	sp, r2, r6, ror r9
   24354:			; <UNDEFINED> instruction: 0x000328b0
   24358:	andeq	sl, r5, r8, asr #18
   2435c:	andeq	r4, r5, ip, ror #21
   24360:	andeq	r2, r3, r0, asr #14
   24364:	strdeq	r2, [r3], -sl
   24368:	muleq	r3, r6, r0
   2436c:	andeq	r2, r3, r8, lsr #1
   24370:	andeq	r2, r3, r8, asr #32
   24374:	andeq	r2, r3, r4, lsl r6
   24378:	andeq	r1, r0, r4, asr r5
   2437c:	svcmi	0x00f0e92d
   24380:	stmiami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   24384:	blhi	df840 <ASN1_generate_nconf@plt+0xc52a0>
   24388:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2438c:			; <UNDEFINED> instruction: 0xf8df447c
   24390:			; <UNDEFINED> instruction: 0xf8df28dc
   24394:			; <UNDEFINED> instruction: 0xb09578dc
   24398:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   2439c:	streq	pc, [r5], #-584	; 0xfffffdb8
   243a0:	tstls	r3, #1769472	; 0x1b0000
   243a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   243a8:	movwls	r2, #62209	; 0xf301
   243ac:	ldrmi	r2, [sp], -r0, lsl #6
   243b0:	ldrls	r4, [r0], #-1566	; 0xfffff9e2
   243b4:	ldrls	r4, [r1], #-1151	; 0xfffffb81
   243b8:	tstls	r2, #32, 14	; 0x800000
   243bc:	blx	ffce0468 <ASN1_generate_nconf@plt+0xffcc5ec8>
   243c0:	ldmlt	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   243c4:			; <UNDEFINED> instruction: 0xf8df462c
   243c8:			; <UNDEFINED> instruction: 0x46a938b0
   243cc:			; <UNDEFINED> instruction: 0x46aa44fb
   243d0:	andcs	r4, r4, #2063597568	; 0x7b000000
   243d4:	strls	r9, [ip, #-1289]	; 0xfffffaf7
   243d8:	strls	r9, [sl, #-1285]	; 0xfffffafb
   243dc:	strls	r9, [r6, #-1293]	; 0xfffffaf3
   243e0:	movwls	r9, #34052	; 0x8504
   243e4:	strmi	r9, [r0], fp, lsl #4
   243e8:	cdp2	0, 0, cr15, cr12, cr9, {1}
   243ec:			; <UNDEFINED> instruction: 0xb3b84603
   243f0:	vqrdmlah.s<illegal width 8>	d2, d0, d0
   243f4:	ldfnep	f0, [sl], {6}
   243f8:	movwcc	sp, #7158	; 0x1bf6
   243fc:	ldmle	r3!, {r0, r4, r8, r9, fp, sp}^
   24400:			; <UNDEFINED> instruction: 0xf852a202
   24404:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   24408:	svclt	0x00004710
   2440c:	andeq	r0, r0, r5, asr r1
   24410:			; <UNDEFINED> instruction: 0xffffffdd
   24414:	andeq	r0, r0, sp, lsr #5
   24418:	muleq	r0, r9, r2
   2441c:	andeq	r0, r0, r3, asr #2
   24420:	muleq	r0, r1, r2
   24424:	andeq	r0, r0, r9, lsl #5
   24428:	andeq	r0, r0, pc, lsr r1
   2442c:	andeq	r0, r0, r9, asr #32
   24430:	andeq	r0, r0, r3, lsl #5
   24434:	andeq	r0, r0, sp, ror r2
   24438:	andeq	r0, r0, r7, ror r2
   2443c:	andeq	r0, r0, r1, ror r2
   24440:	andeq	r0, r0, r9, ror #4
   24444:	andeq	r0, r0, sp, asr #4
   24448:	andeq	r0, r0, r7, lsr r2
   2444c:	andeq	r0, r0, r3, lsr r2
   24450:	andeq	r0, r0, r5, lsr #4
   24454:	ldc2l	0, cr15, [r6, #164]	; 0xa4
   24458:	strmi	r2, [r3], -r1, lsl #8
   2445c:	bicle	r2, r7, r0, lsl #16
   24460:			; <UNDEFINED> instruction: 0xf9cef02a
   24464:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   24468:	bls	458a58 <ASN1_generate_nconf@plt+0x43e4b8>
   2446c:	cmncs	r2, r8, asr #12
   24470:			; <UNDEFINED> instruction: 0xf854f028
   24474:	stmdacs	r0, {r0, r1, r2, ip, pc}
   24478:	sbchi	pc, sp, r0
   2447c:	strtmi	r9, [sl], -r6, lsl #16
   24480:			; <UNDEFINED> instruction: 0xf0289911
   24484:			; <UNDEFINED> instruction: 0x4680fd37
   24488:			; <UNDEFINED> instruction: 0xf0002800
   2448c:	blls	184930 <ASN1_generate_nconf@plt+0x16a390>
   24490:			; <UNDEFINED> instruction: 0xf0402b00
   24494:			; <UNDEFINED> instruction: 0xf1ba818a
   24498:			; <UNDEFINED> instruction: 0xf0000f00
   2449c:			; <UNDEFINED> instruction: 0xf8df81cb
   244a0:			; <UNDEFINED> instruction: 0x465017dc
   244a4:			; <UNDEFINED> instruction: 0xf7f54479
   244a8:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   244ac:	mvnhi	pc, r0
   244b0:			; <UNDEFINED> instruction: 0x17ccf8df
   244b4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   244b8:	mcr	7, 6, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
   244bc:			; <UNDEFINED> instruction: 0xf0402800
   244c0:	bls	244c7c <ASN1_generate_nconf@plt+0x22a6dc>
   244c4:	sbfxcc	pc, pc, #17, #29
   244c8:	sbfxne	pc, pc, #17, #29
   244cc:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   244d0:			; <UNDEFINED> instruction: 0xf7f26818
   244d4:	vmla.i8	d30, d16, d20
   244d8:			; <UNDEFINED> instruction: 0xf7f2109f
   244dc:	pkhbtmi	lr, r1, lr, lsl #27
   244e0:			; <UNDEFINED> instruction: 0xf0002800
   244e4:	stmdbls	pc, {r0, r4, r5, r6, r9, pc}	; <UNPREDICTABLE>
   244e8:	ldm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   244ec:	strbmi	r9, [r8], -fp, lsl #18
   244f0:	ldmda	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   244f4:	blcs	4b144 <ASN1_generate_nconf@plt+0x30ba4>
   244f8:	mvnshi	pc, r0, asr #32
   244fc:	blcs	4b138 <ASN1_generate_nconf@plt+0x30b98>
   24500:	mvnhi	pc, r0, asr #32
   24504:	blcs	4b13c <ASN1_generate_nconf@plt+0x30b9c>
   24508:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
   2450c:			; <UNDEFINED> instruction: 0xf0402e00
   24510:	blls	284cd8 <ASN1_generate_nconf@plt+0x26a738>
   24514:			; <UNDEFINED> instruction: 0xf0402b00
   24518:	stccs	0, cr8, [r0], {236}	; 0xec
   2451c:	mvnshi	pc, r0, asr #32
   24520:	bmi	45fd48 <ASN1_generate_nconf@plt+0x4457a8>
   24524:	strtmi	r4, [r6], -r7, lsr #12
   24528:	strtmi	r4, [r3], r2, lsr #13
   2452c:	strls	r9, [r5], #-1030	; 0xfffffbfa
   24530:	blcs	14b17c <ASN1_generate_nconf@plt+0x130bdc>
   24534:	eorshi	pc, r5, #0
   24538:	blcs	4b168 <ASN1_generate_nconf@plt+0x30bc8>
   2453c:	rscshi	pc, r7, r0
   24540:			; <UNDEFINED> instruction: 0xf0402d00
   24544:	strtmi	r8, [ip], -sl, lsl #2
   24548:	strcs	lr, [r1], -r1, lsr #32
   2454c:			; <UNDEFINED> instruction: 0xf029e74c
   24550:	bge	4a4374 <ASN1_generate_nconf@plt+0x489dd4>
   24554:			; <UNDEFINED> instruction: 0xf0292102
   24558:	stmdacs	r0, {r0, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   2455c:	svcge	0x0044f47f
   24560:	strbmi	r9, [r2], -r8, lsl #16
   24564:			; <UNDEFINED> instruction: 0x371cf8df
   24568:			; <UNDEFINED> instruction: 0xf8df2700
   2456c:	cdp	7, 0, cr1, cr8, cr0, {1}
   24570:	ssatmi	r7, #26, r0, lsl #20
   24574:	stmiapl	r3, {r3, r4, r5, r7, r9, sl, lr}^
   24578:	smlsdxls	r7, r9, r4, r4
   2457c:	smladxls	r6, lr, r6, r4
   24580:	ldmdavs	r8, {r1, r3, r4, r5, r7, r9, sl, lr}
   24584:			; <UNDEFINED> instruction: 0x970546bb
   24588:	stmdb	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2458c:	cfmuls	mvf2, mvf8, mvf1
   24590:			; <UNDEFINED> instruction: 0xf7f50a10
   24594:	stmdals	r6, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
   24598:	svc	0x009cf7f5
   2459c:			; <UNDEFINED> instruction: 0xf7f54630
   245a0:	uadd8mi	lr, r8, sl
   245a4:	svc	0x0096f7f5
   245a8:			; <UNDEFINED> instruction: 0xf7f54650
   245ac:	stmdals	r5, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   245b0:	svc	0x0090f7f5
   245b4:			; <UNDEFINED> instruction: 0x16d8f8df
   245b8:	sbcsvc	pc, sp, #1325400064	; 0x4f000000
   245bc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   245c0:	bl	362594 <ASN1_generate_nconf@plt+0x347ff4>
   245c4:			; <UNDEFINED> instruction: 0xf7f34648
   245c8:	stmdals	r4, {r6, fp, sp, lr, pc}
   245cc:	ldc2l	0, cr15, [r4, #-152]	; 0xffffff68
   245d0:			; <UNDEFINED> instruction: 0xf7f59807
   245d4:	strbmi	lr, [r0], -r4, ror #23
   245d8:	ldcl	7, cr15, [ip, #976]	; 0x3d0
   245dc:	ssatcs	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   245e0:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   245e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   245e8:	blls	4fe658 <ASN1_generate_nconf@plt+0x4e40b8>
   245ec:			; <UNDEFINED> instruction: 0xf04f405a
   245f0:			; <UNDEFINED> instruction: 0xf0400300
   245f4:	strtmi	r8, [r0], -sp, lsl #4
   245f8:	ldc	0, cr11, [sp], #84	; 0x54
   245fc:	pop	{r1, r8, r9, fp, pc}
   24600:			; <UNDEFINED> instruction: 0xf2a38ff0
   24604:	blcs	79580 <ASN1_generate_nconf@plt+0x5efe0>
   24608:	mcrge	6, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   2460c:	stc2	0, cr15, [r0], #-148	; 0xffffff6c
   24610:			; <UNDEFINED> instruction: 0xf47f2800
   24614:	strcs	sl, [r0, -r9, ror #29]
   24618:	ldrtmi	r2, [r9], r1, lsl #8
   2461c:			; <UNDEFINED> instruction: 0x970746b8
   24620:	bvc	45fe48 <ASN1_generate_nconf@plt+0x4458a8>
   24624:			; <UNDEFINED> instruction: 0x46ba463e
   24628:			; <UNDEFINED> instruction: 0x970646bb
   2462c:	str	r9, [lr, r5, lsl #14]!
   24630:			; <UNDEFINED> instruction: 0xff16f029
   24634:			; <UNDEFINED> instruction: 0xf0262100
   24638:	andls	pc, r4, pc, ror ip	; <UNPREDICTABLE>
   2463c:	strcs	lr, [r1, #-1748]	; 0xfffff92c
   24640:			; <UNDEFINED> instruction: 0xf029e6d2
   24644:	bge	424280 <ASN1_generate_nconf@plt+0x409ce0>
   24648:			; <UNDEFINED> instruction: 0xf0294639
   2464c:	stmdacs	r0, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   24650:	movwcs	sp, #4230	; 0x1086
   24654:	strb	r9, [r7], sp, lsl #6
   24658:			; <UNDEFINED> instruction: 0xff02f029
   2465c:			; <UNDEFINED> instruction: 0x4659aa12
   24660:	blx	a6070e <ASN1_generate_nconf@plt+0xa4616e>
   24664:			; <UNDEFINED> instruction: 0xf43f2800
   24668:	blls	4d045c <ASN1_generate_nconf@plt+0x4b5ebc>
   2466c:	movwcs	r9, #4875	; 0x130b
   24670:	ssat	r9, #26, r2, lsl #6
   24674:	cdp2	0, 15, cr15, cr4, cr9, {1}
   24678:	ldrt	r4, [r5], r2, lsl #13
   2467c:	movwls	r2, #41729	; 0xa301
   24680:	movwcs	lr, #5810	; 0x16b2
   24684:	strt	r9, [pc], ip, lsl #6
   24688:	movwls	r2, #21249	; 0x5301
   2468c:	movwcs	lr, #5804	; 0x16ac
   24690:	strt	r9, [r9], r9, lsl #6
   24694:	cdp2	0, 14, cr15, cr4, cr9, {1}
   24698:	strt	r9, [r5], r6
   2469c:	cdp2	0, 14, cr15, cr0, cr9, {1}
   246a0:	strt	r4, [r1], r1, lsl #13
   246a4:	cdp2	0, 13, cr15, cr12, cr9, {1}
   246a8:	tstcs	r2, r0, lsl sl
   246ac:			; <UNDEFINED> instruction: 0xf9f2f029
   246b0:			; <UNDEFINED> instruction: 0xf47f2800
   246b4:			; <UNDEFINED> instruction: 0xe753ae99
   246b8:	ldrbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   246bc:	strtmi	r2, [r7], -r0, lsl #8
   246c0:	ldrbtmi	r4, [r8], #-1697	; 0xfffff95f
   246c4:			; <UNDEFINED> instruction: 0xf02a46a0
   246c8:	strls	pc, [r7], #-2219	; 0xfffff755
   246cc:	bmi	45fef4 <ASN1_generate_nconf@plt+0x445954>
   246d0:	strtmi	r4, [r2], r6, lsr #12
   246d4:	strls	r4, [r6], #-1699	; 0xfffff95d
   246d8:	ldrb	r9, [r8, -r5, lsl #8]
   246dc:	beq	45ff04 <ASN1_generate_nconf@plt+0x445964>
   246e0:	strmi	r4, [r1], r7, lsl #12
   246e4:	strmi	r4, [r2], r6, lsl #12
   246e8:	strcs	r4, [r1], #-1667	; 0xfffff97d
   246ec:	andls	r9, r5, r6
   246f0:			; <UNDEFINED> instruction: 0xf8dfe74d
   246f4:	bls	231d3c <ASN1_generate_nconf@plt+0x21779c>
   246f8:	strne	pc, [r0, #2271]!	; 0x8df
   246fc:	ldrbtmi	r5, [r9], #-2262	; 0xfffff72a
   24700:			; <UNDEFINED> instruction: 0xf7f26830
   24704:	smlabbcs	r0, ip, r8, lr
   24708:			; <UNDEFINED> instruction: 0xf7f44648
   2470c:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   24710:	msrhi	SPSR_fsx, r0
   24714:	strne	pc, [r8, #2271]	; 0x8df
   24718:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   2471c:	ldmda	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24720:	andcs	lr, r0, #263192576	; 0xfb00000
   24724:	ldrmi	r4, [r1], -r8, asr #12
   24728:	stmda	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2472c:	strbmi	lr, [r9], -lr, ror #13
   24730:			; <UNDEFINED> instruction: 0xf7f24640
   24734:	stmdacs	r0, {r1, r4, sl, fp, sp, lr, pc}
   24738:	svcge	0x0002f47f
   2473c:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   24740:	bls	22d74c <ASN1_generate_nconf@plt+0x2131ac>
   24744:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   24748:	ldrbtmi	r5, [r9], #-2261	; 0xfffff72b
   2474c:			; <UNDEFINED> instruction: 0xf7f26828
   24750:	stmdavs	r8!, {r1, r2, r5, r6, fp, sp, lr, pc}
   24754:	mcr	7, 4, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
   24758:			; <UNDEFINED> instruction: 0xf7f2e719
   2475c:	strmi	lr, [r5], -ip, ror #18
   24760:			; <UNDEFINED> instruction: 0xf0002800
   24764:			; <UNDEFINED> instruction: 0x46498173
   24768:	svc	0x00b0f7f2
   2476c:			; <UNDEFINED> instruction: 0xf0002800
   24770:	blls	4c4ce4 <ASN1_generate_nconf@plt+0x4aa744>
   24774:			; <UNDEFINED> instruction: 0xf0402b00
   24778:			; <UNDEFINED> instruction: 0x46288152
   2477c:	bl	1262750 <ASN1_generate_nconf@plt+0x12481b0>
   24780:			; <UNDEFINED> instruction: 0xf0002800
   24784:	blls	485128 <ASN1_generate_nconf@plt+0x46ab88>
   24788:			; <UNDEFINED> instruction: 0xf0002b04
   2478c:	movwcs	r8, #323	; 0x143
   24790:	ldrmi	r4, [sl], -r9, lsr #12
   24794:	stmib	sp, {r6, r9, sl, lr}^
   24798:	movwls	r3, #769	; 0x301
   2479c:	b	fe462774 <ASN1_generate_nconf@plt+0xfe4481d4>
   247a0:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   247a4:	stmdb	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   247a8:			; <UNDEFINED> instruction: 0x4639e6f1
   247ac:			; <UNDEFINED> instruction: 0xf7f24638
   247b0:			; <UNDEFINED> instruction: 0xf8dfeb5c
   247b4:	ldrbtmi	r1, [r9], #-1268	; 0xfffffb0c
   247b8:	strmi	r0, [r4], -r5, asr #1
   247bc:			; <UNDEFINED> instruction: 0xf0254628
   247c0:	strtmi	pc, [r1], -fp, ror #31
   247c4:			; <UNDEFINED> instruction: 0xf7f24681
   247c8:			; <UNDEFINED> instruction: 0x4607eb50
   247cc:			; <UNDEFINED> instruction: 0xf0002800
   247d0:			; <UNDEFINED> instruction: 0xb324809b
   247d4:	ldrbge	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   247d8:			; <UNDEFINED> instruction: 0xf8df444d
   247dc:			; <UNDEFINED> instruction: 0x464c74d4
   247e0:	ldrbvs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   247e4:	ldrbtmi	r4, [pc], #-1274	; 247ec <ASN1_generate_nconf@plt+0xa24c>
   247e8:	ldmib	r4, {r1, r2, r3, r4, r5, r6, sl, lr}^
   247ec:	strcc	r0, [r8], #-2816	; 0xfffff500
   247f0:	b	fe5627cc <ASN1_generate_nconf@plt+0xfe54822c>
   247f4:			; <UNDEFINED> instruction: 0xf1bb4631
   247f8:	svclt	0x00080f00
   247fc:			; <UNDEFINED> instruction: 0x460246d3
   24800:	strbmi	r2, [r0], -r0, lsl #20
   24804:	ldrtmi	fp, [sl], -r8, lsl #30
   24808:	stmda	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2480c:	strtne	pc, [r8], #2271	; 0x8df
   24810:			; <UNDEFINED> instruction: 0x4640465a
   24814:			; <UNDEFINED> instruction: 0xf7f24479
   24818:	adcmi	lr, r5, #131072	; 0x20000
   2481c:			; <UNDEFINED> instruction: 0xf8dfd1e5
   24820:			; <UNDEFINED> instruction: 0x4648149c
   24824:	sbccs	r2, fp, #0, 8
   24828:			; <UNDEFINED> instruction: 0x46274479
   2482c:	ldmib	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24830:	strb	r4, [fp, -r1, lsr #13]
   24834:	blcs	14b47c <ASN1_generate_nconf@plt+0x130edc>
   24838:	adchi	pc, r9, r0
   2483c:	ldrbmi	r9, [r3], -r7, lsl #16
   24840:			; <UNDEFINED> instruction: 0x46514652
   24844:	bl	ffee2814 <ASN1_generate_nconf@plt+0xffec8274>
   24848:			; <UNDEFINED> instruction: 0xf1b94681
   2484c:			; <UNDEFINED> instruction: 0xf47f0f00
   24850:			; <UNDEFINED> instruction: 0xf8dfae51
   24854:	cfmvdhr	mvd8, r3
   24858:	bls	24b0a0 <ASN1_generate_nconf@plt+0x230b00>
   2485c:			; <UNDEFINED> instruction: 0xf8cd464f
   24860:			; <UNDEFINED> instruction: 0x464e9018
   24864:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   24868:	ldmpl	r4, {r1, r3, r6, r7, r9, sl, lr}^
   2486c:	ldrbtmi	r4, [r9], #-1739	; 0xfffff935
   24870:	andsls	pc, r4, sp, asr #17
   24874:			; <UNDEFINED> instruction: 0xf7f16820
   24878:	stmdavs	r0!, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2487c:	ldcl	7, cr15, [sl, #980]!	; 0x3d4
   24880:	str	r2, [r4], r1, lsl #8
   24884:	blmi	b0ac <d2i_ECPrivateKey_bio@plt-0xb600>
   24888:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2488c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   24890:			; <UNDEFINED> instruction: 0xf7f16818
   24894:	vmax.f32	q15, q8, q2
   24898:			; <UNDEFINED> instruction: 0xe61e1099
   2489c:			; <UNDEFINED> instruction: 0xf7f44650
   248a0:	stmdacs	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
   248a4:	mrcge	4, 0, APSR_nzcv, cr9, cr15, {3}
   248a8:			; <UNDEFINED> instruction: 0xf7f44650
   248ac:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
   248b0:	mrcge	4, 0, APSR_nzcv, cr3, cr15, {3}
   248b4:	strcs	r9, [r0, -r8, lsl #16]
   248b8:			; <UNDEFINED> instruction: 0x46524bf2
   248bc:	strne	pc, [r8], #-2271	; 0xfffff721
   248c0:	bvc	4600e8 <ASN1_generate_nconf@plt+0x445b48>
   248c4:			; <UNDEFINED> instruction: 0x463e46b9
   248c8:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   248cc:	ldrtmi	r9, [sl], r6, lsl #14
   248d0:	ldrtmi	r9, [fp], r5, lsl #14
   248d4:	strcs	r6, [r1], #-2072	; 0xfffff7e8
   248d8:	svc	0x00a0f7f1
   248dc:	stmdbls	pc, {r0, r1, r2, r4, r6, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   248e0:			; <UNDEFINED> instruction: 0xf7f44648
   248e4:			; <UNDEFINED> instruction: 0xe60deedc
   248e8:	strbmi	r9, [r8], -fp, lsl #18
   248ec:	mrc	7, 1, APSR_nzcv, cr8, cr3, {7}
   248f0:	andcs	lr, r0, #4, 12	; 0x400000
   248f4:	strbmi	r4, [r0], -r9, asr #12
   248f8:	ldc	7, cr15, [lr, #-972]	; 0xfffffc34
   248fc:			; <UNDEFINED> instruction: 0xf47f2800
   24900:	strmi	sl, [r7], -r8, lsl #28
   24904:			; <UNDEFINED> instruction: 0xe68b4634
   24908:			; <UNDEFINED> instruction: 0x464849f0
   2490c:	sfmls	f2, 4, [r5], {185}	; 0xb9
   24910:	sxtahmi	r4, r9, r9, ror #8
   24914:	stmdb	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24918:	strbmi	lr, [r8], -r2, lsl #13
   2491c:	mcr	7, 0, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
   24920:			; <UNDEFINED> instruction: 0xf7f34607
   24924:	mcr	15, 0, lr, cr8, cr4, {4}
   24928:			; <UNDEFINED> instruction: 0xb3280a10
   2492c:	svc	0x008ef7f3
   24930:	movwlt	r9, #32774	; 0x8006
   24934:	svc	0x008af7f3
   24938:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2493c:			; <UNDEFINED> instruction: 0xf7f3d065
   24940:	strmi	lr, [r3], r6, lsl #31
   24944:	subsle	r2, lr, r0, lsl #16
   24948:	svc	0x0080f7f3
   2494c:			; <UNDEFINED> instruction: 0xb1b84682
   24950:	svc	0x007cf7f3
   24954:	orrslt	r9, r8, r5
   24958:			; <UNDEFINED> instruction: 0xf7f54638
   2495c:			; <UNDEFINED> instruction: 0xf5b0ec68
   24960:	rsbsle	r7, r5, fp, asr #31
   24964:	strcs	r9, [r0, -r8, lsl #20]
   24968:	ldmibmi	r9, {r1, r2, r6, r7, r8, r9, fp, lr}^
   2496c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   24970:			; <UNDEFINED> instruction: 0xf7f16818
   24974:			; <UNDEFINED> instruction: 0xe60aef54
   24978:	strls	r2, [r6], -r0, lsl #12
   2497c:			; <UNDEFINED> instruction: 0x46b346b2
   24980:			; <UNDEFINED> instruction: 0x270048d4
   24984:			; <UNDEFINED> instruction: 0xf7f24478
   24988:	smlsdls	r5, r0, pc, lr	; <UNPREDICTABLE>
   2498c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
   24990:	ldrbmi	r2, [r3], -r7, lsl #14
   24994:			; <UNDEFINED> instruction: 0x465049d0
   24998:			; <UNDEFINED> instruction: 0xf7f15879
   2499c:	pkhtbmi	lr, r1, r4, asr #31
   249a0:	stccs	7, cr14, [r0, #-332]	; 0xfffffeb4
   249a4:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {3}
   249a8:	blcs	4b5d8 <ASN1_generate_nconf@plt+0x31038>
   249ac:	cfstrdge	mvd15, [fp, #508]	; 0x1fc
   249b0:	strbmi	r4, [sl], -sl, asr #23
   249b4:	strbmi	r9, [r1], -r8, lsl #16
   249b8:			; <UNDEFINED> instruction: 0xf7f458c0
   249bc:	stcls	13, cr14, [sl], {164}	; 0xa4
   249c0:			; <UNDEFINED> instruction: 0xf47f2800
   249c4:	ldrt	sl, [r9], r4, ror #27
   249c8:	strmi	r9, [r7], -r6
   249cc:	strmi	r4, [r6], -sp, lsr #23
   249d0:	ldrbmi	r9, [r2], -r8, lsl #16
   249d4:	vmls.f16	s8, s17, s4
   249d8:			; <UNDEFINED> instruction: 0x46ca9a10
   249dc:	stmiapl	r3, {r0, r1, r3, r6, r7, r9, sl, lr}^
   249e0:			; <UNDEFINED> instruction: 0xf8cd4479
   249e4:	strcs	r9, [r1], #-20	; 0xffffffec
   249e8:			; <UNDEFINED> instruction: 0xf7f16818
   249ec:	strb	lr, [lr, #3864]	; 0xf18
   249f0:			; <UNDEFINED> instruction: 0x460749bc
   249f4:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   249f8:			; <UNDEFINED> instruction: 0xf7f19c09
   249fc:	ldmdavs	r0!, {r4, r8, r9, sl, fp, sp, lr, pc}
   24a00:	ldc	7, cr15, [r8, #-980]!	; 0xfffffc2c
   24a04:	strmi	lr, [r2], ip, lsl #12
   24a08:			; <UNDEFINED> instruction: 0x4682e7ba
   24a0c:	ldr	r4, [r7, r3, lsl #13]!
   24a10:	bl	de29e8 <ASN1_generate_nconf@plt+0xdc8448>
   24a14:	strbmi	r4, [r0], -r9, lsr #12
   24a18:	svc	0x00c4f7f1
   24a1c:	stmdbls	fp, {r6, r7, r9, sl, sp, lr, pc}
   24a20:			; <UNDEFINED> instruction: 0xf7f44628
   24a24:	strt	lr, [r8], lr, ror #17
   24a28:	strcs	r4, [r1], #-2479	; 0xfffff651
   24a2c:	ldrbtmi	r4, [r9], #-2965	; 0xfffff46b
   24a30:	ldmpl	r3, {r3, r9, fp, ip, pc}^
   24a34:	movwls	r6, #34840	; 0x8818
   24a38:	mrc	7, 7, APSR_nzcv, cr0, cr1, {7}
   24a3c:			; <UNDEFINED> instruction: 0xf7f14628
   24a40:	blls	260928 <ASN1_generate_nconf@plt+0x246388>
   24a44:			; <UNDEFINED> instruction: 0xf7f56818
   24a48:	str	lr, [r0, #3350]!	; 0xd16
   24a4c:	ldr	r2, [lr, #1025]	; 0x401
   24a50:	cdp	2, 1, cr2, cr8, cr0, {0}
   24a54:	andls	r1, r0, #16, 20	; 0x10000
   24a58:	bls	1b632c <ASN1_generate_nconf@plt+0x19bd8c>
   24a5c:			; <UNDEFINED> instruction: 0xf7f54648
   24a60:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
   24a64:	rscshi	pc, fp, r0
   24a68:			; <UNDEFINED> instruction: 0xf7f34648
   24a6c:	strmi	lr, [r7], -r2, lsl #21
   24a70:			; <UNDEFINED> instruction: 0xf43f2800
   24a74:	strbmi	sl, [r8], -ip, lsl #27
   24a78:	mcr	7, 2, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
   24a7c:	movwcs	r4, #1593	; 0x639
   24a80:	ldrbmi	r9, [fp], -r0, lsl #6
   24a84:	strbmi	r4, [r8], -r2, lsl #12
   24a88:	bl	1362a58 <ASN1_generate_nconf@plt+0x13484b8>
   24a8c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   24a90:	cfldrdge	mvd15, [sp, #-252]!	; 0xffffff04
   24a94:	ldrbmi	r2, [r1], -r0, lsl #4
   24a98:			; <UNDEFINED> instruction: 0xf7f44648
   24a9c:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   24aa0:	sbcshi	pc, sp, r0
   24aa4:	andcs	r9, r0, #81920	; 0x14000
   24aa8:			; <UNDEFINED> instruction: 0xf7f54648
   24aac:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   24ab0:	sbcshi	pc, r5, r0
   24ab4:			; <UNDEFINED> instruction: 0xf7f24650
   24ab8:			; <UNDEFINED> instruction: 0x4604eebe
   24abc:	beq	460324 <ASN1_generate_nconf@plt+0x445d84>
   24ac0:	mrc	7, 5, APSR_nzcv, cr8, cr2, {7}
   24ac4:	stmdals	r6, {r0, r1, r2, r9, sl, lr}
   24ac8:	mrc	7, 5, APSR_nzcv, cr4, cr2, {7}
   24acc:	svclt	0x00481dfa
   24ad0:	andeq	pc, lr, #-1073741823	; 0xc0000001
   24ad4:	stclne	0, cr1, [r2, #860]	; 0x35c
   24ad8:			; <UNDEFINED> instruction: 0xf100bf48
   24adc:	ldrtmi	r0, [r0], -lr, lsl #4
   24ae0:	addsmi	r1, r7, #210	; 0xd2
   24ae4:	sasxmi	fp, r7, r8
   24ae8:	mcr	7, 5, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   24aec:	svclt	0x00481dc3
   24af0:	movweq	pc, #57600	; 0xe100	; <UNPREDICTABLE>
   24af4:	sbcsne	r4, fp, r8, asr r6
   24af8:	svclt	0x0038429f
   24afc:			; <UNDEFINED> instruction: 0xf7f2461f
   24b00:	stclne	14, cr14, [r3, #616]	; 0x268
   24b04:			; <UNDEFINED> instruction: 0xf100bf48
   24b08:	ldrbmi	r0, [r0], -lr, lsl #6
   24b0c:	addsmi	r1, pc, #219	; 0xdb
   24b10:	sasxmi	fp, pc, r8	; <UNPREDICTABLE>
   24b14:	mcr	7, 4, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   24b18:	svclt	0x00481dc3
   24b1c:	movweq	pc, #57600	; 0xe100	; <UNPREDICTABLE>
   24b20:	sbcsne	r9, fp, r5, lsl #16
   24b24:	svclt	0x0038429f
   24b28:			; <UNDEFINED> instruction: 0xf7f2461f
   24b2c:	stmdbmi	pc!, {r2, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   24b30:	cfstrdne	mvd4, [r3, #484]	; 0x1e4
   24b34:			; <UNDEFINED> instruction: 0xf100bf48
   24b38:	sbcsne	r0, fp, lr, lsl #6
   24b3c:	svclt	0x003842bb
   24b40:			; <UNDEFINED> instruction: 0x4618463b
   24b44:	cdp2	0, 2, cr15, cr8, cr5, {1}
   24b48:	strtmi	r4, [r2], -r9, ror #18
   24b4c:			; <UNDEFINED> instruction: 0x46074479
   24b50:			; <UNDEFINED> instruction: 0xf7f14640
   24b54:	bmi	1a204ec <ASN1_generate_nconf@plt+0x1a05f4c>
   24b58:	bne	4603c0 <ASN1_generate_nconf@plt+0x445e20>
   24b5c:	strbmi	r4, [r0], -r3, lsr #12
   24b60:	smlsdxls	r0, sl, r4, r4
   24b64:			; <UNDEFINED> instruction: 0xf8d0f026
   24b68:	stmdbls	r6, {r0, r1, r5, r6, r9, fp, lr}
   24b6c:	strbmi	r4, [r0], -r3, lsr #12
   24b70:	smlsdxls	r0, sl, r4, r4
   24b74:			; <UNDEFINED> instruction: 0xf8c8f026
   24b78:	strtmi	r4, [r3], -r0, ror #20
   24b7c:			; <UNDEFINED> instruction: 0x46404631
   24b80:	smlsdxls	r0, sl, r4, r4
   24b84:			; <UNDEFINED> instruction: 0xf8c0f026
   24b88:			; <UNDEFINED> instruction: 0x46234a5d
   24b8c:			; <UNDEFINED> instruction: 0x46404659
   24b90:	smlsdxls	r0, sl, r4, r4
   24b94:			; <UNDEFINED> instruction: 0xf8b8f026
   24b98:			; <UNDEFINED> instruction: 0x46234a5a
   24b9c:			; <UNDEFINED> instruction: 0x46404651
   24ba0:	smlsdxls	r0, sl, r4, r4
   24ba4:			; <UNDEFINED> instruction: 0xf8b0f026
   24ba8:			; <UNDEFINED> instruction: 0x46234a57
   24bac:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
   24bb0:	strls	r4, [r0, -r0, asr #12]
   24bb4:			; <UNDEFINED> instruction: 0xf8a8f026
   24bb8:			; <UNDEFINED> instruction: 0x46404954
   24bbc:			; <UNDEFINED> instruction: 0xf7f14479
   24bc0:	ldmdbmi	r3, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}^
   24bc4:	strtmi	r4, [r2], -r3, lsr #12
   24bc8:			; <UNDEFINED> instruction: 0x46404479
   24bcc:	mcr	7, 1, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   24bd0:			; <UNDEFINED> instruction: 0x46234950
   24bd4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   24bd8:			; <UNDEFINED> instruction: 0xf7f14640
   24bdc:	stmdbmi	lr, {r5, r9, sl, fp, sp, lr, pc}^
   24be0:	strtmi	r4, [r2], -r3, lsr #12
   24be4:			; <UNDEFINED> instruction: 0x46404479
   24be8:	mrc	7, 0, APSR_nzcv, cr8, cr1, {7}
   24bec:	strbmi	r4, [r0], -fp, asr #18
   24bf0:			; <UNDEFINED> instruction: 0xf7f14479
   24bf4:	stmdbmi	sl, {r2, r4, r9, sl, fp, sp, lr, pc}^
   24bf8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   24bfc:	mcr	7, 0, pc, cr14, cr1, {7}	; <UNPREDICTABLE>
   24c00:	strtmi	r4, [r3], -r8, asr #18
   24c04:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   24c08:			; <UNDEFINED> instruction: 0xf7f14640
   24c0c:	stmdbmi	r6, {r3, r9, sl, fp, sp, lr, pc}^
   24c10:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   24c14:	mcr	7, 0, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   24c18:	strbmi	r4, [r0], -r4, asr #18
   24c1c:			; <UNDEFINED> instruction: 0xf7f14479
   24c20:	stmdbmi	r3, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   24c24:	strtmi	r4, [r2], -r3, lsr #12
   24c28:			; <UNDEFINED> instruction: 0x46404479
   24c2c:	ldcl	7, cr15, [r6, #964]!	; 0x3c4
   24c30:	strtmi	r4, [r3], -r0, asr #18
   24c34:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   24c38:			; <UNDEFINED> instruction: 0xf7f14640
   24c3c:	ldmdbmi	lr!, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   24c40:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   24c44:	stcl	7, cr15, [sl, #964]!	; 0x3c4
   24c48:			; <UNDEFINED> instruction: 0x4640493c
   24c4c:			; <UNDEFINED> instruction: 0xf7f14479
   24c50:	strbt	lr, [sp], #-3558	; 0xfffff21a
   24c54:	strcs	r4, [r1], #-2362	; 0xfffff6c6
   24c58:	ldrbtmi	r4, [r9], #-2826	; 0xfffff4f6
   24c5c:	strmi	lr, [r7], -r8, ror #13
   24c60:	svclt	0x0000e495
   24c64:	andeq	sl, r5, r0, lsl #13
   24c68:	andeq	r1, r0, r0, ror r5
   24c6c:	andeq	r4, r5, r6, lsl sl
   24c70:	andeq	fp, r5, r8, lsl #25
   24c74:	andeq	fp, r5, r0, ror ip
   24c78:	andeq	sl, r5, ip, lsr r6
   24c7c:	andeq	r2, r3, r4, lsr r6
   24c80:	andeq	r2, r3, r2, ror #12
   24c84:	andeq	r1, r0, r0, lsr #11
   24c88:	andeq	r2, r3, r6, asr r6
   24c8c:	andeq	sp, r2, r0, lsl #9
   24c90:	strdeq	r2, [r3], -sl
   24c94:	andeq	sl, r5, r8, lsr #8
   24c98:	andeq	r4, r5, lr, ror #13
   24c9c:	andeq	r2, r3, r2, asr #9
   24ca0:	andeq	r8, r3, r6, lsr #1
   24ca4:	andeq	r2, r3, r6, lsl #20
   24ca8:	strdeq	r2, [r3], -r6
   24cac:	andeq	r2, r3, r8, lsr #5
   24cb0:	andeq	r2, r3, r2, lsr #13
   24cb4:	andeq	r2, r3, r4, ror #5
   24cb8:	andeq	sp, r2, r0, lsr r2
   24cbc:	muleq	r3, r0, r2
   24cc0:	andeq	r2, r3, r6, lsr #6
   24cc4:	andeq	r2, r3, r6, asr r2
   24cc8:	andeq	r2, r3, lr, lsl #5
   24ccc:	andeq	r2, r3, r8, lsr #3
   24cd0:	andeq	r2, r3, lr, lsl #5
   24cd4:	andeq	r2, r3, r4, ror #4
   24cd8:	andeq	r1, r0, r8, lsr #11
   24cdc:	andeq	r1, r0, r4, asr r5
   24ce0:	muleq	r3, r4, r1
   24ce4:	andeq	r9, r3, sl, asr r5
   24ce8:	andeq	r2, r3, lr, asr #14
   24cec:	strdeq	r2, [r3], -r0
   24cf0:	andeq	r2, r3, r0, ror #1
   24cf4:	strdeq	r2, [r3], -r0
   24cf8:	andeq	r2, r3, r8, ror #1
   24cfc:	andeq	r2, r3, r0, ror #1
   24d00:	ldrdeq	r2, [r3], -r8
   24d04:	ldrdeq	r2, [r3], -r0
   24d08:	andeq	r2, r3, lr, asr #1
   24d0c:	andeq	r2, r3, ip, asr #1
   24d10:	andeq	r2, r3, r8, asr r1
   24d14:	andeq	r2, r3, r2, lsr #3
   24d18:	andeq	r2, r3, ip, ror #3
   24d1c:	andeq	r2, r3, r8, lsr r2
   24d20:	muleq	r3, r2, r2
   24d24:	andeq	r2, r3, r2, lsr #5
   24d28:	strdeq	r2, [r3], -r6
   24d2c:	andeq	r2, r3, r8, lsr #6
   24d30:	andeq	r2, r3, r8, asr #6
   24d34:	muleq	r3, lr, r3
   24d38:	strdeq	r2, [r3], -sl
   24d3c:	andeq	r2, r3, r8, asr #8
   24d40:	andeq	r2, r3, lr, asr #10
   24d44:	ldrbmi	lr, [r0, sp, lsr #18]!
   24d48:			; <UNDEFINED> instruction: 0x46910054
   24d4c:	strmi	r4, [r0], sp, lsl #12
   24d50:	b	fe962d24 <ASN1_generate_nconf@plt+0xfe948784>
   24d54:	ldrbtmi	r4, [pc], #-3878	; 24d5c <ASN1_generate_nconf@plt+0xa7bc>
   24d58:	blle	1035770 <ASN1_generate_nconf@plt+0x101b1d0>
   24d5c:	ldcle	6, cr4, [r6], #-24	; 0xffffffe8
   24d60:	tstcs	r0, sl, asr #12
   24d64:			; <UNDEFINED> instruction: 0xf7f24628
   24d68:	cdpcs	12, 0, cr14, cr0, cr8, {0}
   24d6c:			; <UNDEFINED> instruction: 0xf7f4dd2c
   24d70:	strbmi	lr, [r6], #-2232	; 0xfffff748
   24d74:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24d78:	ands	r4, r2, r2, lsl #13
   24d7c:	stc	7, cr15, [sl, #976]	; 0x3d0
   24d80:	svceq	0x0001f019
   24d84:	rsbeq	lr, r9, #323584	; 0x4f000
   24d88:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   24d8c:	svclt	0x0018b2c3
   24d90:	b	13fc038 <ASN1_generate_nconf@plt+0x13e1a98>
   24d94:	svclt	0x00161103
   24d98:	strtpl	r4, [r9], #771	; 0x303
   24d9c:	ldrmi	r5, [r0, #1195]!	; 0x4ab
   24da0:			; <UNDEFINED> instruction: 0xf818d012
   24da4:			; <UNDEFINED> instruction: 0xf8da0b01
   24da8:			; <UNDEFINED> instruction: 0xf8333000
   24dac:			; <UNDEFINED> instruction: 0xf4133010
   24db0:	mvnle	r5, r0, lsl #9
   24db4:	ldmdbmi	r0, {r0, r1, r2, r3, r8, r9, fp, lr}
   24db8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   24dbc:			; <UNDEFINED> instruction: 0xf7f16818
   24dc0:	strtmi	lr, [r0], -lr, lsr #26
   24dc4:			; <UNDEFINED> instruction: 0x87f0e8bd
   24dc8:	pop	{r0, sp}
   24dcc:	blmi	286d94 <ASN1_generate_nconf@plt+0x26c7f4>
   24dd0:	ldmpl	fp!, {r1, r3, r8, fp, lr}^
   24dd4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   24dd8:	stc	7, cr15, [r0, #-964]!	; 0xfffffc3c
   24ddc:	blmi	19ece4 <ASN1_generate_nconf@plt+0x184744>
   24de0:	stmdbmi	r7, {r1, r2, r5, r9, sl, lr}
   24de4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   24de8:			; <UNDEFINED> instruction: 0xf7f16818
   24dec:			; <UNDEFINED> instruction: 0xe7b7ed18
   24df0:			; <UNDEFINED> instruction: 0x00059cb6
   24df4:	andeq	r1, r0, r0, lsr #11
   24df8:	andeq	r2, r3, r2, lsr #12
   24dfc:	andeq	r2, r3, ip, asr #11
   24e00:	andeq	r2, r3, lr, lsl #11
   24e04:			; <UNDEFINED> instruction: 0x4604b5f8
   24e08:			; <UNDEFINED> instruction: 0xf7f4460d
   24e0c:	stmiavs	r3!, {r1, r3, r5, r6, fp, sp, lr, pc}
   24e10:	stmdavs	r2, {r0, r3, r4, fp, ip, sp, lr}
   24e14:	andscs	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
   24e18:	strle	r0, [r0], #-1426	; 0xfffffa6e
   24e1c:			; <UNDEFINED> instruction: 0x4618bdf8
   24e20:	stmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24e24:	stmdacs	r0, {r1, r2, r9, sl, lr}
   24e28:			; <UNDEFINED> instruction: 0xf7f1d0f8
   24e2c:			; <UNDEFINED> instruction: 0xf410efa0
   24e30:	mvnsle	r1, r0, lsl #14
   24e34:			; <UNDEFINED> instruction: 0xf7f14630
   24e38:	movwcs	lr, #32666	; 0x7f9a
   24e3c:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
   24e40:			; <UNDEFINED> instruction: 0xf1b34003
   24e44:	rscle	r1, r9, r1, lsl #30
   24e48:	stmiavs	r2!, {r2, r3, r8, fp, lr}
   24e4c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   24e50:	stcl	7, cr15, [r4], #964	; 0x3c4
   24e54:	movwcc	r6, #6251	; 0x186b
   24e58:	blcs	fd00c <ASN1_generate_nconf@plt+0xe2a6c>
   24e5c:	stmdbmi	r8, {r1, r2, ip, lr, pc}
   24e60:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   24e64:	ldrhtmi	lr, [r8], #141	; 0x8d
   24e68:	ldcllt	7, cr15, [r6], {241}	; 0xf1
   24e6c:	stmdavs	r8!, {r0, r2, r8, fp, lr}
   24e70:			; <UNDEFINED> instruction: 0xf7f14479
   24e74:	ldrdvs	lr, [pc], #-196	; <UNPREDICTABLE>
   24e78:	svclt	0x0000bdf8
   24e7c:	strdeq	r0, [r3], -lr
   24e80:	andeq	r1, r4, r2, lsl #3
   24e84:	andeq	fp, r3, r0, lsl r4
   24e88:	svcmi	0x00f0e92d
   24e8c:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   24e90:	strmi	r8, [r4], -r4, lsl #22
   24e94:	stcvc	8, cr15, [r8], {223}	; 0xdf
   24e98:	stcvs	8, cr15, [r8], {223}	; 0xdf
   24e9c:			; <UNDEFINED> instruction: 0xf8d8447f
   24ea0:	rsclt	r0, pc, r0
   24ea4:	bge	78fb18 <ASN1_generate_nconf@plt+0x775578>
   24ea8:	ldmdbge	lr, {r0, r1, r2, r4, r8, r9, ip, pc}
   24eac:	lfmge	f1, 1, [pc, #-60]	; 24e78 <ASN1_generate_nconf@plt+0xa8d8>
   24eb0:	strls	r9, [fp, #-265]	; 0xfffffef7
   24eb4:			; <UNDEFINED> instruction: 0x270059be
   24eb8:	blpl	ffb6323c <ASN1_generate_nconf@plt+0xffb48c9c>
   24ebc:			; <UNDEFINED> instruction: 0x966d6836
   24ec0:	streq	pc, [r0], -pc, asr #32
   24ec4:	stmib	sp, {r0, r1, r3, r4, r8, r9, sl, ip, pc}^
   24ec8:	ldrbtmi	r7, [sp], #-1821	; 0xfffff8e3
   24ecc:			; <UNDEFINED> instruction: 0xf028971f
   24ed0:			; <UNDEFINED> instruction: 0xf8dffd47
   24ed4:	ldrbtmi	r1, [r9], #-3032	; 0xfffff428
   24ed8:			; <UNDEFINED> instruction: 0xf7f54606
   24edc:	strhlt	lr, [r0, #-144]	; 0xffffff70
   24ee0:			; <UNDEFINED> instruction: 0xf7f44630
   24ee4:	strmi	lr, [r3], sl, ror #18
   24ee8:			; <UNDEFINED> instruction: 0xf0002800
   24eec:			; <UNDEFINED> instruction: 0x970c82d5
   24ef0:	strmi	lr, [r3], r2
   24ef4:	movwls	r2, #49921	; 0xc301
   24ef8:	blcs	fed6327c <ASN1_generate_nconf@plt+0xfed48cdc>
   24efc:	strtmi	r4, [r0], -r1, asr #12
   24f00:	blvs	fec63284 <ASN1_generate_nconf@plt+0xfec48ce4>
   24f04:	strcs	r4, [r0], #-1146	; 0xfffffb86
   24f08:	stc2l	0, cr15, [ip, #-160]	; 0xffffff60
   24f0c:	sxtabmi	r4, r0, lr, ror #8
   24f10:	mvnsmi	r2, #262144	; 0x40000
   24f14:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   24f18:	strls	r9, [lr], #-1046	; 0xfffffbea
   24f1c:	ldrls	r9, [r0], #-1045	; 0xfffffbeb
   24f20:	strls	r9, [r8], #-1029	; 0xfffffbfb
   24f24:	ldrls	r9, [r2], #-1037	; 0xfffffbf3
   24f28:	stmib	sp, {r0, r1, r2, sl, ip, pc}^
   24f2c:	ldrls	r4, [r1], #-1043	; 0xfffffbed
   24f30:	movwls	r9, #41990	; 0xa406
   24f34:			; <UNDEFINED> instruction: 0xf0294682
   24f38:	strmi	pc, [r3], -r5, ror #16
   24f3c:	subsle	r2, r2, r0, lsl #16
   24f40:	vqrdmlah.s<illegal width 8>	d2, d0, d13
   24f44:	ldfnep	f0, [sl], {145}	; 0x91
   24f48:	movwcc	sp, #7157	; 0x1bf5
   24f4c:	ldmle	r2!, {r1, r2, r3, r4, r8, r9, fp, sp}^
   24f50:			; <UNDEFINED> instruction: 0xf852a202
   24f54:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   24f58:	svclt	0x00004710
   24f5c:	andeq	r0, r0, r1, ror #5
   24f60:			; <UNDEFINED> instruction: 0xffffffdb
   24f64:	andeq	r0, r0, r1, lsl r5
   24f68:	andeq	r0, r0, r3, asr #9
   24f6c:	andeq	r0, r0, r9, lsr r5
   24f70:			; <UNDEFINED> instruction: 0x000004bb
   24f74:			; <UNDEFINED> instruction: 0x000004b3
   24f78:	andeq	r0, r0, fp, lsr #9
   24f7c:	muleq	r0, sp, r4
   24f80:	andeq	r0, r0, sp, asr #5
   24f84:	andeq	r0, r0, sp, ror r0
   24f88:	muleq	r0, r7, r4
   24f8c:	muleq	r0, r1, r4
   24f90:	andeq	r0, r0, fp, lsl #9
   24f94:	andeq	r0, r0, r5, lsl #9
   24f98:	andeq	r0, r0, r9, ror r4
   24f9c:	andeq	r0, r0, r3, ror r4
   24fa0:	andeq	r0, r0, pc, ror r4
   24fa4:	andeq	r0, r0, sp, ror #8
   24fa8:			; <UNDEFINED> instruction: 0xffffffdb
   24fac:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   24fb0:	strdeq	r0, [r0], -r7
   24fb4:	muleq	r0, r5, r3
   24fb8:	andeq	r0, r0, sp, lsl #7
   24fbc:	andeq	r0, r0, r7, lsl #7
   24fc0:	andeq	r0, r0, pc, ror r3
   24fc4:	andeq	r0, r0, r7, ror r3
   24fc8:	ldrdeq	r0, [r0], -r1
   24fcc:	andeq	r0, r0, r5, ror #6
   24fd0:	andeq	r0, r0, r5, asr r3
   24fd4:	andeq	r0, r0, sp, lsr r3
   24fd8:			; <UNDEFINED> instruction: 0xf814f029
   24fdc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24fe0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   24fe4:			; <UNDEFINED> instruction: 0xf029d1ac
   24fe8:	strmi	pc, [r1], fp, lsl #24
   24fec:			; <UNDEFINED> instruction: 0xf0402800
   24ff0:			; <UNDEFINED> instruction: 0xf1bb830c
   24ff4:	andsle	r0, r1, r0, lsl #30
   24ff8:			; <UNDEFINED> instruction: 0xf7f14658
   24ffc:			; <UNDEFINED> instruction: 0xf410eeb8
   25000:			; <UNDEFINED> instruction: 0xf0401600
   25004:			; <UNDEFINED> instruction: 0x4658841e
   25008:	mrc	7, 5, APSR_nzcv, cr0, cr1, {7}
   2500c:	vsubw.s8	q9, q0, d7
   25010:	andmi	r0, r3, pc, lsl #6
   25014:	svcne	0x0001f1b3
   25018:	ldrbhi	pc, [lr], #-0	; <UNPREDICTABLE>
   2501c:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   25020:			; <UNDEFINED> instruction: 0xf0002b00
   25024:	bls	305c7c <ASN1_generate_nconf@plt+0x2eb6dc>
   25028:	stmdblt	fp, {r0, r1, r4, fp, sp, lr}
   2502c:	andsvs	r2, r3, r1, lsl #6
   25030:	bls	2cbc68 <ASN1_generate_nconf@plt+0x2b16c8>
   25034:	svclt	0x00cc2a4f
   25038:			; <UNDEFINED> instruction: 0xf0032300
   2503c:	blcs	25c48 <ASN1_generate_nconf@plt+0xb6a8>
   25040:	subshi	pc, r9, #64	; 0x40
   25044:			; <UNDEFINED> instruction: 0x23abf64a
   25048:			; <UNDEFINED> instruction: 0x23aaf6ca
   2504c:	stmdbeq	r2, {r1, r8, ip, sp, lr, pc}
   25050:	andne	pc, r2, #166912	; 0x28c00
   25054:	stmdbcc	r9, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   25058:	stmdbeq	r1, {r0, r3, r5, ip, sp, lr, pc}
   2505c:	ldmdbne	r2, {r0, r3, r8, r9, fp, sp, lr, pc}^
   25060:	stmdbeq	r9!, {r0, r3, r8, ip, sp, lr, pc}
   25064:	stmdbeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   25068:	blcs	4bc84 <ASN1_generate_nconf@plt+0x316e4>
   2506c:	adcshi	pc, sp, #64	; 0x40
   25070:	bcc	11633f4 <ASN1_generate_nconf@plt+0x1148e54>
   25074:	blls	33b434 <ASN1_generate_nconf@plt+0x320e94>
   25078:			; <UNDEFINED> instruction: 0xf0002b00
   2507c:	svccs	0x00008238
   25080:	andeq	pc, r3, #72, 4	; 0x80000004
   25084:	sadd16mi	fp, r3, sl
   25088:	movwcs	r2, #8706	; 0x2202
   2508c:			; <UNDEFINED> instruction: 0xf8df9319
   25090:	vst1.8	{d17-d18}, [pc :128], ip
   25094:	andsls	r7, r8, #0
   25098:			; <UNDEFINED> instruction: 0xf0254479
   2509c:			; <UNDEFINED> instruction: 0xf8dffb7d
   250a0:	ldrbtmi	r1, [r9], #-2592	; 0xfffff5e0
   250a4:	strbmi	r4, [r8], -r2, lsl #13
   250a8:	blx	1de1146 <ASN1_generate_nconf@plt+0x1dc6ba6>
   250ac:	bls	64bcd0 <ASN1_generate_nconf@plt+0x631730>
   250b0:	blcs	36abc <ASN1_generate_nconf@plt+0x1c51c>
   250b4:	adchi	pc, r4, #0
   250b8:	cmncs	r2, r7, lsl #16
   250bc:	blx	be1160 <ASN1_generate_nconf@plt+0xbc6bc0>
   250c0:	blls	2090e4 <ASN1_generate_nconf@plt+0x1eeb44>
   250c4:			; <UNDEFINED> instruction: 0xf0002b00
   250c8:	blls	385bb8 <ASN1_generate_nconf@plt+0x36b618>
   250cc:	blx	fed0b8f4 <ASN1_generate_nconf@plt+0xfecf1354>
   250d0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   250d4:	svclt	0x00142a00
   250d8:	andcs	r4, r0, #27262976	; 0x1a00000
   250dc:			; <UNDEFINED> instruction: 0xf0402a00
   250e0:			; <UNDEFINED> instruction: 0xf1bb829e
   250e4:	svclt	0x00080f00
   250e8:			; <UNDEFINED> instruction: 0xb12b2300
   250ec:	blcs	4bd38 <ASN1_generate_nconf@plt+0x31798>
   250f0:	eorshi	pc, r8, #0
   250f4:	movwls	r2, #54016	; 0xd300
   250f8:	cmncs	r7, r9, lsl sl
   250fc:			; <UNDEFINED> instruction: 0xf0279812
   25100:	andls	pc, r8, sp, lsl #20
   25104:			; <UNDEFINED> instruction: 0xf0002800
   25108:	blls	445fb0 <ASN1_generate_nconf@plt+0x42ba10>
   2510c:			; <UNDEFINED> instruction: 0xf0402b00
   25110:	blls	3458f4 <ASN1_generate_nconf@plt+0x32b354>
   25114:			; <UNDEFINED> instruction: 0xf0402b00
   25118:	blls	34593c <ASN1_generate_nconf@plt+0x32b39c>
   2511c:	bcc	460944 <ASN1_generate_nconf@plt+0x4463a4>
   25120:	vmla.f64	d9, d8, d8
   25124:	blls	1f3b6c <ASN1_generate_nconf@plt+0x1d95cc>
   25128:	bcc	460954 <ASN1_generate_nconf@plt+0x4463b4>
   2512c:	svceq	0x0000f1bb
   25130:	addshi	pc, r2, #0
   25134:	blcs	4bd70 <ASN1_generate_nconf@plt+0x317d0>
   25138:			; <UNDEFINED> instruction: 0x83a5f000
   2513c:			; <UNDEFINED> instruction: 0xf7f34618
   25140:	blls	3df400 <ASN1_generate_nconf@plt+0x3c4e60>
   25144:	blcs	4917c <ASN1_generate_nconf@plt+0x2ebdc>
   25148:	sbcshi	pc, r3, #64	; 0x40
   2514c:			; <UNDEFINED> instruction: 0xf0002f00
   25150:	ldmdals	r4, {r1, r5, sl, pc}
   25154:	tstls	r2, #37888	; 0x9400
   25158:			; <UNDEFINED> instruction: 0xf0002800
   2515c:	andcs	r8, r8, #1862270976	; 0x6f000000
   25160:			; <UNDEFINED> instruction: 0xf7ff4619
   25164:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   25168:	strbhi	pc, [r6, #-0]	; <UNPREDICTABLE>
   2516c:	svceq	0x0002f1b8
   25170:	bicshi	pc, r8, #0
   25174:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25178:	cdp	2, 1, cr2, cr8, cr8, {0}
   2517c:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   25180:	svc	0x0012f7f3
   25184:	strmi	r2, [r2], -r8, lsl #16
   25188:	mnfe	f5, f7
   2518c:	ldmdbls	r2, {r4, r7, r9, fp}
   25190:	svc	0x000af7f3
   25194:			; <UNDEFINED> instruction: 0xf0002808
   25198:			; <UNDEFINED> instruction: 0xf8df83c5
   2519c:	ldrbtmi	r1, [r9], #-2348	; 0xfffff6d4
   251a0:			; <UNDEFINED> instruction: 0xf04f6830
   251a4:	strls	r0, [r5, -r0, lsl #22]
   251a8:	bl	e63174 <ASN1_generate_nconf@plt+0xe48bd4>
   251ac:			; <UNDEFINED> instruction: 0xf8df6834
   251b0:			; <UNDEFINED> instruction: 0x4620591c
   251b4:	ldmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   251b8:	ldrbtmi	r4, [sp], #-1616	; 0xfffff9b0
   251bc:	rsbcs	pc, r3, #64, 4
   251c0:	strtmi	r9, [r9], -sl, lsl #10
   251c4:	stc	7, cr15, [sl, #-968]	; 0xfffffc38
   251c8:	vst2.8	{d25,d27}, [pc], sl
   251cc:			; <UNDEFINED> instruction: 0x46487219
   251d0:	stc	7, cr15, [r4, #-968]	; 0xfffffc38
   251d4:			; <UNDEFINED> instruction: 0xf7f49807
   251d8:	stmdals	r8, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   251dc:	svc	0x00daf7f3
   251e0:			; <UNDEFINED> instruction: 0xf7f44658
   251e4:	mrc	13, 0, lr, cr8, cr12, {6}
   251e8:			; <UNDEFINED> instruction: 0xf7f40a10
   251ec:	stmdals	r6, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   251f0:			; <UNDEFINED> instruction: 0xff42f025
   251f4:	ldrdcc	lr, [r9, -sp]
   251f8:	rsbcs	pc, sp, #64, 4
   251fc:			; <UNDEFINED> instruction: 0xf7f26818
   25200:			; <UNDEFINED> instruction: 0xf8dfecee
   25204:			; <UNDEFINED> instruction: 0xf8df28cc
   25208:	ldrbtmi	r3, [sl], #-2204	; 0xfffff764
   2520c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25210:	subsmi	r9, sl, sp, ror #22
   25214:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25218:	ldrhi	pc, [r1, #-64]	; 0xffffffc0
   2521c:	rsblt	r9, pc, r5, lsl #16
   25220:	blhi	16051c <ASN1_generate_nconf@plt+0x145f7c>
   25224:	svchi	0x00f0e8bd
   25228:	str	r2, [r4], r0, lsl #14
   2522c:			; <UNDEFINED> instruction: 0xf918f029
   25230:			; <UNDEFINED> instruction: 0xf028990f
   25234:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   25238:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {3}
   2523c:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25240:			; <UNDEFINED> instruction: 0xf8df58ee
   25244:			; <UNDEFINED> instruction: 0xf04f1890
   25248:	ldrbmi	r0, [r2], -r0, lsl #18
   2524c:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   25250:	bls	460a78 <ASN1_generate_nconf@plt+0x4464d8>
   25254:	b	ff8e3220 <ASN1_generate_nconf@plt+0xff8c8c80>
   25258:	movwcs	r4, #5834	; 0x16ca
   2525c:			; <UNDEFINED> instruction: 0x46cb6834
   25260:	stmdbls	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   25264:	str	r9, [r2, r5, lsl #6]!
   25268:	bicspl	pc, sp, #805306378	; 0x3000000a
   2526c:			; <UNDEFINED> instruction: 0xf63f2b01
   25270:			; <UNDEFINED> instruction: 0xf024ae62
   25274:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   25278:	mrcge	4, 2, APSR_nzcv, cr13, cr15, {3}
   2527c:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25280:	andls	r2, r8, r1, lsl #4
   25284:	beq	460aac <ASN1_generate_nconf@plt+0x44650c>
   25288:	strmi	r4, [r3], r1, lsl #13
   2528c:	strmi	r5, [r2], fp, ror #17
   25290:	andls	r9, r5, #7
   25294:	usada8	sl, ip, r8, r6
   25298:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2529c:	blx	fe861348 <ASN1_generate_nconf@plt+0xfe846da8>
   252a0:			; <UNDEFINED> instruction: 0xf0284649
   252a4:	stmdacs	r0, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   252a8:			; <UNDEFINED> instruction: 0xf8d9d0c8
   252ac:	strb	fp, [r2], -r0
   252b0:	ldmdavs	r3, {r0, r1, r3, r9, fp, ip, pc}
   252b4:	vmul.i8	<illegal reg q13.5>, q1, <illegal reg q5.5>
   252b8:	strcs	r7, [r1], #-784	; 0xfffffcf0
   252bc:			; <UNDEFINED> instruction: 0xe63a6013
   252c0:			; <UNDEFINED> instruction: 0xf8cef029
   252c4:			; <UNDEFINED> instruction: 0xf028990b
   252c8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   252cc:	strcs	sp, [r1], #-182	; 0xffffff4a
   252d0:			; <UNDEFINED> instruction: 0xf029e631
   252d4:	andsls	pc, r3, r5, asr #17
   252d8:			; <UNDEFINED> instruction: 0xf029e62d
   252dc:	andsls	pc, r4, r1, asr #17
   252e0:			; <UNDEFINED> instruction: 0xf04fe629
   252e4:	strt	r0, [r6], -r0, lsl #22
   252e8:			; <UNDEFINED> instruction: 0xf8baf029
   252ec:			; <UNDEFINED> instruction: 0xe6229011
   252f0:			; <UNDEFINED> instruction: 0xf8b6f029
   252f4:	andeq	pc, r1, #72, 4	; 0x80000004
   252f8:			; <UNDEFINED> instruction: 0xf0272172
   252fc:	stmdacs	r0, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
   25300:			; <UNDEFINED> instruction: 0xf8dfd09c
   25304:	addcs	r9, r0, #212, 14	; 0x3500000
   25308:	ldrbtmi	r9, [r9], #13
   2530c:			; <UNDEFINED> instruction: 0xf7f24649
   25310:	blls	3a0388 <ASN1_generate_nconf@plt+0x385de8>
   25314:	ldrmi	r4, [r8], -r1, lsl #12
   25318:			; <UNDEFINED> instruction: 0xf7f4910d
   2531c:	stmdbls	sp, {r6, r8, sl, fp, sp, lr, pc}
   25320:	vmls.i8	d18, d0, d0
   25324:	stmdbcs	r1, {r2, r3, r5, r6, r8, r9, pc}
   25328:	sbcshi	pc, r6, r0
   2532c:	andeq	lr, r1, r9, lsl #22
   25330:	and	r2, r3, r0, lsl #4
   25334:	andvc	r4, r2, r6, asr #5
   25338:	sbchi	pc, lr, r0
   2533c:	stccc	8, cr15, [r1, #-64]	; 0xffffffc0
   25340:	svclt	0x00182b0a
   25344:	rscsle	r2, r5, sp, lsl #22
   25348:			; <UNDEFINED> instruction: 0x3790f8df
   2534c:	movwls	r4, #54395	; 0xd47b
   25350:			; <UNDEFINED> instruction: 0xf029e5f1
   25354:	andls	pc, sp, r5, lsl #17
   25358:			; <UNDEFINED> instruction: 0xf029e5ed
   2535c:	strmi	pc, [r1], r1, lsl #17
   25360:	svc	0x009cf7f2
   25364:	stmdacs	r0, {r0, fp, ip, sp}
   25368:	movwcs	fp, #4060	; 0xfdc
   2536c:	stcle	3, cr9, [r9, #-96]	; 0xffffffa0
   25370:	andcc	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
   25374:			; <UNDEFINED> instruction: 0xf04f2b6b
   25378:	svclt	0x00040300
   2537c:	andcc	pc, r0, r9, lsl #16
   25380:	tstls	r8, #67108864	; 0x4000000
   25384:	stmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   25388:			; <UNDEFINED> instruction: 0xf86af029
   2538c:			; <UNDEFINED> instruction: 0xf0284649
   25390:	stmdacs	r0, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   25394:	svcge	0x0052f43f
   25398:	ldrdcc	pc, [r0], -r9
   2539c:	movwls	r2, #43776	; 0xab00
   253a0:	svcge	0x004cf6ff
   253a4:	blcs	4c00c <ASN1_generate_nconf@plt+0x31a6c>
   253a8:	cfstrdge	mvd15, [r5, #252]	; 0xfc
   253ac:			; <UNDEFINED> instruction: 0xf64f9a0a
   253b0:	vrsra.s64	<illegal reg q11.5>, q15, #64
   253b4:	addsmi	r0, sl, #2080374784	; 0x7c000000
   253b8:	svcge	0x0040f73f
   253bc:	addseq	r9, fp, #10240	; 0x2800
   253c0:			; <UNDEFINED> instruction: 0xf8c9930a
   253c4:	ldr	r3, [r6, #0]!
   253c8:	movwls	r2, #49921	; 0xc301
   253cc:			; <UNDEFINED> instruction: 0xf04fe5b3
   253d0:	ldr	r0, [r0, #2050]!	; 0x802
   253d4:	tstls	r0, #67108864	; 0x4000000
   253d8:	movwcs	lr, #5549	; 0x15ad
   253dc:	str	r9, [sl, #789]!	; 0x315
   253e0:	movwls	r2, #58113	; 0xe301
   253e4:	movwcs	lr, #1447	; 0x5a7
   253e8:	str	r9, [r4, #782]!	; 0x30e
   253ec:	tstls	r6, #67108864	; 0x4000000
   253f0:	movwcs	lr, #5537	; 0x15a1
   253f4:	ldr	r9, [lr, #773]	; 0x305
   253f8:			; <UNDEFINED> instruction: 0xf832f029
   253fc:			; <UNDEFINED> instruction: 0xf0252100
   25400:	mulls	r6, fp, sp
   25404:			; <UNDEFINED> instruction: 0xf029e597
   25408:	andls	pc, r8, fp, lsr #16
   2540c:			; <UNDEFINED> instruction: 0xf029e593
   25410:	andsls	pc, r2, r7, lsr #16
   25414:			; <UNDEFINED> instruction: 0xf029e58f
   25418:	andls	pc, r7, r3, lsr #16
   2541c:			; <UNDEFINED> instruction: 0xf8dfe58b
   25420:	strcs	r3, [r0], -r0, asr #13
   25424:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx5
   25428:			; <UNDEFINED> instruction: 0xf8df6a10
   2542c:			; <UNDEFINED> instruction: 0x46b116b8
   25430:	ldrtmi	r5, [r2], ip, ror #17
   25434:			; <UNDEFINED> instruction: 0x96084479
   25438:	stmdavs	r0!, {r0, r1, r4, r5, r7, r9, sl, lr}
   2543c:	stmib	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25440:			; <UNDEFINED> instruction: 0xf8df6823
   25444:	bge	86aedc <ASN1_generate_nconf@plt+0x85093c>
   25448:	ldrbtmi	r2, [r9], #-2
   2544c:	strcc	lr, [r0], -r2, asr #19
   25450:	stcl	7, cr15, [r0], #964	; 0x3c4
   25454:			; <UNDEFINED> instruction: 0x1694f8df
   25458:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   2545c:			; <UNDEFINED> instruction: 0xf7f19607
   25460:			; <UNDEFINED> instruction: 0xf8dfe9de
   25464:	stmiapl	fp!, {r2, r4, r6, r9, sl, ip, sp}^
   25468:	ssat	r6, #1, ip, lsl #16
   2546c:	pkhtbeq	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   25470:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25474:	bls	460c9c <ASN1_generate_nconf@plt+0x4466fc>
   25478:	ldrbtmi	r4, [r8], #-1738	; 0xfffff936
   2547c:			; <UNDEFINED> instruction: 0xf02946cb
   25480:			; <UNDEFINED> instruction: 0xf8dff9cf
   25484:			; <UNDEFINED> instruction: 0xf8cd3634
   25488:	stmiapl	fp!, {r2, r4, ip, pc}^
   2548c:	stmdbls	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   25490:	pkhbt	r6, ip, ip, lsl #16
   25494:	strb	r2, [lr, #-1793]	; 0xfffff8ff
   25498:			; <UNDEFINED> instruction: 0x1658f8df
   2549c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   254a0:	mcr	7, 6, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
   254a4:	stmdacs	r0, {r2, r3, ip, pc}
   254a8:	cfstrsge	mvf15, [r6, #-252]!	; 0xffffff04
   254ac:			; <UNDEFINED> instruction: 0x1648f8df
   254b0:	blt	460cd8 <ASN1_generate_nconf@plt+0x446738>
   254b4:			; <UNDEFINED> instruction: 0x3600f8df
   254b8:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   254bc:			; <UNDEFINED> instruction: 0x46da46d9
   254c0:	stmib	sp, {r2, r3, r5, r6, r7, fp, ip, lr}^
   254c4:			; <UNDEFINED> instruction: 0xf8cdbb07
   254c8:	stmdavs	r0!, {r3, r4, ip, sp, pc}
   254cc:	stmib	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   254d0:	stmdavs	r4!, {r0, r8, r9, sp}
   254d4:	strbt	r9, [sl], -r5, lsl #6
   254d8:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   254dc:			; <UNDEFINED> instruction: 0xf8df4652
   254e0:	stmiapl	lr!, {r2, r3, r4, r9, sl, ip}^
   254e4:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   254e8:	ldmib	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   254ec:	movwcs	lr, #9897	; 0x26a9
   254f0:			; <UNDEFINED> instruction: 0x461a9319
   254f4:	cmpcs	r0, #851443712	; 0x32c00000
   254f8:	stmibeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   254fc:	ldr	r9, [r3, #778]!	; 0x30a
   25500:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   25504:	stmiapl	r9!, {r0, r1, r2, fp, ip, pc}^
   25508:			; <UNDEFINED> instruction: 0xf7f29112
   2550c:	ldmdbls	r2, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
   25510:			; <UNDEFINED> instruction: 0xf7f29808
   25514:	ldmdavs	r1!, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
   25518:			; <UNDEFINED> instruction: 0xf7f39807
   2551c:	ldmdavs	r1!, {r1, r8, r9, sl, fp, sp, lr, pc}
   25520:			; <UNDEFINED> instruction: 0xf7f39808
   25524:	ldrb	lr, [r4, #3838]!	; 0xefe
   25528:	b	16634fc <ASN1_generate_nconf@plt+0x1648f5c>
   2552c:	ldcl	7, cr15, [sl], #968	; 0x3c8
   25530:	beq	460d58 <ASN1_generate_nconf@plt+0x4467b8>
   25534:			; <UNDEFINED> instruction: 0xf0002800
   25538:	blls	445efc <ASN1_generate_nconf@plt+0x42b95c>
   2553c:			; <UNDEFINED> instruction: 0xf0402b00
   25540:	blls	585e98 <ASN1_generate_nconf@plt+0x56b8f8>
   25544:	cmple	r9, r0, lsl #22
   25548:			; <UNDEFINED> instruction: 0xf0002f00
   2554c:	mrc	1, 0, r8, cr8, cr10, {5}
   25550:	stmdbls	r8, {r4, r9, fp}
   25554:	stmia	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25558:	vmla.f64	d9, d9, d7
   2555c:	vmov	s16, r3
   25560:	strb	r0, [r3, #2704]!	; 0xa90
   25564:	ldrcs	pc, [ip, #2271]	; 0x8df
   25568:			; <UNDEFINED> instruction: 0xf8dfa93b
   2556c:			; <UNDEFINED> instruction: 0xf8df359c
   25570:	ldrbtmi	r0, [sl], #-1436	; 0xfffffa64
   25574:			; <UNDEFINED> instruction: 0xf8cd447b
   25578:	ldrbtmi	r8, [r8], #-32	; 0xffffffe0
   2557c:	svclt	0x00082f00
   25580:	strls	r4, [sp], #-1562	; 0xfffff9e6
   25584:	ldrls	r4, [r8, #-1548]	; 0xfffff9f4
   25588:	ldrmi	r4, [r5], -r0, lsl #13
   2558c:	vaddl.s8	q15, d0, d1
   25590:	ldrbmi	r8, [r8], -fp, ror #2
   25594:	ldc	7, cr15, [r2], #-976	; 0xfffffc30
   25598:	ldc	7, cr15, [r8, #-964]!	; 0xfffffc3c
   2559c:	biccs	r4, r8, r2, asr #12
   255a0:	strmi	r9, [r3], -r0, lsl #10
   255a4:			; <UNDEFINED> instruction: 0xf7f34620
   255a8:			; <UNDEFINED> instruction: 0xf04fef4e
   255ac:	strtmi	r0, [r2], -r0, lsl #6
   255b0:	andcc	pc, r0, sl, lsl #17
   255b4:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   255b8:			; <UNDEFINED> instruction: 0x4650463b
   255bc:	mrc	7, 6, APSR_nzcv, cr8, cr1, {7}
   255c0:	mvnle	r2, r0, lsl #16
   255c4:	mulcc	r0, sl, r8
   255c8:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   255cc:	ldcls	12, cr9, [r8, #-52]	; 0xffffffcc
   255d0:			; <UNDEFINED> instruction: 0xf0002b00
   255d4:			; <UNDEFINED> instruction: 0xf8cd814e
   255d8:	str	sl, [sp, #52]	; 0x34
   255dc:	beq	460e44 <ASN1_generate_nconf@plt+0x4468a4>
   255e0:	orrvc	pc, r0, pc, asr #8
   255e4:	svc	0x00faf7f3
   255e8:			; <UNDEFINED> instruction: 0xf8dfe7ae
   255ec:			; <UNDEFINED> instruction: 0xf8df34cc
   255f0:	bls	2aaa78 <ASN1_generate_nconf@plt+0x2904d8>
   255f4:	ldrbtmi	r5, [r9], #-2286	; 0xfffff712
   255f8:			; <UNDEFINED> instruction: 0xf7f16830
   255fc:	ldr	lr, [sl, #-2320]!	; 0xfffff6f0
   25600:			; <UNDEFINED> instruction: 0xf0264610
   25604:	strdls	pc, [r7], -r7
   25608:			; <UNDEFINED> instruction: 0xf8dfe55b
   2560c:			; <UNDEFINED> instruction: 0xf8df34ac
   25610:	stmiapl	lr!, {r2, r8, sl, ip}^
   25614:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   25618:	stmdb	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2561c:	movwcs	lr, #1553	; 0x611
   25620:	bls	28b648 <ASN1_generate_nconf@plt+0x2710a8>
   25624:			; <UNDEFINED> instruction: 0xf0264619
   25628:	stmdacs	r0, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   2562c:	msrhi	SPSR_sc, r0
   25630:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
   25634:	blx	fed0a270 <ASN1_generate_nconf@plt+0xfecefcd0>
   25638:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2563c:	cfrshl32	mvfx8, mvfx1, lr
   25640:			; <UNDEFINED> instruction: 0x469b3a10
   25644:	movwcs	r9, #4872	; 0x1308
   25648:	movwls	r6, #22580	; 0x5834
   2564c:			; <UNDEFINED> instruction: 0xf7f4e5af
   25650:	blls	4206a0 <ASN1_generate_nconf@plt+0x406100>
   25654:	strbt	r6, [r6], #24
   25658:	bpl	460ec4 <ASN1_generate_nconf@plt+0x446924>
   2565c:	bhi	fe460ec4 <ASN1_generate_nconf@plt+0xfe446924>
   25660:	and	r9, r7, sl, lsl #30
   25664:	strbmi	r4, [r9], -r2, lsr #12
   25668:			; <UNDEFINED> instruction: 0xf7f34640
   2566c:	adcmi	lr, r0, #40448	; 0x9e00
   25670:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   25674:	mrscs	r2, (UNDEF: 58)
   25678:			; <UNDEFINED> instruction: 0x4628461a
   2567c:	bl	1a63654 <ASN1_generate_nconf@plt+0x1a490b4>
   25680:			; <UNDEFINED> instruction: 0x4603b930
   25684:	tstcs	r2, r2, lsl #12
   25688:			; <UNDEFINED> instruction: 0xf7f44628
   2568c:	ldmdblt	r0!, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
   25690:			; <UNDEFINED> instruction: 0x4649463a
   25694:			; <UNDEFINED> instruction: 0xf7f34628
   25698:	cdpne	13, 0, cr14, cr4, cr6, {6}
   2569c:	movwcs	sp, #3298	; 0xce2
   256a0:	beq	fe460f08 <ASN1_generate_nconf@plt+0xfe446968>
   256a4:	tstcs	fp, sl, lsl r6
   256a8:	bl	14e3680 <ASN1_generate_nconf@plt+0x14c90e0>
   256ac:			; <UNDEFINED> instruction: 0xf0002800
   256b0:	blls	185da8 <ASN1_generate_nconf@plt+0x16b808>
   256b4:	blcs	3f78c <ASN1_generate_nconf@plt+0x251ec>
   256b8:	cfldrdge	mvd15, [r9, #-252]!	; 0xffffff04
   256bc:	movwcs	r9, #2055	; 0x807
   256c0:			; <UNDEFINED> instruction: 0xf7f39305
   256c4:			; <UNDEFINED> instruction: 0x460beab0
   256c8:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   256cc:	strtmi	r4, [r0], -r2, lsl #12
   256d0:			; <UNDEFINED> instruction: 0xf7f14479
   256d4:	stmdals	r8, {r2, r5, r7, fp, sp, lr, pc}
   256d8:			; <UNDEFINED> instruction: 0xf7f16834
   256dc:			; <UNDEFINED> instruction: 0x460becbc
   256e0:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   256e4:	strtmi	r4, [r0], -r2, lsl #12
   256e8:			; <UNDEFINED> instruction: 0xf7f14479
   256ec:	ldmdavs	r4!, {r3, r4, r7, fp, sp, lr, pc}
   256f0:	andcs	lr, r0, #390070272	; 0x17400000
   256f4:			; <UNDEFINED> instruction: 0xf0402c00
   256f8:			; <UNDEFINED> instruction: 0xf8df8290
   256fc:	strcs	r1, [r1], #-1060	; 0xfffffbdc
   25700:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   25704:			; <UNDEFINED> instruction: 0xf7f1920b
   25708:	blls	35f938 <ASN1_generate_nconf@plt+0x345398>
   2570c:	bls	30f7c0 <ASN1_generate_nconf@plt+0x2f5220>
   25710:	blls	40a318 <ASN1_generate_nconf@plt+0x3efd78>
   25714:	blge	9ff780 <ASN1_generate_nconf@plt+0x9e51e0>
   25718:	ldrbmi	r9, [r8], -r2
   2571c:	strls	r9, [r1], #-771	; 0xfffffcfd
   25720:			; <UNDEFINED> instruction: 0xf7f49b0d
   25724:	strmi	lr, [r3], -ip, lsl #20
   25728:			; <UNDEFINED> instruction: 0xf0002800
   2572c:	blls	385d88 <ASN1_generate_nconf@plt+0x36b7e8>
   25730:	svclt	0x00124553
   25734:	ldrdne	lr, [ip], -sp
   25738:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   2573c:			; <UNDEFINED> instruction: 0xf7f34650
   25740:	blls	521510 <ASN1_generate_nconf@plt+0x506f70>
   25744:			; <UNDEFINED> instruction: 0x4658b15b
   25748:	ldcl	7, cr15, [r8, #972]	; 0x3cc
   2574c:	stmdacs	r0, {r1, r9, sl, lr}
   25750:	sbchi	pc, r8, r0, asr #32
   25754:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, r8, fp, lr}
   25758:			; <UNDEFINED> instruction: 0xf7f14479
   2575c:	ldcls	8, cr14, [r1], {96}	; 0x60
   25760:			; <UNDEFINED> instruction: 0x4658b194
   25764:	stcl	7, cr15, [r8, #964]	; 0x3c4
   25768:	strmi	sl, [r2], -fp, lsr #18
   2576c:			; <UNDEFINED> instruction: 0xf7ff4620
   25770:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   25774:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
   25778:			; <UNDEFINED> instruction: 0x46209c11
   2577c:	stc	7, cr15, [lr, #968]	; 0x3c8
   25780:	strtmi	r4, [r0], -r1, lsl #12
   25784:	svc	0x004ef7f3
   25788:	ldmda	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2578c:	bl	ff2e375c <ASN1_generate_nconf@plt+0xff2c91bc>
   25790:	stmdacs	r0, {r0, r1, r3, ip, pc}
   25794:	rscshi	pc, r6, r0
   25798:	blls	5edfa0 <ASN1_generate_nconf@plt+0x5d3a00>
   2579c:	ldrmi	r2, [r4], -r1, lsl #3
   257a0:	b	ff5e3778 <ASN1_generate_nconf@plt+0xff5c91d8>
   257a4:	stmib	sp, {r0, r1, r2, r4, fp, ip, pc}^
   257a8:	strtmi	r4, [r3], -r0, lsl #14
   257ac:	ldrbmi	r4, [r9], -r2, lsr #12
   257b0:			; <UNDEFINED> instruction: 0xf7f16800
   257b4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   257b8:	cmphi	r8, r0	; <UNPREDICTABLE>
   257bc:	ldmdavs	r8, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
   257c0:	blcs	4c420 <ASN1_generate_nconf@plt+0x31e80>
   257c4:	teqhi	r4, r0, asr #32	; <UNPREDICTABLE>
   257c8:	sfmge	f2, 4, [r7], #-0
   257cc:	ldrmi	sl, [r1], -fp, lsr #22
   257d0:	strls	r9, [r0], #-1793	; 0xfffff8ff
   257d4:	stmdb	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   257d8:			; <UNDEFINED> instruction: 0xf0002800
   257dc:	blls	446028 <ASN1_generate_nconf@plt+0x42ba88>
   257e0:			; <UNDEFINED> instruction: 0xf1b8bb23
   257e4:	andsle	r0, r3, r0, lsl #30
   257e8:	blcs	4c428 <ASN1_generate_nconf@plt+0x31e88>
   257ec:	mvnshi	pc, r0
   257f0:			; <UNDEFINED> instruction: 0xf7f14658
   257f4:	stmdacs	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
   257f8:	bichi	pc, pc, r0, lsl #6
   257fc:			; <UNDEFINED> instruction: 0xf7f34658
   25800:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   25804:			; <UNDEFINED> instruction: 0x81aef300
   25808:	svceq	0x0002f1b8
   2580c:	andshi	pc, r0, #0
   25810:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   25814:	bne	fe46107c <ASN1_generate_nconf@plt+0xfe446adc>
   25818:	bpl	461084 <ASN1_generate_nconf@plt+0x446ae4>
   2581c:			; <UNDEFINED> instruction: 0xf7f14658
   25820:	svcls	0x000aef5c
   25824:	beq	fe46104c <ASN1_generate_nconf@plt+0xfe446aac>
   25828:	str	r4, [r3, -r0, lsl #13]!
   2582c:	blmi	fed4d460 <ASN1_generate_nconf@plt+0xfed32ec0>
   25830:	stmiapl	r9!, {r3, r4, r5, r9, sl, lr}^
   25834:	svc	0x0044f7f1
   25838:			; <UNDEFINED> instruction: 0x46386831
   2583c:	ldcl	7, cr15, [r0, #-972]!	; 0xfffffc34
   25840:	ldmibmi	r9!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   25844:	blmi	fe737194 <ASN1_generate_nconf@plt+0xfe71cbf4>
   25848:	stmiapl	ip!, {r0, r3, r4, r5, r6, sl, lr}^
   2584c:	bls	461074 <ASN1_generate_nconf@plt+0x446ad4>
   25850:	strbmi	r4, [sl], fp, asr #13
   25854:	stmdbls	r7, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   25858:	movwcs	lr, #5687	; 0x1637
   2585c:	mcr	8, 0, r6, cr8, cr4, {1}
   25860:	pkhbtmi	r0, r3, r0, lsl #20
   25864:	strt	r9, [r2], #773	; 0x305
   25868:	ldmdavs	r0!, {r4, r5, r7, r8, fp, lr}
   2586c:			; <UNDEFINED> instruction: 0xf7f04479
   25870:			; <UNDEFINED> instruction: 0xf04fefd6
   25874:	movwcs	r0, #6912	; 0x1b00
   25878:	mcr	8, 0, r6, cr8, cr4, {1}
   2587c:			; <UNDEFINED> instruction: 0xf8cdba10
   25880:	movwls	fp, #20512	; 0x5020
   25884:	blls	51ead8 <ASN1_generate_nconf@plt+0x504538>
   25888:			; <UNDEFINED> instruction: 0xf47f2b00
   2588c:	usaxmi	sl, r8, ip
   25890:	ldc	7, cr15, [r4, #-972]!	; 0xfffffc34
   25894:			; <UNDEFINED> instruction: 0xf43f2800
   25898:	stmibmi	r5!, {r1, r5, r6, r8, r9, sl, fp, sp, pc}
   2589c:	ldrdlt	pc, [ip], #-141	; 0xffffff73
   258a0:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   258a4:	movwls	r2, #21249	; 0x5301
   258a8:	svc	0x00b8f7f0
   258ac:	ldrbt	r6, [lr], #-2100	; 0xfffff7cc
   258b0:	ldrbtmi	r4, [r9], #-2464	; 0xfffff660
   258b4:	movwcs	r6, #6192	; 0x1830
   258b8:			; <UNDEFINED> instruction: 0xf7f09305
   258bc:	ldmdavs	r4!, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   258c0:	mrc	4, 0, lr, cr8, cr5, {3}
   258c4:	stmdbls	r7, {r4, r9, fp}
   258c8:	svc	0x0006f7f1
   258cc:	vmla.f64	d9, d8, d8
   258d0:	vmov	s19, r3
   258d4:	strt	r0, [r9], #-2576	; 0xfffff5f0
   258d8:	ssatmi	r4, #18, r7, lsl #19
   258dc:			; <UNDEFINED> instruction: 0x46524b76
   258e0:			; <UNDEFINED> instruction: 0xe7b24479
   258e4:	stmdbge	r7!, {r0, r1, r4, fp, ip, pc}
   258e8:	blx	b638ec <ASN1_generate_nconf@plt+0xb4934c>
   258ec:			; <UNDEFINED> instruction: 0xf47f2800
   258f0:	ldmibmi	r2, {r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}
   258f4:	ldrbtmi	r4, [r9], #-1667	; 0xfffff97d
   258f8:	ldmibmi	r1, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   258fc:	ldmdavs	r0!, {r0, r1, r7, r9, sl, lr}
   25900:	blt	461128 <ASN1_generate_nconf@plt+0x446b88>
   25904:			; <UNDEFINED> instruction: 0xf7f04479
   25908:	movwcs	lr, #8074	; 0x1f8a
   2590c:			; <UNDEFINED> instruction: 0xf8cd6834
   25910:	movwls	fp, #20512	; 0x5020
   25914:	ldmdavs	sl, {r0, r1, r3, r6, sl, sp, lr, pc}^
   25918:	msrmi	SPSR_sc, #1610612740	; 0x60000004
   2591c:	cmpvc	pc, #206569472	; 0xc500000	; <UNPREDICTABLE>
   25920:			; <UNDEFINED> instruction: 0xd156429a
   25924:			; <UNDEFINED> instruction: 0x2c009a12
   25928:	mcrge	4, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   2592c:			; <UNDEFINED> instruction: 0xf7f14658
   25930:	strmi	lr, [r4], -r4, ror #25
   25934:			; <UNDEFINED> instruction: 0xf7f34658
   25938:	bls	4e0cc8 <ASN1_generate_nconf@plt+0x4c6728>
   2593c:	andsls	r2, r4, r8, lsl #6
   25940:	stmdavs	r8, {r0, r1, r2, r3, r8, fp, ip, pc}
   25944:	stmdavs	r9, {r0, r1, r3, r8, fp, ip, pc}
   25948:	tstls	r0, r1
   2594c:	tstls	fp, fp, lsr r9
   25950:	ldmdbls	r4, {r0, r1, r8, ip, pc}
   25954:	stmdbls	ip, {r5, r6, fp, ip}
   25958:	stmdals	sp, {r1, ip, pc}
   2595c:	svc	0x002af7f0
   25960:			; <UNDEFINED> instruction: 0xf0002800
   25964:	stmdbls	fp, {r0, r3, r4, r7, pc}
   25968:	stmdage	fp!, {r1, r5, r9, sl, lr}
   2596c:			; <UNDEFINED> instruction: 0xf7f22340
   25970:	blls	320378 <ASN1_generate_nconf@plt+0x305dd8>
   25974:	stmdage	r7!, {r2, r4, r9, fp, ip, pc}
   25978:	ldrmi	r4, [r9], -r3, lsr #8
   2597c:			; <UNDEFINED> instruction: 0xf7f22310
   25980:			; <UNDEFINED> instruction: 0xe6d4ea78
   25984:	ldmdavs	r4!, {r0, r8, r9, sp}
   25988:	movwls	r4, #22147	; 0x5683
   2598c:	stmdbmi	sp!, {r0, r1, r2, r3, sl, sp, lr, pc}^
   25990:	ldrbtmi	r4, [r9], #-1667	; 0xfffff97d
   25994:	blge	91f7b0 <ASN1_generate_nconf@plt+0x905210>
   25998:	cdp	2, 1, cr2, cr9, cr8, {0}
   2599c:			; <UNDEFINED> instruction: 0x46190a10
   259a0:			; <UNDEFINED> instruction: 0xf7f39312
   259a4:	blls	4e0aac <ASN1_generate_nconf@plt+0x4c650c>
   259a8:	strmi	r2, [r2], -r8, lsl #16
   259ac:	tstls	r4, #-2147483634	; 0x8000000e
   259b0:	vnmls.f64	d10, d9, d21
   259b4:			; <UNDEFINED> instruction: 0x46190a10
   259b8:			; <UNDEFINED> instruction: 0xf7f39312
   259bc:	stmdacs	r8, {r2, r4, r5, sl, fp, sp, lr, pc}
   259c0:	blls	559e88 <ASN1_generate_nconf@plt+0x53f8e8>
   259c4:	subsne	pc, r3, #1610612740	; 0x60000004
   259c8:	rsbmi	pc, ip, #1879048204	; 0x7000000c
   259cc:	addsmi	r6, r1, #1638400	; 0x190000
   259d0:	ldmdbmi	sp, {r0, r5, r7, ip, lr, pc}^
   259d4:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   259d8:			; <UNDEFINED> instruction: 0xf04f2301
   259dc:	movwls	r0, #23296	; 0x5b00
   259e0:	svc	0x001cf7f0
   259e4:			; <UNDEFINED> instruction: 0xf7ff6834
   259e8:	blmi	1194978 <ASN1_generate_nconf@plt+0x117a3d8>
   259ec:			; <UNDEFINED> instruction: 0xf7f158e9
   259f0:	cdp	14, 1, cr14, cr8, cr8, {3}
   259f4:	ldmdavs	r1!, {r4, r9, fp}
   259f8:	ldc	7, cr15, [r2], {243}	; 0xf3
   259fc:	blmi	bdf088 <ASN1_generate_nconf@plt+0xbc4ae8>
   25a00:	ldmdavs	r4!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   25a04:	stc2	0, cr15, [ip, #-160]!	; 0xffffff60
   25a08:			; <UNDEFINED> instruction: 0x46524950
   25a0c:			; <UNDEFINED> instruction: 0x46034479
   25a10:			; <UNDEFINED> instruction: 0xf7f04620
   25a14:	ldr	lr, [r4], #-3844	; 0xfffff0fc
   25a18:	strmi	r9, [r3], ip, lsl #22
   25a1c:	movwls	r6, #22580	; 0x5834
   25a20:	bllt	ff1a3a24 <ASN1_generate_nconf@plt+0xff189484>
   25a24:	ldrbtmi	r4, [r9], #-2378	; 0xfffff6b6
   25a28:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   25a2c:	smlsldx	r4, r1, r9, r4
   25a30:			; <UNDEFINED> instruction: 0xf7f44621
   25a34:	blls	61fcac <ASN1_generate_nconf@plt+0x60570c>
   25a38:			; <UNDEFINED> instruction: 0xe6c56818
   25a3c:	ldrmi	r2, [r8], -r8, lsl #2
   25a40:	mrc	7, 7, APSR_nzcv, cr14, cr3, {7}
   25a44:	svclt	0x00de2800
   25a48:	ldmdavs	r4!, {r0, r2, r8, r9, sl, ip, pc}
   25a4c:	ldrsblt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   25a50:	blge	fe363754 <ASN1_generate_nconf@plt+0xfe3491b4>
   25a54:	bllt	feb23a58 <ASN1_generate_nconf@plt+0xfeb094b8>
   25a58:			; <UNDEFINED> instruction: 0x469b493f
   25a5c:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   25a60:			; <UNDEFINED> instruction: 0xf7f09405
   25a64:	ldmdavs	r4!, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   25a68:	bllt	fe8a3a6c <ASN1_generate_nconf@plt+0xfe8894cc>
   25a6c:	ldmdavs	r4!, {r3, r4, r6, r9, sl, lr}
   25a70:	stmib	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25a74:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   25a78:	ldmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25a7c:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
   25a80:	strtmi	r4, [r0], -r2, lsl #12
   25a84:	movwls	r2, #21249	; 0x5301
   25a88:	mcr	7, 6, pc, cr8, cr0, {7}	; <UNPREDICTABLE>
   25a8c:			; <UNDEFINED> instruction: 0xf7f46830
   25a90:	ldmdavs	r4!, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   25a94:	bllt	fe323a98 <ASN1_generate_nconf@plt+0xfe3094f8>
   25a98:			; <UNDEFINED> instruction: 0x46834931
   25a9c:	smlsdx	r0, r9, r4, r4
   25aa0:	andeq	r9, r5, r0, ror fp
   25aa4:	andeq	r1, r0, r0, ror r5
   25aa8:	andeq	r9, r5, r2, asr #22
   25aac:	andeq	r2, r3, r6, lsl r5
   25ab0:	ldrdeq	r3, [r5], -ip
   25ab4:	andeq	r1, r6, ip, lsr #8
   25ab8:	andeq	r1, r0, r0, lsr #11
   25abc:	andeq	r2, r3, r0, lsl r4
   25ac0:	andeq	r2, r3, lr, lsl #8
   25ac4:	andeq	r2, r3, lr, lsr r8
   25ac8:	andeq	r2, r3, lr, ror #6
   25acc:	andeq	r2, r3, lr, lsl #10
   25ad0:	andeq	r9, r5, r2, lsl #16
   25ad4:	andeq	ip, r2, sl, lsr #15
   25ad8:	andeq	r1, r6, lr, lsr #32
   25adc:	andeq	r0, r6, ip, ror #31
   25ae0:	andeq	r1, r0, r0, lsl #10
   25ae4:	andeq	r1, r3, r0, ror #31
   25ae8:			; <UNDEFINED> instruction: 0xfffff9b7
   25aec:	andeq	sl, r3, r6, lsr #28
   25af0:	andeq	r3, r5, r6, ror #20
   25af4:	andeq	r1, r3, r6, asr pc
   25af8:	andeq	r1, r3, lr, lsr pc
   25afc:	strdeq	r2, [r3], -r4
   25b00:	andeq	r1, r0, r8, ror #9
   25b04:	andeq	r1, r3, sl, asr #30
   25b08:	andeq	pc, r2, ip, asr #10
   25b0c:	andeq	r1, r3, lr, asr #30
   25b10:	andeq	r1, r3, r6, lsr #29
   25b14:	andeq	r1, r3, r0, lsr lr
   25b18:	andeq	r1, r3, r8, asr #31
   25b1c:	andeq	r1, r3, r8, asr #31
   25b20:	andeq	r1, r3, r2, ror lr
   25b24:	andeq	r1, r3, ip, lsl #29
   25b28:	andeq	r1, r3, r4, lsl ip
   25b2c:	andeq	r1, r3, r4, ror ip
   25b30:	andeq	r1, r3, r4, lsl #27
   25b34:	andeq	r1, r3, sl, asr ip
   25b38:	muleq	r3, ip, fp
   25b3c:	andeq	r1, r3, r6, lsl sp
   25b40:	andeq	sp, r2, r0, asr #32
   25b44:	andeq	r1, r3, r2, lsr #25
   25b48:	andeq	r1, r3, r0, ror fp
   25b4c:	andeq	r1, r3, ip, lsl sl
   25b50:	andeq	r1, r3, r2, lsl #22
   25b54:	andeq	r1, r3, ip, asr ip
   25b58:	andeq	r1, r3, lr, ror #22
   25b5c:	andeq	r1, r3, lr, asr #23
   25b60:			; <UNDEFINED> instruction: 0x00031abc
   25b64:	andcs	r4, r1, r7, lsr r9
   25b68:			; <UNDEFINED> instruction: 0xf10d4f37
   25b6c:	ldrbtmi	r0, [r9], #-1179	; 0xfffffb65
   25b70:			; <UNDEFINED> instruction: 0xf7f12500
   25b74:	ldrbtmi	lr, [pc], #-2878	; 25b7c <ASN1_generate_nconf@plt+0xb5dc>
   25b78:	andcs	lr, r1, r6
   25b7c:	svccs	0x0001f814
   25b80:	strmi	r4, [r5], #-1593	; 0xfffff9c7
   25b84:	bl	d63b50 <ASN1_generate_nconf@plt+0xd495b0>
   25b88:			; <UNDEFINED> instruction: 0xf7f34658
   25b8c:	adcmi	lr, r8, #184, 22	; 0x2e000
   25b90:	strdcs	sp, [sl], -r3
   25b94:	bl	fe363b60 <ASN1_generate_nconf@plt+0xfe3495c0>
   25b98:	stmdbmi	ip!, {r1, r2, r4, r5, r9, sl, sp, lr, pc}
   25b9c:	svcmi	0x002c2001
   25ba0:	strteq	pc, [fp], #269	; 0x10d
   25ba4:	strcs	r4, [r0, #-1145]	; 0xfffffb87
   25ba8:	bl	8e3b74 <ASN1_generate_nconf@plt+0x8c95d4>
   25bac:	and	r4, r6, pc, ror r4
   25bb0:			; <UNDEFINED> instruction: 0xf8142001
   25bb4:	ldrtmi	r2, [r9], -r1, lsl #30
   25bb8:			; <UNDEFINED> instruction: 0xf7f14405
   25bbc:			; <UNDEFINED> instruction: 0x4658eb1a
   25bc0:	bl	fe6e3b8c <ASN1_generate_nconf@plt+0xfe6c95ec>
   25bc4:	lfmle	f4, 2, [r3], #672	; 0x2a0
   25bc8:			; <UNDEFINED> instruction: 0xf7f1200a
   25bcc:			; <UNDEFINED> instruction: 0xe615eb72
   25bd0:	andcs	r4, r1, r0, lsr #18
   25bd4:	stcge	15, cr4, [r5, #-128]!	; 0xffffff80
   25bd8:			; <UNDEFINED> instruction: 0xf7f14479
   25bdc:	ldrbtmi	lr, [pc], #-2826	; 25be4 <ASN1_generate_nconf@plt+0xb644>
   25be0:	blcs	a3c3c <ASN1_generate_nconf@plt+0x8969c>
   25be4:	andcs	r4, r1, r9, lsr r6
   25be8:	bl	e3bb4 <ASN1_generate_nconf@plt+0xc9614>
   25bec:	mvnsle	r4, ip, lsr #5
   25bf0:			; <UNDEFINED> instruction: 0xf7f1200a
   25bf4:	ldrb	lr, [fp, #2910]!	; 0xb5e
   25bf8:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
   25bfc:	blt	ff463c00 <ASN1_generate_nconf@plt+0xff449660>
   25c00:	ldmdavs	r4!, {r3, r4, r6, r9, sl, lr}
   25c04:	ldm	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25c08:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   25c0c:	stm	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25c10:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
   25c14:	strtmi	r4, [r0], -r2, lsl #12
   25c18:			; <UNDEFINED> instruction: 0x4658e734
   25c1c:	bl	1b63be8 <ASN1_generate_nconf@plt+0x1b49648>
   25c20:	ldrbmi	r4, [r8], -r4, lsl #12
   25c24:	bl	1ae3bf8 <ASN1_generate_nconf@plt+0x1ac9658>
   25c28:	ldrmi	r2, [sl], -r0, lsl #6
   25c2c:	pkhbt	r9, r7, r4
   25c30:	ldmdavs	r4!, {r8, r9, sp}
   25c34:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   25c38:			; <UNDEFINED> instruction: 0xf7ff9305
   25c3c:			; <UNDEFINED> instruction: 0xf7f3bab8
   25c40:	svclt	0x0000ea20
   25c44:	andeq	r1, r3, r2, lsl fp
   25c48:	strdeq	r1, [r3], -sl
   25c4c:	ldrdeq	r1, [r3], -r4
   25c50:	andeq	r1, r3, r4, asr #21
   25c54:	muleq	r3, r0, sl
   25c58:	muleq	r3, r2, sl
   25c5c:	strdeq	r1, [r3], -sl
   25c60:	andeq	r1, r3, sl, lsr sl
   25c64:	ldrbmi	lr, [r0, sp, lsr #18]!
   25c68:	ldrmi	r4, [r0], -r7, lsl #12
   25c6c:	pkhbtmi	r4, r8, r6, lsl #12
   25c70:	bl	563c40 <ASN1_generate_nconf@plt+0x5496a0>
   25c74:			; <UNDEFINED> instruction: 0x4605683c
   25c78:			; <UNDEFINED> instruction: 0xf100b1f4
   25c7c:	strtmi	r0, [r0], -r1, lsl #20
   25c80:	bl	363c50 <ASN1_generate_nconf@plt+0x3496b0>
   25c84:	ldrdcc	pc, [r0], -r8
   25c88:	stmdblt	r0, {r0, r7, r9, sl, lr}^
   25c8c:	cfldr32le	mvfx4, [r3], #-616	; 0xfffffd98
   25c90:			; <UNDEFINED> instruction: 0x46204631
   25c94:	ldcl	7, cr15, [r0, #-968]	; 0xfffffc38
   25c98:	pop	{r0, sp}
   25c9c:	stcne	7, cr8, [r1], {240}	; 0xf0
   25ca0:	addsmi	r4, r9, #1358954496	; 0x51000000
   25ca4:	bl	15cd10 <ASN1_generate_nconf@plt+0x142770>
   25ca8:	eorcs	r0, ip, #603979776	; 0x24000000
   25cac:	andcs	pc, r9, r4, lsl #16
   25cb0:	lfmne	f2, 4, [ip], {32}
   25cb4:	ubfx	r7, sl, #0, #12
   25cb8:	strvc	pc, [r0, #1301]	; 0x515
   25cbc:	rscsne	pc, pc, r0, lsl #4
   25cc0:	svclt	0x0048491a
   25cc4:			; <UNDEFINED> instruction: 0xf0254605
   25cc8:	ldrbtmi	r0, [r9], #-255	; 0xffffff01
   25ccc:	andeq	pc, r0, r8, asr #17
   25cd0:	stc2l	0, cr15, [r2, #-144]!	; 0xffffff70
   25cd4:	eorsvs	r4, r8, r4, lsl #12
   25cd8:	bmi	59fc48 <ASN1_generate_nconf@plt+0x5856a8>
   25cdc:			; <UNDEFINED> instruction: 0xf02131ff
   25ce0:			; <UNDEFINED> instruction: 0x462001ff
   25ce4:	movtcs	r4, #13434	; 0x347a
   25ce8:	andne	pc, r0, r8, asr #17
   25cec:	mrc	7, 2, APSR_nzcv, cr14, cr2, {7}
   25cf0:	orrlt	r4, r8, r4, lsl #12
   25cf4:			; <UNDEFINED> instruction: 0xe7d6603c
   25cf8:			; <UNDEFINED> instruction: 0xf5054a0e
   25cfc:			; <UNDEFINED> instruction: 0xf0257580
   25d00:			; <UNDEFINED> instruction: 0x462001ff
   25d04:	movtcs	r4, #13434	; 0x347a
   25d08:	andne	pc, r0, r8, asr #17
   25d0c:	mcr	7, 2, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   25d10:	tstlt	r8, r4, lsl #12
   25d14:			; <UNDEFINED> instruction: 0xe7bb603c
   25d18:	subcs	r4, r5, #114688	; 0x1c000
   25d1c:	ldrbtmi	r6, [r9], #-2104	; 0xfffff7c8
   25d20:	svc	0x005cf7f1
   25d24:	ldrmi	r2, [r8], -r0, lsl #6
   25d28:			; <UNDEFINED> instruction: 0xe7b6603b
   25d2c:	strdeq	r1, [r3], -lr
   25d30:	strdeq	r1, [r3], -r4
   25d34:	ldrdeq	r1, [r3], -r4
   25d38:			; <UNDEFINED> instruction: 0x00031cba
   25d3c:	blmi	6b85a8 <ASN1_generate_nconf@plt+0x69e008>
   25d40:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   25d44:	ldmpl	r3, {r0, r1, r6, r7, ip, sp, pc}^
   25d48:	strmi	r4, [r5], -ip, lsl #12
   25d4c:	movtls	r6, #6171	; 0x181b
   25d50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25d54:	mcr	7, 7, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
   25d58:	addmi	r6, r3, #2293760	; 0x230000
   25d5c:	bmi	519d90 <ASN1_generate_nconf@plt+0x4ff7f0>
   25d60:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   25d64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25d68:	subsmi	r9, sl, r1, asr #22
   25d6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25d70:	sublt	sp, r3, r6, lsl r1
   25d74:			; <UNDEFINED> instruction: 0x4628bd30
   25d78:			; <UNDEFINED> instruction: 0xf7f3ad01
   25d7c:	bmi	3603bc <ASN1_generate_nconf@plt+0x345e1c>
   25d80:	orrvc	pc, r0, pc, asr #8
   25d84:			; <UNDEFINED> instruction: 0x4603447a
   25d88:			; <UNDEFINED> instruction: 0xf7f34628
   25d8c:	ldmib	r4, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
   25d90:	strtmi	r0, [sl], -r1, lsl #2
   25d94:			; <UNDEFINED> instruction: 0xff66f7ff
   25d98:	mvnle	r2, r0, lsl #16
   25d9c:	ldrb	r6, [lr, r0, ror #1]
   25da0:	stmdb	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25da4:	andeq	r8, r5, ip, asr #25
   25da8:	andeq	r1, r0, r0, ror r5
   25dac:	andeq	r8, r5, sl, lsr #25
   25db0:	andeq	r1, r3, r8, ror #24
   25db4:	svcmi	0x00f0e92d
   25db8:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   25dbc:	strmi	r8, [r3], r2, lsl #22
   25dc0:			; <UNDEFINED> instruction: 0x46084a3f
   25dc4:			; <UNDEFINED> instruction: 0x468a4b3f
   25dc8:	sbclt	r4, r5, sl, ror r4
   25dcc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   25dd0:			; <UNDEFINED> instruction: 0xf04f9343
   25dd4:			; <UNDEFINED> instruction: 0xf7f40300
   25dd8:	cdpne	8, 0, cr14, cr3, cr4, {1}
   25ddc:	blle	19ca9e8 <ASN1_generate_nconf@plt+0x19b0448>
   25de0:	blmi	e99eec <ASN1_generate_nconf@plt+0xe7f94c>
   25de4:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
   25de8:	bcc	461610 <ASN1_generate_nconf@plt+0x447070>
   25dec:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
   25df0:	bcc	fe461618 <ASN1_generate_nconf@plt+0xfe447078>
   25df4:	cdp	0, 1, cr14, cr8, cr12, {0}
   25df8:			; <UNDEFINED> instruction: 0x462a1a10
   25dfc:	strcc	r4, [r1, -r8, asr #12]
   25e00:	stc	7, cr15, [ip, #-960]	; 0xfffffc40
   25e04:			; <UNDEFINED> instruction: 0xf7f44648
   25e08:	blls	a0ae8 <ASN1_generate_nconf@plt+0x86548>
   25e0c:	strhtle	r4, [sl], -fp
   25e10:			; <UNDEFINED> instruction: 0x46504639
   25e14:	ldc	7, cr15, [lr], {240}	; 0xf0
   25e18:			; <UNDEFINED> instruction: 0x4605213a
   25e1c:	b	663de8 <ASN1_generate_nconf@plt+0x649848>
   25e20:	cmnlt	r8, #4, 12	; 0x400000
   25e24:	stmdaeq	r5, {r5, r7, r8, r9, fp, sp, lr, pc}
   25e28:	svceq	0x00fef1b8
   25e2c:	mcrge	12, 0, sp, cr3, cr9, {1}
   25e30:	orrvc	pc, r0, #1325400064	; 0x4f000000
   25e34:	strtmi	r4, [r9], -r2, asr #12
   25e38:			; <UNDEFINED> instruction: 0xf7f24630
   25e3c:	movwcs	lr, #2074	; 0x81a
   25e40:	ldrtmi	r1, [r1], -r2, ror #24
   25e44:			; <UNDEFINED> instruction: 0xf8064658
   25e48:			; <UNDEFINED> instruction: 0xf7f33008
   25e4c:	stmdacs	r0, {r3, r6, r9, sl, fp, sp, lr, pc}
   25e50:	mrc	0, 0, sp, cr8, cr1, {6}
   25e54:			; <UNDEFINED> instruction: 0x462a1a90
   25e58:			; <UNDEFINED> instruction: 0xf7f04648
   25e5c:	blls	a11e4 <ASN1_generate_nconf@plt+0x86c44>
   25e60:	adcsmi	r3, fp, #262144	; 0x40000
   25e64:	bmi	6da5bc <ASN1_generate_nconf@plt+0x6c001c>
   25e68:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   25e6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25e70:	subsmi	r9, sl, r3, asr #22
   25e74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25e78:	sublt	sp, r5, pc, lsl r1
   25e7c:	blhi	e1178 <ASN1_generate_nconf@plt+0xc6bd8>
   25e80:	svchi	0x00f0e8bd
   25e84:	strmi	r4, [r2], -r3, lsl #12
   25e88:	ldrbmi	r4, [r8], -r9, lsr #12
   25e8c:	mcr	7, 1, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   25e90:	adcsle	r2, r0, r0, lsl #16
   25e94:	bne	fe4616fc <ASN1_generate_nconf@plt+0xfe44715c>
   25e98:	strbmi	r4, [r8], -sl, lsr #12
   25e9c:	ldc	7, cr15, [lr], #960	; 0x3c0
   25ea0:	stmdbmi	ip, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   25ea4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   25ea8:	ldc	7, cr15, [r8], #960	; 0x3c0
   25eac:	stmdbmi	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   25eb0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   25eb4:	ldc	7, cr15, [r2], #960	; 0x3c0
   25eb8:			; <UNDEFINED> instruction: 0xf7f3e7d5
   25ebc:	svclt	0x0000e8e2
   25ec0:	andeq	r8, r5, r4, asr #24
   25ec4:	andeq	r1, r0, r0, ror r5
   25ec8:	andeq	r1, r3, r2, ror #24
   25ecc:	andeq	r1, r3, sl, lsr #24
   25ed0:	andeq	r8, r5, r2, lsr #23
   25ed4:	andeq	r1, r3, r2, lsl #23
   25ed8:	andeq	r1, r3, r6, asr #22
   25edc:	svcmi	0x00f0e92d
   25ee0:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   25ee4:	strmi	r8, [r7], -r6, lsl #22
   25ee8:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25eec:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25ef0:			; <UNDEFINED> instruction: 0xf8df447a
   25ef4:			; <UNDEFINED> instruction: 0xb09958b0
   25ef8:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   25efc:	tstls	r7, #1769472	; 0x1b0000
   25f00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25f04:	mcr	7, 0, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   25f08:	strmi	r9, [r4], -r5, lsl #10
   25f0c:	mcr	7, 0, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   25f10:			; <UNDEFINED> instruction: 0xf7f14682
   25f14:	strmi	lr, [r3], r6, lsl #28
   25f18:	andeq	pc, r1, r8, asr #4
   25f1c:			; <UNDEFINED> instruction: 0xf9daf026
   25f20:			; <UNDEFINED> instruction: 0xf38afaba
   25f24:			; <UNDEFINED> instruction: 0x2c00095b
   25f28:	movwcs	fp, #7944	; 0x1f08
   25f2c:	svceq	0x0000f1bb
   25f30:	movwcs	fp, #7944	; 0x1f08
   25f34:	blcs	37750 <ASN1_generate_nconf@plt+0x1d1b0>
   25f38:	adchi	pc, r4, r0, asr #32
   25f3c:	ldrdvs	lr, [r0, -r9]
   25f40:			; <UNDEFINED> instruction: 0xf109b179
   25f44:	and	r0, r7, r4, lsl #16
   25f48:	strbmi	r4, [r1], r0, lsr #12
   25f4c:	stmib	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25f50:	svcne	0x0004f858
   25f54:			; <UNDEFINED> instruction: 0xb1213f01
   25f58:			; <UNDEFINED> instruction: 0xf1a8780b
   25f5c:	blcs	b68374 <ASN1_generate_nconf@plt+0xb4ddd4>
   25f60:			; <UNDEFINED> instruction: 0xf8dfd1f2
   25f64:			; <UNDEFINED> instruction: 0xf04f2844
   25f68:	strbmi	r0, [r9], -r0, lsl #16
   25f6c:	andvs	pc, r0, r9, asr #17
   25f70:			; <UNDEFINED> instruction: 0x4638447a
   25f74:			; <UNDEFINED> instruction: 0xf02746c1
   25f78:			; <UNDEFINED> instruction: 0xf8cdfd15
   25f7c:			; <UNDEFINED> instruction: 0xf8cd8018
   25f80:			; <UNDEFINED> instruction: 0xf028801c
   25f84:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   25f88:	addhi	pc, r4, r0
   25f8c:	ldcle	8, cr2, [ip], {6}
   25f90:	blle	ffdad09c <ASN1_generate_nconf@plt+0xffd92afc>
   25f94:	stmdacs	r7, {r0, ip, sp}
   25f98:	movwge	sp, #10483	; 0x28f3
   25f9c:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   25fa0:			; <UNDEFINED> instruction: 0x47184413
   25fa4:	andeq	r0, r0, r7, lsr #1
   25fa8:			; <UNDEFINED> instruction: 0xffffffdf
   25fac:	andeq	r0, r0, r9, asr #32
   25fb0:	andeq	r0, r0, r1, lsr #32
   25fb4:	andeq	r0, r0, r1, asr #32
   25fb8:	andeq	r0, r0, sp, lsr r0
   25fbc:	ldrdeq	r0, [r0], -r3
   25fc0:	andeq	r0, r0, r5, asr #1
   25fc4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25fc8:			; <UNDEFINED> instruction: 0xf1a0e7db
   25fcc:	blcs	e6d64 <ASN1_generate_nconf@plt+0xcc7c4>
   25fd0:	blls	21c334 <ASN1_generate_nconf@plt+0x201d94>
   25fd4:	addmi	r3, r3, #6488064	; 0x630000
   25fd8:			; <UNDEFINED> instruction: 0x4603bfb8
   25fdc:	ldrb	r9, [r0, r7, lsl #6]
   25fe0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   25fe4:	movwcc	r9, #6918	; 0x1b06
   25fe8:	strb	r9, [sl, r6, lsl #6]
   25fec:	sbfxeq	pc, pc, #17, #29
   25ff0:	movwls	r2, #13056	; 0x3300
   25ff4:			; <UNDEFINED> instruction: 0xf0284478
   25ff8:			; <UNDEFINED> instruction: 0xf8dffc13
   25ffc:	bls	173ed4 <ASN1_generate_nconf@plt+0x159934>
   26000:	movwls	r5, #18643	; 0x48d3
   26004:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
   26008:	b	d63fe0 <ASN1_generate_nconf@plt+0xd49a40>
   2600c:			; <UNDEFINED> instruction: 0xf7f34620
   26010:	ldrbmi	lr, [r0], -r2, ror #28
   26014:	mrc	7, 2, APSR_nzcv, cr14, cr3, {7}
   26018:			; <UNDEFINED> instruction: 0xf7f34658
   2601c:			; <UNDEFINED> instruction: 0x4628ee5c
   26020:	ldm	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26024:			; <UNDEFINED> instruction: 0x278cf8df
   26028:			; <UNDEFINED> instruction: 0x3774f8df
   2602c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26030:	blls	6000a0 <ASN1_generate_nconf@plt+0x5e5b00>
   26034:			; <UNDEFINED> instruction: 0xf04f405a
   26038:			; <UNDEFINED> instruction: 0xf0400300
   2603c:	stmdals	r3, {r2, r3, r5, r7, r8, r9, pc}
   26040:	ldc	0, cr11, [sp], #100	; 0x64
   26044:	pop	{r1, r2, r8, r9, fp, pc}
   26048:	strdcs	r8, [r1], -r0
   2604c:			; <UNDEFINED> instruction: 0x3760f8df
   26050:	ldrtmi	r9, [r2], -r3
   26054:			; <UNDEFINED> instruction: 0xf8df9805
   26058:	stmiapl	r3, {r5, r6, r8, r9, sl, ip}^
   2605c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   26060:			; <UNDEFINED> instruction: 0xf7f09304
   26064:			; <UNDEFINED> instruction: 0xe7cdebdc
   26068:			; <UNDEFINED> instruction: 0xf9faf028
   2606c:	ldrbmi	r4, [r8], -r1, lsl #12
   26070:	ldm	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26074:			; <UNDEFINED> instruction: 0xf028e785
   26078:			; <UNDEFINED> instruction: 0x4601f9f3
   2607c:			; <UNDEFINED> instruction: 0xf7f34650
   26080:			; <UNDEFINED> instruction: 0xe77ee8f6
   26084:			; <UNDEFINED> instruction: 0xf8df2201
   26088:	andls	r3, r3, #40, 14	; 0xa00000
   2608c:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   26090:	ldr	r9, [r7, r4, lsl #6]!
   26094:	blx	fed6213e <ASN1_generate_nconf@plt+0xfed47b9e>
   26098:	blx	fea62142 <ASN1_generate_nconf@plt+0xfea47ba2>
   2609c:	strmi	r6, [r7], -r1, lsl #16
   260a0:	ands	fp, lr, r1, lsr r9
   260a4:			; <UNDEFINED> instruction: 0xf7f34620
   260a8:			; <UNDEFINED> instruction: 0xf857e8e2
   260ac:	biclt	r1, r1, r4, lsl #30
   260b0:	blcs	b840e4 <ASN1_generate_nconf@plt+0xb69b44>
   260b4:			; <UNDEFINED> instruction: 0xf8dfd1f6
   260b8:	strdcs	r3, [r1], -r8
   260bc:	ldrtmi	r9, [r2], -r3
   260c0:			; <UNDEFINED> instruction: 0xf8df9805
   260c4:	stmiapl	r7, {r3, r4, r5, r6, r7, r9, sl, ip}^
   260c8:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   260cc:			; <UNDEFINED> instruction: 0xf7f09704
   260d0:			; <UNDEFINED> instruction: 0xf8dfeba6
   260d4:	ldrtmi	r1, [r2], -ip, ror #13
   260d8:	ldrbtmi	r6, [r9], #-2104	; 0xfffff7c8
   260dc:	bl	fe7e40a4 <ASN1_generate_nconf@plt+0xfe7c9b04>
   260e0:			; <UNDEFINED> instruction: 0x4620e790
   260e4:	mrc	7, 4, APSR_nzcv, cr12, cr3, {7}
   260e8:			; <UNDEFINED> instruction: 0xf0002800
   260ec:			; <UNDEFINED> instruction: 0xf8df8298
   260f0:	andcs	r1, r0, #212, 12	; 0xd400000
   260f4:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   260f8:	bmi	461920 <ASN1_generate_nconf@plt+0x447380>
   260fc:	andls	r4, r3, #2030043136	; 0x79000000
   26100:	bne	fe461928 <ASN1_generate_nconf@plt+0xfe447388>
   26104:			; <UNDEFINED> instruction: 0x16c0f8df
   26108:	mcr	4, 0, r4, cr9, cr9, {3}
   2610c:	stmdbls	r5, {r4, r9, fp, ip}
   26110:	stmib	sp, {r0, r1, r3, r6, r7, fp, ip, lr}^
   26114:	ldrmi	fp, [r3], fp, lsl #16
   26118:	eorls	pc, r8, sp, asr #17
   2611c:			; <UNDEFINED> instruction: 0xf8df9304
   26120:			; <UNDEFINED> instruction: 0xf8cd36ac
   26124:	ldrbtmi	sl, [fp], #-36	; 0xffffffdc
   26128:	bcc	fe461954 <ASN1_generate_nconf@plt+0xfe4473b4>
   2612c:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   26130:	mcr	4, 0, r4, cr10, cr11, {3}
   26134:	vmov	r3, s16
   26138:			; <UNDEFINED> instruction: 0xf7f30a10
   2613c:	strmi	lr, [r3, #3698]	; 0xe72
   26140:	orrhi	pc, r1, r0, lsl #5
   26144:	mrc	6, 0, r4, cr8, cr9, {2}
   26148:			; <UNDEFINED> instruction: 0xf7f00a10
   2614c:	strmi	lr, [r6], -r4, lsl #22
   26150:	bl	ff764124 <ASN1_generate_nconf@plt+0xff749b84>
   26154:	stmdacs	r0, {r2, r9, sl, lr}
   26158:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   2615c:	stmib	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26160:	bne	fe4619c8 <ASN1_generate_nconf@plt+0xfe447428>
   26164:			; <UNDEFINED> instruction: 0x46034632
   26168:			; <UNDEFINED> instruction: 0xf7f04628
   2616c:	stmdbls	r9, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
   26170:	strtmi	r4, [r0], -sl, lsr #12
   26174:	mrc2	7, 0, pc, cr14, cr15, {7}
   26178:			; <UNDEFINED> instruction: 0xf7f04620
   2617c:	ldrtmi	lr, [r1], -r4, lsl #22
   26180:	ldmda	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26184:			; <UNDEFINED> instruction: 0xf0402800
   26188:	blls	2c6724 <ASN1_generate_nconf@plt+0x2ac184>
   2618c:			; <UNDEFINED> instruction: 0xf0402b00
   26190:	blls	1c659c <ASN1_generate_nconf@plt+0x1abffc>
   26194:			; <UNDEFINED> instruction: 0xf0402b00
   26198:	blls	206798 <ASN1_generate_nconf@plt+0x1ec1f8>
   2619c:			; <UNDEFINED> instruction: 0xf0002b00
   261a0:			; <UNDEFINED> instruction: 0x260080b1
   261a4:	ldrtmi	r2, [r3], -sl, lsl #2
   261a8:			; <UNDEFINED> instruction: 0x46204632
   261ac:			; <UNDEFINED> instruction: 0xf7f19600
   261b0:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   261b4:	adchi	pc, r6, r0
   261b8:			; <UNDEFINED> instruction: 0x46324633
   261bc:	strtmi	r2, [r0], -fp, lsl #2
   261c0:			; <UNDEFINED> instruction: 0xf7f19600
   261c4:	cdpne	15, 0, cr14, cr7, cr10, {6}
   261c8:	addshi	pc, ip, r0, asr #6
   261cc:	stc	7, cr15, [r8], #964	; 0x3c4
   261d0:	stmdacs	r0, {r0, r2, r3, ip, pc}
   261d4:	eorshi	pc, r7, #0
   261d8:	eorslt	pc, r8, sp, asr #17
   261dc:			; <UNDEFINED> instruction: 0xf8dd46b1
   261e0:	movwcs	fp, #28
   261e4:	tstcs	r2, sl, lsr r6
   261e8:	movwls	r4, #1568	; 0x620
   261ec:	svc	0x00b4f7f1
   261f0:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   261f4:	eorhi	pc, r7, #192, 4
   261f8:	movweq	pc, #32792	; 0x8018	; <UNPREDICTABLE>
   261fc:	svclt	0x000c9308
   26200:	strcs	r2, [r0], -r1, lsl #12
   26204:	svceq	0x0004f1bb
   26208:			; <UNDEFINED> instruction: 0xf046bf08
   2620c:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
   26210:	adcshi	pc, r6, r0
   26214:	ldrtmi	r2, [sl], -r0, lsl #6
   26218:	strtmi	r2, [r0], -lr, lsl #2
   2621c:			; <UNDEFINED> instruction: 0xf7f19300
   26220:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   26224:	andhi	pc, pc, #64, 6
   26228:	bne	461a94 <ASN1_generate_nconf@plt+0x4474f4>
   2622c:			; <UNDEFINED> instruction: 0xf0243001
   26230:	movwcs	pc, #2739	; 0xab3	; <UNPREDICTABLE>
   26234:	movwls	r4, #1594	; 0x63a
   26238:	strmi	r2, [r3], -pc, lsl #2
   2623c:	strtmi	r4, [r0], -r2, lsl #13
   26240:	svc	0x008af7f1
   26244:	vsub.i8	d18, d0, d0
   26248:	movwcs	r8, #642	; 0x282
   2624c:	tstcs	r0, sl, lsr r6
   26250:	movwls	r4, #1568	; 0x620
   26254:	svc	0x0080f7f1
   26258:	vmull.p8	<illegal reg q8.5>, d0, d6
   2625c:	cmple	r7, r8, ror r2
   26260:	svceq	0x0000f1b9
   26264:	addhi	pc, lr, r0, asr #32
   26268:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2626c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26270:	ldmib	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26274:			; <UNDEFINED> instruction: 0xf1bb4681
   26278:			; <UNDEFINED> instruction: 0xf0000f01
   2627c:			; <UNDEFINED> instruction: 0x463380fa
   26280:			; <UNDEFINED> instruction: 0xf0002e00
   26284:	mnf<illegal precision>	f0, f1
   26288:			; <UNDEFINED> instruction: 0x46521a90
   2628c:			; <UNDEFINED> instruction: 0xf7f04628
   26290:			; <UNDEFINED> instruction: 0xf1bbeac6
   26294:	svclt	0x00080f02
   26298:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2629c:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
   262a0:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
   262a4:	sbcscs	r4, r9, #80, 12	; 0x5000000
   262a8:	tstls	r8, r9, ror r4
   262ac:	ldc	7, cr15, [r6], {241}	; 0xf1
   262b0:	ldrtmi	r9, [r0], -r8, lsl #18
   262b4:			; <UNDEFINED> instruction: 0xf7f122db
   262b8:	movwcs	lr, #3218	; 0xc92
   262bc:	tstcs	ip, sl, lsr r6
   262c0:	movwls	r4, #1568	; 0x620
   262c4:	svc	0x0048f7f1
   262c8:	stcle	14, cr1, [sl], {7}
   262cc:	svceq	0x0000f1b9
   262d0:	ldrsbtlt	pc, [r8], -sp	; <UNPREDICTABLE>
   262d4:			; <UNDEFINED> instruction: 0xf8dfdd05
   262d8:	strtmi	r1, [r8], -r4, lsl #10
   262dc:			; <UNDEFINED> instruction: 0xf7f04479
   262e0:			; <UNDEFINED> instruction: 0xf8dfea9e
   262e4:	stmdals	sp, {r2, r3, r4, r5, r6, r7, sl, sp, lr}
   262e8:			; <UNDEFINED> instruction: 0xf7f3447e
   262ec:	rsccs	lr, r5, #244, 24	; 0xf400
   262f0:	ldrtmi	r2, [r1], -r0
   262f4:			; <UNDEFINED> instruction: 0xf7f19608
   262f8:	stmdbls	r8, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
   262fc:	andcs	r2, r0, r6, ror #5
   26300:	stcl	7, cr15, [ip], #-964	; 0xfffffc3c
   26304:			; <UNDEFINED> instruction: 0xf7f24620
   26308:			; <UNDEFINED> instruction: 0xf10bed62
   2630c:	ldr	r0, [r2, -r1, lsl #22]
   26310:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   26314:	ldrbtmi	r1, [r9], #-3184	; 0xfffff390
   26318:	blx	fe23b0 <ASN1_generate_nconf@plt+0xfc7e10>
   2631c:	ldrtmi	r2, [sl], -r0, lsl #6
   26320:	tstcs	r1, r0, lsl #6
   26324:	strmi	r4, [r6], -r3, lsl #12
   26328:			; <UNDEFINED> instruction: 0xf7f14620
   2632c:	stmdacs	r0, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
   26330:	mrc	12, 0, sp, cr8, cr6, {4}
   26334:			; <UNDEFINED> instruction: 0x46574a10
   26338:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   2633c:			; <UNDEFINED> instruction: 0xf8dd46b0
   26340:			; <UNDEFINED> instruction: 0xf8dfa024
   26344:	stmdals	sp, {r2, r5, r7, sl, sp, lr}
   26348:			; <UNDEFINED> instruction: 0xf7f3447e
   2634c:	ldrtmi	lr, [r8], -r4, asr #25
   26350:	ldrtmi	r2, [r1], -r5, ror #5
   26354:			; <UNDEFINED> instruction: 0xf7f19605
   26358:	stmdbls	r5, {r1, r6, sl, fp, sp, lr, pc}
   2635c:	rsccs	r4, r6, #64, 12	; 0x4000000
   26360:	ldc	7, cr15, [ip], #-964	; 0xfffffc3c
   26364:	blls	15fca4 <ASN1_generate_nconf@plt+0x145704>
   26368:	blls	1003d0 <ASN1_generate_nconf@plt+0xe5e30>
   2636c:	ldrmi	r3, [ip], -r1, lsl #6
   26370:	stm	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26374:			; <UNDEFINED> instruction: 0x46232c7f
   26378:	cmncs	pc, #168, 30	; 0x2a0
   2637c:	strb	r9, [r4, r3, lsl #6]
   26380:			; <UNDEFINED> instruction: 0xe78d46b2
   26384:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   26388:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2638c:	b	11e4354 <ASN1_generate_nconf@plt+0x11c9db4>
   26390:	ldrb	r4, [r0, -r1, lsl #9]!
   26394:	vst1.8	{d20-d22}, [pc :128], r0
   26398:	movwcs	r7, #640	; 0x280
   2639c:	tstcs	r0, #3358720	; 0x334000
   263a0:	mrc	7, 1, APSR_nzcv, cr12, cr3, {7}
   263a4:	svcge	0x0011ae10
   263a8:			; <UNDEFINED> instruction: 0xf8dfb140
   263ac:	ldrtmi	r2, [r1], -r4, asr #8
   263b0:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   263b4:	mrrc2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
   263b8:	suble	r2, r4, r0, lsl #16
   263bc:			; <UNDEFINED> instruction: 0xf7f14620
   263c0:	teqlt	r8, r2	; <illegal shifter operand>
   263c4:	strtcs	pc, [ip], #-2271	; 0xfffff721
   263c8:			; <UNDEFINED> instruction: 0x46384631
   263cc:			; <UNDEFINED> instruction: 0xf7ff447a
   263d0:	biclt	pc, r0, #18688	; 0x4900
   263d4:			; <UNDEFINED> instruction: 0xf7f14620
   263d8:	teqlt	r8, r6, asr #28
   263dc:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   263e0:			; <UNDEFINED> instruction: 0x46384631
   263e4:			; <UNDEFINED> instruction: 0xf7ff447a
   263e8:	msrlt	SPSR_, #15616	; 0x3d00
   263ec:			; <UNDEFINED> instruction: 0xf7f14620
   263f0:	teqlt	r8, lr, lsr #21
   263f4:	strcs	pc, [r4], #-2271	; 0xfffff721
   263f8:			; <UNDEFINED> instruction: 0x46384631
   263fc:			; <UNDEFINED> instruction: 0xf7ff447a
   26400:	movwlt	pc, #3121	; 0xc31	; <UNPREDICTABLE>
   26404:			; <UNDEFINED> instruction: 0xf7f04620
   26408:	pkhtbmi	lr, r0, r8, asr #18
   2640c:	subsle	r2, sp, r0, lsl #16
   26410:	bge	4af018 <ASN1_generate_nconf@plt+0x494a78>
   26414:			; <UNDEFINED> instruction: 0x46204619
   26418:			; <UNDEFINED> instruction: 0xf1b047c0
   2641c:	ldclle	8, cr0, [r5, #-0]
   26420:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26424:			; <UNDEFINED> instruction: 0xf109e003
   26428:	strbmi	r0, [r8, #2305]	; 0x901
   2642c:	blls	4da56c <ASN1_generate_nconf@plt+0x4bffcc>
   26430:	eoreq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   26434:	ldcl	7, cr15, [r2], #-972	; 0xfffffc34
   26438:			; <UNDEFINED> instruction: 0x46024631
   2643c:			; <UNDEFINED> instruction: 0xf7ff4638
   26440:	stmdacs	r0, {r0, r4, sl, fp, ip, sp, lr, pc}
   26444:	mnf<illegal precision>z	f5, #10.0
   26448:			; <UNDEFINED> instruction: 0xf8dd4a10
   2644c:			; <UNDEFINED> instruction: 0xf8ddb02c
   26450:	ldrb	sl, [r7, #36]	; 0x24
   26454:			; <UNDEFINED> instruction: 0xf7f04620
   26458:	mulls	r8, r6, r9
   2645c:			; <UNDEFINED> instruction: 0xf7f14620
   26460:	stmibmi	r7!, {r2, r5, fp, sp, lr, pc}^
   26464:	ldrbtmi	r9, [r9], #-2568	; 0xfffff5f8
   26468:	strtmi	r4, [r8], -r3, lsl #12
   2646c:	ldmib	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26470:			; <UNDEFINED> instruction: 0xf1b9e68b
   26474:	stcle	15, cr0, [r6, #-20]	; 0xffffffec
   26478:			; <UNDEFINED> instruction: 0xf7f14650
   2647c:	strbmi	lr, [r8], #-3856	; 0xfffff0f0
   26480:	vsub.i8	q1, q0, q7
   26484:	ldmibmi	pc, {r1, r4, r6, r8, pc}^	; <UNPREDICTABLE>
   26488:			; <UNDEFINED> instruction: 0x46284652
   2648c:			; <UNDEFINED> instruction: 0xf7f04479
   26490:	strmi	lr, [r1], #2502	; 0x9c6
   26494:	bmi	ff7600ac <ASN1_generate_nconf@plt+0xff745b0c>
   26498:	ldmibmi	ip, {r3, r5, r9, sl, lr}^
   2649c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   264a0:	ldmib	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   264a4:			; <UNDEFINED> instruction: 0xf7f24620
   264a8:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   264ac:	addshi	pc, r0, r0
   264b0:			; <UNDEFINED> instruction: 0x462849d7
   264b4:			; <UNDEFINED> instruction: 0xf7f04479
   264b8:			; <UNDEFINED> instruction: 0x4620e9b2
   264bc:	strtmi	r9, [sl], -fp, lsl #18
   264c0:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   264c4:			; <UNDEFINED> instruction: 0xf7f24620
   264c8:			; <UNDEFINED> instruction: 0xe666ec50
   264cc:			; <UNDEFINED> instruction: 0xf7f24620
   264d0:	strmi	lr, [r0], r0, lsr #22
   264d4:	subsle	r2, sl, r0, lsl #16
   264d8:	bge	4af0e0 <ASN1_generate_nconf@plt+0x494b40>
   264dc:			; <UNDEFINED> instruction: 0x46204619
   264e0:			; <UNDEFINED> instruction: 0xf1b047c0
   264e4:	ldclle	8, cr0, [r2, #-0]
   264e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   264ec:			; <UNDEFINED> instruction: 0xf109e003
   264f0:	strbmi	r0, [r8, #2305]	; 0x901
   264f4:	blls	4da628 <ASN1_generate_nconf@plt+0x4c0088>
   264f8:	eoreq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   264fc:	stc	7, cr15, [lr], {243}	; 0xf3
   26500:			; <UNDEFINED> instruction: 0x46024631
   26504:			; <UNDEFINED> instruction: 0xf7ff4638
   26508:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2650c:	ldr	sp, [sl, pc, ror #3]
   26510:	strtmi	r4, [r8], -r0, asr #19
   26514:	bcc	461d84 <ASN1_generate_nconf@plt+0x4477e4>
   26518:	bcs	461d88 <ASN1_generate_nconf@plt+0x4477e8>
   2651c:			; <UNDEFINED> instruction: 0xf7f04479
   26520:			; <UNDEFINED> instruction: 0xf1b8e97e
   26524:			; <UNDEFINED> instruction: 0xf0000f00
   26528:	blls	2469a0 <ASN1_generate_nconf@plt+0x22c400>
   2652c:			; <UNDEFINED> instruction: 0xf0402b00
   26530:			; <UNDEFINED> instruction: 0xf0088108
   26534:			; <UNDEFINED> instruction: 0xf0080302
   26538:			; <UNDEFINED> instruction: 0xf0280204
   2653c:			; <UNDEFINED> instruction: 0xf018090f
   26540:			; <UNDEFINED> instruction: 0xf0400801
   26544:	blcs	46884 <ASN1_generate_nconf@plt+0x2c2e4>
   26548:	addshi	pc, r0, r0, asr #32
   2654c:			; <UNDEFINED> instruction: 0xf0002a00
   26550:	ldmibmi	r1!, {r0, r1, r2, r3, r8, pc}
   26554:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26558:	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2655c:	svceq	0x0000f1b9
   26560:	stmibmi	lr!, {r1, r3, ip, lr, pc}
   26564:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26568:	ldmdb	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2656c:	strbmi	r4, [sl], -ip, lsr #19
   26570:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26574:	ldmdb	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26578:	strtmi	r4, [r8], -sl, lsr #19
   2657c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26580:			; <UNDEFINED> instruction: 0xf7f04479
   26584:	str	lr, [fp], ip, asr #18
   26588:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
   2658c:			; <UNDEFINED> instruction: 0x4620e67b
   26590:	ldmdb	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26594:	teqlt	r8, #128, 12	; 0x8000000
   26598:	bge	4af1a0 <ASN1_generate_nconf@plt+0x494c00>
   2659c:			; <UNDEFINED> instruction: 0x46204619
   265a0:			; <UNDEFINED> instruction: 0xf1b047c0
   265a4:	ldcle	8, cr0, [pc, #-0]	; 265ac <ASN1_generate_nconf@plt+0xc00c>
   265a8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   265ac:			; <UNDEFINED> instruction: 0xf109e003
   265b0:	strbmi	r0, [r8, #2305]	; 0x901
   265b4:	blls	4da61c <ASN1_generate_nconf@plt+0x4c007c>
   265b8:	eoreq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   265bc:	bl	febe4590 <ASN1_generate_nconf@plt+0xfebc9ff0>
   265c0:			; <UNDEFINED> instruction: 0x46024631
   265c4:			; <UNDEFINED> instruction: 0xf7ff4638
   265c8:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   265cc:	ldr	sp, [sl, -pc, ror #3]!
   265d0:			; <UNDEFINED> instruction: 0x46284996
   265d4:			; <UNDEFINED> instruction: 0xf7f04479
   265d8:	blls	360a68 <ASN1_generate_nconf@plt+0x3464c8>
   265dc:			; <UNDEFINED> instruction: 0xf0402b00
   265e0:			; <UNDEFINED> instruction: 0xf7f0809d
   265e4:	ldrb	lr, [r8, #3398]	; 0xd46
   265e8:	ldmdbge	r3, {r0, r4, r7, fp, lr}
   265ec:	stmib	sp, {r0, r8, r9, sp}^
   265f0:	ldrbtmi	r4, [r8], #-1811	; 0xfffff8ed
   265f4:			; <UNDEFINED> instruction: 0x96159316
   265f8:	ldm	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   265fc:	blcs	4d25c <ASN1_generate_nconf@plt+0x32cbc>
   26600:	svcge	0x0021f43f
   26604:	tstlt	r8, r1, lsl r8
   26608:	blcs	4461c <ASN1_generate_nconf@plt+0x2a07c>
   2660c:	adcshi	pc, fp, r0, asr #32
   26610:	vst2.32	{d20,d22}, [pc], r8
   26614:	ldrbtmi	r7, [r9], #-739	; 0xfffffd1d
   26618:	b	ff8645e4 <ASN1_generate_nconf@plt+0xff84a044>
   2661c:			; <UNDEFINED> instruction: 0xf7f0e5b9
   26620:			; <UNDEFINED> instruction: 0x4606ef1a
   26624:			; <UNDEFINED> instruction: 0xf43f2800
   26628:	ldrtmi	sl, [r0], -r2, ror #26
   2662c:	stmia	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26630:	strtmi	r4, [r0], -r1, lsl #12
   26634:	mrc	7, 0, APSR_nzcv, cr10, cr2, {7}
   26638:			; <UNDEFINED> instruction: 0xf7f34630
   2663c:			; <UNDEFINED> instruction: 0x4606eb98
   26640:	mvnsle	r2, r0, lsl #16
   26644:	movwcs	lr, #1363	; 0x553
   26648:	bmi	461eb0 <ASN1_generate_nconf@plt+0x447910>
   2664c:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   26650:			; <UNDEFINED> instruction: 0xf8dd4698
   26654:	ldrmi	sl, [pc], -r4, lsr #32
   26658:	ldmdbmi	r7!, {r0, r1, r4, r5, r6, r9, sl, sp, lr, pc}^
   2665c:	andls	r4, r8, #40, 12	; 0x2800000
   26660:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26664:			; <UNDEFINED> instruction: 0xf7f04479
   26668:	bls	2609d8 <ASN1_generate_nconf@plt+0x246438>
   2666c:			; <UNDEFINED> instruction: 0x46284973
   26670:	ldrbtmi	r9, [r9], #-520	; 0xfffffdf8
   26674:	ldm	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26678:	stmiblt	r2, {r3, r9, fp, ip, pc}^
   2667c:	svceq	0x0000f1b9
   26680:			; <UNDEFINED> instruction: 0xf1b8d109
   26684:			; <UNDEFINED> instruction: 0xf43f0f00
   26688:	stmdbmi	sp!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   2668c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26690:	stmia	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26694:	stmdbmi	fp!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   26698:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2669c:	ldm	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   266a0:	strbmi	r4, [sl], -r9, ror #18
   266a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   266a8:	ldm	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   266ac:			; <UNDEFINED> instruction: 0xf8dfe7e9
   266b0:			; <UNDEFINED> instruction: 0x4628819c
   266b4:			; <UNDEFINED> instruction: 0x464144f8
   266b8:	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   266bc:	strtmi	r4, [r8], -r4, ror #18
   266c0:			; <UNDEFINED> instruction: 0xf7f04479
   266c4:			; <UNDEFINED> instruction: 0xf1b9e8ac
   266c8:	sbcsle	r0, lr, r0, lsl #30
   266cc:	strtmi	r4, [r8], -r1, asr #12
   266d0:	stmia	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   266d4:			; <UNDEFINED> instruction: 0x464a495f
   266d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   266dc:	ldm	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   266e0:	ldmdbmi	sp, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   266e4:	andls	r4, pc, #40, 12	; 0x2800000
   266e8:	movwls	r4, #33913	; 0x8479
   266ec:	ldm	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   266f0:	bls	40d318 <ASN1_generate_nconf@plt+0x3f2d78>
   266f4:	lslsle	r2, r0, #22
   266f8:	bicsle	r2, r8, r0, lsl #20
   266fc:	svceq	0x0000f1b9
   26700:	svcge	0x003af43f
   26704:			; <UNDEFINED> instruction: 0x46284955
   26708:			; <UNDEFINED> instruction: 0xf7f04479
   2670c:	ldmdbmi	r4, {r3, r7, fp, sp, lr, pc}^
   26710:	strtmi	r4, [r8], -sl, asr #12
   26714:			; <UNDEFINED> instruction: 0xf7f04479
   26718:	str	lr, [sp, -r2, lsl #17]!
   2671c:	blmi	148cf38 <ASN1_generate_nconf@plt+0x1472998>
   26720:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   26724:	b	11e46f8 <ASN1_generate_nconf@plt+0x11ca158>
   26728:	stmdbmi	pc, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   2672c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26730:	ldmda	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26734:	strtmi	r4, [r8], -sp, asr #18
   26738:			; <UNDEFINED> instruction: 0xf7f04479
   2673c:	pkhtbmi	lr, r1, r0, asr #30
   26740:	stmdbmi	fp, {r0, r5, r7, r9, sl, sp, lr, pc}^
   26744:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26748:	stmda	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2674c:	movwcs	lr, #1777	; 0x6f1
   26750:	mrc	6, 0, r4, cr8, cr7, {2}
   26754:			; <UNDEFINED> instruction: 0x46984a10
   26758:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
   2675c:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   26760:	stmdbmi	r4, {r0, r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
   26764:	strbmi	r4, [r1], r8, lsr #12
   26768:			; <UNDEFINED> instruction: 0xf7f04479
   2676c:	ldr	lr, [r7, #2136]	; 0x858
   26770:	svceq	0x0000f1b9
   26774:	svcge	0x0000f43f
   26778:			; <UNDEFINED> instruction: 0x464a493f
   2677c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   26780:	stmda	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26784:	ldmdbmi	sp!, {r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   26788:	strtmi	r4, [r8], -r2, lsl #12
   2678c:			; <UNDEFINED> instruction: 0xf7f04479
   26790:	ldmdals	r1, {r1, r2, r6, fp, sp, lr, pc}
   26794:			; <UNDEFINED> instruction: 0xf7f2e73c
   26798:	svclt	0x0000ec74
   2679c:	andeq	r8, r5, ip, lsl fp
   267a0:	andeq	r1, r0, r0, ror r5
   267a4:	andeq	r8, r5, r2, lsl fp
   267a8:	andeq	r7, r5, r4, lsl r0
   267ac:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   267b0:	andeq	r1, r0, r0, lsr #11
   267b4:	andeq	r8, r5, r0, ror #19
   267b8:	muleq	r2, ip, r9
   267bc:	andeq	r1, r3, r4, lsr #19
   267c0:	andeq	fp, r2, lr, lsl r9
   267c4:	andeq	r1, r3, r0, lsr #19
   267c8:	andeq	r5, r3, ip, lsr #13
   267cc:	andeq	sp, r3, lr, lsl pc
   267d0:	andeq	pc, r3, r0, lsr lr	; <UNPREDICTABLE>
   267d4:	strdeq	pc, [r3], -r2
   267d8:	andeq	r1, r3, r0, lsr r7
   267dc:	andeq	r9, r3, r4, lsr #31
   267e0:	strdeq	r1, [r3], -r0
   267e4:	andeq	r1, r3, sl, asr #15
   267e8:	muleq	r3, r0, r6
   267ec:	andeq	r1, r3, sl, ror #14
   267f0:	muleq	r2, r6, r3
   267f4:	ldrdeq	r1, [r3], -ip
   267f8:	ldrdeq	pc, [r2], -r0
   267fc:			; <UNDEFINED> instruction: 0x000316b0
   26800:	andeq	r1, r3, lr, lsr #12
   26804:	andeq	r1, r3, r0, asr #30
   26808:	andeq	pc, r3, r4, asr #21
   2680c:	andeq	r1, r3, lr, lsr #30
   26810:	andeq	r1, r3, r8, lsl #12
   26814:	ldrdeq	r1, [r3], -ip
   26818:	andeq	r1, r3, r2, ror #11
   2681c:	andeq	r1, r3, r6, asr #11
   26820:	ldrdeq	r1, [r3], -r2
   26824:	andeq	r9, r3, r0, lsl #26
   26828:	andeq	r1, r3, lr, asr #9
   2682c:	strdeq	r1, [r3], -r8
   26830:			; <UNDEFINED> instruction: 0xfffff747
   26834:	andeq	r1, r3, r2, asr #7
   26838:	andeq	r1, r3, r8, asr #9
   2683c:			; <UNDEFINED> instruction: 0x000314be
   26840:	andeq	r1, r3, r2, asr #9
   26844:	muleq	r3, r2, r4
   26848:	muleq	r3, lr, r4
   2684c:	andeq	r1, r3, r8, ror r4
   26850:	andeq	r1, r3, r8, ror r4
   26854:	andeq	r1, r3, sl, ror #8
   26858:	andeq	r1, r3, ip, lsr r4
   2685c:	andeq	r1, r3, r4, lsr #8
   26860:	andeq	r1, r3, r0, lsr r4
   26864:	muleq	r0, ip, r5
   26868:	andeq	r9, r3, r2, asr fp
   2686c:	andeq	pc, r3, r8, lsr #16
   26870:	ldrdeq	r1, [r3], -r2
   26874:	andeq	r1, r3, r4, lsr #7
   26878:	andeq	r1, r3, r6, asr #7
   2687c:	andeq	r1, r3, r8, lsr #6
   26880:	svcmi	0x00f0e92d
   26884:	ldcmi	0, cr11, [r5], #-788	; 0xfffffcec
   26888:	ldrbtmi	r4, [ip], #-2869	; 0xfffff4cb
   2688c:			; <UNDEFINED> instruction: 0x4e364a35
   26890:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   26894:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   26898:			; <UNDEFINED> instruction: 0xf04f9343
   2689c:			; <UNDEFINED> instruction: 0xf0270300
   268a0:	strmi	pc, [r5], -r1, lsl #17
   268a4:	blx	febe294a <ASN1_generate_nconf@plt+0xfebc83aa>
   268a8:	movwlt	r4, #1540	; 0x604
   268ac:	andsle	r1, r4, r3, ror #24
   268b0:	mvnsle	r2, r1, lsl #24
   268b4:	strcs	r4, [r0], #-2093	; 0xfffff7d3
   268b8:			; <UNDEFINED> instruction: 0xf0274478
   268bc:	bmi	b66788 <ASN1_generate_nconf@plt+0xb4c1e8>
   268c0:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   268c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   268c8:	subsmi	r9, sl, r3, asr #22
   268cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   268d0:	strtmi	sp, [r0], -r1, asr #2
   268d4:	pop	{r0, r2, r6, ip, sp, pc}
   268d8:	blmi	9ca8a0 <ASN1_generate_nconf@plt+0x9b0300>
   268dc:	stmdbmi	r6!, {r1, r3, r5, r9, sl, lr}
   268e0:	ldmpl	r3!, {r0, sl, sp}^
   268e4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   268e8:	svc	0x0098f7ef
   268ec:			; <UNDEFINED> instruction: 0xf027e7e7
   268f0:			; <UNDEFINED> instruction: 0x4605ff7d
   268f4:	stmdacs	r0, {fp, sp, lr}
   268f8:			; <UNDEFINED> instruction: 0xf8dfd0e1
   268fc:			; <UNDEFINED> instruction: 0xf04fa080
   26900:			; <UNDEFINED> instruction: 0xf8df0802
   26904:	svcge	0x0002b07c
   26908:			; <UNDEFINED> instruction: 0xf2c044fa
   2690c:	ldrbtmi	r0, [fp], #2080	; 0x820
   26910:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26914:	strcc	lr, [r1], #-4
   26918:	svceq	0x0004f855
   2691c:	sbcle	r2, lr, r0, lsl #16
   26920:			; <UNDEFINED> instruction: 0x4651463a
   26924:	bl	c648ec <ASN1_generate_nconf@plt+0xc4a34c>
   26928:	rscsle	r2, r4, r0, lsl #16
   2692c:	andcs	r4, r0, #76546048	; 0x4900000
   26930:			; <UNDEFINED> instruction: 0xf7f24640
   26934:	stmdbge	r3, {r1, r5, r8, sl, fp, sp, lr, pc}
   26938:	vst2.8	{d22-d23}, [pc :256], r8
   2693c:	smlabbls	r1, r0, r2, r7
   26940:	mrrc	7, 15, pc, ip, cr0	; <UNPREDICTABLE>
   26944:	stmdbls	r1, {r0, r1, r2, r3, r8, r9, fp, lr}
   26948:			; <UNDEFINED> instruction: 0x460a58f3
   2694c:	ldmdavs	r8, {r0, r3, r4, r6, r9, sl, lr}
   26950:	svc	0x0064f7ef
   26954:			; <UNDEFINED> instruction: 0xf7f2e7e0
   26958:	svclt	0x0000eb94
   2695c:	andeq	r8, r5, r2, lsl #3
   26960:	andeq	r1, r0, r0, ror r5
   26964:	ldrdeq	r6, [r5], -r2
   26968:	andeq	r8, r5, r8, ror r1
   2696c:	andeq	r6, r5, ip, lsr #15
   26970:	andeq	r8, r5, sl, asr #2
   26974:	andeq	r1, r0, r0, lsr #11
   26978:	andeq	fp, r2, r4, lsl r1
   2697c:	andeq	r1, r3, ip, ror r4
   26980:	andeq	fp, r2, r6, lsr r1
   26984:	andeq	r1, r0, r0, lsl #10
   26988:	ldrbmi	lr, [r0, sp, lsr #18]!
   2698c:	ldcmi	0, cr11, [r5, #544]	; 0x220
   26990:	ldcmi	3, cr2, [r5], {0}
   26994:	beq	462dd0 <ASN1_generate_nconf@plt+0x448830>
   26998:	bmi	fe537b94 <ASN1_generate_nconf@plt+0xfe51d5f4>
   2699c:	subshi	pc, r0, #14614528	; 0xdf0000
   269a0:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
   269a4:	ldrbtmi	r4, [r8], #1565	; 0x61d
   269a8:	strls	r6, [r7], #-2084	; 0xfffff7dc
   269ac:	streq	pc, [r0], #-79	; 0xffffffb1
   269b0:	movwcc	lr, #18893	; 0x49cd
   269b4:			; <UNDEFINED> instruction: 0xf0269306
   269b8:			; <UNDEFINED> instruction: 0x46a9fff5
   269bc:	strmi	r4, [r6], -pc, lsr #12
   269c0:	blx	862a66 <ASN1_generate_nconf@plt+0x8484c6>
   269c4:	biclt	r4, r8, r4, lsl #12
   269c8:	mrrcle	12, 0, r2, r4, cr5
   269cc:	blle	ffdedb60 <ASN1_generate_nconf@plt+0xffdd35c0>
   269d0:	cfstrscs	mvf3, [r6], {1}
   269d4:	movwge	sp, #10484	; 0x28f4
   269d8:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   269dc:			; <UNDEFINED> instruction: 0x47184413
   269e0:	andeq	r0, r0, pc, lsr #32
   269e4:			; <UNDEFINED> instruction: 0xffffffe1
   269e8:	andeq	r0, r0, r3, ror #1
   269ec:	ldrdeq	r0, [r0], -fp
   269f0:	ldrdeq	r0, [r0], -r3
   269f4:	andeq	r0, r0, r5, asr #1
   269f8:	strheq	r0, [r0], -r5
   269fc:			; <UNDEFINED> instruction: 0xff00f027
   26a00:			; <UNDEFINED> instruction: 0xf0274682
   26a04:			; <UNDEFINED> instruction: 0xf1bafef3
   26a08:	strmi	r0, [r4], r1, lsl #30
   26a0c:	blmi	1e9aba0 <ASN1_generate_nconf@plt+0x1e80600>
   26a10:	ldmdbmi	r9!, {r1, r4, r5, r9, sl, lr}^
   26a14:	strtmi	r2, [ip], -r0, lsl #10
   26a18:			; <UNDEFINED> instruction: 0xf858462e
   26a1c:	ldrbtmi	r8, [r9], #-3
   26a20:	ldrdeq	pc, [r0], -r8
   26a24:	cdp	7, 15, cr15, cr10, cr15, {7}
   26a28:	ldrdeq	pc, [r0], -r8
   26a2c:	beq	a2b70 <ASN1_generate_nconf@plt+0x885d0>
   26a30:	stc	7, cr15, [r0, #-972]!	; 0xfffffc34
   26a34:			; <UNDEFINED> instruction: 0xf7f34620
   26a38:			; <UNDEFINED> instruction: 0x4630e9b2
   26a3c:	bl	feae4a0c <ASN1_generate_nconf@plt+0xfeaca46c>
   26a40:			; <UNDEFINED> instruction: 0xf7f24628
   26a44:	ldrtmi	lr, [r8], -r6, ror #22
   26a48:	blx	5e2ae2 <ASN1_generate_nconf@plt+0x5c8542>
   26a4c:	addcs	r4, pc, #1753088	; 0x1ac000
   26a50:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
   26a54:	stmia	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26a58:	blmi	18f9404 <ASN1_generate_nconf@plt+0x18dee64>
   26a5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26a60:	blls	200ad0 <ASN1_generate_nconf@plt+0x1e6530>
   26a64:			; <UNDEFINED> instruction: 0xf04f405a
   26a68:			; <UNDEFINED> instruction: 0xf0400300
   26a6c:			; <UNDEFINED> instruction: 0x465080b8
   26a70:	pop	{r3, ip, sp, pc}
   26a74:	vqshl.s64	q4, q8, #36	; 0x24
   26a78:	cfstrscs	mvf5, [r1], {221}	; 0xdd
   26a7c:			; <UNDEFINED> instruction: 0xf023d8a0
   26a80:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   26a84:	blmi	171b0fc <ASN1_generate_nconf@plt+0x1700b5c>
   26a88:	strtmi	r2, [ip], -r0, lsl #10
   26a8c:			; <UNDEFINED> instruction: 0xf858462e
   26a90:	strb	r8, [r9, r3]
   26a94:	cdp2	0, 10, cr15, cr4, cr7, {1}
   26a98:			; <UNDEFINED> instruction: 0xf0274651
   26a9c:	stmdacs	r0, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}
   26aa0:	ldrb	sp, [r0, lr, lsl #3]!
   26aa4:	ldc2l	0, cr15, [ip], {39}	; 0x27
   26aa8:			; <UNDEFINED> instruction: 0xf0242100
   26aac:	strmi	pc, [r7], -r5, asr #20
   26ab0:			; <UNDEFINED> instruction: 0xf027e786
   26ab4:			; <UNDEFINED> instruction: 0x4605fcd5
   26ab8:			; <UNDEFINED> instruction: 0xf027e782
   26abc:	pkhtbmi	pc, r1, r1, asr #25	; <UNPREDICTABLE>
   26ac0:	ldmdami	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   26ac4:	beq	62c08 <ASN1_generate_nconf@plt+0x48668>
   26ac8:			; <UNDEFINED> instruction: 0x46544655
   26acc:			; <UNDEFINED> instruction: 0x46564478
   26ad0:	cdp2	0, 10, cr15, cr6, cr7, {1}
   26ad4:	strtmi	lr, [r9], -lr, lsr #15
   26ad8:	strtmi	sl, [r2], -r5, lsl #22
   26adc:			; <UNDEFINED> instruction: 0xf8dc4620
   26ae0:			; <UNDEFINED> instruction: 0xf0255000
   26ae4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   26ae8:	strtmi	sp, [r8], -ip, asr #32
   26aec:	andeq	pc, r5, #72, 4	; 0x80000004
   26af0:			; <UNDEFINED> instruction: 0xf0252172
   26af4:			; <UNDEFINED> instruction: 0x4606fd13
   26af8:	subsle	r2, r0, r0, lsl #16
   26afc:	strtmi	r4, [r2], -r3, lsr #12
   26b00:			; <UNDEFINED> instruction: 0xf7f04621
   26b04:	strmi	lr, [r5], -r4, lsr #24
   26b08:	subsle	r2, ip, r0, lsl #16
   26b0c:			; <UNDEFINED> instruction: 0xf7f34630
   26b10:	ldrbmi	lr, [r2], -r6, asr #18
   26b14:	vmax.s8	q10, q4, q4
   26b18:			; <UNDEFINED> instruction: 0xf0260105
   26b1c:	strmi	pc, [r6], -fp, ror #19
   26b20:	eorsle	r2, pc, r0, lsl #16
   26b24:	strtmi	r4, [r2], -r3, lsr #12
   26b28:	strtmi	sl, [r8], -r6, lsl #18
   26b2c:	stcl	7, cr15, [r6, #968]!	; 0x3c8
   26b30:			; <UNDEFINED> instruction: 0xf7f09806
   26b34:	vceq.f32	d30, d18, d0
   26b38:	blmi	bc3b80 <ASN1_generate_nconf@plt+0xba95e0>
   26b3c:	lfmle	f4, 4, [r3], #-640	; 0xfffffd80
   26b40:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   26b44:			; <UNDEFINED> instruction: 0xf8d89806
   26b48:			; <UNDEFINED> instruction: 0xf7f04000
   26b4c:	stmdbmi	lr!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   26b50:			; <UNDEFINED> instruction: 0x46024479
   26b54:			; <UNDEFINED> instruction: 0xf7ef4620
   26b58:	strtmi	lr, [r8], -r2, ror #28
   26b5c:	mcr	7, 2, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   26b60:	bls	193128 <ASN1_generate_nconf@plt+0x178b88>
   26b64:	strtmi	r2, [r3], -r0, lsl #8
   26b68:	ldrtmi	r4, [r0], -r9, lsr #12
   26b6c:	strmi	lr, [r0], #-2509	; 0xfffff633
   26b70:	strtmi	r9, [r2], r2, lsl #4
   26b74:			; <UNDEFINED> instruction: 0xf7f29a04
   26b78:	stmdacs	r0, {r3, r6, sl, fp, sp, lr, pc}
   26b7c:	svcge	0x005af47f
   26b80:	ldrb	r4, [r1, -r4, lsl #12]
   26b84:			; <UNDEFINED> instruction: 0x46054b1b
   26b88:	strmi	r4, [r4], -r0, lsr #18
   26b8c:			; <UNDEFINED> instruction: 0xf8584606
   26b90:	ldrbtmi	r8, [r9], #-3
   26b94:	ldrdeq	pc, [r0], -r8
   26b98:	cdp	7, 4, cr15, cr0, cr15, {7}
   26b9c:	strmi	lr, [r5], -r4, asr #14
   26ba0:	strb	r4, [r7, -r4, lsl #12]
   26ba4:	strb	r4, [r5, -r4, lsl #12]
   26ba8:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   26bac:			; <UNDEFINED> instruction: 0xf8d89806
   26bb0:			; <UNDEFINED> instruction: 0xf7f09000
   26bb4:	ldmdbmi	r6, {r6, r9, sl, fp, sp, lr, pc}
   26bb8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   26bbc:	strbmi	r4, [r8], -r3, lsl #12
   26bc0:	cdp	7, 2, cr15, cr12, cr15, {7}
   26bc4:	blmi	320ac4 <ASN1_generate_nconf@plt+0x306524>
   26bc8:	ldmdbmi	r2, {r2, r4, r5, r9, sl, lr}
   26bcc:			; <UNDEFINED> instruction: 0xf8584606
   26bd0:	ldrbtmi	r8, [r9], #-3
   26bd4:	ldrdeq	pc, [r0], -r8
   26bd8:	cdp	7, 2, cr15, cr0, cr15, {7}
   26bdc:			; <UNDEFINED> instruction: 0xf7f2e724
   26be0:	svclt	0x0000ea50
   26be4:	andeq	r8, r5, r4, ror r0
   26be8:	andeq	r1, r0, r0, ror r5
   26bec:	andeq	r6, r5, r2, lsl #14
   26bf0:	andeq	r8, r5, r6, rrx
   26bf4:	andeq	r1, r0, r0, lsr #11
   26bf8:	ldrdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   26bfc:			; <UNDEFINED> instruction: 0x000313b2
   26c00:			; <UNDEFINED> instruction: 0x00057fb0
   26c04:	ldrdeq	r6, [r5], -r8
   26c08:	muleq	r3, r4, r2
   26c0c:			; <UNDEFINED> instruction: 0x0002bdb2
   26c10:	andeq	pc, r2, r2, lsr #19
   26c14:	andeq	r1, r3, lr, ror #3
   26c18:	blmi	8f94a8 <ASN1_generate_nconf@plt+0x8def08>
   26c1c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   26c20:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   26c24:	strtcs	r4, [sl], -r5, lsl #12
   26c28:	movwls	r6, #6171	; 0x181b
   26c2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26c30:	andvs	pc, r3, sp, lsl #17
   26c34:	stcl	7, cr15, [sl], #960	; 0x3c0
   26c38:	strmi	r2, [r4], -r0, lsl #2
   26c3c:			; <UNDEFINED> instruction: 0xf7f24628
   26c40:	ldmiblt	r8, {r4, r5, r6, fp, sp, lr, pc}^
   26c44:			; <UNDEFINED> instruction: 0xf88d232e
   26c48:			; <UNDEFINED> instruction: 0xf10d3003
   26c4c:	andcs	r0, r1, #-1073741824	; 0xc0000000
   26c50:			; <UNDEFINED> instruction: 0xf7f24620
   26c54:	movwcs	lr, #2474	; 0x9aa
   26c58:			; <UNDEFINED> instruction: 0x4620461a
   26c5c:			; <UNDEFINED> instruction: 0xf7f3210b
   26c60:	bmi	4e0e48 <ASN1_generate_nconf@plt+0x4c68a8>
   26c64:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   26c68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26c6c:	subsmi	r9, sl, r1, lsl #22
   26c70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26c74:	andcs	sp, r1, r3, lsl r1
   26c78:	ldcllt	0, cr11, [r0, #-8]!
   26c7c:	svclt	0x00042801
   26c80:			; <UNDEFINED> instruction: 0xf88d232b
   26c84:	rscle	r3, r0, r3
   26c88:	svclt	0x00082802
   26c8c:	andvs	pc, r3, sp, lsl #17
   26c90:	stmdacs	r3, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
   26c94:	movwcs	fp, #44804	; 0xaf04
   26c98:	andcc	pc, r3, sp, lsl #17
   26c9c:			; <UNDEFINED> instruction: 0xf7f2e7d5
   26ca0:	svclt	0x0000e9f0
   26ca4:	strdeq	r7, [r5], -r0
   26ca8:	andeq	r1, r0, r0, ror r5
   26cac:	andeq	r7, r5, r6, lsr #27
   26cb0:	mvnsmi	lr, #737280	; 0xb4000
   26cb4:	bmi	ff8514 <ASN1_generate_nconf@plt+0xfddf74>
   26cb8:	blmi	ff8724 <ASN1_generate_nconf@plt+0xfde184>
   26cbc:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   26cc0:	addlt	r6, r7, r0, lsl #16
   26cc4:	ldrsbthi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   26cc8:	strcs	r5, [r0], #-2259	; 0xfffff72d
   26ccc:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   26cd0:			; <UNDEFINED> instruction: 0xf04f9305
   26cd4:	strls	r0, [r3], #-768	; 0xfffffd00
   26cd8:	blmi	e93380 <ASN1_generate_nconf@plt+0xe78de0>
   26cdc:			; <UNDEFINED> instruction: 0xf8584939
   26ce0:	ldrbtmi	r3, [r9], #-3
   26ce4:			; <UNDEFINED> instruction: 0xf7f06818
   26ce8:			; <UNDEFINED> instruction: 0x4620ec7a
   26cec:	blmi	cb95cc <ASN1_generate_nconf@plt+0xc9f02c>
   26cf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26cf4:	blls	180d64 <ASN1_generate_nconf@plt+0x1667c4>
   26cf8:			; <UNDEFINED> instruction: 0xf04f405a
   26cfc:	cmple	r7, r0, lsl #6
   26d00:	pop	{r0, r1, r2, ip, sp, pc}
   26d04:	stmdage	r3, {r4, r5, r6, r7, r8, r9, pc}
   26d08:	rscscc	pc, pc, #79	; 0x4f
   26d0c:			; <UNDEFINED> instruction: 0xf7f3460f
   26d10:	cdpne	8, 3, cr14, cr3, cr14, {4}
   26d14:	movwcs	fp, #7960	; 0x1f18
   26d18:	svclt	0x00182800
   26d1c:	strmi	r2, [r4], -r0, lsl #6
   26d20:			; <UNDEFINED> instruction: 0x2c00bb9b
   26d24:			; <UNDEFINED> instruction: 0xf7f0d039
   26d28:	movwcs	lr, #2468	; 0x9a4
   26d2c:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
   26d30:	ldrmi	r3, [sl], -r0, lsl #8
   26d34:			; <UNDEFINED> instruction: 0xf7f1a804
   26d38:	stmdals	r3, {r4, r7, r8, r9, fp, sp, lr, pc}
   26d3c:	ldmda	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26d40:	ldrtmi	r9, [r1], -r4, lsl #16
   26d44:	stmda	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26d48:	cmnlt	r8, r4, lsl #12
   26d4c:	svceq	0x0000f1b9
   26d50:			; <UNDEFINED> instruction: 0xf7f1d106
   26d54:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr, pc}
   26d58:	andcs	sp, r1, r6, lsl #26
   26d5c:	strb	r6, [r5, ip, lsr #32]
   26d60:	svc	0x00c8f7ef
   26d64:	ldclle	8, cr2, [r8]
   26d68:			; <UNDEFINED> instruction: 0x463a4b15
   26d6c:			; <UNDEFINED> instruction: 0xf8584917
   26d70:	ldrbtmi	r5, [r9], #-3
   26d74:			; <UNDEFINED> instruction: 0xf7ef6828
   26d78:	stmdavs	r8!, {r1, r4, r6, r8, sl, fp, sp, lr, pc}
   26d7c:	bl	1ee4d50 <ASN1_generate_nconf@plt+0x1eca7b0>
   26d80:			; <UNDEFINED> instruction: 0xf7f14620
   26d84:	strdcs	lr, [r0], -ip
   26d88:			; <UNDEFINED> instruction: 0xf04fe7b0
   26d8c:			; <UNDEFINED> instruction: 0x463932ff
   26d90:			; <UNDEFINED> instruction: 0xf7f14630
   26d94:			; <UNDEFINED> instruction: 0x4604ec3a
   26d98:	blmi	2a0cac <ASN1_generate_nconf@plt+0x28670c>
   26d9c:	stmdbmi	ip, {r1, r3, r4, r5, r9, sl, lr}
   26da0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   26da4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   26da8:	ldc	7, cr15, [r8, #-956]!	; 0xfffffc44
   26dac:	ldr	r4, [sp, r0, lsr #12]
   26db0:	stmdb	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26db4:	andeq	r7, r5, lr, asr #26
   26db8:	andeq	r1, r0, r0, ror r5
   26dbc:	andeq	r7, r5, r0, asr #26
   26dc0:	andeq	r1, r0, r0, lsr #11
   26dc4:	andeq	r1, r3, lr, lsr #3
   26dc8:	andeq	r7, r5, ip, lsl sp
   26dcc:	andeq	r1, r3, lr, asr #2
   26dd0:	andeq	r1, r3, r4, lsl #2
   26dd4:	svcmi	0x00f0e92d
   26dd8:			; <UNDEFINED> instruction: 0xf8dfb091
   26ddc:	movwcs	r5, #1036	; 0x40c
   26de0:	strmi	pc, [r8], #-2271	; 0xfffff721
   26de4:	streq	pc, [r5], -r8, asr #4
   26de8:			; <UNDEFINED> instruction: 0xf8df447d
   26dec:			; <UNDEFINED> instruction: 0xf04f2404
   26df0:			; <UNDEFINED> instruction: 0xf04f0907
   26df4:	stmdbpl	ip!, {r0, r1, r9, fp}
   26df8:			; <UNDEFINED> instruction: 0x461d447a
   26dfc:	stmdbeq	pc, {r6, r7, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   26e00:	strls	r6, [pc], #-2084	; 26e08 <ASN1_generate_nconf@plt+0xc868>
   26e04:	streq	pc, [r0], #-79	; 0xffffffb1
   26e08:	stmib	sp, {r2, r3, r4, r9, sl, lr}^
   26e0c:	vsubw.s8	<illegal reg q9.5>, q0, d10
   26e10:	movwls	r0, #51713	; 0xca01
   26e14:	movwls	r4, #54955	; 0xd6ab
   26e18:	strls	r4, [lr], -r8, lsr #13
   26e1c:	stc2l	0, cr15, [r2, #152]	; 0x98
   26e20:	blmi	ffd7a9f8 <ASN1_generate_nconf@plt+0xffd60458>
   26e24:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
   26e28:	stmib	sp, {r1, r2, r8, r9, ip, pc}^
   26e2c:			; <UNDEFINED> instruction: 0xf0270504
   26e30:	teqlt	r0, #15269888	; 0xe90000	; <UNPREDICTABLE>
   26e34:	blcs	32df48 <ASN1_generate_nconf@plt+0x3139a8>
   26e38:	andge	sp, r2, #16318464	; 0xf90000
   26e3c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   26e40:			; <UNDEFINED> instruction: 0x4710441a
   26e44:	ldrdeq	r0, [r0], -sp
   26e48:			; <UNDEFINED> instruction: 0xffffffeb
   26e4c:	andeq	r0, r0, sp, asr #4
   26e50:	andeq	r0, r0, pc, lsr r2
   26e54:	andeq	r0, r0, sp, asr #1
   26e58:	andeq	r0, r0, r7, lsr r2
   26e5c:	andeq	r0, r0, pc, lsr #4
   26e60:	andeq	r0, r0, r9, lsl #4
   26e64:	andeq	r0, r0, fp, ror #3
   26e68:	andeq	r0, r0, fp, lsr #3
   26e6c:	andeq	r0, r0, r1, lsr #3
   26e70:	andeq	r0, r0, r5, lsr r0
   26e74:	andeq	r0, r0, r9, lsr r1
   26e78:			; <UNDEFINED> instruction: 0xf0272401
   26e7c:	stmdacs	r0, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   26e80:			; <UNDEFINED> instruction: 0xf027d1d8
   26e84:			; <UNDEFINED> instruction: 0x4603fcbd
   26e88:	cmple	r9, r0, lsl #16
   26e8c:	bcs	4d6c0 <ASN1_generate_nconf@plt+0x33120>
   26e90:	bge	35afb0 <ASN1_generate_nconf@plt+0x340a10>
   26e94:			; <UNDEFINED> instruction: 0x46194658
   26e98:			; <UNDEFINED> instruction: 0xf9e4f025
   26e9c:			; <UNDEFINED> instruction: 0xf0002800
   26ea0:	stmdals	r5, {r0, r1, r6, r8, pc}
   26ea4:	andeq	pc, r1, #133	; 0x85
   26ea8:			; <UNDEFINED> instruction: 0xf026990e
   26eac:	strmi	pc, [r7], -r3, lsr #16
   26eb0:			; <UNDEFINED> instruction: 0xf0002800
   26eb4:	ldmibmi	r1, {r2, r4, r6, r8, pc}^
   26eb8:	ldrbtmi	r9, [r9], #-2059	; 0xfffff7f5
   26ebc:	mrc	7, 4, APSR_nzcv, cr2, cr2, {7}
   26ec0:	stmdals	fp, {r0, r1, r2, r3, r6, r7, r8, r9, fp, lr}
   26ec4:	ldmdavs	r1!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
   26ec8:	ldmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26ecc:	stmdbge	sl, {r0, r1, r3, fp, ip, pc}
   26ed0:			; <UNDEFINED> instruction: 0xf0002d00
   26ed4:			; <UNDEFINED> instruction: 0xf7ef8134
   26ed8:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   26edc:	cmnhi	sp, r0, asr #6	; <UNPREDICTABLE>
   26ee0:	ldrtmi	r9, [r8], -sl, lsl #18
   26ee4:	svc	0x00eaf7f2
   26ee8:	vsub.i8	d18, d0, d0
   26eec:	stmdals	sl, {r2, r3, r6, r8, pc}
   26ef0:	stccs	3, cr11, [r0, #-48]	; 0xffffffd0
   26ef4:	cmphi	r0, r0	; <UNPREDICTABLE>
   26ef8:	strmi	r2, [r1], -r0, lsl #6
   26efc:			; <UNDEFINED> instruction: 0x4638461a
   26f00:	ldc	7, cr15, [r2], #-964	; 0xfffffc3c
   26f04:	vsub.i8	d18, d0, d0
   26f08:	stmdals	sl, {r0, r3, r4, r6, r8, pc}
   26f0c:	ands	r2, r2, r0, lsl #8
   26f10:	blx	fe9e2fb4 <ASN1_generate_nconf@plt+0xfe9c8a14>
   26f14:	tstcs	r2, lr, lsl #20
   26f18:	ldc2	0, cr15, [ip, #152]!	; 0x98
   26f1c:	orrle	r2, r6, r0, lsl #16
   26f20:	ldmpl	r6!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, lr}^
   26f24:	strcs	r4, [r1], #-2487	; 0xfffff649
   26f28:	smladxcs	r0, r0, r8, r6
   26f2c:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   26f30:	ldcl	7, cr15, [r4], #-956	; 0xfffffc44
   26f34:			; <UNDEFINED> instruction: 0xf7f2980a
   26f38:	stmdals	fp, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   26f3c:	ldc	7, cr15, [lr, #-964]	; 0xfffffc3c
   26f40:			; <UNDEFINED> instruction: 0xf7f24638
   26f44:	andcs	lr, r0, r8, lsr #18
   26f48:	svc	0x0028f7f2
   26f4c:			; <UNDEFINED> instruction: 0xf0244640
   26f50:	stmibmi	sp!, {r0, r1, r4, r7, fp, ip, sp, lr, pc}
   26f54:	stmdals	ip, {r0, r2, r3, r6, r7, r9, sp}
   26f58:			; <UNDEFINED> instruction: 0xf7f04479
   26f5c:	bmi	feb22864 <ASN1_generate_nconf@plt+0xfeb082c4>
   26f60:	ldrbtmi	r4, [sl], #-2978	; 0xfffff45e
   26f64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26f68:	subsmi	r9, sl, pc, lsl #22
   26f6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26f70:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
   26f74:	andslt	r4, r1, r0, lsr #12
   26f78:	svchi	0x00f0e8bd
   26f7c:	ldc2	0, cr15, [r0], #-156	; 0xffffff64
   26f80:			; <UNDEFINED> instruction: 0xf026a90d
   26f84:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   26f88:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   26f8c:	bicle	r2, r7, r0, lsl #26
   26f90:			; <UNDEFINED> instruction: 0xf7ef980d
   26f94:	b	62b4c <ASN1_generate_nconf@plt+0x485ac>
   26f98:	stmdacs	r6, {r0, r3}
   26f9c:	stmdals	sp, {r1, r2, r4, ip, lr, pc}
   26fa0:	cdp	7, 14, cr15, cr4, cr15, {7}
   26fa4:	andeq	lr, r9, r0, lsl #20
   26fa8:	andle	r2, pc, r7, lsl #16
   26fac:			; <UNDEFINED> instruction: 0xf7ef980d
   26fb0:	b	62b30 <ASN1_generate_nconf@plt+0x48590>
   26fb4:			; <UNDEFINED> instruction: 0xf1b00009
   26fb8:	andle	r1, r7, r1, lsl #30
   26fbc:			; <UNDEFINED> instruction: 0xf7ef980d
   26fc0:	b	62b20 <ASN1_generate_nconf@plt+0x48580>
   26fc4:	ldrbmi	r0, [r0, #-9]
   26fc8:	svcge	0x0031f47f
   26fcc:	strcs	r4, [r1], #-2956	; 0xfffff474
   26fd0:	strcs	r4, [r0, -pc, lsl #19]
   26fd4:	ldmpl	r3!, {r2, r9, fp, ip, pc}^
   26fd8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   26fdc:	ldc	7, cr15, [lr], {239}	; 0xef
   26fe0:	str	r9, [r8, sl, lsl #16]!
   26fe4:	blcs	4dc18 <ASN1_generate_nconf@plt+0x33678>
   26fe8:	strcs	sp, [r1, #-410]	; 0xfffffe66
   26fec:	svcls	0x000be71f
   26ff0:			; <UNDEFINED> instruction: 0xf0002f00
   26ff4:			; <UNDEFINED> instruction: 0xf02780b7
   26ff8:			; <UNDEFINED> instruction: 0x4601fa33
   26ffc:			; <UNDEFINED> instruction: 0xf0244638
   27000:	stmdacs	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
   27004:	svcge	0x0013f73f
   27008:	strcs	r4, [r1], #-2941	; 0xfffff483
   2700c:	ldmpl	r5!, {r8, r9, sl, sp}^
   27010:			; <UNDEFINED> instruction: 0xf027682e
   27014:	ldmdbmi	pc!, {r0, r2, r5, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   27018:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   2701c:	ldrtmi	r4, [r0], -r3, lsl #12
   27020:	bl	fff64fe4 <ASN1_generate_nconf@plt+0xfff4aa44>
   27024:			; <UNDEFINED> instruction: 0xf7f36828
   27028:	stmdals	sl, {r1, r2, r5, r9, fp, sp, lr, pc}
   2702c:			; <UNDEFINED> instruction: 0xf027e783
   27030:			; <UNDEFINED> instruction: 0x462bfa17
   27034:	strmi	r4, [r1], -r2, asr #12
   27038:			; <UNDEFINED> instruction: 0xf7ffa80b
   2703c:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   27040:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   27044:	strcs	r4, [r1], #-1543	; 0xfffff9f9
   27048:	ldrb	r9, [r4, -sl, lsl #16]!
   2704c:			; <UNDEFINED> instruction: 0xf47f2d00
   27050:			; <UNDEFINED> instruction: 0xf027af67
   27054:	svcls	0x000bfa05
   27058:	movwlt	r9, #61448	; 0xf008
   2705c:	strcs	r4, [r1], #-2920	; 0xfffff498
   27060:	strcs	r4, [r0, -sp, ror #18]
   27064:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   27068:			; <UNDEFINED> instruction: 0xf7f06818
   2706c:	stmdals	sl, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
   27070:			; <UNDEFINED> instruction: 0xf027e761
   27074:			; <UNDEFINED> instruction: 0x4683f9f5
   27078:			; <UNDEFINED> instruction: 0xf027e6d9
   2707c:	strdls	pc, [r5], -r1
   27080:			; <UNDEFINED> instruction: 0xf027e6d5
   27084:	smlattcs	r0, sp, r9, pc	; <UNPREDICTABLE>
   27088:			; <UNDEFINED> instruction: 0xff56f023
   2708c:	strb	r4, [lr], r0, lsl #13
   27090:	strcs	r4, [r0], #-2146	; 0xfffff79e
   27094:	ldrbtmi	r4, [r8], #-1575	; 0xfffff9d9
   27098:	blx	ff0e313e <ASN1_generate_nconf@plt+0xff0c8b9e>
   2709c:	strb	r9, [sl, -sl, lsl #16]
   270a0:			; <UNDEFINED> instruction: 0xf7f09906
   270a4:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
   270a8:	ldrtmi	sp, [r9], -lr, lsr #32
   270ac:			; <UNDEFINED> instruction: 0xf7f09009
   270b0:	bls	2a2a40 <ASN1_generate_nconf@plt+0x2884a0>
   270b4:	ldrmi	r9, [r0], -r7
   270b8:	mrc	7, 3, APSR_nzcv, cr0, cr2, {7}
   270bc:	blcs	4dce0 <ASN1_generate_nconf@plt+0x33740>
   270c0:	stmdals	r7, {r0, r2, r3, r5, ip, lr, pc}
   270c4:			; <UNDEFINED> instruction: 0xf7ef4641
   270c8:	strdls	lr, [r8], -r2
   270cc:			; <UNDEFINED> instruction: 0xf7f0b148
   270d0:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   270d4:	stmdals	r7, {r0, r2, r8, sl, fp, ip, lr, pc}
   270d8:	stcl	7, cr15, [ip], #-968	; 0xfffffc38
   270dc:	movwls	r9, #47880	; 0xbb08
   270e0:	blmi	1220b7c <ASN1_generate_nconf@plt+0x12065dc>
   270e4:	stmdbmi	lr, {r0, sl, sp}^
   270e8:	ldrbtmi	r5, [r9], #-2293	; 0xfffff70b
   270ec:			; <UNDEFINED> instruction: 0xf7f06828
   270f0:	stmdavs	r8!, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
   270f4:	ldmib	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   270f8:			; <UNDEFINED> instruction: 0xf7f19808
   270fc:	stmdals	r7, {r6, sl, fp, sp, lr, pc}
   27100:	mrrc	7, 15, pc, r8, cr2	; <UNPREDICTABLE>
   27104:	ldr	r9, [r6, -sl, lsl #16]
   27108:	blmi	f79628 <ASN1_generate_nconf@plt+0xf5f088>
   2710c:	ldrbtmi	r9, [r9], #-2568	; 0xfffff5f8
   27110:	strcs	r5, [r1], #-2291	; 0xfffff70d
   27114:			; <UNDEFINED> instruction: 0xf7ef6818
   27118:	stmdals	sl, {r1, r7, r8, r9, fp, sp, lr, pc}
   2711c:	stmdbmi	r2, {r0, r1, r3, r8, r9, sl, sp, lr, pc}^
   27120:	bls	239e04 <ASN1_generate_nconf@plt+0x21f864>
   27124:			; <UNDEFINED> instruction: 0xe7f34479
   27128:			; <UNDEFINED> instruction: 0x46074b35
   2712c:	strcs	r4, [r1], #-2367	; 0xfffff6c1
   27130:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   27134:			; <UNDEFINED> instruction: 0xf7f06818
   27138:	stmdals	sl, {r1, r4, r6, r9, fp, sp, lr, pc}
   2713c:			; <UNDEFINED> instruction: 0xf7f1e6fb
   27140:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
   27144:	blls	3de660 <ASN1_generate_nconf@plt+0x3c40c0>
   27148:	andeq	pc, r5, #72, 4	; 0x80000004
   2714c:	mlale	sl, r3, r2, r4
   27150:	tstle	r0, r4, lsl #22
   27154:	ldrtmi	r9, [r8], -sl, lsl #18
   27158:	svc	0x00a4f7f1
   2715c:	stmdals	sl, {r2, r6, r7, r9, sl, sp, lr, pc}
   27160:	strbt	r2, [r8], r1, lsl #8
   27164:	ldmdbmi	r2!, {r1, r2, r5, r8, r9, fp, lr}
   27168:	ldmpl	r6!, {r2, r9, fp, ip, pc}^
   2716c:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   27170:	bl	1565134 <ASN1_generate_nconf@plt+0x154ab94>
   27174:	stmdbmi	pc!, {r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   27178:	ldmdavs	r0!, {r0, sl, sp}
   2717c:			; <UNDEFINED> instruction: 0xf7ef4479
   27180:	stmdals	sl, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
   27184:	stmdbmi	ip!, {r0, r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}
   27188:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   2718c:	b	9e5154 <ASN1_generate_nconf@plt+0x9cabb4>
   27190:			; <UNDEFINED> instruction: 0xf7f36830
   27194:			; <UNDEFINED> instruction: 0xe6aae970
   27198:	strtmi	r4, [fp], -r1, lsl #12
   2719c:	ldrtmi	r4, [r8], -sl, lsr #12
   271a0:	bl	1565168 <ASN1_generate_nconf@plt+0x154abc8>
   271a4:	bls	360c64 <ASN1_generate_nconf@plt+0x3466c4>
   271a8:	stmdbls	sl, {r0, r1, r3, r5, r9, sl, lr}
   271ac:	strls	r4, [r1, #-1592]	; 0xfffff9c8
   271b0:	strls	r9, [r0, #-514]	; 0xfffffdfe
   271b4:			; <UNDEFINED> instruction: 0xf7f39a0d
   271b8:	ldr	lr, [r5], r4, asr #19
   271bc:	strcs	r4, [r0], #-2335	; 0xfffff6e1
   271c0:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   271c4:	b	2e518c <ASN1_generate_nconf@plt+0x2cabec>
   271c8:			; <UNDEFINED> instruction: 0xf7f36830
   271cc:	stmdals	sl, {r2, r4, r6, r8, fp, sp, lr, pc}
   271d0:	ldmdbmi	fp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}
   271d4:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
   271d8:	ldmdbmi	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   271dc:	ldrbtmi	r4, [r9], #-1580	; 0xfffff9d4
   271e0:			; <UNDEFINED> instruction: 0xf7f1e7ef
   271e4:	svclt	0x0000ef4e
   271e8:	andeq	r7, r5, r4, lsr #24
   271ec:	andeq	r1, r0, r0, ror r5
   271f0:	andeq	r6, r5, ip, asr #6
   271f4:	andeq	r7, r5, r8, ror #23
   271f8:	andeq	ip, r2, sl, ror #21
   271fc:			; <UNDEFINED> instruction: 0xfffffd5b
   27200:	andeq	r1, r0, r0, lsr #11
   27204:	andeq	sl, r2, sl, asr #21
   27208:	strheq	r1, [r3], -r0
   2720c:	andeq	r7, r5, sl, lsr #21
   27210:	andeq	r0, r3, r8, lsr #31
   27214:	andeq	r0, r3, r2, asr #30
   27218:	andeq	r0, r3, sl, ror lr
   2721c:	andeq	r6, r5, lr, lsr #1
   27220:	andeq	r3, r3, r2, ror pc
   27224:	andeq	r0, r3, lr, ror #27
   27228:	strdeq	r0, [r3], -r8
   2722c:	andeq	fp, r2, r2, lsl r8
   27230:	ldrdeq	r0, [r3], -r4
   27234:	andeq	r0, r3, r4, asr #28
   27238:	andeq	r0, r3, r6, asr lr
   2723c:	andeq	r0, r3, r4, lsr lr
   27240:	andeq	lr, r2, lr, lsr r7
   27244:	andeq	r0, r3, r2, asr #27
   27248:			; <UNDEFINED> instruction: 0x4614b510
   2724c:	addlt	r4, r2, lr, lsl sl
   27250:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   27254:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   27258:			; <UNDEFINED> instruction: 0xf04f9301
   2725c:			; <UNDEFINED> instruction: 0x232a0300
   27260:	andcc	pc, r3, sp, lsl #17
   27264:			; <UNDEFINED> instruction: 0x232eb9f8
   27268:	andcc	pc, r3, sp, lsl #17
   2726c:			; <UNDEFINED> instruction: 0xf7ef4620
   27270:			; <UNDEFINED> instruction: 0xf10ded96
   27274:	andcs	r0, r1, #-1073741824	; 0xc0000000
   27278:	mrc	7, 4, APSR_nzcv, cr6, cr1, {7}
   2727c:			; <UNDEFINED> instruction: 0xf7ef4620
   27280:	movwcs	lr, #3470	; 0xd8e
   27284:	tstcs	fp, sl, lsl r6
   27288:	stcl	7, cr15, [r2, #-968]!	; 0xfffffc38
   2728c:	blmi	3f9ad4 <ASN1_generate_nconf@plt+0x3df534>
   27290:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27294:	blls	81304 <ASN1_generate_nconf@plt+0x66d64>
   27298:			; <UNDEFINED> instruction: 0xf04f405a
   2729c:	tstle	r0, r0, lsl #6
   272a0:	andlt	r2, r2, r1
   272a4:	stmdacs	r1, {r4, r8, sl, fp, ip, sp, pc}
   272a8:			; <UNDEFINED> instruction: 0x232bbf04
   272ac:	andcc	pc, r3, sp, lsl #17
   272b0:	stmdacs	r2, {r2, r3, r4, r6, r7, ip, lr, pc}
   272b4:	stmdacs	r3, {r1, r3, r4, r6, r7, ip, lr, pc}
   272b8:	movwcs	fp, #44804	; 0xaf04
   272bc:	andcc	pc, r3, sp, lsl #17
   272c0:			; <UNDEFINED> instruction: 0xf7f1e7d4
   272c4:	svclt	0x0000eede
   272c8:			; <UNDEFINED> instruction: 0x000577ba
   272cc:	andeq	r1, r0, r0, ror r5
   272d0:	andeq	r7, r5, ip, ror r7
   272d4:	blmi	ff379e0c <ASN1_generate_nconf@plt+0xff35f86c>
   272d8:	push	{r1, r3, r4, r5, r6, sl, lr}
   272dc:			; <UNDEFINED> instruction: 0xb0914ff0
   272e0:	pkhtbmi	r5, r9, r3, asr #17
   272e4:	strcs	r4, [r0], #-1664	; 0xfffff980
   272e8:	movwls	r6, #63515	; 0xf81b
   272ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   272f0:	b	ae52b4 <ASN1_generate_nconf@plt+0xacad14>
   272f4:	tstlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   272f8:			; <UNDEFINED> instruction: 0x460644fb
   272fc:	b	fe9e52c8 <ASN1_generate_nconf@plt+0xfe9cad28>
   27300:			; <UNDEFINED> instruction: 0xf386fab6
   27304:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   27308:	strls	r2, [r9], #-514	; 0xfffffdfe
   2730c:	strls	r0, [ip], #-2395	; 0xfffff6a5
   27310:	andne	lr, sl, #3358720	; 0x334000
   27314:	svclt	0x000842a0
   27318:	strmi	r2, [r7], -r1, lsl #6
   2731c:	blmi	fef940d0 <ASN1_generate_nconf@plt+0xfef79b30>
   27320:	strtmi	r4, [r2], r0, lsr #13
   27324:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   27328:	ldrtmi	r9, [r8], -r4, lsl #6
   2732c:	ldm	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27330:			; <UNDEFINED> instruction: 0xf7f34630
   27334:			; <UNDEFINED> instruction: 0x4620e8be
   27338:	ldcl	7, cr15, [lr], #-968	; 0xfffffc38
   2733c:			; <UNDEFINED> instruction: 0xf7f14640
   27340:	ldrbmi	lr, [r0], -sl, lsr #30
   27344:	cdp2	0, 9, cr15, cr8, cr3, {1}
   27348:	stmdals	ip, {r0, r1, r4, r5, r7, r8, fp, lr}
   2734c:	ldrbtmi	r2, [r9], #-691	; 0xfffffd4d
   27350:	mcrr	7, 15, pc, r4, cr0	; <UNPREDICTABLE>
   27354:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
   27358:	stm	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2735c:	bmi	febef368 <ASN1_generate_nconf@plt+0xfebd4dc8>
   27360:	ldrbtmi	r4, [sl], #-2986	; 0xfffff456
   27364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27368:	subsmi	r9, sl, pc, lsl #22
   2736c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27370:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   27374:	pop	{r0, r4, ip, sp, pc}
   27378:	bmi	fe9cb340 <ASN1_generate_nconf@plt+0xfe9b0da0>
   2737c:	movwls	r4, #22044	; 0x561c
   27380:	stmibmi	r7!, {r1, r3, r4, r7, r9, sl, lr}
   27384:			; <UNDEFINED> instruction: 0xf85b4630
   27388:			; <UNDEFINED> instruction: 0xf04f3002
   2738c:	ldrbtmi	r1, [r9], #-1281	; 0xfffffaff
   27390:	movwls	r6, #18458	; 0x481a
   27394:	ldm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27398:	strbmi	r4, [r9], -r2, lsr #21
   2739c:			; <UNDEFINED> instruction: 0xf10d4640
   273a0:	ldrbtmi	r0, [sl], #-2340	; 0xfffff6dc
   273a4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   273a8:	blx	fff63448 <ASN1_generate_nconf@plt+0xfff48ea8>
   273ac:			; <UNDEFINED> instruction: 0xf0269006
   273b0:	strmi	pc, [r2], -r9, lsr #28
   273b4:	rsbsle	r2, ip, r0, lsl #16
   273b8:			; <UNDEFINED> instruction: 0xdc702a08
   273bc:	blle	ffdae510 <ASN1_generate_nconf@plt+0xffd93f70>
   273c0:	bcs	273bcc <ASN1_generate_nconf@plt+0x25962c>
   273c4:	movwge	sp, #10483	; 0x28f3
   273c8:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   273cc:			; <UNDEFINED> instruction: 0x47184413
   273d0:	andeq	r0, r0, pc, lsr r0
   273d4:			; <UNDEFINED> instruction: 0xffffffdf
   273d8:	andeq	r0, r0, r3, asr r0
   273dc:	andeq	r0, r0, pc, lsr #32
   273e0:	andeq	r0, r0, r9, lsr #32
   273e4:	andeq	r0, r0, r1, asr #1
   273e8:	strheq	r0, [r0], -r9
   273ec:	strheq	r0, [r0], -r1
   273f0:	andeq	r0, r0, r1, lsr #1
   273f4:	andeq	r0, r0, sp, lsl #1
   273f8:	strne	pc, [r1, #-79]	; 0xffffffb1
   273fc:	strcs	lr, [r3, #-2007]	; 0xfffff829
   27400:	blls	16135c <ASN1_generate_nconf@plt+0x146dbc>
   27404:	ldmdavs	r8, {r3, r7, r8, fp, lr}
   27408:			; <UNDEFINED> instruction: 0xf7ef4479
   2740c:	blls	161c34 <ASN1_generate_nconf@plt+0x147694>
   27410:	stmibmi	r6, {sl, sp}
   27414:	bls	1b8e9c <ASN1_generate_nconf@plt+0x19e8fc>
   27418:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   2741c:	ldmib	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27420:	stmmi	r3, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
   27424:	strtmi	r2, [r0], r0, lsl #8
   27428:			; <UNDEFINED> instruction: 0xf0274478
   2742c:			; <UNDEFINED> instruction: 0x4638f9f9
   27430:	ldmda	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27434:			; <UNDEFINED> instruction: 0xf7f34630
   27438:			; <UNDEFINED> instruction: 0x4620e83c
   2743c:	bl	fff6540c <ASN1_generate_nconf@plt+0xfff4ae6c>
   27440:			; <UNDEFINED> instruction: 0xf7f14640
   27444:	ldrbmi	lr, [r0], -r8, lsr #29
   27448:	cdp2	0, 1, cr15, cr6, cr3, {1}
   2744c:	stmdals	ip, {r0, r3, r4, r5, r6, r8, fp, lr}
   27450:	ldrbtmi	r2, [r9], #-691	; 0xfffffd4d
   27454:	bl	ff0e541c <ASN1_generate_nconf@plt+0xff0cae7c>
   27458:	str	r2, [r0, r0]
   2745c:			; <UNDEFINED> instruction: 0xf800f027
   27460:			; <UNDEFINED> instruction: 0xf0264641
   27464:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   27468:	strmi	sp, [r4], -r1, lsr #3
   2746c:	ldrb	r4, [ip, -r0, lsl #13]
   27470:			; <UNDEFINED> instruction: 0xf9b6f027
   27474:			; <UNDEFINED> instruction: 0xf0264649
   27478:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2747c:			; <UNDEFINED> instruction: 0xe7f4d197
   27480:			; <UNDEFINED> instruction: 0xffeef026
   27484:	ldr	r4, [r2, r4, lsl #12]
   27488:			; <UNDEFINED> instruction: 0xffeaf026
   2748c:	str	r9, [lr, r5]
   27490:			; <UNDEFINED> instruction: 0xffe6f026
   27494:			; <UNDEFINED> instruction: 0xf0232100
   27498:	strmi	pc, [r2], pc, asr #26
   2749c:	vabdl.s32	q7, d18, d7
   274a0:	bcs	7c01c <ASN1_generate_nconf@plt+0x61a7c>
   274a4:			; <UNDEFINED> instruction: 0xf022d883
   274a8:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   274ac:	svcge	0x007ff47f
   274b0:	ldrdls	lr, [r7], -fp
   274b4:			; <UNDEFINED> instruction: 0xf9a4f027
   274b8:			; <UNDEFINED> instruction: 0xf0274680
   274bc:			; <UNDEFINED> instruction: 0xf1b8f997
   274c0:	bls	1eb0cc <ASN1_generate_nconf@plt+0x1d0b2c>
   274c4:			; <UNDEFINED> instruction: 0xf1b8d073
   274c8:	ldcle	15, cr0, [sl], {0}
   274cc:	blge	32fcd4 <ASN1_generate_nconf@plt+0x315734>
   274d0:	ldrmi	r4, [r0], -r1, lsr #12
   274d4:	cdp2	0, 12, cr15, cr6, cr4, {1}
   274d8:	subsle	r2, pc, r0, lsl #16
   274dc:	andcs	r9, r1, #327680	; 0x50000
   274e0:	tsteq	r5, r8, asr #4	; <UNPREDICTABLE>
   274e4:	stc2	0, cr15, [r6, #-148]	; 0xffffff6c
   274e8:	stmdacs	r0, {r7, r9, sl, lr}
   274ec:	stmdals	r4, {r3, r4, r5, r6, ip, lr, pc}
   274f0:	ldmib	sp, {r0, r4, r6, r8, fp, lr}^
   274f4:	stmdavs	r0, {r1, r3, r8, r9, sp}
   274f8:			; <UNDEFINED> instruction: 0xf7ef4479
   274fc:			; <UNDEFINED> instruction: 0xf1bae990
   27500:	rsble	r0, pc, r0, lsl #30
   27504:			; <UNDEFINED> instruction: 0xf7f24650
   27508:	strmi	lr, [r4], -r0, lsl #31
   2750c:			; <UNDEFINED> instruction: 0xf43f2c00
   27510:	strtmi	sl, [r9], -ip, lsl #30
   27514:			; <UNDEFINED> instruction: 0xf7ef4638
   27518:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   2751c:	svcge	0x0005f43f
   27520:	ldrtmi	r9, [fp], -fp, lsl #20
   27524:	strtmi	r9, [r0], -sl, lsl #18
   27528:			; <UNDEFINED> instruction: 0xf7f19600
   2752c:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   27530:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {1}
   27534:	bge	23013c <ASN1_generate_nconf@plt+0x215b9c>
   27538:			; <UNDEFINED> instruction: 0x46204619
   2753c:	svc	0x0004f7f2
   27540:			; <UNDEFINED> instruction: 0xf7f19808
   27544:	pkhtbmi	lr, r1, r0, asr #24
   27548:			; <UNDEFINED> instruction: 0xf7f09808
   2754c:			; <UNDEFINED> instruction: 0xf1b9e866
   27550:	svclt	0x00180f00
   27554:	strmi	r2, [r5], -r0, lsl #16
   27558:	ldmdbmi	r8!, {r0, r1, r3, r6, r8, ip, lr, pc}
   2755c:	adccs	r4, r2, #72, 12	; 0x4800000
   27560:	tstls	r6, r9, ror r4
   27564:	bl	ee552c <ASN1_generate_nconf@plt+0xecaf8c>
   27568:	stmdbls	r6, {r3, r5, r9, sl, lr}
   2756c:			; <UNDEFINED> instruction: 0xf7f022a3
   27570:	stmdbls	ip, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   27574:			; <UNDEFINED> instruction: 0x46404a32
   27578:	tstls	sp, r5, lsl #22
   2757c:	tstls	r2, sp, lsl #18
   27580:	movwls	r4, #58913	; 0xe621
   27584:			; <UNDEFINED> instruction: 0xf85b2300
   27588:	bls	27b598 <ASN1_generate_nconf@plt+0x260ff8>
   2758c:	strls	r9, [r1, #-768]	; 0xfffffd00
   27590:	mrc	7, 4, APSR_nzcv, cr6, cr1, {7}
   27594:			; <UNDEFINED> instruction: 0xf47f2800
   27598:	strb	sl, [r6], sl, asr #30
   2759c:	strmi	r9, [r4], -r4, lsl #22
   275a0:	strtmi	r4, [r0], r8, lsr #18
   275a4:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   275a8:	ldmdb	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   275ac:	stmdavs	r0, {r0, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   275b0:	andls	sl, r6, #163840	; 0x28000
   275b4:	stc2	0, cr15, [r6], {38}	; 0x26
   275b8:			; <UNDEFINED> instruction: 0xf43f2800
   275bc:	blls	2d331c <ASN1_generate_nconf@plt+0x2b8d7c>
   275c0:	blcs	4dde0 <ASN1_generate_nconf@plt+0x33840>
   275c4:			; <UNDEFINED> instruction: 0xf5b3dd12
   275c8:			; <UNDEFINED> instruction: 0xf77f4f80
   275cc:	stmdals	r4, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   275d0:	addmi	pc, r0, #1325400064	; 0x4f000000
   275d4:	stmdavs	r0, {r2, r3, r4, r8, fp, lr}
   275d8:			; <UNDEFINED> instruction: 0xf7ef4479
   275dc:	ldrb	lr, [r5, -r0, lsr #18]!
   275e0:	strt	r4, [r2], r4, lsl #12
   275e4:	stc	7, cr15, [r8, #-960]	; 0xfffffc40
   275e8:	str	r4, [pc, r4, lsl #12]
   275ec:			; <UNDEFINED> instruction: 0x46904614
   275f0:			; <UNDEFINED> instruction: 0x4602e69b
   275f4:	ldmdbmi	r5, {r2, fp, ip, pc}
   275f8:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
   275fc:			; <UNDEFINED> instruction: 0xf7ef6800
   27600:	str	lr, [sl, lr, lsl #18]!
   27604:	ldc	7, cr15, [ip, #-964]!	; 0xfffffc3c
   27608:	andeq	r7, r5, r4, lsr r7
   2760c:	andeq	r1, r0, r0, ror r5
   27610:	andeq	r7, r5, r4, lsl r7
   27614:	andeq	r1, r0, r0, lsr #11
   27618:	ldrdeq	r0, [r3], -lr
   2761c:	andeq	r7, r5, sl, lsr #13
   27620:			; <UNDEFINED> instruction: 0xfffffeb7
   27624:	andeq	r1, r5, lr, asr #26
   27628:	andeq	r0, r3, ip, lsr r0
   2762c:	ldrdeq	sl, [r2], -lr
   27630:	andeq	r1, r5, r8, asr #25
   27634:	ldrdeq	r0, [r3], -sl
   27638:	andeq	r0, r3, r4, ror #25
   2763c:	andeq	r0, r3, ip, asr #25
   27640:	andeq	r1, r0, ip, lsr #11
   27644:	muleq	r2, lr, r3
   27648:	andeq	r0, r3, r4, ror fp
   2764c:	andeq	r0, r3, r2, lsr #24
   27650:	push	{r0, r1, r5, r6, r9, fp, lr}
   27654:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   27658:	svcmi	0x0062b083
   2765c:			; <UNDEFINED> instruction: 0xf9a2f026
   27660:	strtmi	r2, [r8], r0, lsl #10
   27664:	ldrbtmi	r4, [pc], #-1580	; 2766c <ASN1_generate_nconf@plt+0xd0cc>
   27668:			; <UNDEFINED> instruction: 0xf0264606
   2766c:	mcrrne	12, 12, pc, r3, cr11	; <UNPREDICTABLE>
   27670:	blcs	193d78 <ASN1_generate_nconf@plt+0x1797d8>
   27674:	andge	sp, r2, #16318464	; 0xf90000
   27678:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2767c:			; <UNDEFINED> instruction: 0x4710441a
   27680:	andeq	r0, r0, r5, lsr #1
   27684:			; <UNDEFINED> instruction: 0xffffffeb
   27688:	andeq	r0, r0, r7, ror #1
   2768c:	andeq	r0, r0, r9, lsl r0
   27690:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   27694:	ldrdeq	r0, [r0], -r7
   27698:	ldc2	0, cr15, [r4], #152	; 0x98
   2769c:	cfstrdne	mvd2, [r3], {1}
   276a0:	mvnle	r2, r0, lsl #16
   276a4:			; <UNDEFINED> instruction: 0xf8acf027
   276a8:	teqle	fp, r0, lsl #16
   276ac:	andeq	pc, r5, #72, 4	; 0x80000004
   276b0:			; <UNDEFINED> instruction: 0x46402172
   276b4:			; <UNDEFINED> instruction: 0xff32f024
   276b8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   276bc:			; <UNDEFINED> instruction: 0x4628d05c
   276c0:	andeq	pc, r5, #72, 4	; 0x80000004
   276c4:			; <UNDEFINED> instruction: 0xf0242177
   276c8:	strmi	pc, [r1], r9, lsr #30
   276cc:	rsbsle	r2, r6, r0, lsl #16
   276d0:	subsle	r2, r5, r0, lsl #24
   276d4:	ldcl	7, cr15, [r8], {239}	; 0xef
   276d8:	cmnlt	r8, #5242880	; 0x500000
   276dc:	b	8656a4 <ASN1_generate_nconf@plt+0x84b104>
   276e0:	stmdblt	r0!, {r3, r5, r6, sp, lr}
   276e4:	stmdavs	r8!, {r1, r3, r5, sp, lr, pc}^
   276e8:			; <UNDEFINED> instruction: 0xf7f14659
   276ec:	movwcs	lr, #3520	; 0xdc0
   276f0:			; <UNDEFINED> instruction: 0x461a4650
   276f4:			; <UNDEFINED> instruction: 0xf7f24619
   276f8:	strmi	lr, [r3], r8, asr #19
   276fc:	mvnsle	r2, r0, lsl #16
   27700:			; <UNDEFINED> instruction: 0xf7f26868
   27704:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
   27708:	ldmdbmi	r7!, {r2, r3, r4, r6, r8, ip, lr, pc}
   2770c:	ldmdami	r7!, {r0, r1, r6, r9, sl, lr}
   27710:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   27714:	ldmdavs	r0!, {r1, r2, r3, r4, r5, fp, ip, lr}
   27718:	stm	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2771c:			; <UNDEFINED> instruction: 0xf7f26830
   27720:	and	lr, fp, sl, lsr #29
   27724:	strcs	r4, [r0, #-2865]	; 0xfffff4cf
   27728:			; <UNDEFINED> instruction: 0x46324931
   2772c:	strtmi	r4, [sl], r9, lsr #13
   27730:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   27734:	ldmdavs	r8, {r0, sl, sp}
   27738:	ldmda	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2773c:			; <UNDEFINED> instruction: 0xf7f24650
   27740:	strbmi	lr, [r8], -lr, lsr #22
   27744:	stc	7, cr15, [r6, #-964]!	; 0xfffffc3c
   27748:			; <UNDEFINED> instruction: 0xf7f24628
   2774c:	strtmi	lr, [r0], -lr, ror #29
   27750:	pop	{r0, r1, ip, sp, pc}
   27754:			; <UNDEFINED> instruction: 0xf0268ff0
   27758:	strmi	pc, [r5], -r3, lsl #29
   2775c:			; <UNDEFINED> instruction: 0xf026e785
   27760:			; <UNDEFINED> instruction: 0x4680fe7f
   27764:	stmdami	r3!, {r0, r7, r8, r9, sl, sp, lr, pc}
   27768:	strtmi	r2, [r5], -r0, lsl #8
   2776c:	ldrbtmi	r4, [r8], #-1697	; 0xfffff95f
   27770:			; <UNDEFINED> instruction: 0xf02746a2
   27774:	ubfx	pc, r5, #16, #2
   27778:	strmi	r4, [r1], r5, lsl #12
   2777c:	ldrb	r2, [sp, r1, lsl #8]
   27780:	strtmi	r4, [r2], -r3, lsr #12
   27784:	ldrbmi	r4, [r0], -r1, lsr #12
   27788:	ldmdb	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2778c:	mvnslt	r4, r5, lsl #12
   27790:	and	r4, fp, r6, lsr #12
   27794:			; <UNDEFINED> instruction: 0xf7ee6868
   27798:			; <UNDEFINED> instruction: 0x4601efde
   2779c:	tstls	r1, r8, asr #12
   277a0:	blx	fe063834 <ASN1_generate_nconf@plt+0xfe049294>
   277a4:	strbmi	r9, [r8], -r1, lsl #18
   277a8:	svc	0x00d2f7ef
   277ac:			; <UNDEFINED> instruction: 0xf7f26868
   277b0:			; <UNDEFINED> instruction: 0x4631eb38
   277b4:			; <UNDEFINED> instruction: 0xf1064286
   277b8:	blle	ffae8fc4 <ASN1_generate_nconf@plt+0xffacea24>
   277bc:			; <UNDEFINED> instruction: 0x4605e7be
   277c0:	ldr	r2, [fp, r1, lsl #8]!
   277c4:	strbmi	r4, [r8], -r9, lsr #12
   277c8:			; <UNDEFINED> instruction: 0xf7f0465c
   277cc:			; <UNDEFINED> instruction: 0xe7b5eb3a
   277d0:	strbmi	r4, [r3], -r9, lsl #18
   277d4:	ldrtmi	r4, [r2], -r5, lsl #16
   277d8:	strcs	r4, [r1], #-1145	; 0xfffffb87
   277dc:	svclt	0x0000e79a
   277e0:	andeq	r1, r5, sl, asr fp
   277e4:	andeq	r7, r5, r6, lsr #7
   277e8:			; <UNDEFINED> instruction: 0x00030bba
   277ec:	andeq	r1, r0, r0, lsr #11
   277f0:	andeq	sl, r2, r6, asr #5
   277f4:	andeq	r1, r5, r2, asr #20
   277f8:	andeq	r0, r3, r8, lsl fp
   277fc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   27800:			; <UNDEFINED> instruction: 0x47706018
   27804:			; <UNDEFINED> instruction: 0x0005ebba
   27808:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   2780c:	mcrrne	8, 1, r6, r3, cr8
   27810:	ldrbmi	sp, [r0, -r0, lsl #2]!
   27814:			; <UNDEFINED> instruction: 0xf7f12100
   27818:	svclt	0x0000b94f
   2781c:	andeq	r8, r5, sl, ror #16
   27820:			; <UNDEFINED> instruction: 0xb097b5f0
   27824:			; <UNDEFINED> instruction: 0x460d4e1c
   27828:			; <UNDEFINED> instruction: 0x466f4b1c
   2782c:	ldmdbmi	ip, {r1, r2, r3, r4, r5, r6, sl, lr}
   27830:	subscs	r4, r1, #4, 12	; 0x400000
   27834:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   27838:			; <UNDEFINED> instruction: 0x46384e1a
   2783c:	tstls	r5, #1769472	; 0x1b0000
   27840:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27844:	ldcl	7, cr15, [r6, #960]!	; 0x3c0
   27848:			; <UNDEFINED> instruction: 0x4620447e
   2784c:	smlatbcs	r0, ip, r1, fp
   27850:			; <UNDEFINED> instruction: 0xf7ef4628
   27854:			; <UNDEFINED> instruction: 0x4639ebbe
   27858:	strtmi	r4, [r0], -r2, lsl #12
   2785c:	svc	0x00def7ee
   27860:			; <UNDEFINED> instruction: 0x462a4b11
   27864:	ldmpl	r0!, {r0, r5, r9, sl, lr}^
   27868:	mcr	7, 2, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   2786c:	strtmi	r2, [r0], -r0, lsl #6
   27870:	tstcs	fp, sl, lsl r6
   27874:	b	1b65844 <ASN1_generate_nconf@plt+0x1b4b2a4>
   27878:	bmi	32f884 <ASN1_generate_nconf@plt+0x3152e4>
   2787c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   27880:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27884:	subsmi	r9, sl, r5, lsl fp
   27888:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2788c:	andslt	sp, r7, r1, lsl #2
   27890:			; <UNDEFINED> instruction: 0xf7f1bdf0
   27894:	svclt	0x0000ebf6
   27898:	andeq	r7, r5, r0, ror #3
   2789c:	andeq	r1, r0, r0, ror r5
   278a0:	strdeq	r0, [r3], -lr
   278a4:	andeq	r7, r5, r4, asr #3
   278a8:	andeq	r1, r0, r8, lsl r5
   278ac:	andeq	r7, r5, lr, lsl #3
   278b0:			; <UNDEFINED> instruction: 0xf5b1b530
   278b4:	ldmdavs	r5, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
   278b8:	bmi	213acc <ASN1_generate_nconf@plt+0x1f952c>
   278bc:			; <UNDEFINED> instruction: 0xf44fbf28
   278c0:			; <UNDEFINED> instruction: 0x460c717a
   278c4:	andls	r4, r0, fp, lsl #12
   278c8:			; <UNDEFINED> instruction: 0x4628447a
   278cc:			; <UNDEFINED> instruction: 0xf7f12101
   278d0:			; <UNDEFINED> instruction: 0x4620e950
   278d4:	ldclt	0, cr11, [r0, #-12]!
   278d8:	andeq	r0, r3, r0, asr #21
   278dc:			; <UNDEFINED> instruction: 0x4607b5f8
   278e0:			; <UNDEFINED> instruction: 0x460e4b10
   278e4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   278e8:	stcle	13, cr2, [lr, #-0]
   278ec:	streq	lr, [r5, #2817]	; 0xb01
   278f0:	and	r4, r1, ip, lsl #12
   278f4:	andle	r4, r8, ip, lsr #5
   278f8:	bleq	165a50 <ASN1_generate_nconf@plt+0x14b4b0>
   278fc:	rscsle	r2, r9, r0, lsl #16
   27900:			; <UNDEFINED> instruction: 0xf7f2210f
   27904:	adcmi	lr, ip, #56, 22	; 0xe000
   27908:	stmdbmi	r7, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2790c:	vst1.8	{d20-d22}, [pc :256], r0
   27910:	ldrbtmi	r7, [r9], #-608	; 0xfffffda0
   27914:	stmdb	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27918:			; <UNDEFINED> instruction: 0xf7f12001
   2791c:	ldrtmi	lr, [r8], -r6, lsl #28
   27920:	ldc	7, cr15, [r8], {242}	; 0xf2
   27924:	ldrdeq	lr, [r5], -r4
   27928:	andeq	r0, r3, lr, ror sl
   2792c:	blmi	d5496c <ASN1_generate_nconf@plt+0xd3a3cc>
   27930:	mvnsmi	lr, sp, lsr #18
   27934:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   27938:	vfma.f32	d4, d13, d18
   2793c:	ldmdbmi	r2!, {r2, r4, r5, r9, lr}
   27940:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   27944:	blvs	165a94 <ASN1_generate_nconf@plt+0x14b4f4>
   27948:	stcge	8, cr6, [r4, #-364]	; 0xfffffe94
   2794c:	svcge	0x00035861
   27950:	stmdavs	r9, {r1, r2, r3, r5, sl, fp, lr}
   27954:	ldrne	pc, [r4], #-2253	; 0xfffff733
   27958:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   2795c:	eorsvs	r6, r8, sl, lsr #32
   27960:	bllt	8f8b58 <ASN1_generate_nconf@plt+0x8de5b8>
   27964:	blmi	afa214 <ASN1_generate_nconf@plt+0xadfc74>
   27968:	stmiapl	r4!, {r0, r1, r3, r5, r8, fp, lr}
   2796c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   27970:	stmdavs	r0!, {r1, r3, r4, r7, fp, sp, lr}
   27974:	svc	0x0052f7ee
   27978:	stmdavs	sl!, {r0, r4, r5, r9, sl, lr}
   2797c:			; <UNDEFINED> instruction: 0xf7f26820
   27980:	stmdbmi	r6!, {r4, r6, sl, fp, sp, lr, pc}
   27984:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   27988:	svc	0x0048f7ee
   2798c:	blmi	7ba224 <ASN1_generate_nconf@plt+0x79fc84>
   27990:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27994:			; <UNDEFINED> instruction: 0xf8dd681a
   27998:	subsmi	r3, sl, r4, lsl r4
   2799c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   279a0:	vrhadd.s8	d13, d13, d27
   279a4:	pop	{r2, r3, r4, r8, sl, fp, lr}
   279a8:	strdlt	r4, [r3], -r0
   279ac:			; <UNDEFINED> instruction: 0xf10d4770
   279b0:	vst2.8	{d16-d17}, [pc :64], r4
   279b4:	andls	r6, r1, #128, 6
   279b8:			; <UNDEFINED> instruction: 0x46404619
   279bc:	strls	r2, [r0], -r1, lsl #4
   279c0:	svc	0x0026f7f0
   279c4:	stcle	8, cr2, [r8], {-0}
   279c8:	blcs	c1abc <ASN1_generate_nconf@plt+0xa751c>
   279cc:	blmi	59ea10 <ASN1_generate_nconf@plt+0x584470>
   279d0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   279d4:	bicsle	r2, r9, r0, lsl #22
   279d8:	bmi	5218f0 <ASN1_generate_nconf@plt+0x507350>
   279dc:	ldmdavs	r8!, {r0, r1, r6, r9, sl, lr}
   279e0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   279e4:	stmia	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   279e8:	blcs	c1adc <ASN1_generate_nconf@plt+0xa753c>
   279ec:	stmdami	pc, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
   279f0:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   279f4:	mrc	7, 7, APSR_nzcv, cr4, cr0, {7}
   279f8:			; <UNDEFINED> instruction: 0xf7f1e7e9
   279fc:	svclt	0x0000eb42
   27a00:	andeq	lr, r5, r8, ror sl
   27a04:	andeq	r7, r5, sl, asr #1
   27a08:	andeq	r1, r0, r0, ror r5
   27a0c:	andeq	r7, r5, ip, lsr #1
   27a10:	andeq	r1, r0, r0, lsr #11
   27a14:	andeq	lr, r5, ip, asr #20
   27a18:	andeq	r0, r3, r2, lsr sl
   27a1c:	strdeq	r8, [r3], -sl
   27a20:	andeq	r7, r5, ip, ror r0
   27a24:	andeq	lr, r5, r8, ror #19
   27a28:	andeq	r0, r3, sl, ror #19
   27a2c:			; <UNDEFINED> instruction: 0xfffffebb
   27a30:	svcmi	0x00f0e92d
   27a34:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   27a38:	strmi	fp, [r8], r5, lsl #1
   27a3c:	ldrmi	r4, [pc], -r4, lsr #19
   27a40:			; <UNDEFINED> instruction: 0xf50d9200
   27a44:	bmi	fe8fc84c <ASN1_generate_nconf@plt+0xfe8e22ac>
   27a48:	strcs	r4, [r0], #-1145	; 0xfffffb87
   27a4c:	strmi	r3, [r6], -ip, lsl #6
   27a50:	stmpl	sl, {fp, ip, pc}
   27a54:	ldmdavs	r2, {r0, r2, r5, r6, r8, sp}
   27a58:			; <UNDEFINED> instruction: 0xf04f601a
   27a5c:	strtmi	r0, [r3], -r0, lsl #4
   27a60:	eorsvs	r4, r4, r2, lsr #12
   27a64:			; <UNDEFINED> instruction: 0xf7f29701
   27a68:	svcmi	0x009be974
   27a6c:	adcmi	r4, r0, #2130706432	; 0x7f000000
   27a70:			; <UNDEFINED> instruction: 0x4620bfd8
   27a74:	stmdals	r0, {r0, r1, r2, r4, r5, r8, sl, fp, ip, lr, pc}
   27a78:	svc	0x0002f7f0
   27a7c:	cmncs	ip, r2, lsl #4
   27a80:	andeq	pc, r0, r8, asr #17
   27a84:			; <UNDEFINED> instruction: 0xf7f04605
   27a88:	blls	a2818 <ASN1_generate_nconf@plt+0x88278>
   27a8c:	strmi	r4, [r0], r3, lsr #5
   27a90:			; <UNDEFINED> instruction: 0xf60ddc3c
   27a94:	vst3.8	{d16-d18}, [pc], ip
   27a98:	strtmi	r6, [r8], -r0, lsl #4
   27a9c:			; <UNDEFINED> instruction: 0xf7f04621
   27aa0:	stmdacs	r0, {r2, r4, r6, fp, sp, lr, pc}
   27aa4:	stmdavs	r2!, {r0, r3, r4, r8, sl, fp, ip, lr, pc}
   27aa8:	movtpl	pc, #29252	; 0x7244	; <UNPREDICTABLE>
   27aac:	cmpeq	r4, #536870924	; 0x2000000c	; <UNPREDICTABLE>
   27ab0:	umaalle	r4, r6, sl, r2
   27ab4:	cmpvc	r0, #68, 12	; 0x4400000	; <UNPREDICTABLE>
   27ab8:	cmpmi	r3, #1342177292	; 0x5000000c	; <UNPREDICTABLE>
   27abc:			; <UNDEFINED> instruction: 0xf000429a
   27ac0:	stmibmi	r6, {r2, r3, r7, pc}
   27ac4:	andcs	r4, r6, r2, asr #12
   27ac8:			; <UNDEFINED> instruction: 0xf7ff4479
   27acc:	blls	a7790 <ASN1_generate_nconf@plt+0x8d1f0>
   27ad0:	vstrle	d2, [r2, #-0]
   27ad4:			; <UNDEFINED> instruction: 0xf7f02000
   27ad8:	blmi	fe0a31f0 <ASN1_generate_nconf@plt+0xfe088c50>
   27adc:			; <UNDEFINED> instruction: 0xf04f2001
   27ae0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   27ae4:	ldmdbmi	pc!, {r1, r3, r4, sp, lr}^	; <UNPREDICTABLE>
   27ae8:	orrpl	pc, r0, #54525952	; 0x3400000
   27aec:	movwcc	r4, #51833	; 0xca79
   27af0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   27af4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   27af8:			; <UNDEFINED> instruction: 0xf04f4051
   27afc:			; <UNDEFINED> instruction: 0xf0400200
   27b00:			; <UNDEFINED> instruction: 0xf50d80e4
   27b04:	andlt	r5, r5, r0, lsl #27
   27b08:	svchi	0x00f0e8bd
   27b0c:			; <UNDEFINED> instruction: 0x46224b76
   27b10:			; <UNDEFINED> instruction: 0xf60d2169
   27b14:	ldrbtmi	r0, [fp], #-1036	; 0xfffffbf4
   27b18:			; <UNDEFINED> instruction: 0xf7f24628
   27b1c:	stmdals	r1, {r1, r3, r4, r8, fp, sp, lr, pc}
   27b20:	ldc	7, cr15, [lr, #960]	; 0x3c0
   27b24:	vst1.8	{d20-d22}, [pc :128], r1
   27b28:	strtmi	r6, [r8], -r0, lsl #4
   27b2c:	stmda	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27b30:	stclle	8, cr2, [pc]	; 27b38 <ASN1_generate_nconf@plt+0xd598>
   27b34:	vadd.i8	d22, d4, d18
   27b38:	vqdmlal.s<illegal width 8>	<illegal reg q10.5>, d2, d3[1]
   27b3c:	addsmi	r0, sl, #84, 6	; 0x50000001
   27b40:	stmdbvc	r3!, {r3, r4, r5, r7, r8, ip, lr, pc}
   27b44:	svclt	0x00182b20
   27b48:	bvs	a4f84 <ASN1_generate_nconf@plt+0x8a9e4>
   27b4c:	blcs	c1bd34 <ASN1_generate_nconf@plt+0xc01794>
   27b50:			; <UNDEFINED> instruction: 0xf89ad16f
   27b54:			; <UNDEFINED> instruction: 0xf10a3001
   27b58:			; <UNDEFINED> instruction: 0xf0130901
   27b5c:			; <UNDEFINED> instruction: 0x464c0fdf
   27b60:			; <UNDEFINED> instruction: 0xf814d004
   27b64:			; <UNDEFINED> instruction: 0xf0133f01
   27b68:	ldrsble	r0, [sl, #255]!	; 0xff
   27b6c:	andcs	r4, r8, #1556480	; 0x17c000
   27b70:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   27b74:	stmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27b78:			; <UNDEFINED> instruction: 0xf0402800
   27b7c:	eorvc	r8, r0, r2, lsl #1
   27b80:	mulcc	r1, sl, r8
   27b84:	adcle	r2, r2, r0, lsl #22
   27b88:	beq	e3fb8 <ASN1_generate_nconf@plt+0xc9a18>
   27b8c:	and	r4, r8, ip, asr #12
   27b90:			; <UNDEFINED> instruction: 0xf80a4652
   27b94:	stmdavc	r3!, {r0, sl, fp, ip, sp}^
   27b98:	beq	a3fc8 <ASN1_generate_nconf@plt+0x89a28>
   27b9c:	blcs	34ba8 <ASN1_generate_nconf@plt+0x1a608>
   27ba0:	blcs	99bcfc <ASN1_generate_nconf@plt+0x98175c>
   27ba4:			; <UNDEFINED> instruction: 0xf7f1d1f4
   27ba8:	stmdavs	r3, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
   27bac:			; <UNDEFINED> instruction: 0xf8337860
   27bb0:	ldrbeq	r2, [r2], #16
   27bb4:	stmiavc	r2!, {r0, r2, r4, r5, r6, r8, sl, ip, lr, pc}
   27bb8:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   27bbc:	ldrble	r0, [r0, #-1243]!	; 0xfffffb25
   27bc0:	mcr	7, 3, pc, cr8, cr1, {7}	; <UNPREDICTABLE>
   27bc4:			; <UNDEFINED> instruction: 0xf8144683
   27bc8:			; <UNDEFINED> instruction: 0xf7f10f02
   27bcc:	ldrbmi	lr, [r2], -r4, ror #28
   27bd0:	andne	lr, fp, r0, asr #20
   27bd4:	stceq	8, cr15, [r1], {10}
   27bd8:	stmdbvc	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   27bdc:	svclt	0x00082b20
   27be0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27be4:	svcge	0x006df47f
   27be8:			; <UNDEFINED> instruction: 0xf44fac03
   27bec:	strtmi	r6, [r1], -r0, lsl #4
   27bf0:			; <UNDEFINED> instruction: 0xf7ef4628
   27bf4:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   27bf8:	svcge	0x0069f77f
   27bfc:	blcs	2c5c90 <ASN1_generate_nconf@plt+0x2ab6f0>
   27c00:	blcs	397868 <ASN1_generate_nconf@plt+0x37d2c8>
   27c04:	strdcs	sp, [r0], -r1
   27c08:	stc	7, cr15, [sl, #-960]!	; 0xfffffc40
   27c0c:			; <UNDEFINED> instruction: 0xf1b84938
   27c10:	eorsle	r0, sp, r0, lsl #30
   27c14:	movwcs	r4, #2103	; 0x837
   27c18:			; <UNDEFINED> instruction: 0x46425879
   27c1c:			; <UNDEFINED> instruction: 0xf7ee5838
   27c20:			; <UNDEFINED> instruction: 0x4604ee92
   27c24:			; <UNDEFINED> instruction: 0xf7f14640
   27c28:			; <UNDEFINED> instruction: 0x2c00eab6
   27c2c:	eorsvs	sp, r4, r7, asr #32
   27c30:	ldmdbmi	r1!, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}
   27c34:	andcs	r4, r6, r2, asr #12
   27c38:			; <UNDEFINED> instruction: 0xf7ff4479
   27c3c:	smlsldx	pc, r6, r7, lr	; <UNPREDICTABLE>
   27c40:	bvs	a507c <ASN1_generate_nconf@plt+0x8aadc>
   27c44:	svccc	0x0001f81a
   27c48:	orrle	r2, r0, r0, lsr #22
   27c4c:	bl	fe8e1c3c <ASN1_generate_nconf@plt+0xfe8c769c>
   27c50:	andsvc	r0, r3, r9, lsl #2
   27c54:			; <UNDEFINED> instruction: 0xdd242900
   27c58:			; <UNDEFINED> instruction: 0xf7f04648
   27c5c:			; <UNDEFINED> instruction: 0x4604ecdc
   27c60:			; <UNDEFINED> instruction: 0xf7f0b330
   27c64:			; <UNDEFINED> instruction: 0xf7f0eebc
   27c68:	pkhtbmi	lr, r1, lr, asr #18
   27c6c:	vst2.8	{d27-d30}, [pc], r0
   27c70:			; <UNDEFINED> instruction: 0xf7f17180
   27c74:			; <UNDEFINED> instruction: 0x4621ecb4
   27c78:			; <UNDEFINED> instruction: 0xf7ef4648
   27c7c:	strmi	lr, [r0], lr, lsr #26
   27c80:	ldmdbmi	lr, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   27c84:	andcs	r4, r6, r2, asr #12
   27c88:			; <UNDEFINED> instruction: 0xf7ff4479
   27c8c:	ldr	pc, [lr, -pc, asr #28]
   27c90:			; <UNDEFINED> instruction: 0x46434818
   27c94:			; <UNDEFINED> instruction: 0x462a5879
   27c98:			; <UNDEFINED> instruction: 0xf7ee5838
   27c9c:			; <UNDEFINED> instruction: 0x4604ee54
   27ca0:	ldmdbmi	r7, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   27ca4:	andcs	r4, r6, r2, asr #12
   27ca8:			; <UNDEFINED> instruction: 0xf7ff4479
   27cac:	smuadx	lr, pc, lr	; <UNPREDICTABLE>
   27cb0:			; <UNDEFINED> instruction: 0x46424914
   27cb4:	ldrbtmi	r2, [r9], #-3
   27cb8:	mrc2	7, 1, pc, cr8, cr15, {7}
   27cbc:	ldmdbmi	r2, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
   27cc0:	ldrbtmi	r2, [r9], #-3
   27cc4:	mrc2	7, 1, pc, cr2, cr15, {7}
   27cc8:			; <UNDEFINED> instruction: 0xf7f1e7b1
   27ccc:	svclt	0x0000e9da
   27cd0:	andeq	r6, r5, r4, asr #31
   27cd4:	andeq	r1, r0, r0, ror r5
   27cd8:	andeq	r6, r5, r0, lsr #31
   27cdc:	muleq	r3, r0, r9
   27ce0:	muleq	r5, r2, r5
   27ce4:	andeq	r6, r5, ip, lsl pc
   27ce8:	andeq	r8, r5, lr, asr r5
   27cec:	andeq	r0, r3, lr, asr r8
   27cf0:	muleq	r0, r8, r5
   27cf4:	strdeq	r1, [r0], -r4
   27cf8:	andeq	r0, r3, r8, ror r7
   27cfc:	andeq	r0, r3, r4, asr r7
   27d00:	andeq	r0, r3, ip, asr r7
   27d04:	andeq	r0, r3, r6, ror r7
   27d08:			; <UNDEFINED> instruction: 0x000307be
   27d0c:	svcmi	0x00f0e92d
   27d10:	blhi	e31cc <ASN1_generate_nconf@plt+0xc8c2c>
   27d14:	smlatbls	r3, sp, r0, fp
   27d18:			; <UNDEFINED> instruction: 0xf8dd4601
   27d1c:	stmib	sp, {r2, r3, pc}^
   27d20:	bmi	ff5b0934 <ASN1_generate_nconf@plt+0xff596394>
   27d24:			; <UNDEFINED> instruction: 0x46404bd6
   27d28:	tstls	r5, sl, ror r4
   27d2c:			; <UNDEFINED> instruction: 0x6703e9dd
   27d30:	ldmib	sp, {r0, r1, r4, r6, r7, fp, ip, lr}^
   27d34:	ldmdavs	fp, {r3, r4, r5, r9, fp, ip, lr}
   27d38:			; <UNDEFINED> instruction: 0xf04f932b
   27d3c:			; <UNDEFINED> instruction: 0xf7ee0300
   27d40:	blmi	ff463900 <ASN1_generate_nconf@plt+0xff449360>
   27d44:	movwls	r4, #17531	; 0x447b
   27d48:	strmi	r9, [r4], -r3
   27d4c:			; <UNDEFINED> instruction: 0xf0002800
   27d50:			; <UNDEFINED> instruction: 0xb127816c
   27d54:	andcs	r4, r1, #61865984	; 0x3b00000
   27d58:			; <UNDEFINED> instruction: 0xf7f12164
   27d5c:	stccs	15, cr14, [r1, #-1000]	; 0xfffffc18
   27d60:			; <UNDEFINED> instruction: 0xf04fbf18
   27d64:			; <UNDEFINED> instruction: 0xf0000900
   27d68:	blls	ec81b0 <ASN1_generate_nconf@plt+0xeadc10>
   27d6c:	strls	r2, [r8, #-1280]	; 0xfffffb00
   27d70:	strtmi	r3, [fp], -r1, lsl #6
   27d74:	adcshi	pc, sl, r0, asr #32
   27d78:	cmncs	r5, sl, lsr #12
   27d7c:			; <UNDEFINED> instruction: 0xf7f14620
   27d80:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   27d84:	teqhi	lr, r0, asr #6	; <UNPREDICTABLE>
   27d88:	andcs	sl, r0, #7168	; 0x1c00
   27d8c:	strtmi	r2, [r0], -r9, ror #2
   27d90:	svc	0x00def7f1
   27d94:	vmlal.s8	q9, d0, d0
   27d98:	ldrtmi	r8, [r1], -fp, lsr #2
   27d9c:	mvnscc	pc, #79	; 0x4f
   27da0:	strtmi	r2, [r0], -r0, lsl #4
   27da4:	bl	8e5d6c <ASN1_generate_nconf@plt+0x8cb7cc>
   27da8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   27dac:	teqhi	r9, r0	; <UNPREDICTABLE>
   27db0:	sbcslt	pc, r4, #14614528	; 0xdf0000
   27db4:	strcs	r2, [r0, -r1, lsl #12]
   27db8:	bhi	4635e0 <ASN1_generate_nconf@plt+0x449040>
   27dbc:			; <UNDEFINED> instruction: 0x46c844fb
   27dc0:			; <UNDEFINED> instruction: 0x463e46b1
   27dc4:			; <UNDEFINED> instruction: 0x4631e01a
   27dc8:			; <UNDEFINED> instruction: 0xf7ee4650
   27dcc:	stmdavs	r1, {r2, r6, r7, sl, fp, sp, lr, pc}^
   27dd0:			; <UNDEFINED> instruction: 0xf1b94607
   27dd4:	andle	r0, r9, r0, lsl #30
   27dd8:	tstls	r3, r8, asr r6
   27ddc:	b	1d65da0 <ASN1_generate_nconf@plt+0x1d4b800>
   27de0:			; <UNDEFINED> instruction: 0xf1b09903
   27de4:	svclt	0x00180900
   27de8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27dec:			; <UNDEFINED> instruction: 0x462868ba
   27df0:	stc	7, cr15, [r8], #-960	; 0xfffffc40
   27df4:			; <UNDEFINED> instruction: 0xf0002800
   27df8:			; <UNDEFINED> instruction: 0x360180de
   27dfc:			; <UNDEFINED> instruction: 0xf7f24650
   27e00:	addmi	lr, r6, #16, 16	; 0x100000
   27e04:			; <UNDEFINED> instruction: 0x464edbdf
   27e08:	cfmadd32cs	mvax6, mvfx4, mvfx0, mvfx1
   27e0c:	sbcshi	pc, r5, r0, asr #32
   27e10:	strtmi	r9, [r8], -r5, lsl #18
   27e14:	b	fede5de4 <ASN1_generate_nconf@plt+0xfedcb844>
   27e18:	suble	r2, r9, r0, lsl #16
   27e1c:	beq	864258 <ASN1_generate_nconf@plt+0x849cb8>
   27e20:	stmiaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   27e24:	strcs	r2, [r1, -r0, lsl #12]
   27e28:	ldrbmi	r4, [r0], -r9, lsr #12
   27e2c:	stmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27e30:	teqle	sp, r1
   27e34:	movwcc	r9, #6970	; 0x1b3a
   27e38:	blge	2dc218 <ASN1_generate_nconf@plt+0x2c1c78>
   27e3c:	svcvs	0x0004f843
   27e40:	mvnsle	r4, r3, asr #10
   27e44:			; <UNDEFINED> instruction: 0xf7f29807
   27e48:	blls	222928 <ASN1_generate_nconf@plt+0x208388>
   27e4c:	tstcs	r1, ip, lsr #20
   27e50:	bl	cd680 <ASN1_generate_nconf@plt+0xb30e0>
   27e54:	subsmi	r0, sl, #128, 24	; 0x8000
   27e58:			; <UNDEFINED> instruction: 0xf002983a
   27e5c:			; <UNDEFINED> instruction: 0xf003021f
   27e60:	svclt	0x0058031f
   27e64:			; <UNDEFINED> instruction: 0xf85c4253
   27e68:	blx	1f3080 <ASN1_generate_nconf@plt+0x1d8ae0>
   27e6c:	andls	pc, r9, r3, lsl #6
   27e70:	tstmi	r3, #32, 12	; 0x2000000
   27e74:	stccc	8, cr15, [r4], {76}	; 0x4c
   27e78:	b	d65e44 <ASN1_generate_nconf@plt+0xd4b8a4>
   27e7c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   27e80:	adchi	pc, r6, r0
   27e84:	movwcs	r9, #2055	; 0x807
   27e88:	ldrmi	sl, [sl], -r9, lsl #18
   27e8c:	andcc	r9, r1, r0, lsl #2
   27e90:			; <UNDEFINED> instruction: 0xf7f0a90b
   27e94:	stmdacs	r0, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
   27e98:	sbcshi	pc, r2, r0
   27e9c:	bicle	r3, r3, r1
   27ea0:	bls	13ac90 <ASN1_generate_nconf@plt+0x1206f0>
   27ea4:	ldmpl	r6, {r1, r3, r4, r5, r6, r8, fp, lr}^
   27ea8:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   27eac:	bl	fe5e5e70 <ASN1_generate_nconf@plt+0xfe5cb8d0>
   27eb0:			; <UNDEFINED> instruction: 0xf7ef4628
   27eb4:	stcls	12, cr14, [r8, #-480]	; 0xfffffe20
   27eb8:			; <UNDEFINED> instruction: 0xf0002d00
   27ebc:			; <UNDEFINED> instruction: 0x462080b2
   27ec0:	stmdb	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27ec4:			; <UNDEFINED> instruction: 0xf7ee4648
   27ec8:	bmi	1ce3820 <ASN1_generate_nconf@plt+0x1cc9280>
   27ecc:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
   27ed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27ed4:	subsmi	r9, sl, fp, lsr #22
   27ed8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27edc:	sbchi	pc, ip, r0, asr #32
   27ee0:	eorlt	r4, sp, r8, lsr #12
   27ee4:	blhi	e31e0 <ASN1_generate_nconf@plt+0xc8c40>
   27ee8:	svchi	0x00f0e8bd
   27eec:	cmncs	r6, r1, lsl #4
   27ef0:			; <UNDEFINED> instruction: 0xf7f14620
   27ef4:	strtmi	lr, [fp], -lr, lsr #30
   27ef8:	cmncs	r5, sl, lsr #12
   27efc:			; <UNDEFINED> instruction: 0xf7f14620
   27f00:	adcmi	lr, r8, #40, 30	; 0xa0
   27f04:	svcge	0x0040f73f
   27f08:	strtmi	r2, [r0], -r8, lsl #2
   27f0c:	stmib	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27f10:	rsbsle	r2, r7, r0, lsl #16
   27f14:	strtmi	sl, [sl], -r7, lsl #22
   27f18:	strtmi	r2, [r0], -r9, ror #2
   27f1c:	svc	0x0018f7f1
   27f20:	svclt	0x00a42800
   27f24:	bge	ad2b54 <ASN1_generate_nconf@plt+0xab85b4>
   27f28:			; <UNDEFINED> instruction: 0xf843db62
   27f2c:	addsmi	r5, sl, #4, 30
   27f30:	stmdals	r7, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   27f34:	b	fe5f04 <ASN1_generate_nconf@plt+0xfcb964>
   27f38:	bge	b4eb5c <ASN1_generate_nconf@plt+0xb345bc>
   27f3c:	subsmi	r9, r9, #41943040	; 0x2800000
   27f40:	ldreq	pc, [pc, #-3]	; 27f45 <ASN1_generate_nconf@plt+0xd9a5>
   27f44:	tsteq	pc, r1	; <UNPREDICTABLE>
   27f48:	submi	fp, sp, #88, 30	; 0x160
   27f4c:	streq	lr, [r0, r2, lsl #22]
   27f50:	ldmne	r8, {r0, r9, sp}
   27f54:			; <UNDEFINED> instruction: 0xf8579b3a
   27f58:	adcmi	r1, sl, r4, lsl #25
   27f5c:	movwcs	r9, #777	; 0x309
   27f60:	ldrmi	r4, [r9], -sl, lsl #6
   27f64:	stccs	8, cr15, [r4], {71}	; 0x47
   27f68:	andls	sl, r0, #36864	; 0x9000
   27f6c:			; <UNDEFINED> instruction: 0xf7f0aa0b
   27f70:	stmdacs	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
   27f74:	svcge	0x0011f47f
   27f78:	bls	13ac90 <ASN1_generate_nconf@plt+0x1206f0>
   27f7c:	ldmpl	r6, {r1, r2, r6, r8, fp, lr}^
   27f80:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   27f84:	bl	ae5f48 <ASN1_generate_nconf@plt+0xacb9a8>
   27f88:			; <UNDEFINED> instruction: 0xf7eee044
   27f8c:			; <UNDEFINED> instruction: 0xf7f1ed68
   27f90:	strmi	lr, [r1], ip, lsr #27
   27f94:	stmdacs	r0, {r0, r1, ip, pc}
   27f98:	movwcs	sp, #91	; 0x5b
   27f9c:			; <UNDEFINED> instruction: 0x21212204
   27fa0:	ldc	7, cr15, [r2], {239}	; 0xef
   27fa4:	strbmi	r4, [r8], -r9, lsr #12
   27fa8:	mrc	7, 0, APSR_nzcv, cr2, cr0, {7}
   27fac:			; <UNDEFINED> instruction: 0xf7ef4621
   27fb0:			; <UNDEFINED> instruction: 0x4604eb94
   27fb4:			; <UNDEFINED> instruction: 0x46c1e6d9
   27fb8:	ldmdbmi	r8!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   27fbc:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
   27fc0:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
   27fc4:	bl	fe5f8c <ASN1_generate_nconf@plt+0xfcb9ec>
   27fc8:			; <UNDEFINED> instruction: 0xf47f2800
   27fcc:	strb	sl, [pc, -r1, lsr #30]!
   27fd0:	strtmi	r2, [r0], -r2, lsl #2
   27fd4:	stmib	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27fd8:	suble	r2, r4, r0, lsl #16
   27fdc:	bge	28e000 <ASN1_generate_nconf@plt+0x273a60>
   27fe0:	andls	r4, r0, #95420416	; 0x5b00000
   27fe4:	bge	2f9950 <ASN1_generate_nconf@plt+0x2df3b0>
   27fe8:			; <UNDEFINED> instruction: 0xf7f03001
   27fec:	smmlsr	r2, r8, sp, lr
   27ff0:	strcs	r4, [r0, #-2854]	; 0xfffff4da
   27ff4:	stmdbmi	sl!, {r2, r9, fp, ip, pc}
   27ff8:	ldrbtmi	r5, [r9], #-2262	; 0xfffff72a
   27ffc:			; <UNDEFINED> instruction: 0xf7ef6830
   28000:	ldrb	lr, [r5, -lr, ror #21]
   28004:	bls	13ac90 <ASN1_generate_nconf@plt+0x1206f0>
   28008:	ldmpl	r6, {r1, r2, r5, r8, fp, lr}^
   2800c:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   28010:	b	ff965fd4 <ASN1_generate_nconf@plt+0xff94ba34>
   28014:	strcs	r4, [r0, #-2340]	; 0xfffff6dc
   28018:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   2801c:	bl	fffe5fdc <ASN1_generate_nconf@plt+0xfffcba3c>
   28020:	blmi	6e1d5c <ASN1_generate_nconf@plt+0x6c77bc>
   28024:	ldmpl	r6, {r2, r9, fp, ip, pc}^
   28028:	bls	162000 <ASN1_generate_nconf@plt+0x147a60>
   2802c:	blmi	5f9848 <ASN1_generate_nconf@plt+0x5df2a8>
   28030:	ldmdbmi	lr, {r0, r7, r9, sl, lr}
   28034:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   28038:			; <UNDEFINED> instruction: 0xf7ee6818
   2803c:			; <UNDEFINED> instruction: 0xe73eebf0
   28040:	bls	13ac90 <ASN1_generate_nconf@plt+0x1206f0>
   28044:	ldmpl	r6, {r1, r3, r4, r8, fp, lr}^
   28048:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   2804c:	b	ff1e6010 <ASN1_generate_nconf@plt+0xff1cba70>
   28050:	bls	161d10 <ASN1_generate_nconf@plt+0x147770>
   28054:	blmi	379870 <ASN1_generate_nconf@plt+0x35f2d0>
   28058:	ldmpl	r3, {r1, r2, r4, r8, fp, lr}^
   2805c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   28060:	bl	ff766020 <ASN1_generate_nconf@plt+0xff74ba80>
   28064:	blmi	2a1d18 <ASN1_generate_nconf@plt+0x287778>
   28068:	ldmdbmi	r3, {r2, r9, fp, ip, pc}
   2806c:	ldrbtmi	r5, [r9], #-2262	; 0xfffff72a
   28070:			; <UNDEFINED> instruction: 0xf7ef6830
   28074:			; <UNDEFINED> instruction: 0xe71beab4
   28078:	stmda	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2807c:	andeq	r6, r5, r4, ror #25
   28080:	andeq	r1, r0, r0, ror r5
   28084:	andeq	r6, r5, r8, asr #25
   28088:	andeq	r6, r3, r0, asr #18
   2808c:	andeq	r1, r0, r0, lsr #11
   28090:			; <UNDEFINED> instruction: 0x000306b0
   28094:	andeq	r6, r5, lr, lsr fp
   28098:	andeq	r0, r3, ip, lsl #11
   2809c:	andeq	r0, r3, lr, asr r5
   280a0:	strdeq	r0, [r3], -r6
   280a4:	andeq	r0, r3, ip, asr #9
   280a8:	andeq	r0, r3, lr, asr #10
   280ac:	andeq	r0, r3, r6, ror #8
   280b0:	strdeq	r0, [r3], -ip
   280b4:	andeq	r0, r3, ip, asr r4
   280b8:			; <UNDEFINED> instruction: 0x000304ba
   280bc:	svcmi	0x00f0e92d
   280c0:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   280c4:	strcs	r8, [r0], #-2824	; 0xfffff4f8
   280c8:	blne	1f6644c <ASN1_generate_nconf@plt+0x1f4beac>
   280cc:	ldrbcc	pc, [pc, #79]!	; 28123 <ASN1_generate_nconf@plt+0xdb83>	; <UNPREDICTABLE>
   280d0:	blcs	1e66454 <ASN1_generate_nconf@plt+0x1e4beb4>
   280d4:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
   280d8:	blcc	1d6645c <ASN1_generate_nconf@plt+0x1d4bebc>
   280dc:			; <UNDEFINED> instruction: 0xf8dfb0eb
   280e0:	stmpl	sl, {r2, r4, r5, r6, r8, r9, fp, ip, pc}
   280e4:	ldrbtmi	r4, [r9], #1147	; 0x47b
   280e8:	rsbls	r6, r9, #1179648	; 0x120000
   280ec:	andeq	pc, r0, #79	; 0x4f
   280f0:	stmib	sp, {r6, r8, r9, ip, pc}^
   280f4:	vst3.8	{d20-d22}, [pc :256], r5
   280f8:	stmib	sp, {r1, r2, r4, r7, r8, r9, ip, sp, lr}^
   280fc:	stmib	sp, {r0, r1, r2, r4, r5, sl, lr}^
   28100:	stmib	sp, {r0, r3, r4, r5, sl, lr}^
   28104:	stmib	sp, {r0, r1, r3, r4, r5, sl, lr}^
   28108:	ldrtls	r4, [pc], #-1085	; 28110 <ASN1_generate_nconf@plt+0xdb70>
   2810c:	stmib	sp, {r0, r1, r6, sl, ip, pc}^
   28110:	stmib	sp, {r0, r6, r8, sl, ip, lr}^
   28114:			; <UNDEFINED> instruction: 0xf7ef3544
   28118:	andls	lr, r9, r4, lsl #26
   2811c:			; <UNDEFINED> instruction: 0xf0002800
   28120:			; <UNDEFINED> instruction: 0xf7ef80cd
   28124:	strdls	lr, [r8], -lr	; <UNPREDICTABLE>
   28128:			; <UNDEFINED> instruction: 0xf0002800
   2812c:			; <UNDEFINED> instruction: 0xf7ee80c7
   28130:	andls	lr, lr, r6, asr sp
   28134:			; <UNDEFINED> instruction: 0xf0002800
   28138:			; <UNDEFINED> instruction: 0xf8df8466
   2813c:			; <UNDEFINED> instruction: 0x46392b1c
   28140:	mcr	6, 0, r4, cr8, cr0, {1}
   28144:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   28148:			; <UNDEFINED> instruction: 0xf02546a2
   2814c:			; <UNDEFINED> instruction: 0xf8dffc2b
   28150:	strls	r3, [r0, #-2828]!	; 0xfffff4f4
   28154:	ldrbtmi	r4, [fp], #-1696	; 0xfffff960
   28158:	ldrls	r9, [r5], #-1302	; 0xfffffaea
   2815c:	strtls	r4, [r3], #-1699	; 0xfffff95d
   28160:	stmib	sp, {r1, r2, r5, r9, sl, lr}^
   28164:			; <UNDEFINED> instruction: 0x46274418
   28168:	strtmi	r9, [r5], -r4, lsr #8
   2816c:	strtls	r9, [r8], #-1052	; 0xfffffbe4
   28170:	stmib	sp, {r0, r2, r5, sl, ip, pc}^
   28174:	ldrls	r4, [r3], #-1041	; 0xfffffbef
   28178:	ldrls	r9, [sp], #-1050	; 0xfffffbe6
   2817c:	ldrls	r9, [fp], #-1036	; 0xfffffbf4
   28180:	strls	r9, [r7], #-1057	; 0xfffffbdf
   28184:	strtls	r9, [r2], #-1054	; 0xfffffbe2
   28188:	stmib	sp, {r0, r1, r2, r3, r4, sl, ip, pc}^
   2818c:	strls	r4, [sp], #-1028	; 0xfffffbfc
   28190:	strtmi	lr, [r6], #-2509	; 0xfffff633
   28194:	strls	r9, [pc], #-1035	; 2819c <ASN1_generate_nconf@plt+0xdbfc>
   28198:	movwcs	r6, #4248	; 0x1098
   2819c:			; <UNDEFINED> instruction: 0xf8df9317
   281a0:	ldrbtmi	r3, [fp], #-2752	; 0xfffff540
   281a4:			; <UNDEFINED> instruction: 0xf8df9306
   281a8:	ldrbtmi	r3, [fp], #-2748	; 0xfffff544
   281ac:			; <UNDEFINED> instruction: 0xf8df930a
   281b0:	ldrbtmi	r3, [fp], #-2744	; 0xfffff548
   281b4:			; <UNDEFINED> instruction: 0xf0259310
   281b8:	strmi	pc, [r3], -r5, lsr #30
   281bc:			; <UNDEFINED> instruction: 0xf0002800
   281c0:	blcs	dc862c <ASN1_generate_nconf@plt+0xdae08c>
   281c4:	andshi	pc, r3, #0, 6
   281c8:	blle	ffd2f330 <ASN1_generate_nconf@plt+0xffd14d90>
   281cc:	blcs	df4dd8 <ASN1_generate_nconf@plt+0xdda838>
   281d0:	andge	sp, r2, #15794176	; 0xf10000
   281d4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   281d8:			; <UNDEFINED> instruction: 0x4710441a
   281dc:	ldrdeq	r0, [r0], -sp
   281e0:			; <UNDEFINED> instruction: 0xffffffdb
   281e4:	andeq	r0, r0, pc, asr #15
   281e8:	andeq	r0, r0, r7, asr #15
   281ec:			; <UNDEFINED> instruction: 0x000007b7
   281f0:	andeq	r0, r0, r7, ror #14
   281f4:	andeq	r0, r0, pc, asr r7
   281f8:	andeq	r0, r0, r7, asr r7
   281fc:			; <UNDEFINED> instruction: 0x000003bf
   28200:	andeq	r0, r0, r9, lsl #4
   28204:	andeq	r0, r0, r1, asr r7
   28208:	andeq	r0, r0, fp, asr #14
   2820c:	andeq	r0, r0, r5, asr #14
   28210:	andeq	r0, r0, pc, lsr r7
   28214:	andeq	r0, r0, r9, lsr r7
   28218:	andeq	r0, r0, pc, lsr #14
   2821c:	andeq	r0, r0, r5, lsr #14
   28220:	andeq	r0, r0, fp, lsl r7
   28224:	andeq	r0, r0, r1, lsl r7
   28228:	andeq	r0, r0, r7, lsl #14
   2822c:	strdeq	r0, [r0], -sp
   28230:	strdeq	r0, [r0], -r3
   28234:	andeq	r0, r0, sp, ror #13
   28238:	andeq	r0, r0, r5, ror #13
   2823c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   28240:	ldrdeq	r0, [r0], -r9
   28244:	ldrdeq	r0, [r0], -r1
   28248:	andeq	r0, r0, r9, asr #13
   2824c:	andeq	r0, r0, r1, asr #13
   28250:			; <UNDEFINED> instruction: 0x000006b1
   28254:	andeq	r0, r0, r9, lsr #13
   28258:	andeq	r0, r0, r1, lsr #13
   2825c:	muleq	r0, r9, r6
   28260:	muleq	r0, r1, r6
   28264:	andeq	r0, r0, fp, lsl #13
   28268:	andeq	r0, r0, r5, lsl #13
   2826c:	andeq	r0, r0, r9, ror r6
   28270:	andeq	r0, r0, sp, ror #12
   28274:	andeq	r0, r0, r5, ror #12
   28278:	andeq	r0, r0, sp, asr r6
   2827c:	andeq	r0, r0, r5, asr r6
   28280:	andeq	r0, r0, sp, asr #12
   28284:	andeq	r0, r0, r5, lsr #12
   28288:	andeq	r0, r0, pc, lsr #11
   2828c:	andeq	r0, r0, pc, lsr #10
   28290:	andeq	r0, r0, r7, lsr #10
   28294:	andeq	r0, r0, pc, lsl r5
   28298:	andeq	r0, r0, r7, lsl #10
   2829c:	strdeq	r0, [r0], -fp
   282a0:	andeq	r0, r0, fp, ror #9
   282a4:	andeq	r0, r0, r3, ror #9
   282a8:	ldrdeq	r0, [r0], -fp
   282ac:	ldrdeq	r0, [r0], -r3
   282b0:	andeq	r0, r0, r1, asr #9
   282b4:	andeq	r0, r0, r1, lsr #9
   282b8:	andeq	r0, r0, r5, asr r4
   282bc:			; <UNDEFINED> instruction: 0xf8df2400
   282c0:	vmla.f16	s6, s17, s25
   282c4:			; <UNDEFINED> instruction: 0x46254a10
   282c8:	ldrmi	lr, [r1], #-2509	; 0xfffff633
   282cc:	strls	r9, [lr], #-1043	; 0xfffffbed
   282d0:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   282d4:	strls	r2, [r5], #-769	; 0xfffffcff
   282d8:	stmib	sp, {r2, r4, sl, ip, pc}^
   282dc:	strls	r4, [pc], #-1035	; 282e4 <ASN1_generate_nconf@plt+0xdd44>
   282e0:	strls	r9, [r7], #-1032	; 0xfffffbf8
   282e4:	strls	r9, [r4], #-1037	; 0xfffffbf3
   282e8:	strls	r9, [sl], #-1040	; 0xfffffbf0
   282ec:	ldmdavs	r0!, {r1, r2, r8, r9, ip, pc}
   282f0:	stmia	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   282f4:			; <UNDEFINED> instruction: 0xf7f1980c
   282f8:	stmdals	r5, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
   282fc:	stc	7, cr15, [r4], #-964	; 0xfffffc3c
   28300:			; <UNDEFINED> instruction: 0xf7ee980e
   28304:	cdp	13, 1, cr14, cr8, cr8, {1}
   28308:			; <UNDEFINED> instruction: 0xf7f10a10
   2830c:	stmdals	sp, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
   28310:	bl	14662dc <ASN1_generate_nconf@plt+0x144bd3c>
   28314:			; <UNDEFINED> instruction: 0xf7f19807
   28318:	stmdals	fp, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
   2831c:	mrc	7, 3, APSR_nzcv, cr8, cr1, {7}
   28320:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28324:			; <UNDEFINED> instruction: 0xf8df980f
   28328:			; <UNDEFINED> instruction: 0xf859694c
   2832c:	ldrbtmi	r7, [lr], #-3
   28330:			; <UNDEFINED> instruction: 0xf7f14639
   28334:	ldmdals	r4, {r2, r4, r7, sl, fp, sp, lr, pc}
   28338:	mcr	7, 3, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   2833c:	ldmdals	sp!, {r0, r3, r4, r5, r9, sl, lr}
   28340:	stc	7, cr15, [ip], {241}	; 0xf1
   28344:			; <UNDEFINED> instruction: 0xf0239804
   28348:	ldmdals	r5!, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   2834c:	svc	0x0022f7f0
   28350:			; <UNDEFINED> instruction: 0xf7f0980a
   28354:	ldmdals	r0, {r5, r8, r9, sl, fp, sp, lr, pc}
   28358:	svc	0x001cf7f0
   2835c:			; <UNDEFINED> instruction: 0xf7ef9838
   28360:			; <UNDEFINED> instruction: 0x4620eb38
   28364:	svc	0x0070f7f0
   28368:			; <UNDEFINED> instruction: 0xf7f04628
   2836c:	stmdals	r9, {r2, r3, r6, r9, fp, sp, lr, pc}
   28370:	ldc	7, cr15, [r0], #964	; 0x3c4
   28374:			; <UNDEFINED> instruction: 0xf7f19808
   28378:	ldmdals	sl!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
   2837c:			; <UNDEFINED> instruction: 0xf7f14639
   28380:	ldmdals	fp!, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
   28384:			; <UNDEFINED> instruction: 0xf7f14639
   28388:			; <UNDEFINED> instruction: 0xf8dfec6a
   2838c:	ldmdals	r9!, {r2, r3, r5, r6, r7, fp, ip, sp}
   28390:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   28394:	stcl	7, cr15, [r2], #-964	; 0xfffffc3c
   28398:			; <UNDEFINED> instruction: 0x46319813
   2839c:	eorscc	pc, lr, #64, 4
   283a0:			; <UNDEFINED> instruction: 0xf7ef9604
   283a4:	ldmdals	r2, {r2, r3, r4, sl, fp, sp, lr, pc}
   283a8:	eorscc	pc, pc, #64, 4
   283ac:			; <UNDEFINED> instruction: 0xf7ef9904
   283b0:	stmdbls	r4, {r1, r2, r4, sl, fp, sp, lr, pc}
   283b4:	vst2.8	{d25-d26}, [pc :64], r1
   283b8:			; <UNDEFINED> instruction: 0xf7ef7250
   283bc:			; <UNDEFINED> instruction: 0xf8dfec10
   283c0:			; <UNDEFINED> instruction: 0xf8df28bc
   283c4:	ldrbtmi	r3, [sl], #-2184	; 0xfffff778
   283c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   283cc:	subsmi	r9, sl, r9, ror #22
   283d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   283d4:	teqhi	r6, r1, asr #32	; <UNPREDICTABLE>
   283d8:	rsblt	r9, fp, r6, lsl #16
   283dc:	blhi	2636d8 <ASN1_generate_nconf@plt+0x249138>
   283e0:	svchi	0x00f0e8bd
   283e4:	cdp2	0, 0, cr15, cr14, cr5, {1}
   283e8:	bleq	a452c <ASN1_generate_nconf@plt+0x89f8c>
   283ec:	stmdacs	r0, {r0, r1, r9, sl, lr}
   283f0:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   283f4:			; <UNDEFINED> instruction: 0xf0402d00
   283f8:			; <UNDEFINED> instruction: 0xf026831a
   283fc:	andls	pc, r6, r1, lsl #20
   28400:			; <UNDEFINED> instruction: 0xf0402800
   28404:	blls	e48770 <ASN1_generate_nconf@plt+0xe2e1d0>
   28408:			; <UNDEFINED> instruction: 0xf0002b00
   2840c:	ldrtmi	r8, [r8], -r9, asr #1
   28410:	andeq	pc, r1, #72, 4	; 0x80000004
   28414:			; <UNDEFINED> instruction: 0xf0242177
   28418:	andsls	pc, r0, r1, lsl #17
   2841c:			; <UNDEFINED> instruction: 0xf0002800
   28420:	ldcls	7, cr8, [r8], #-500	; 0xfffffe0c
   28424:			; <UNDEFINED> instruction: 0xf0002c00
   28428:	movwcs	r8, #849	; 0x351
   2842c:	blls	20d05c <ASN1_generate_nconf@plt+0x1f2abc>
   28430:			; <UNDEFINED> instruction: 0xf0002b00
   28434:			; <UNDEFINED> instruction: 0xf8df83d8
   28438:	ldrmi	r2, [r8], -r8, asr #16
   2843c:	tsteq	r5, r8, asr #4	; <UNPREDICTABLE>
   28440:	svclt	0x00082e00
   28444:	ldrbtmi	r4, [sl], #-1566	; 0xfffff9e2
   28448:			; <UNDEFINED> instruction: 0xf87ef024
   2844c:	stmdacs	r0, {r2, r4, ip, pc}
   28450:	ldrbhi	pc, [r2, r0]!	; <UNPREDICTABLE>
   28454:	stmdami	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28458:	stmdals	sp, {r0, r2, r3, r4, r5, r8, fp, sp, pc}
   2845c:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
   28460:	andeq	pc, r5, #72, 4	; 0x80000004
   28464:			; <UNDEFINED> instruction: 0xf0249400
   28468:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   2846c:	bichi	pc, r3, #0
   28470:	cmnlt	fp, ip, lsl #22
   28474:	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28478:	stmdals	ip, {r2, r3, r4, r5, r8, fp, sp, pc}
   2847c:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
   28480:	andeq	pc, r5, #72, 4	; 0x80000004
   28484:			; <UNDEFINED> instruction: 0xf0249400
   28488:	stmdacs	r0, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   2848c:			; <UNDEFINED> instruction: 0x83b3f000
   28490:	ubfxne	pc, pc, #17, #25
   28494:	ldrtmi	r2, [r0], -r0, lsl #8
   28498:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   2849c:	tstls	r1, r2, lsr #12
   284a0:	tsteq	r5, r8, asr #4	; <UNPREDICTABLE>
   284a4:			; <UNDEFINED> instruction: 0xf0249400
   284a8:	ldrdls	pc, [r7], -pc	; <UNPREDICTABLE>
   284ac:			; <UNDEFINED> instruction: 0xf0012800
   284b0:	blls	7c85a0 <ASN1_generate_nconf@plt+0x7ae000>
   284b4:			; <UNDEFINED> instruction: 0xf0002b00
   284b8:	blls	f89330 <ASN1_generate_nconf@plt+0xf6ed90>
   284bc:			; <UNDEFINED> instruction: 0xf0002b00
   284c0:	ldmdals	lr, {r2, r3, r6, r7, r8, r9, sl, pc}
   284c4:			; <UNDEFINED> instruction: 0xf0244621
   284c8:	strdls	pc, [r4], -sp
   284cc:			; <UNDEFINED> instruction: 0xf0012800
   284d0:			; <UNDEFINED> instruction: 0xf0228015
   284d4:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   284d8:	addhi	pc, ip, r1, asr #6
   284dc:	sbfxmi	pc, pc, #17, #17
   284e0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   284e4:			; <UNDEFINED> instruction: 0xf0002b00
   284e8:	blls	2c94dc <ASN1_generate_nconf@plt+0x2aef3c>
   284ec:			; <UNDEFINED> instruction: 0xf0002b00
   284f0:	stmiavs	r0!, {r0, r2, sl, pc}
   284f4:	tstcs	r1, r8, lsl r2
   284f8:	stc	7, cr15, [sl], #-956	; 0xfffffc44
   284fc:	strmi	r2, [r8], -r0, lsl #2
   28500:	bl	fe8e64c4 <ASN1_generate_nconf@plt+0xfe8cbf24>
   28504:	stmdacs	r0, {r0, r2, r9, sl, lr}
   28508:	rsbhi	pc, r6, #65	; 0x41
   2850c:			; <UNDEFINED> instruction: 0xf8df6860
   28510:	addeq	r1, r0, r4, lsl #15
   28514:			; <UNDEFINED> instruction: 0xf0224479
   28518:	stmdavs	r1!, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   2851c:	svclt	0x00c82900
   28520:	orreq	lr, r1, r0, lsl #22
   28524:	svclt	0x00c84607
   28528:	stcle	6, cr4, [r3, #-12]
   2852c:	blpl	166640 <ASN1_generate_nconf@plt+0x14c0a0>
   28530:	mvnsle	r4, fp, lsl #5
   28534:			; <UNDEFINED> instruction: 0x1760f8df
   28538:			; <UNDEFINED> instruction: 0xf8df2002
   2853c:	stclge	7, cr4, [ip, #-384]	; 0xfffffe80
   28540:	tstls	ip, r9, ror r4
   28544:			; <UNDEFINED> instruction: 0xf7ee447c
   28548:	stmdbls	ip, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
   2854c:			; <UNDEFINED> instruction: 0xf7ee200f
   28550:	stmdavs	r3!, {r1, r4, r5, sl, fp, sp, lr, pc}
   28554:	stmiblt	fp!, {r1, r2, r3, r4, r9, sl, lr}
   28558:	addsmi	r6, lr, #6488064	; 0x630000
   2855c:	strhi	pc, [sp, -r0, asr #5]!
   28560:	strtmi	r2, [r9], -r0, lsl #4
   28564:	rscscc	pc, pc, pc, asr #32
   28568:	stmdb	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2856c:	vcge.f32	d1, d0, d3
   28570:			; <UNDEFINED> instruction: 0xf7f186e6
   28574:	stmdavs	r0, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
   28578:			; <UNDEFINED> instruction: 0xf0412804
   2857c:	stmdavs	r3!, {r0, r1, r3, r5, r6, r9, pc}
   28580:	rscle	r2, r9, r0, lsl #22
   28584:			; <UNDEFINED> instruction: 0x2718f8df
   28588:	andcs	r2, r6, r1, lsl #2
   2858c:			; <UNDEFINED> instruction: 0xf7f0447a
   28590:			; <UNDEFINED> instruction: 0x4639eaf0
   28594:			; <UNDEFINED> instruction: 0xf7ff2000
   28598:			; <UNDEFINED> instruction: 0xf04ff9a1
   2859c:	str	r0, [sl], -r1, lsl #16
   285a0:	andcc	lr, r4, #3620864	; 0x374000
   285a4:			; <UNDEFINED> instruction: 0xf47f4313
   285a8:	blls	1014278 <ASN1_generate_nconf@plt+0xff9cd8>
   285ac:	bcs	4ee2c <ASN1_generate_nconf@plt+0x3488c>
   285b0:	blcs	58218 <ASN1_generate_nconf@plt+0x3dc78>
   285b4:	svcge	0x002bf47f
   285b8:	ssatcc	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   285bc:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   285c0:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   285c4:			; <UNDEFINED> instruction: 0xf8df2400
   285c8:	strtmi	r1, [r5], -r0, ror #13
   285cc:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
   285d0:	strls	r4, [r5], #-1145	; 0xfffffb87
   285d4:	ldrls	r6, [r4], #-2202	; 0xfffff766
   285d8:			; <UNDEFINED> instruction: 0xf7ee940c
   285dc:	movwcs	lr, #6432	; 0x1920
   285e0:	strls	r9, [sp], #-1031	; 0xfffffbf9
   285e4:	ldrls	r9, [r0], #-1028	; 0xfffffbfc
   285e8:	movwls	r9, #25610	; 0x640a
   285ec:			; <UNDEFINED> instruction: 0xf5b3e67f
   285f0:			; <UNDEFINED> instruction: 0xf0006ffe
   285f4:	sfmle	f0, 1, [sp, #-44]	; 0xffffffd4
   285f8:	rscsvc	pc, r1, #64, 4
   285fc:			; <UNDEFINED> instruction: 0xf47f4293
   28600:			; <UNDEFINED> instruction: 0xf025adda
   28604:	andcs	pc, sl, #45, 30	; 0xb4
   28608:			; <UNDEFINED> instruction: 0xf7f02100
   2860c:	blls	1e283c <ASN1_generate_nconf@plt+0x1c829c>
   28610:	ldrb	r6, [r0, #88]	; 0x58
   28614:	mvnsvs	pc, pc, ror #8
   28618:	blcs	77964c <ASN1_generate_nconf@plt+0x75f0ac>
   2861c:	stclge	6, cr15, [fp, #252]	; 0xfc
   28620:			; <UNDEFINED> instruction: 0xf025990e
   28624:	biclt	pc, r0, r3, lsr #30
   28628:	movwcc	r9, #6940	; 0x1b1c
   2862c:	strb	r9, [r2, #796]	; 0x31c
   28630:			; <UNDEFINED> instruction: 0xff16f025
   28634:	andsls	r2, r4, sp, lsr r1
   28638:	cdp	7, 0, cr15, cr10, cr14, {7}
   2863c:	stmdacs	r0, {r2, r4, r8, r9, fp, ip, pc}
   28640:	ldrhi	pc, [r8, r0]!
   28644:	bge	e79e50 <ASN1_generate_nconf@plt+0xe5f8b0>
   28648:	movwcs	r4, #1560	; 0x618
   2864c:	blcc	a6658 <ASN1_generate_nconf@plt+0x8c0b8>
   28650:	stcl	7, cr15, [sl, #-964]	; 0xfffffc3c
   28654:			; <UNDEFINED> instruction: 0xf47f2800
   28658:			; <UNDEFINED> instruction: 0xf8dfadae
   2865c:			; <UNDEFINED> instruction: 0x46043610
   28660:	strmi	r9, [r5], -r5
   28664:	andls	r9, ip, r4, lsl r0
   28668:	andls	r9, sp, r7
   2866c:	andsls	r9, r0, r4
   28670:			; <UNDEFINED> instruction: 0xf859900a
   28674:	movwcs	r6, #4099	; 0x1003
   28678:	ldrt	r9, [r8], -r6, lsl #6
   2867c:	bcc	463ee4 <ASN1_generate_nconf@plt+0x449944>
   28680:			; <UNDEFINED> instruction: 0xf0002b00
   28684:			; <UNDEFINED> instruction: 0xf0258202
   28688:	strmi	pc, [r1], -fp, ror #29
   2868c:	beq	463ef4 <ASN1_generate_nconf@plt+0x449954>
   28690:	stcl	7, cr15, [ip, #960]!	; 0x3c0
   28694:			; <UNDEFINED> instruction: 0xf47f2800
   28698:	ldrb	sl, [lr, lr, lsl #27]
   2869c:	cdp2	0, 14, cr15, cr0, cr5, {1}
   286a0:			; <UNDEFINED> instruction: 0xf025a937
   286a4:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   286a8:	cfstrsge	mvf15, [r5, #508]	; 0x1fc
   286ac:			; <UNDEFINED> instruction: 0xf025e7d5
   286b0:	ldrdls	pc, [ip], -r7
   286b4:			; <UNDEFINED> instruction: 0xf025e57f
   286b8:			; <UNDEFINED> instruction: 0x4606fed3
   286bc:			; <UNDEFINED> instruction: 0xf025e57b
   286c0:	andls	pc, r7, pc, asr #29
   286c4:			; <UNDEFINED> instruction: 0xf025e577
   286c8:	andcs	pc, sl, #3248	; 0xcb0
   286cc:			; <UNDEFINED> instruction: 0xf7f02100
   286d0:	andsls	lr, r6, r8, lsr #16
   286d4:			; <UNDEFINED> instruction: 0xf025e56f
   286d8:	stmdbge	r1, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   286dc:	blx	1ce477a <ASN1_generate_nconf@plt+0x1cca1da>
   286e0:			; <UNDEFINED> instruction: 0xf025e569
   286e4:	stmdbge	r3, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   286e8:	blx	1b64786 <ASN1_generate_nconf@plt+0x1b4a1e6>
   286ec:			; <UNDEFINED> instruction: 0x461a9b16
   286f0:	svclt	0x00083201
   286f4:	tstls	r6, #0, 6
   286f8:			; <UNDEFINED> instruction: 0xf025e55d
   286fc:			; <UNDEFINED> instruction: 0x900dfeb1
   28700:			; <UNDEFINED> instruction: 0xf025e559
   28704:	andsls	pc, lr, sp, lsr #29
   28708:	blls	de1c64 <ASN1_generate_nconf@plt+0xdc76c4>
   2870c:			; <UNDEFINED> instruction: 0xf0002b00
   28710:			; <UNDEFINED> instruction: 0xf02581b8
   28714:	blls	de81b0 <ASN1_generate_nconf@plt+0xdcdc10>
   28718:	andsls	r9, r4, r9, lsr #6
   2871c:			; <UNDEFINED> instruction: 0xf0002c00
   28720:	blls	e49108 <ASN1_generate_nconf@plt+0xe2eb68>
   28724:			; <UNDEFINED> instruction: 0xf0002b00
   28728:	strtmi	r8, [r0], -r5, lsr #3
   2872c:	stmda	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28730:	strtmi	r4, [r0], -r3, lsl #12
   28734:			; <UNDEFINED> instruction: 0xf7ef932b
   28738:	ldmdbls	r4, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   2873c:	andcs	r4, r0, r2, lsl #12
   28740:			; <UNDEFINED> instruction: 0xf7ee922a
   28744:	ldmib	sp, {r1, r2, r6, r7, r9, fp, sp, lr, pc}^
   28748:	strmi	r2, [r5], -sl, lsr #6
   2874c:			; <UNDEFINED> instruction: 0xf0002800
   28750:	ldrmi	r8, [r9], -r6, lsr #3
   28754:	strtmi	r9, [fp], -r9, lsr #16
   28758:	stcl	7, cr15, [r6, #964]	; 0x3c4
   2875c:			; <UNDEFINED> instruction: 0x46289014
   28760:	ldc	7, cr15, [sl], {239}	; 0xef
   28764:	cmplt	r9, r4, lsl r9
   28768:			; <UNDEFINED> instruction: 0xf7f09808
   2876c:	smlawblt	r8, r0, sp, lr
   28770:	ldmdals	r8!, {r2, r4, r8, fp, ip, pc}
   28774:	mcr	7, 1, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
   28778:	teqle	r6, r0, lsl #16
   2877c:	strne	pc, [ip, #-2271]!	; 0xfffff721
   28780:			; <UNDEFINED> instruction: 0xf8df2400
   28784:	ldrbtmi	r3, [r9], #-1256	; 0xfffffb18
   28788:	stmdals	fp, {r2, r3, r5, r8, sp, lr, pc}
   2878c:	mcrr	7, 15, pc, r0, cr1	; <UNPREDICTABLE>
   28790:	cdp2	0, 6, cr15, cr6, cr5, {1}
   28794:	vpmax.s8	d25, d8, d10
   28798:			; <UNDEFINED> instruction: 0xf0230105
   2879c:	ldrdls	pc, [fp], -r5
   287a0:			; <UNDEFINED> instruction: 0xf0002800
   287a4:	ldcls	7, cr8, [r6, #-12]!
   287a8:			; <UNDEFINED> instruction: 0xf0002d00
   287ac:	stfcsd	f0, [r0], {59}	; 0x3b
   287b0:	subhi	pc, r4, #0
   287b4:	blcs	4f49c <ASN1_generate_nconf@plt+0x34efc>
   287b8:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   287bc:	stmdbls	fp, {r3, r5, r9, sl, lr}
   287c0:			; <UNDEFINED> instruction: 0xf7f04622
   287c4:	strmi	lr, [r5], -r8, lsl #29
   287c8:			; <UNDEFINED> instruction: 0xf0002800
   287cc:	strmi	r8, [r1], -r7, lsl #2
   287d0:			; <UNDEFINED> instruction: 0xf7f09808
   287d4:	stmdacs	r0, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
   287d8:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   287dc:			; <UNDEFINED> instruction: 0x46299838
   287e0:	stcl	7, cr15, [lr, #964]!	; 0x3c4
   287e4:			; <UNDEFINED> instruction: 0xf0002800
   287e8:			; <UNDEFINED> instruction: 0xf02580f9
   287ec:			; <UNDEFINED> instruction: 0x4601fe39
   287f0:			; <UNDEFINED> instruction: 0xf7f09809
   287f4:	stmdacs	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   287f8:	svcge	0x002ff43f
   287fc:	ldrb	r2, [sl], #1280	; 0x500
   28800:	cdp2	0, 2, cr15, cr14, cr5, {1}
   28804:	vpmin.s8	d25, d8, d0
   28808:			; <UNDEFINED> instruction: 0xf0230105
   2880c:			; <UNDEFINED> instruction: 0x4604fe9d
   28810:			; <UNDEFINED> instruction: 0xf0002800
   28814:	blls	40a270 <ASN1_generate_nconf@plt+0x3efcd0>
   28818:			; <UNDEFINED> instruction: 0xf0002b00
   2881c:	stmdals	pc, {r2, r4, r8, pc}	; <UNPREDICTABLE>
   28820:			; <UNDEFINED> instruction: 0xf7f04621
   28824:	strb	lr, [r6], #3364	; 0xd24
   28828:	cdp2	0, 1, cr15, cr10, cr5, {1}
   2882c:	strb	r9, [r2], #64	; 0x40
   28830:	cdp2	0, 1, cr15, cr6, cr5, {1}
   28834:	ldrt	r9, [lr], #34	; 0x22
   28838:	cdp2	0, 1, cr15, cr2, cr5, {1}
   2883c:	ldrt	r9, [sl], #31
   28840:	cdp2	0, 0, cr15, cr14, cr5, {1}
   28844:	ldrt	r9, [r6], #26
   28848:	cdp2	0, 0, cr15, cr10, cr5, {1}
   2884c:			; <UNDEFINED> instruction: 0xf025a945
   28850:	ldrt	pc, [r0], #2669	; 0xa6d	; <UNPREDICTABLE>
   28854:	cdp2	0, 0, cr15, cr4, cr5, {1}
   28858:			; <UNDEFINED> instruction: 0xf025a944
   2885c:	strt	pc, [sl], #2663	; 0xa67
   28860:			; <UNDEFINED> instruction: 0x93282301
   28864:	movwcs	lr, #5287	; 0x14a7
   28868:	strt	r9, [r4], #805	; 0x325
   2886c:	ldc2l	0, cr15, [r8, #148]!	; 0x94
   28870:	strt	r9, [r0], #39	; 0x27
   28874:	ldc2l	0, cr15, [r4, #148]!	; 0x94
   28878:	ldr	r9, [ip], #38	; 0x26
   2887c:	ldc2l	0, cr15, [r0, #148]!	; 0x94
   28880:	ldr	r9, [r8], #27
   28884:	stc2l	0, cr15, [ip, #148]!	; 0x94
   28888:	ldr	r9, [r4], #33	; 0x21
   2888c:	stc2l	0, cr15, [r8, #148]!	; 0x94
   28890:			; <UNDEFINED> instruction: 0xf4439b15
   28894:	tstls	r5, #0, 6
   28898:	str	r9, [ip], #27
   2889c:	stc2l	0, cr15, [r0, #148]!	; 0x94
   288a0:	str	r9, [r8], #29
   288a4:	ldc2l	0, cr15, [ip, #148]	; 0x94
   288a8:	str	r9, [r4], #5
   288ac:	ldc2l	0, cr15, [r8, #148]	; 0x94
   288b0:	str	r9, [r0], #4
   288b4:	tstls	r8, #67108864	; 0x4000000
   288b8:	movwcs	lr, #5245	; 0x147d
   288bc:	ldrbt	r9, [sl], #-793	; 0xfffffce7
   288c0:	stmib	sp, {r0, r8, r9, sp}^
   288c4:	ldrbt	r3, [r6], #-792	; 0xfffffce8
   288c8:			; <UNDEFINED> instruction: 0x93242301
   288cc:	blls	5a1aa0 <ASN1_generate_nconf@plt+0x587500>
   288d0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   288d4:	strbt	r9, [lr], #-789	; 0xfffffceb
   288d8:			; <UNDEFINED> instruction: 0xf4439b15
   288dc:	tstls	r5, #0, 6
   288e0:	blls	5a1a8c <ASN1_generate_nconf@plt+0x5874ec>
   288e4:	nopeq	{67}	; 0x43
   288e8:	strbt	r9, [r4], #-789	; 0xfffffceb
   288ec:			; <UNDEFINED> instruction: 0xf4439b15
   288f0:	tstls	r5, #128, 6
   288f4:	blls	5a1a78 <ASN1_generate_nconf@plt+0x5874d8>
   288f8:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   288fc:	ldrb	r9, [sl], #-789	; 0xfffffceb
   28900:			; <UNDEFINED> instruction: 0xf0439b15
   28904:	tstls	r5, #16, 6	; 0x40000000
   28908:	blls	5a1a64 <ASN1_generate_nconf@plt+0x5874c4>
   2890c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   28910:	ldrb	r9, [r0], #-789	; 0xfffffceb
   28914:			; <UNDEFINED> instruction: 0x93232301
   28918:	vst3.16	{d30-d32}, [sl]!
   2891c:	strb	r6, [sl], #-2688	; 0xfffff580
   28920:	beq	a4a50 <ASN1_generate_nconf@plt+0x8a4b0>
   28924:	movwcs	lr, #1095	; 0x447
   28928:	strb	r9, [r4], #-791	; 0xfffffce9
   2892c:	tstls	r7, #134217728	; 0x8000000
   28930:			; <UNDEFINED> instruction: 0xf025e441
   28934:	mlasls	pc, r5, sp, pc	; <UNPREDICTABLE>
   28938:			; <UNDEFINED> instruction: 0xf025e43d
   2893c:	mlasls	lr, r1, sp, pc	; <UNPREDICTABLE>
   28940:	ldmibmi	fp, {r0, r3, r4, r5, sl, sp, lr, pc}^
   28944:	eorne	pc, r9, #64, 4
   28948:	ldrbtmi	r9, [r9], #-2067	; 0xfffff7ed
   2894c:			; <UNDEFINED> instruction: 0xf7ef9113
   28950:	ldmib	sp, {r1, r2, r6, r8, fp, sp, lr, pc}^
   28954:	vst4.8	{d16,d18,d20,d22}, [pc :64], r2
   28958:			; <UNDEFINED> instruction: 0x91127295
   2895c:	ldmdb	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28960:			; <UNDEFINED> instruction: 0x0111e9dd
   28964:	eorne	pc, fp, #64, 4
   28968:	ldmdb	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2896c:	ldc2l	0, cr15, [r8, #-148]!	; 0xffffff6c
   28970:	blge	1053280 <ASN1_generate_nconf@plt+0x1038ce0>
   28974:	ldmdbge	lr!, {r9, ip, pc}
   28978:			; <UNDEFINED> instruction: 0xf7efaa3f
   2897c:	stmdacs	r0, {r2, r9, sl, fp, sp, lr, pc}
   28980:	strbhi	pc, [lr, #0]!	; <UNPREDICTABLE>
   28984:	tstls	r3, #63488	; 0xf800
   28988:	tstls	r2, #64512	; 0xfc00
   2898c:	tstls	r1, #64, 22	; 0x10000
   28990:			; <UNDEFINED> instruction: 0xf025e411
   28994:	andcs	pc, sl, #6464	; 0x1940
   28998:			; <UNDEFINED> instruction: 0xf7ef2100
   2899c:	eorls	lr, r0, r2, asr #29
   289a0:			; <UNDEFINED> instruction: 0xf025e409
   289a4:			; <UNDEFINED> instruction: 0x4607fd5d
   289a8:	stmiami	r2, {r0, r2, sl, sp, lr, pc}^
   289ac:	strtmi	r2, [r5], -r0, lsl #8
   289b0:			; <UNDEFINED> instruction: 0xf0254478
   289b4:	blmi	feba8690 <ASN1_generate_nconf@plt+0xfeb8e0f0>
   289b8:	strmi	lr, [r5], #-2509	; 0xfffff633
   289bc:	strls	r9, [ip], #-1044	; 0xfffffbec
   289c0:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   289c4:	strls	r9, [sp], #-1031	; 0xfffffbf9
   289c8:	ldrls	r9, [r0], #-1028	; 0xfffffbfc
   289cc:	str	r9, [lr], #1034	; 0x40a
   289d0:	ldmda	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   289d4:	stmdacs	r0, {r3, r4, r5, ip, pc}
   289d8:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
   289dc:	strcs	r4, [r0], #-2486	; 0xfffff64a
   289e0:	ldrbtmi	r4, [r9], #-2978	; 0xfffff45e
   289e4:	strtmi	r9, [r5], -r5, lsl #8
   289e8:	strls	r9, [ip], #-1044	; 0xfffffbec
   289ec:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   289f0:	strls	r9, [sp], #-1031	; 0xfffffbf9
   289f4:	strls	r6, [r4], #-2096	; 0xfffff7d0
   289f8:	strls	r9, [sl], #-1040	; 0xfffffbf0
   289fc:	svc	0x000ef7ed
   28a00:	movwls	r2, #25345	; 0x6301
   28a04:	movwcs	lr, #5235	; 0x1473
   28a08:	ldrb	r9, [r8], #774	; 0x306
   28a0c:			; <UNDEFINED> instruction: 0xf025b97d
   28a10:	ldmdbge	r6!, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   28a14:			; <UNDEFINED> instruction: 0xf92ef025
   28a18:			; <UNDEFINED> instruction: 0xf43f2800
   28a1c:	strcs	sl, [r1, #-3533]	; 0xfffff233
   28a20:	bllt	ff2a6a24 <ASN1_generate_nconf@plt+0xff28c484>
   28a24:	svc	0x0098f7ef
   28a28:	eorsls	r4, r6, r5, lsl #12
   28a2c:	bmi	fe422530 <ASN1_generate_nconf@plt+0xfe407f90>
   28a30:	stmibmi	r3!, {r1, r5, r7, r8, r9, fp, lr}
   28a34:	andvs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   28a38:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   28a3c:	ldmdavs	r0!, {r1, r3, r4, r7, fp, sp, lr}
   28a40:	cdp	7, 14, cr15, cr12, cr13, {7}
   28a44:			; <UNDEFINED> instruction: 0xf7efe5bc
   28a48:	andls	lr, pc, ip, ror #16
   28a4c:			; <UNDEFINED> instruction: 0xf47f2800
   28a50:	blmi	fe1d45f0 <ASN1_generate_nconf@plt+0xfe1ba050>
   28a54:	andls	r9, r5, #61440	; 0xf000
   28a58:	andsls	r4, r4, #20, 12	; 0x1400000
   28a5c:	andls	r4, ip, #22020096	; 0x1500000
   28a60:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   28a64:	andls	r2, r7, #67108864	; 0x4000000
   28a68:	andls	r9, r4, #-805306368	; 0xd0000000
   28a6c:	andls	r9, sl, #16, 4
   28a70:	ldrt	r9, [ip], #-774	; 0xfffffcfa
   28a74:	stmda	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28a78:	stmdacs	r0, {r3, r4, r5, ip, pc}
   28a7c:	mrcge	4, 3, APSR_nzcv, cr14, cr15, {1}
   28a80:			; <UNDEFINED> instruction: 0xf7efe653
   28a84:	eorsls	lr, r6, sl, ror #30
   28a88:			; <UNDEFINED> instruction: 0xf7efe643
   28a8c:	cdp	8, 0, cr14, cr8, cr10, {2}
   28a90:	stmdacs	r0, {r4, r9, fp}
   28a94:	cfldrdge	mvd15, [r7, #508]!	; 0x1fc
   28a98:			; <UNDEFINED> instruction: 0x46024b74
   28a9c:	blmi	1d22a10 <ASN1_generate_nconf@plt+0x1d08470>
   28aa0:	ldcls	6, cr4, [r4, #-16]
   28aa4:	andls	r9, r5, sl
   28aa8:			; <UNDEFINED> instruction: 0x462a9014
   28aac:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   28ab0:	stmibmi	r4, {r0, r2, r9, sl, lr}
   28ab4:	andls	r9, r7, ip
   28ab8:	andls	r4, sp, r9, ror r4
   28abc:	ldmdavs	r0!, {r2, ip, pc}
   28ac0:	cdp	7, 10, cr15, cr12, cr13, {7}
   28ac4:	ldrls	r2, [r0], #-769	; 0xfffffcff
   28ac8:	ldr	r9, [r0], #-774	; 0xfffffcfa
   28acc:	stmdals	r4, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
   28ad0:	svclt	0x00182b02
   28ad4:	tstls	r7, #0, 6
   28ad8:	eorsle	r2, r1, r0, lsl #16
   28adc:	cmncs	r2, r4, lsl #4
   28ae0:	ldc2	0, cr15, [ip, #-140]	; 0xffffff74
   28ae4:	andls	r4, sl, r2, lsl #12
   28ae8:			; <UNDEFINED> instruction: 0xf0002800
   28aec:	ldmdbmi	r6!, {r4, r6, r8, sl, pc}^
   28af0:	ldmdami	r6!, {r0, r1, r5, r9, sl, lr}^
   28af4:			; <UNDEFINED> instruction: 0xf8594614
   28af8:			; <UNDEFINED> instruction: 0xf8591001
   28afc:			; <UNDEFINED> instruction: 0xf7ed0000
   28b00:	strmi	lr, [r3], -r2, lsr #30
   28b04:	teqls	r8, #32, 12	; 0x2000000
   28b08:	stmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28b0c:	movwls	r9, #43832	; 0xab38
   28b10:			; <UNDEFINED> instruction: 0xf47f2b00
   28b14:	stcls	12, cr10, [sl], {138}	; 0x8a
   28b18:	blmi	153b0d4 <ASN1_generate_nconf@plt+0x1520b34>
   28b1c:			; <UNDEFINED> instruction: 0x46224479
   28b20:	strls	r4, [r5], #-1573	; 0xfffff9db
   28b24:	strls	r9, [ip], #-1044	; 0xfffffbec
   28b28:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   28b2c:	ldmdavs	r0!, {r0, r1, r2, sl, ip, pc}
   28b30:	andls	r9, r4, #-805306368	; 0xd0000000
   28b34:	cdp	7, 7, cr15, cr2, cr13, {7}
   28b38:	movwls	r2, #25345	; 0x6301
   28b3c:	bllt	ff626b40 <ASN1_generate_nconf@plt+0xff60c5a0>
   28b40:	movwls	r9, #43839	; 0xab3f
   28b44:			; <UNDEFINED> instruction: 0xf43f2b00
   28b48:			; <UNDEFINED> instruction: 0xf7f0ac72
   28b4c:			; <UNDEFINED> instruction: 0xf7efeca6
   28b50:	strmi	lr, [r5], -sl, ror #19
   28b54:			; <UNDEFINED> instruction: 0xf0002800
   28b58:			; <UNDEFINED> instruction: 0xf7ee8542
   28b5c:			; <UNDEFINED> instruction: 0xf7efecf0
   28b60:	strmi	lr, [r4], -r2, ror #19
   28b64:			; <UNDEFINED> instruction: 0xf0002800
   28b68:	svcls	0x000484d6
   28b6c:	orrcs	r2, r3, r1, lsl #4
   28b70:			; <UNDEFINED> instruction: 0xf7f1463b
   28b74:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
   28b78:	strbhi	pc, [sp], #704	; 0x2c0	; <UNPREDICTABLE>
   28b7c:	andcs	r9, r1, #10240	; 0x2800
   28b80:			; <UNDEFINED> instruction: 0x46202176
   28b84:	stmia	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28b88:	vmlal.s8	q9, d0, d0
   28b8c:	strtmi	r8, [fp], -r4, asr #9
   28b90:	cmncs	r6, r3, lsl #4
   28b94:			; <UNDEFINED> instruction: 0xf7f14620
   28b98:			; <UNDEFINED> instruction: 0x463be8dc
   28b9c:	cmncs	r5, sl, lsr r6
   28ba0:			; <UNDEFINED> instruction: 0xf7f14620
   28ba4:	stmdacs	r0, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
   28ba8:	strls	fp, [sl], #-4040	; 0xfffff038
   28bac:	ldcge	7, cr15, [pc], #-252	; 28ab8 <ASN1_generate_nconf@plt+0xe518>
   28bb0:	andcs	r4, r3, r8, asr #18
   28bb4:			; <UNDEFINED> instruction: 0xf7fe4479
   28bb8:	stcls	14, cr15, [r4, #-740]	; 0xfffffd1c
   28bbc:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   28bc0:	b	ffa66b88 <ASN1_generate_nconf@plt+0xffa4c5e8>
   28bc4:			; <UNDEFINED> instruction: 0xf7f14628
   28bc8:	blmi	a62f78 <ASN1_generate_nconf@plt+0xa489d8>
   28bcc:	strtmi	r9, [r5], -r5, lsl #8
   28bd0:	strls	r9, [ip], #-1044	; 0xfffffbec
   28bd4:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   28bd8:	strls	r2, [r7], #-769	; 0xfffffcff
   28bdc:	strls	r9, [sl], #-1037	; 0xfffffbf3
   28be0:			; <UNDEFINED> instruction: 0xf7ff9306
   28be4:	blls	7d79fc <ASN1_generate_nconf@plt+0x7bd45c>
   28be8:			; <UNDEFINED> instruction: 0xf0402b00
   28bec:	tstls	r4, #52, 8	; 0x34000000
   28bf0:	movwls	r9, #17159	; 0x4307
   28bf4:	blmi	7a1dc4 <ASN1_generate_nconf@plt+0x787824>
   28bf8:	andls	r2, r5, r1, lsl #2
   28bfc:	tstls	r6, r4, lsl #12
   28c00:	andls	r4, ip, r5, lsl #12
   28c04:	andls	r9, sp, r7
   28c08:			; <UNDEFINED> instruction: 0xf8599004
   28c0c:			; <UNDEFINED> instruction: 0xf7ff6003
   28c10:	ldmdbmi	r1!, {r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, pc}
   28c14:	ldrbtmi	r4, [r9], #-2837	; 0xfffff4eb
   28c18:	ldrls	r9, [r4], #-1029	; 0xfffffbfb
   28c1c:	strls	r4, [ip], #-1573	; 0xfffff9db
   28c20:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   28c24:	strls	r9, [sp], #-1031	; 0xfffffbf9
   28c28:	strls	r6, [r4], #-2096	; 0xfffff7d0
   28c2c:	strls	r9, [sl], #-1040	; 0xfffffbf0
   28c30:	ldcl	7, cr15, [r4, #948]!	; 0x3b4
   28c34:	movwls	r2, #25345	; 0x6301
   28c38:	bllt	16a6c3c <ASN1_generate_nconf@plt+0x168c69c>
   28c3c:	blmi	2fb0e0 <ASN1_generate_nconf@plt+0x2e0b40>
   28c40:	strls	r4, [r5], #-1145	; 0xfffffb87
   28c44:	svclt	0x0000e7e9
   28c48:	andeq	r6, r5, r6, lsr r9
   28c4c:	andeq	r1, r0, r0, ror r5
   28c50:	andeq	r8, r3, ip, ror #2
   28c54:	andeq	r6, r5, r6, lsr #18
   28c58:	strheq	r1, [r5], -sl
   28c5c:	andeq	lr, r5, r2, ror #4
   28c60:	andeq	lr, r5, r6, lsl r2
   28c64:			; <UNDEFINED> instruction: 0x0003d9ba
   28c68:	strdeq	r0, [r3], -lr
   28c6c:	andeq	r1, r0, r0, lsr #11
   28c70:	ldrdeq	r1, [r0], -r8
   28c74:	andeq	r0, r3, r2, rrx
   28c78:	andeq	r1, r0, r4, lsr #11
   28c7c:	andeq	r6, r5, r6, asr #12
   28c80:	andeq	r0, r3, r2, lsl #5
   28c84:	andeq	r6, r3, lr, asr r7
   28c88:	andeq	r0, r3, r2, lsr #5
   28c8c:	andeq	r0, r3, lr, ror #4
   28c90:	ldrdeq	sp, [r5], -r8
   28c94:	muleq	r3, r8, r2
   28c98:			; <UNDEFINED> instruction: 0xfffff2b9
   28c9c:	andeq	sp, r5, r4, ror lr
   28ca0:	andeq	r0, r3, ip, ror #5
   28ca4:	andeq	sp, r5, ip, ror #27
   28ca8:	andeq	r9, r2, r8, lsr #8
   28cac:	andeq	pc, r2, r2, ror #28
   28cb0:	andeq	pc, r2, r6, asr #20
   28cb4:	andeq	r0, r5, r0, asr r8
   28cb8:	andeq	pc, r2, r6, lsl #24
   28cbc:	andeq	sp, r5, r0, lsl #19
   28cc0:	andeq	pc, r2, r2, lsl ip	; <UNPREDICTABLE>
   28cc4:	andeq	pc, r2, r0, asr fp	; <UNPREDICTABLE>
   28cc8:	muleq	r0, r8, r5
   28ccc:	strdeq	r1, [r0], -r4
   28cd0:	andeq	pc, r2, ip, asr fp	; <UNPREDICTABLE>
   28cd4:	strdeq	pc, [r2], -ip
   28cd8:	andeq	pc, r2, lr, lsr #19
   28cdc:	andeq	pc, r2, r4, lsl #19
   28ce0:	bls	84f910 <ASN1_generate_nconf@plt+0x835370>
   28ce4:	svclt	0x00182b00
   28ce8:	vpmax.u8	d2, d0, d0
   28cec:	strdlt	r8, [fp, -pc]!
   28cf0:	stcne	8, cr15, [ip], {223}	; 0xdf
   28cf4:	ldrbtmi	r2, [r9], #-6
   28cf8:	mrc2	7, 0, pc, cr8, cr14, {7}
   28cfc:	stccc	8, cr15, [r4], {223}	; 0xdf
   28d00:	andls	r2, ip, #0, 4
   28d04:			; <UNDEFINED> instruction: 0xf859920d
   28d08:			; <UNDEFINED> instruction: 0xf8df6003
   28d0c:			; <UNDEFINED> instruction: 0xf8df3bfc
   28d10:	ldrbtmi	r1, [fp], #-3068	; 0xfffff404
   28d14:	blcs	ffe67098 <ASN1_generate_nconf@plt+0xffe4caf8>
   28d18:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   28d1c:	vmov.16	d10[0], r8
   28d20:			; <UNDEFINED> instruction: 0xf8df3a10
   28d24:	ldrbtmi	r3, [sl], #-3056	; 0xfffff410
   28d28:	bne	46455c <ASN1_generate_nconf@plt+0x449fbc>
   28d2c:			; <UNDEFINED> instruction: 0xf8cd447b
   28d30:	cdp	0, 0, cr10, cr9, cr12, {6}
   28d34:			; <UNDEFINED> instruction: 0xf8cd2a90
   28d38:	cdp	0, 0, cr9, cr10, cr8, {5}
   28d3c:			; <UNDEFINED> instruction: 0x962d3a90
   28d40:	blcs	4f970 <ASN1_generate_nconf@plt+0x353d0>
   28d44:	eorshi	pc, r3, #0
   28d48:	stccs	12, cr9, [r0], {4}
   28d4c:	stmiavs	r1!, {r1, r2, r4, r5, ip, lr, pc}
   28d50:	andcs	sl, r3, ip, asr #20
   28d54:	svc	0x0060f7ed
   28d58:	eorle	r3, pc, r1
   28d5c:	blls	17441ec <ASN1_generate_nconf@plt+0x1729c4c>
   28d60:			; <UNDEFINED> instruction: 0xd10f429a
   28d64:	blls	17c43f4 <ASN1_generate_nconf@plt+0x17a9e54>
   28d68:			; <UNDEFINED> instruction: 0xd10b429a
   28d6c:	blls	14034fc <ASN1_generate_nconf@plt+0x13e8f5c>
   28d70:			; <UNDEFINED> instruction: 0xd107429a
   28d74:	ldrdeq	lr, [r4, -r4]
   28d78:	movtcs	lr, #51677	; 0xc9dd
   28d7c:	svclt	0x00084299
   28d80:	mulsle	fp, r0, r2
   28d84:	blcs	fe467108 <ASN1_generate_nconf@plt+0xfe44cb68>
   28d88:	andcs	r2, r6, r1, lsl #2
   28d8c:			; <UNDEFINED> instruction: 0xf7ef447a
   28d90:	ldmdals	lr, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   28d94:			; <UNDEFINED> instruction: 0xf0242100
   28d98:			; <UNDEFINED> instruction: 0x4604f995
   28d9c:			; <UNDEFINED> instruction: 0xf022b120
   28da0:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   28da4:	msrhi	SPSR_fsc, #0, 6
   28da8:			; <UNDEFINED> instruction: 0xf0224620
   28dac:			; <UNDEFINED> instruction: 0xf8dffd7f
   28db0:	bls	7afb68 <ASN1_generate_nconf@plt+0x7955c8>
   28db4:	ldrbtmi	r2, [r9], #-3
   28db8:	ldc2	7, cr15, [r8, #1016]!	; 0x3f8
   28dbc:	ldmdbge	r5!, {r5, r8, r9, fp, ip, pc}
   28dc0:	ldmdage	r8!, {r1, r3, r9, fp, ip, pc}
   28dc4:	ldrtls	r2, [r8], #-1024	; 0xfffffc00
   28dc8:	mrc2	7, 1, pc, cr2, cr14, {7}
   28dcc:	adcsle	r2, r7, r0, lsl #16
   28dd0:	stccs	13, cr9, [r0, #-224]	; 0xffffff20
   28dd4:	cmphi	sl, #0	; <UNPREDICTABLE>
   28dd8:	blcs	4fa3c <ASN1_generate_nconf@plt+0x3549c>
   28ddc:	rsbhi	pc, r9, #64	; 0x40
   28de0:	blcs	4fa5c <ASN1_generate_nconf@plt+0x354bc>
   28de4:	blls	6dcee8 <ASN1_generate_nconf@plt+0x6c2948>
   28de8:	tsteq	r5, r8, asr #4	; <UNPREDICTABLE>
   28dec:	blcs	c67170 <ASN1_generate_nconf@plt+0xc4cbd0>
   28df0:	ldrbtmi	r9, [sl], #-2077	; 0xfffff7e3
   28df4:	blcs	3a66c <ASN1_generate_nconf@plt+0x200cc>
   28df8:	strmi	fp, [r4], -r8, lsl #30
   28dfc:			; <UNDEFINED> instruction: 0xf023941a
   28e00:	strmi	pc, [r3], -r3, lsr #23
   28e04:	stmdacs	r0, {r2, r3, ip, pc}
   28e08:	mvnshi	pc, #0
   28e0c:	cmnlt	fp, r1, lsr #22
   28e10:	blmi	467194 <ASN1_generate_nconf@plt+0x44cbf4>
   28e14:	stmdals	r1!, {r1, r3, r4, r5, r8, fp, sp, pc}
   28e18:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
   28e1c:	andeq	pc, r5, #72, 4	; 0x80000004
   28e20:			; <UNDEFINED> instruction: 0xf0249400
   28e24:	stmdacs	r0, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
   28e28:	subhi	pc, ip, #0
   28e2c:	beq	ffe671b0 <ASN1_generate_nconf@plt+0xffe4cc10>
   28e30:	ldrmi	r2, [sl], -r0, lsl #6
   28e34:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   28e38:	tsteq	r5, r8, asr #4	; <UNPREDICTABLE>
   28e3c:	ldmdals	sl, {r0, ip, pc}
   28e40:	ldc2	0, cr15, [r2, #-140]	; 0xffffff74
   28e44:	andls	r2, sp, r0, lsl #6
   28e48:			; <UNDEFINED> instruction: 0xf0002800
   28e4c:	bls	909ea4 <ASN1_generate_nconf@plt+0x8ef904>
   28e50:	ldmdals	r8!, {r1, r3, r4, r5, sl, fp, ip, pc}
   28e54:	strls	r9, [r0], #-513	; 0xfffffdff
   28e58:	andne	lr, ip, #3620864	; 0x374000
   28e5c:	stc	7, cr15, [r8], #960	; 0x3c0
   28e60:			; <UNDEFINED> instruction: 0xf0002800
   28e64:	blls	689e50 <ASN1_generate_nconf@plt+0x66f8b0>
   28e68:	ldmdbls	r8!, {r0, r1, r3, r5, r8, ip, sp, pc}
   28e6c:	ldmdals	r0, {r0, r3, r4, r8, ip, sp, pc}
   28e70:			; <UNDEFINED> instruction: 0xf7f12200
   28e74:	blls	82322c <ASN1_generate_nconf@plt+0x808c8c>
   28e78:	andcs	fp, r4, #-1073741786	; 0xc0000026
   28e7c:			; <UNDEFINED> instruction: 0x46182177
   28e80:	blx	1364f16 <ASN1_generate_nconf@plt+0x134a976>
   28e84:	stmdacs	r0, {r2, r9, sl, lr}
   28e88:	strhi	pc, [r9], #-0
   28e8c:	bcc	fe767210 <ASN1_generate_nconf@plt+0xfe74cc70>
   28e90:	stmdals	sl!, {r0, r9, sl, lr}
   28e94:	stmiapl	r0, {r3, r4, r5, r9, fp, ip, pc}^
   28e98:	bl	d66e60 <ASN1_generate_nconf@plt+0xd4c8c0>
   28e9c:			; <UNDEFINED> instruction: 0xf7f04620
   28ea0:	blls	164ca0 <ASN1_generate_nconf@plt+0x14a700>
   28ea4:			; <UNDEFINED> instruction: 0xf0002b00
   28ea8:	blls	b89534 <ASN1_generate_nconf@plt+0xb6ef94>
   28eac:			; <UNDEFINED> instruction: 0xf8dd2600
   28eb0:	ldcls	0, cr9, [sp, #-896]!	; 0xfffffc80
   28eb4:			; <UNDEFINED> instruction: 0x4648681b
   28eb8:	strbls	r9, [r6], -r3, asr #24
   28ebc:	blls	e0db7c <ASN1_generate_nconf@plt+0xdf35dc>
   28ec0:	blls	f4db84 <ASN1_generate_nconf@plt+0xf335e4>
   28ec4:			; <UNDEFINED> instruction: 0xf7ee9330
   28ec8:	vmlsne.f64	d14, d3, d20
   28ecc:	vcgt.u8	d25, d0, d25
   28ed0:			; <UNDEFINED> instruction: 0xf7f1829c
   28ed4:	ldrtmi	lr, [r1], -sl, ror #20
   28ed8:	ldrtmi	r4, [r0], -r2, lsl #13
   28edc:	ldm	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28ee0:			; <UNDEFINED> instruction: 0xee099916
   28ee4:			; <UNDEFINED> instruction: 0x460baa10
   28ee8:	svclt	0x00083301
   28eec:	eorls	r9, fp, ip, lsr #12
   28ef0:	eorscs	sp, ip, #7
   28ef4:	blx	ba7ca <ASN1_generate_nconf@plt+0xa022a>
   28ef8:	ldrtmi	pc, [r0], -r4, lsl #4	; <UNPREDICTABLE>
   28efc:	ldcl	7, cr15, [r2, #952]!	; 0x3b8
   28f00:	blge	124cfb8 <ASN1_generate_nconf@plt+0x1232a18>
   28f04:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28f08:	bcc	fe464730 <ASN1_generate_nconf@plt+0xfe44a190>
   28f0c:	strbmi	r4, [r8], -r1, asr #12
   28f10:	b	fe766ed4 <ASN1_generate_nconf@plt+0xfe74c934>
   28f14:	bl	fe966ed4 <ASN1_generate_nconf@plt+0xfe94c934>
   28f18:	cdp	3, 1, cr2, cr8, cr0, {0}
   28f1c:			; <UNDEFINED> instruction: 0x461a1a90
   28f20:	strmi	r9, [r6], -r0
   28f24:			; <UNDEFINED> instruction: 0xf7ed4618
   28f28:	stmdals	r8, {r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   28f2c:	stmia	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28f30:	mrc	7, 7, APSR_nzcv, cr4, cr0, {7}
   28f34:	bl	17e6ef4 <ASN1_generate_nconf@plt+0x17cc954>
   28f38:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   28f3c:	orrshi	pc, r7, r0
   28f40:	bleq	65084 <ASN1_generate_nconf@plt+0x4aae4>
   28f44:			; <UNDEFINED> instruction: 0x46da465c
   28f48:	stccs	0, cr14, [r0], {23}
   28f4c:	adcshi	pc, fp, r0, asr #32
   28f50:			; <UNDEFINED> instruction: 0x46284651
   28f54:	bl	fffe6f10 <ASN1_generate_nconf@plt+0xfffcc970>
   28f58:			; <UNDEFINED> instruction: 0xf10a4621
   28f5c:	strmi	r0, [r2], -r1, lsl #20
   28f60:			; <UNDEFINED> instruction: 0xf7f04638
   28f64:			; <UNDEFINED> instruction: 0x4631eab8
   28f68:			; <UNDEFINED> instruction: 0xf7f04683
   28f6c:	blx	fec64254 <ASN1_generate_nconf@plt+0xfec49cb4>
   28f70:	ldrbmi	pc, [r8], -r0, lsl #9	; <UNPREDICTABLE>
   28f74:	stc	7, cr15, [r2, #-948]!	; 0xfffffc4c
   28f78:	strtmi	r0, [r8], -r4, ror #18
   28f7c:	svc	0x0050f7f0
   28f80:	blle	ff8ba590 <ASN1_generate_nconf@plt+0xff89fff0>
   28f84:			; <UNDEFINED> instruction: 0xf0402c00
   28f88:	blls	b49208 <ASN1_generate_nconf@plt+0xb2ec68>
   28f8c:	bls	afa858 <ASN1_generate_nconf@plt+0xae02b8>
   28f90:	beq	4647fc <ASN1_generate_nconf@plt+0x44a25c>
   28f94:	strtmi	r9, [r3], -r2, lsl #6
   28f98:	andcs	r9, r2, #268435456	; 0x10000000
   28f9c:			; <UNDEFINED> instruction: 0xf7ee9400
   28fa0:	blls	aa4600 <ASN1_generate_nconf@plt+0xa8a060>
   28fa4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   28fa8:			; <UNDEFINED> instruction: 0xd1af4543
   28fac:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx9
   28fb0:			; <UNDEFINED> instruction: 0xf7ed0a10
   28fb4:			; <UNDEFINED> instruction: 0xf7efefde
   28fb8:	strmi	lr, [r7], -r0, ror #21
   28fbc:			; <UNDEFINED> instruction: 0xf0002800
   28fc0:	blls	209520 <ASN1_generate_nconf@plt+0x1eef80>
   28fc4:	bls	c134e4 <ASN1_generate_nconf@plt+0xbf8f44>
   28fc8:	movwcs	r9, #768	; 0x300
   28fcc:	b	19e6f8c <ASN1_generate_nconf@plt+0x19cc9ec>
   28fd0:			; <UNDEFINED> instruction: 0xf0002800
   28fd4:	mnfem	f0, #4.0
   28fd8:	strcs	r6, [r0, #-2576]	; 0xfffff5f0
   28fdc:	strtmi	lr, [r9], -ip
   28fe0:			; <UNDEFINED> instruction: 0xf7ed4630
   28fe4:			; <UNDEFINED> instruction: 0x4604ebb8
   28fe8:	strtmi	r9, [r1], -r6, asr #16
   28fec:	cdp2	0, 2, cr15, cr10, cr2, {1}
   28ff0:	vsub.i8	d18, d0, d0
   28ff4:	strcc	r8, [r1, #-305]	; 0xfffffecf
   28ff8:			; <UNDEFINED> instruction: 0xf7f04630
   28ffc:	addmi	lr, r5, #18, 30	; 0x48
   29000:	blls	d1ffbc <ASN1_generate_nconf@plt+0xd05a1c>
   29004:	mrc	6, 0, r4, cr9, cr10, {1}
   29008:	ldmdbls	r4, {r4, r9, fp}
   2900c:	blls	c4dc14 <ASN1_generate_nconf@plt+0xc33674>
   29010:	ldc	7, cr15, [r2, #960]!	; 0x3c0
   29014:			; <UNDEFINED> instruction: 0xf0002800
   29018:	blls	949c58 <ASN1_generate_nconf@plt+0x92f6b8>
   2901c:			; <UNDEFINED> instruction: 0xf0402b00
   29020:	cdp	3, 1, cr8, cr9, cr3, {0}
   29024:	andcs	r1, r0, r0, lsl sl
   29028:	stcl	7, cr15, [r2], #960	; 0x3c0
   2902c:	ldrtmi	r4, [r8], -r4, lsl #12
   29030:	bl	fece6ff8 <ASN1_generate_nconf@plt+0xfeccca58>
   29034:			; <UNDEFINED> instruction: 0xf7ed982b
   29038:	stmdals	ip!, {r1, r6, r8, sl, fp, sp, lr, pc}
   2903c:	ldc	7, cr15, [lr, #-948]!	; 0xfffffc4c
   29040:	beq	4648ac <ASN1_generate_nconf@plt+0x44a30c>
   29044:	bl	ff7e7008 <ASN1_generate_nconf@plt+0xff7cca68>
   29048:	tstlt	r0, r5, lsr r8
   2904c:			; <UNDEFINED> instruction: 0xf7fe4621
   29050:	blls	8e7ff4 <ASN1_generate_nconf@plt+0x8cda54>
   29054:	andcs	fp, r4, #-1073741786	; 0xc0000026
   29058:			; <UNDEFINED> instruction: 0x46182177
   2905c:	blx	17e50f0 <ASN1_generate_nconf@plt+0x17cab50>
   29060:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29064:	rscshi	pc, r0, #0
   29068:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2906c:	stmdals	sl!, {r0, r9, sl, lr}
   29070:	stmiapl	r0, {r1, r5, r9, sl, lr}^
   29074:	b	11e703c <ASN1_generate_nconf@plt+0x11cca9c>
   29078:			; <UNDEFINED> instruction: 0xf7f04628
   2907c:			; <UNDEFINED> instruction: 0x4620ee90
   29080:	stc	7, cr15, [lr], #948	; 0x3b4
   29084:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29088:	rscshi	pc, sp, r0, asr #32
   2908c:	blcs	4fcf4 <ASN1_generate_nconf@plt+0x35754>
   29090:	rscshi	pc, r3, r0, asr #32
   29094:	stccs	13, cr9, [r0, #-212]	; 0xffffff2c
   29098:	addshi	pc, r6, #0
   2909c:	mrrcne	11, 4, r9, sl, cr1
   290a0:	blcc	9d0b8 <ASN1_generate_nconf@plt+0x82b18>
   290a4:	blcs	4ddb0 <ASN1_generate_nconf@plt+0x33810>
   290a8:	addshi	pc, ip, #64, 6
   290ac:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
   290b0:	ldmda	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   290b4:	ldrls	r9, [r5, #-2104]!	; 0xfffff7c8
   290b8:	stc	7, cr15, [sl], {238}	; 0xee
   290bc:	ldrls	r4, [r8, #-1568]!	; 0xfffff9e0
   290c0:	stmia	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   290c4:	andcs	lr, r0, #60, 12	; 0x3c00000
   290c8:	ldrmi	sl, [r1], -r7, asr #22
   290cc:			; <UNDEFINED> instruction: 0x96004610
   290d0:	bl	2e708c <ASN1_generate_nconf@plt+0x2ccaec>
   290d4:	stmdals	r7, {r8, sp}^
   290d8:	cmnne	r3, sp, asr #19
   290dc:	cmnne	r5, sp, asr #19
   290e0:	cmnne	r7, sp, asr #19
   290e4:	b	ff5670a4 <ASN1_generate_nconf@plt+0xff54cb04>
   290e8:	stmdacs	r0, {r2, r9, sl, lr}
   290ec:	strthi	pc, [r5], #0
   290f0:	cdp	7, 4, cr15, cr8, cr13, {7}
   290f4:	subsle	r2, r5, r0, lsl #16
   290f8:	bne	464968 <ASN1_generate_nconf@plt+0x44a3c8>
   290fc:	adcvs	pc, r0, #1325400064	; 0x4f000000
   29100:	beq	fe464970 <ASN1_generate_nconf@plt+0xfe44a3d0>
   29104:	ldc	7, cr15, [r4], {238}	; 0xee
   29108:	strtmi	r4, [r0], -r7, lsl #12
   2910c:			; <UNDEFINED> instruction: 0xf7f19766
   29110:	blls	1638a0 <ASN1_generate_nconf@plt+0x149300>
   29114:	tstcs	r3, r3, ror #20
   29118:			; <UNDEFINED> instruction: 0xf7ed6858
   2911c:	cdp	13, 1, cr14, cr9, cr8, {5}
   29120:	vpmin.s8	d17, d16, d0
   29124:	strmi	r5, [r4], -r6, lsl #4
   29128:			; <UNDEFINED> instruction: 0xf7ee4638
   2912c:	stccs	13, cr14, [r0], {88}	; 0x58
   29130:	stmdavs	r3!, {r3, r4, r5, r6, ip, lr, pc}
   29134:	blcs	15c71a8 <ASN1_generate_nconf@plt+0x15acc08>
   29138:	addhi	pc, r1, r0
   2913c:			; <UNDEFINED> instruction: 0xf47f2b52
   29140:	stmiavs	r7!, {r4, r5, r8, r9, sl, fp, sp, pc}
   29144:	bge	1293e78 <ASN1_generate_nconf@plt+0x12798d8>
   29148:	stmdage	sl, {r2, r3, r6, r8, fp, sp, pc}^
   2914c:	strls	r2, [r0, -r0, lsl #8]
   29150:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   29154:	strbmi	lr, [r9], #-2509	; 0xfffff633
   29158:	strbmi	lr, [fp, -sp, asr #19]
   2915c:	blx	ff467130 <ASN1_generate_nconf@plt+0xff44cb90>
   29160:	ldrtmi	r9, [r1], -sl, asr #22
   29164:	stmdals	fp!, {r2, r3, r5, r9, fp, ip, pc}
   29168:	andls	r9, r2, #0, 6
   2916c:	andls	r2, r1, r1, lsl #4
   29170:	vnmla.f64	d9, d9, d12
   29174:			; <UNDEFINED> instruction: 0xf7ee0a10
   29178:	stmdbls	fp, {r1, r3, r5, r7, sl, fp, sp, lr, pc}^
   2917c:			; <UNDEFINED> instruction: 0xf0002900
   29180:	strmi	r8, [sl], -pc, asr #2
   29184:	orrcs	r4, lr, r3, lsr #12
   29188:			; <UNDEFINED> instruction: 0xf7f19400
   2918c:	bls	12a36bc <ASN1_generate_nconf@plt+0x128911c>
   29190:			; <UNDEFINED> instruction: 0xf7f04610
   29194:	stmdals	sl, {r3, r4, r5, r6, r9, fp, sp, lr, pc}^
   29198:	ldc	7, cr15, [r0], {237}	; 0xed
   2919c:			; <UNDEFINED> instruction: 0xf7ef984b
   291a0:	usat	lr, #30, r6, asr #25
   291a4:			; <UNDEFINED> instruction: 0xf7ef4620
   291a8:			; <UNDEFINED> instruction: 0x4607ee1e
   291ac:	ldcls	7, cr14, [r8, #-692]!	; 0xfffffd4c
   291b0:			; <UNDEFINED> instruction: 0xf47f2d00
   291b4:	blls	fd4a00 <ASN1_generate_nconf@plt+0xfba460>
   291b8:	ldmib	sp, {r0, r1, r6, r8, fp, ip, sp, pc}^
   291bc:	tstmi	r3, #1946157056	; 0x74000000
   291c0:	tstmi	r3, #126976	; 0x1f000
   291c4:	tstmi	r3, #94208	; 0x17000
   291c8:	mrcge	4, 2, APSR_nzcv, cr5, cr15, {1}
   291cc:	strcs	r9, [r0], #-3629	; 0xfffff1d3
   291d0:			; <UNDEFINED> instruction: 0x1760f8df
   291d4:	ldrdls	pc, [r8], sp	; <UNPREDICTABLE>
   291d8:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   291dc:			; <UNDEFINED> instruction: 0xf7ed9405
   291e0:	movwcs	lr, #6942	; 0x1b1e
   291e4:	movwls	r9, #25610	; 0x640a
   291e8:	stmlt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   291ec:	stccs	13, cr9, [r0, #-248]	; 0xffffff08
   291f0:	bls	e9d3c0 <ASN1_generate_nconf@plt+0xe82e20>
   291f4:	blls	10baaa0 <ASN1_generate_nconf@plt+0x10a0500>
   291f8:	movwls	r9, #2080	; 0x820
   291fc:	andcs	lr, r1, sp, asr #19
   29200:	eorscc	lr, pc, #3620864	; 0x374000
   29204:			; <UNDEFINED> instruction: 0xf7fe9838
   29208:	strmi	pc, [r4], -r1, lsl #27
   2920c:			; <UNDEFINED> instruction: 0xf47f2800
   29210:	stcls	15, cr10, [r4, #-128]	; 0xffffff80
   29214:			; <UNDEFINED> instruction: 0xf8dd2301
   29218:	cdpls	0, 2, cr9, cr13, cr8, {5}
   2921c:	movwls	r9, #25861	; 0x6505
   29220:	stmdalt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29224:	ldrtmi	r9, [r1], -ip, lsr #22
   29228:	vnmls.f32	s18, s18, s23
   2922c:	movwls	r0, #10768	; 0x2a10
   29230:	andls	r4, r1, #36700160	; 0x2300000
   29234:	strls	r2, [r0], #-514	; 0xfffffdfe
   29238:	mcrr	7, 14, pc, r8, cr14	; <UNPREDICTABLE>
   2923c:	bls	b62d08 <ASN1_generate_nconf@plt+0xb48768>
   29240:	cdp	3, 1, cr2, cr9, cr0, {0}
   29244:			; <UNDEFINED> instruction: 0x46310a10
   29248:	andls	r9, r2, #0, 6
   2924c:	andls	r9, r1, #176128	; 0x2b000
   29250:			; <UNDEFINED> instruction: 0xf7ee461a
   29254:			; <UNDEFINED> instruction: 0xe6a4ec3c
   29258:			; <UNDEFINED> instruction: 0x16dcf8df
   2925c:	stmdals	lr!, {r1, r5, r9, sl, lr}
   29260:			; <UNDEFINED> instruction: 0xf7ed4479
   29264:	blls	ba3ddc <ASN1_generate_nconf@plt+0xb8983c>
   29268:			; <UNDEFINED> instruction: 0xf7f16818
   2926c:	tstcs	r0, r4, lsl #18
   29270:			; <UNDEFINED> instruction: 0xf7f02002
   29274:			; <UNDEFINED> instruction: 0x4604ebbe
   29278:	ldmdals	r0, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   2927c:	strtmi	r2, [r1], -r0, lsl #4
   29280:	stc	7, cr15, [lr, #952]!	; 0x3b8
   29284:			; <UNDEFINED> instruction: 0xf7f0e706
   29288:			; <UNDEFINED> instruction: 0x462be9d4
   2928c:	bne	464b00 <ASN1_generate_nconf@plt+0x44a560>
   29290:	ldmdals	r0, {r1, r9, sl, lr}
   29294:	b	ff0e7250 <ASN1_generate_nconf@plt+0xff0cccb0>
   29298:	blcs	4ff64 <ASN1_generate_nconf@plt+0x359c4>
   2929c:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {3}
   292a0:	movwls	r4, #22045	; 0x561d
   292a4:	ldrdls	pc, [r8], sp	; <UNPREDICTABLE>
   292a8:	cdpls	3, 2, cr2, cr13, cr1, {0}
   292ac:			; <UNDEFINED> instruction: 0xf7ff9306
   292b0:			; <UNDEFINED> instruction: 0x4628b81e
   292b4:	rscscc	pc, pc, #79	; 0x4f
   292b8:			; <UNDEFINED> instruction: 0xf7ef2100
   292bc:	stmdacs	r0, {r1, r6, sl, fp, sp, lr, pc}
   292c0:	cfstrsge	mvf15, [lr, #508]	; 0x1fc
   292c4:			; <UNDEFINED> instruction: 0xf8dd2301
   292c8:	cdpls	0, 2, cr9, cr13, cr8, {5}
   292cc:	strmi	r4, [r5], -r4, lsl #12
   292d0:	andls	r9, r5, r6, lsl #6
   292d4:	stmdalt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   292d8:	blcs	4fef4 <ASN1_generate_nconf@plt+0x35954>
   292dc:	bicshi	pc, r9, #0
   292e0:	cmncs	r2, r4, lsl #4
   292e4:			; <UNDEFINED> instruction: 0xf0234618
   292e8:			; <UNDEFINED> instruction: 0x4602f919
   292ec:	andls	r4, r4, r7, lsl #12
   292f0:			; <UNDEFINED> instruction: 0xf0002800
   292f4:	stcls	3, cr8, [sl], #-784	; 0xfffffcf0
   292f8:			; <UNDEFINED> instruction: 0xf8df462b
   292fc:			; <UNDEFINED> instruction: 0xf8df1640
   29300:	stmdapl	r1!, {r6, r9, sl}^
   29304:			; <UNDEFINED> instruction: 0xf7ed5820
   29308:			; <UNDEFINED> instruction: 0x4604eb1e
   2930c:			; <UNDEFINED> instruction: 0xf7f04638
   29310:	stccs	13, cr14, [r0], {70}	; 0x46
   29314:			; <UNDEFINED> instruction: 0x83a4f000
   29318:	ldr	r9, [sl], r4, lsl #10
   2931c:			; <UNDEFINED> instruction: 0xf8df9c10
   29320:	strls	r3, [r5], #-1508	; 0xfffffa1c
   29324:	ldrls	r4, [r4], #-1573	; 0xfffff9db
   29328:	strls	r9, [r7], #-1036	; 0xfffffbf4
   2932c:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   29330:	strls	r2, [sp], #-769	; 0xfffffcff
   29334:	strls	r9, [sl], #-1028	; 0xfffffbfc
   29338:			; <UNDEFINED> instruction: 0xf7fe9306
   2933c:	mcrcs	15, 0, fp, cr0, cr8, {6}
   29340:	orrhi	pc, r3, #64, 6
   29344:	andcs	r4, r0, sl, lsr r6
   29348:	andcc	lr, r1, r2
   2934c:	andle	r4, r9, r6, lsl #5
   29350:	andcc	r4, r4, #148, 12	; 0x9400000
   29354:	ldrdne	pc, [r0], -ip
   29358:	mvnsle	r4, fp, lsl #5
   2935c:	andcs	r3, r0, #1, 28
   29360:	andcs	pc, r0, ip, asr #17
   29364:	ldrbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   29368:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   2936c:	vrshr.s64	d4, d0, #64
   29370:	bls	134a0a8 <ASN1_generate_nconf@plt+0x132fb08>
   29374:			; <UNDEFINED> instruction: 0xf012b1d2
   29378:			; <UNDEFINED> instruction: 0xf000007f
   2937c:	stfnep	f0, [r1], {134}	; 0x86
   29380:	cmpeq	r6, r1, asr #6	; <UNPREDICTABLE>
   29384:	vstrle.16	s4, [lr, #-0]	; <UNPREDICTABLE>
   29388:			; <UNDEFINED> instruction: 0xf1000612
   2938c:			; <UNDEFINED> instruction: 0xf8df8360
   29390:	ldrbtmi	r2, [sl], #-1464	; 0xfffffa48
   29394:	andeq	lr, r0, #3358720	; 0x334000
   29398:			; <UNDEFINED> instruction: 0xf8df2101
   2939c:			; <UNDEFINED> instruction: 0x200425b0
   293a0:			; <UNDEFINED> instruction: 0xf7ef447a
   293a4:	andcs	lr, r1, r6, ror #23
   293a8:	ldm	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   293ac:	strcc	pc, [r0, #2271]!	; 0x8df
   293b0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   293b4:			; <UNDEFINED> instruction: 0xf47f2b00
   293b8:			; <UNDEFINED> instruction: 0xf7f0a8e5
   293bc:	mcrrne	11, 5, lr, r1, cr10
   293c0:	addhi	pc, r7, r0
   293c4:	rsble	r2, fp, r0, lsl #16
   293c8:	strcc	pc, [r8, #2271]	; 0x8df
   293cc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   293d0:	vmls.i8	d18, d0, d0
   293d4:			; <UNDEFINED> instruction: 0x463b8310
   293d8:	strmi	r2, [r6], r0, lsl #4
   293dc:	andcc	lr, r1, #3
   293e0:			; <UNDEFINED> instruction: 0xf0004291
   293e4:	ldrmi	r8, [ip], r8, lsl #6
   293e8:			; <UNDEFINED> instruction: 0xf8dc3304
   293ec:	stmdacs	r0, {}	; <UNPREDICTABLE>
   293f0:			; <UNDEFINED> instruction: 0x3601d1f5
   293f4:	and	pc, r0, ip, asr #17
   293f8:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   293fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   29400:			; <UNDEFINED> instruction: 0xf43f2b00
   29404:			; <UNDEFINED> instruction: 0xf7ffa8a9
   29408:			; <UNDEFINED> instruction: 0x4631b8bd
   2940c:			; <UNDEFINED> instruction: 0xf7f02001
   29410:			; <UNDEFINED> instruction: 0xee09eaf0
   29414:			; <UNDEFINED> instruction: 0x46376a10
   29418:	strtvs	lr, [fp], -sp, asr #19
   2941c:	str	r4, [r6], -r4, lsl #12
   29420:	bcs	4fd4c <ASN1_generate_nconf@plt+0x357ac>
   29424:	mrcge	4, 5, APSR_nzcv, cr4, cr15, {1}
   29428:	tstls	r0, fp, lsl #12
   2942c:	bicsvc	pc, r7, pc, asr #8
   29430:	svc	0x00f6f7f0
   29434:	strt	r9, [fp], r9, asr #20
   29438:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2943c:			; <UNDEFINED> instruction: 0xf8df4604
   29440:			; <UNDEFINED> instruction: 0x4602151c
   29444:	strmi	r9, [r5], -r5
   29448:	ldrbtmi	r9, [r9], #-12
   2944c:			; <UNDEFINED> instruction: 0xf8599007
   29450:			; <UNDEFINED> instruction: 0xf7ff6003
   29454:	blls	21820c <ASN1_generate_nconf@plt+0x1fdc6c>
   29458:			; <UNDEFINED> instruction: 0xf8df9314
   2945c:	strcs	r3, [r0], #-1192	; 0xfffffb58
   29460:	strtmi	r9, [r5], -r5, lsl #8
   29464:			; <UNDEFINED> instruction: 0xf859940c
   29468:	movwcs	r6, #4099	; 0x1003
   2946c:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   29470:	ldmdavs	r0!, {r0, r2, r3, sl, ip, pc}
   29474:	strls	r4, [r4], #-1145	; 0xfffffb87
   29478:			; <UNDEFINED> instruction: 0xf7ed9306
   2947c:			; <UNDEFINED> instruction: 0xf7fee9d0
   29480:	stmdals	r4, {r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, pc}
   29484:			; <UNDEFINED> instruction: 0xf0229404
   29488:	ldr	pc, [r7], #2577	; 0xa11
   2948c:	andcs	r4, r1, r9, lsr #12
   29490:	b	febe7458 <ASN1_generate_nconf@plt+0xfebcceb8>
   29494:	ldmdals	r5!, {r2, r9, sl, lr}
   29498:			; <UNDEFINED> instruction: 0xf7fe4621
   2949c:	ldrb	pc, [r8, #2497]	; 0x9c1	; <UNPREDICTABLE>
   294a0:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   294a4:	vst1.8	{d20-d22}, [pc], r4
   294a8:			; <UNDEFINED> instruction: 0x46387276
   294ac:			; <UNDEFINED> instruction: 0xf7ee4479
   294b0:			; <UNDEFINED> instruction: 0x4621eb96
   294b4:			; <UNDEFINED> instruction: 0xf7ed2002
   294b8:			; <UNDEFINED> instruction: 0x4621ec7e
   294bc:			; <UNDEFINED> instruction: 0xf7ed200f
   294c0:			; <UNDEFINED> instruction: 0xf8dfec7a
   294c4:	ldrbtmi	r3, [fp], #-1188	; 0xfffffb5c
   294c8:	teqlt	r3, fp, lsl r8
   294cc:			; <UNDEFINED> instruction: 0xf7ee4620
   294d0:	andscs	lr, lr, r4, lsr fp
   294d4:	stmda	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   294d8:			; <UNDEFINED> instruction: 0xf7ede78e
   294dc:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
   294e0:	adchi	pc, r2, #64, 6
   294e4:	blcs	5016c <ASN1_generate_nconf@plt+0x35bcc>
   294e8:	stcge	7, cr15, [r2], {127}	; 0x7f
   294ec:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   294f0:	ldrbtmi	r2, [r9], #-14
   294f4:	mrrc	7, 14, pc, lr, cr13	; <UNPREDICTABLE>
   294f8:	bllt	ffee74fc <ASN1_generate_nconf@plt+0xffeccf5c>
   294fc:			; <UNDEFINED> instruction: 0xf8df9c04
   29500:	strls	r3, [r5], #-1028	; 0xfffffbfc
   29504:	strls	r4, [ip], #-1573	; 0xfffff9db
   29508:			; <UNDEFINED> instruction: 0xf859940d
   2950c:	movwcs	r6, #4099	; 0x1003
   29510:			; <UNDEFINED> instruction: 0xf7fe9306
   29514:			; <UNDEFINED> instruction: 0xf8dfbeec
   29518:	andcs	r1, r3, r8, asr r4
   2951c:			; <UNDEFINED> instruction: 0xf7fe4479
   29520:			; <UNDEFINED> instruction: 0xf7fffa05
   29524:			; <UNDEFINED> instruction: 0x9c07bb4b
   29528:	strls	r4, [r5], #-3062	; 0xfffff40a
   2952c:	strls	r4, [ip], #-1573	; 0xfffff9db
   29530:	strls	r9, [r4], #-1037	; 0xfffffbf3
   29534:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   29538:	movwls	r2, #25345	; 0x6301
   2953c:	mrclt	7, 6, APSR_nzcv, cr7, cr14, {7}
   29540:			; <UNDEFINED> instruction: 0x46054bf0
   29544:	andsls	r9, r4, r5
   29548:	andls	r9, r7, ip
   2954c:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   29550:	andls	r2, sp, r1, lsl #6
   29554:	andsls	r9, r0, r4
   29558:	movwls	r9, #24586	; 0x600a
   2955c:	mcrlt	7, 6, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
   29560:	strmi	r4, [r4], -r8, ror #21
   29564:	strcc	pc, [ip], #-2271	; 0xfffff721
   29568:	andsls	r4, r1, r5, lsr #12
   2956c:	ldrbtmi	r9, [fp], #-18	; 0xffffffee
   29570:	andvs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   29574:	strne	pc, [r0], #-2271	; 0xfffff721
   29578:	andls	r9, r5, r3, lsl r0
   2957c:	andsls	r4, r4, r9, ror r4
   29580:	ldmvs	sl, {r2, r3, ip, pc}
   29584:			; <UNDEFINED> instruction: 0xf7ed6830
   29588:			; <UNDEFINED> instruction: 0xf7ffe94a
   2958c:	stcls	8, cr11, [sl], {40}	; 0x28
   29590:	strls	r4, [r5], #-3036	; 0xfffff424
   29594:	ldrls	r4, [r4], #-1573	; 0xfffff9db
   29598:	strls	r9, [r7], #-1036	; 0xfffffbf4
   2959c:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   295a0:	strls	r2, [sp], #-769	; 0xfffffcff
   295a4:	movwls	r9, #25604	; 0x6404
   295a8:	mcrlt	7, 5, pc, cr1, cr14, {7}	; <UNPREDICTABLE>
   295ac:	bls	2fc508 <ASN1_generate_nconf@plt+0x2e1f68>
   295b0:	blt	14a75b4 <ASN1_generate_nconf@plt+0x148d014>
   295b4:	ldmibmi	r1!, {r0, r1, r4, r6, r7, r8, r9, fp, lr}^
   295b8:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   295bc:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   295c0:	stmdb	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   295c4:	svclt	0x00fcf7fe
   295c8:			; <UNDEFINED> instruction: 0xf8dd9b1e
   295cc:			; <UNDEFINED> instruction: 0xf8ddb0c8
   295d0:	cdpls	0, 2, cr9, cr13, cr8, {5}
   295d4:	rsble	r2, fp, r0, lsl #22
   295d8:			; <UNDEFINED> instruction: 0xf7fe9505
   295dc:	stcls	14, cr11, [r4], {136}	; 0x88
   295e0:	blt	ffb675e4 <ASN1_generate_nconf@plt+0xffb4d044>
   295e4:			; <UNDEFINED> instruction: 0xf8dd2300
   295e8:	cdpls	0, 2, cr9, cr13, cr8, {5}
   295ec:	movwls	r4, #22045	; 0x561d
   295f0:	mrclt	7, 3, APSR_nzcv, cr13, cr14, {7}
   295f4:	smlabtcs	r1, r3, fp, r4
   295f8:	strtmi	r9, [r5], -r5, lsl #8
   295fc:	strls	r9, [ip], #-262	; 0xfffffefa
   29600:			; <UNDEFINED> instruction: 0xf859940d
   29604:			; <UNDEFINED> instruction: 0xf7fe6003
   29608:	mcrls	14, 1, fp, cr13, cr2, {3}
   2960c:	ldmibmi	ip, {r0, r2, r9, sl, lr}^
   29610:	movwls	r4, #22020	; 0x5604
   29614:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   29618:	ldrdls	pc, [r8], sp	; <UNPREDICTABLE>
   2961c:	ldm	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29620:	movwls	r2, #25345	; 0x6301
   29624:	mcrlt	7, 3, pc, cr3, cr14, {7}	; <UNPREDICTABLE>
   29628:	beq	464e94 <ASN1_generate_nconf@plt+0x44a8f4>
   2962c:	stmda	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29630:	cdp2	0, 9, cr15, cr0, cr3, {1}
   29634:	mrc	4, 0, lr, cr9, cr5, {7}
   29638:	andcs	r1, r2, r0, lsl sl
   2963c:	ldmib	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29640:	ldrbt	r4, [r4], #1540	; 0x604
   29644:	ldc	7, cr15, [ip, #-956]	; 0xfffffc44
   29648:			; <UNDEFINED> instruction: 0xf8dd2301
   2964c:	cdpls	0, 2, cr9, cr13, cr8, {5}
   29650:	movwls	r9, #24581	; 0x6005
   29654:	mcrlt	7, 2, pc, cr11, cr14, {7}	; <UNPREDICTABLE>
   29658:	strmi	r9, [r4], -sp, lsr #28
   2965c:	strmi	r4, [r5], -r9, asr #19
   29660:	ldrbtmi	r9, [r9], #-5
   29664:			; <UNDEFINED> instruction: 0xf8dd6830
   29668:			; <UNDEFINED> instruction: 0xf7ed90a8
   2966c:	movwcs	lr, #6360	; 0x18d8
   29670:			; <UNDEFINED> instruction: 0xf7fe9306
   29674:	movwcs	fp, #7740	; 0x1e3c
   29678:	ldrdls	pc, [r8], sp	; <UNPREDICTABLE>
   2967c:	strmi	r9, [r4], -sp, lsr #28
   29680:	andls	r4, r5, r5, lsl #12
   29684:			; <UNDEFINED> instruction: 0xf7fe9306
   29688:	vmov.i64	d27, #0xff00ff000000ff00
   2968c:	andls	r2, r0, #1879048192	; 0x70000000
   29690:			; <UNDEFINED> instruction: 0x21014abd
   29694:	ldrbtmi	r2, [sl], #-4
   29698:	b	1ae765c <ASN1_generate_nconf@plt+0x1acd0bc>
   2969c:	movwcs	lr, #5763	; 0x1683
   296a0:	ldrdls	pc, [r8], sp	; <UNPREDICTABLE>
   296a4:	strmi	r9, [r5], -sp, lsr #28
   296a8:	movwls	r9, #24581	; 0x6005
   296ac:	mrclt	7, 0, APSR_nzcv, cr15, cr14, {7}
   296b0:	bls	990358 <ASN1_generate_nconf@plt+0x975db8>
   296b4:	ldrdeq	lr, [r6, -sp]!
   296b8:	blx	ff265746 <ASN1_generate_nconf@plt+0xff24b1a6>
   296bc:	stmdacs	r0, {r0, r2, ip, pc}
   296c0:	tsthi	r9, r0	; <UNPREDICTABLE>
   296c4:	blcs	5033c <ASN1_generate_nconf@plt+0x35d9c>
   296c8:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   296cc:	cmnlt	r3, fp, lsl fp
   296d0:	ldmdbge	fp!, {r1, r2, r3, r5, r7, r8, sl, fp, lr}
   296d4:	movwcs	r9, #2075	; 0x81b
   296d8:	vqshl.s8	q10, <illegal reg q14.5>, q4
   296dc:	strls	r0, [r0, #-517]	; 0xfffffdfb
   296e0:	blx	ffb65776 <ASN1_generate_nconf@plt+0xffb4b1d6>
   296e4:			; <UNDEFINED> instruction: 0xf0002800
   296e8:			; <UNDEFINED> instruction: 0x4620819a
   296ec:	stmda	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   296f0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   296f4:	rschi	pc, sl, r0
   296f8:	svceq	0x0000f1bb
   296fc:	rschi	pc, r3, r0, asr #32
   29700:			; <UNDEFINED> instruction: 0xb1289838
   29704:			; <UNDEFINED> instruction: 0xf7ee4629
   29708:	mcrne	8, 0, lr, cr3, cr4, {5}
   2970c:	rschi	pc, r7, r0, asr #6
   29710:	strtmi	r9, [r8], -r5, lsl #30
   29714:	ldmdbls	fp!, {r0, r2, r4, r8, r9, fp, ip, pc}
   29718:			; <UNDEFINED> instruction: 0xf7f0463a
   2971c:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
   29720:	sbchi	pc, r7, r0, lsl #6
   29724:	stmdbcs	r0, {r0, r1, r2, r3, r8, fp, ip, pc}
   29728:	sbchi	pc, r9, r0
   2972c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   29730:			; <UNDEFINED> instruction: 0x4628463a
   29734:	ldm	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29738:	vsub.i8	d2, d0, d0
   2973c:	ldmibmi	r4, {r3, r4, r5, r7, pc}
   29740:	bleq	a5884 <ASN1_generate_nconf@plt+0x8b2e4>
   29744:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   29748:	stmda	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2974c:			; <UNDEFINED> instruction: 0xf7f06830
   29750:	blls	e651a0 <ASN1_generate_nconf@plt+0xe4ac00>
   29754:			; <UNDEFINED> instruction: 0xf0002b00
   29758:	blls	11499f8 <ASN1_generate_nconf@plt+0x112f458>
   2975c:	cdp	8, 0, cr9, cr8, cr9, {0}
   29760:	blls	11781a8 <ASN1_generate_nconf@plt+0x115dc08>
   29764:	bcc	464f90 <ASN1_generate_nconf@plt+0x44a9f0>
   29768:	bl	16e7730 <ASN1_generate_nconf@plt+0x16cd190>
   2976c:			; <UNDEFINED> instruction: 0xf0002800
   29770:	stmdals	r8, {r1, r3, r4, r7, pc}
   29774:	bl	156773c <ASN1_generate_nconf@plt+0x154d19c>
   29778:			; <UNDEFINED> instruction: 0xf0002800
   2977c:	blmi	fe1899d4 <ASN1_generate_nconf@plt+0xfe16f434>
   29780:	andsge	pc, r4, #14614528	; 0xdf0000
   29784:	andshi	pc, r4, #14614528	; 0xdf0000
   29788:			; <UNDEFINED> instruction: 0xf8cd447b
   2978c:	ldrbtmi	r9, [sl], #84	; 0x54
   29790:	svcls	0x001046a1
   29794:	cdp	12, 0, cr9, cr9, cr6, {0}
   29798:			; <UNDEFINED> instruction: 0x96063a90
   2979c:			; <UNDEFINED> instruction: 0x462e44f8
   297a0:	cdp	0, 1, cr14, cr9, cr11, {2}
   297a4:	vmov	r3, s16
   297a8:	ldmib	sp, {r4, r7, r9, fp, sp}^
   297ac:			; <UNDEFINED> instruction: 0xf7ef014b
   297b0:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   297b4:	stmdals	r8, {r0, r3, r5, r6, ip, lr, pc}^
   297b8:	svc	0x009af7ee
   297bc:			; <UNDEFINED> instruction: 0x46514d78
   297c0:			; <UNDEFINED> instruction: 0x4602447d
   297c4:			; <UNDEFINED> instruction: 0xf7ed4638
   297c8:	strbmi	lr, [r1], -sl, lsr #16
   297cc:			; <UNDEFINED> instruction: 0xf7ed4638
   297d0:	stmdbls	fp, {r1, r2, r8, r9, sl, fp, sp, lr, pc}^
   297d4:			; <UNDEFINED> instruction: 0xf7ef4638
   297d8:	strtmi	lr, [r9], -lr, lsl #20
   297dc:			; <UNDEFINED> instruction: 0xf7ed4638
   297e0:	blls	13653e0 <ASN1_generate_nconf@plt+0x134ae40>
   297e4:	stmdbmi	pc!, {r0, r1, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   297e8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   297ec:	cdp	7, 15, cr15, cr6, cr13, {7}
   297f0:	ldrtmi	r9, [r8], -ip, asr #18
   297f4:	ldmib	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   297f8:	ldrtmi	r4, [r8], -r9, lsr #12
   297fc:	cdp	7, 14, cr15, cr14, cr13, {7}
   29800:	blcs	90528 <ASN1_generate_nconf@plt+0x75f88>
   29804:	stmdals	r9, {r3, r4, r8, ip, lr, pc}^
   29808:	andle	r1, r7, r3, asr #24
   2980c:	svc	0x00caf7ee
   29810:	ldrbtmi	r4, [r9], #-2405	; 0xfffff69b
   29814:	ldrtmi	r4, [r8], -r2, lsl #12
   29818:	stmda	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2981c:	ldrtmi	r4, [r8], -r3, ror #18
   29820:			; <UNDEFINED> instruction: 0xf7ed4479
   29824:	stmdbls	sl, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
   29828:			; <UNDEFINED> instruction: 0xf7ef4638
   2982c:	stmdbmi	r0!, {r2, r5, r6, r7, r8, fp, sp, lr, pc}^
   29830:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   29834:	cdp	7, 13, cr15, cr2, cr13, {7}
   29838:	stmdals	r8, {r0, sl, ip, sp}
   2983c:	b	ffc67804 <ASN1_generate_nconf@plt+0xffc4d264>
   29840:	ble	afa258 <ASN1_generate_nconf@plt+0xadfcb8>
   29844:	stmdals	r8, {r0, r5, r9, sl, lr}
   29848:	svc	0x0084f7ec
   2984c:	strmi	r4, [r5], -r1, lsr #12
   29850:			; <UNDEFINED> instruction: 0xf7ec9809
   29854:	cdp	15, 1, cr14, cr9, cr0, {4}
   29858:			; <UNDEFINED> instruction: 0x46021a90
   2985c:			; <UNDEFINED> instruction: 0xf7ec4638
   29860:	blge	13657e0 <ASN1_generate_nconf@plt+0x134b240>
   29864:	movwls	sl, #10826	; 0x2a4a
   29868:	blge	130e070 <ASN1_generate_nconf@plt+0x12f3ad0>
   2986c:	movwls	sl, #6728	; 0x1a48
   29870:	blge	127b11c <ASN1_generate_nconf@plt+0x1260b7c>
   29874:			; <UNDEFINED> instruction: 0xf7ed4630
   29878:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2987c:	stmdbmi	sp, {r0, r4, r7, r8, ip, lr, pc}^
   29880:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   29884:	cdp	7, 10, cr15, cr10, cr13, {7}
   29888:	stmdbmi	fp, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   2988c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   29890:	cdp	7, 10, cr15, cr4, cr13, {7}
   29894:			; <UNDEFINED> instruction: 0xf7f04638
   29898:	str	lr, [ip, lr, ror #27]
   2989c:			; <UNDEFINED> instruction: 0x464c4635
   298a0:			; <UNDEFINED> instruction: 0xf8dd9e06
   298a4:			; <UNDEFINED> instruction: 0xf8cd9054
   298a8:			; <UNDEFINED> instruction: 0xf7feb018
   298ac:			; <UNDEFINED> instruction: 0xf7edbd20
   298b0:	stmdbmi	r2, {r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   298b4:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   298b8:	svc	0x00b0f7ec
   298bc:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, sp, lr, pc}
   298c0:	svcge	0x003df77f
   298c4:			; <UNDEFINED> instruction: 0xf04fe7f5
   298c8:	strb	r0, [r2, -r0, lsl #22]
   298cc:	movwcs	r4, #6460	; 0x193c
   298d0:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   298d4:			; <UNDEFINED> instruction: 0xf7ec9306
   298d8:			; <UNDEFINED> instruction: 0xf7feefa2
   298dc:	movwcc	fp, #7432	; 0x1d08
   298e0:	cmnle	r1, r0, lsr r8
   298e4:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
   298e8:	svc	0x0098f7ec
   298ec:	stmdbls	lr, {r4, r8, r9, sl, sp, lr, pc}
   298f0:	b	1e678b8 <ASN1_generate_nconf@plt+0x1e4d318>
   298f4:	movwcs	lr, #5866	; 0x16ea
   298f8:	movwls	r9, #27909	; 0x6d05
   298fc:	ldcllt	7, cr15, [r7], #1016	; 0x3f8
   29900:	muleq	r2, lr, fp
   29904:	andeq	r1, r0, r0, lsr #11
   29908:	andeq	pc, r2, lr, ror r6	; <UNPREDICTABLE>
   2990c:			; <UNDEFINED> instruction: 0x0002fcb4
   29910:	andeq	pc, r2, sl, ror #12
   29914:	ldrdeq	r9, [r2], -r4
   29918:	andeq	pc, r2, r0, lsr fp	; <UNPREDICTABLE>
   2991c:	andeq	pc, r2, r6, lsr #22
   29920:	andeq	fp, r2, lr, lsl #6
   29924:	andeq	pc, r2, sl, asr #22
   29928:	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
   2992c:	andeq	r1, r0, r4, lsl r5
   29930:	andeq	r1, r0, r8, lsl r5
   29934:	andeq	pc, r2, r6, lsr #14
   29938:	muleq	r2, ip, r6
   2993c:	andeq	r1, r0, ip, asr r5
   29940:	andeq	r1, r0, ip, asr #10
   29944:	andeq	sp, r5, r0, asr r0
   29948:	strdeq	sp, [r2], -r6
   2994c:	andeq	pc, r2, ip, ror r4	; <UNPREDICTABLE>
   29950:	andeq	sp, r5, r8
   29954:	andeq	ip, r5, ip, ror #31
   29958:			; <UNDEFINED> instruction: 0x0005cfbc
   2995c:	muleq	r2, r6, r2
   29960:	andeq	pc, r2, ip, asr #5
   29964:	andeq	lr, r2, r4, ror #29
   29968:	strdeq	ip, [r5], -r2
   2996c:			; <UNDEFINED> instruction: 0xffffe313
   29970:	andeq	pc, r2, r8, ror r1	; <UNPREDICTABLE>
   29974:	andeq	ip, r5, sl, asr #28
   29978:	andeq	pc, r2, ip, lsl r0	; <UNPREDICTABLE>
   2997c:	andeq	pc, r2, r0, ror r0	; <UNPREDICTABLE>
   29980:	andeq	pc, r2, r6, lsl r3	; <UNPREDICTABLE>
   29984:	andeq	pc, r2, r6, lsl r3	; <UNPREDICTABLE>
   29988:	andeq	pc, r2, r2, ror #2
   2998c:	andeq	pc, r2, r0, lsl r3	; <UNPREDICTABLE>
   29990:	andeq	pc, r2, r6, lsl #6
   29994:	andeq	lr, r2, r8, lsl ip
   29998:			; <UNDEFINED> instruction: 0x000282b6
   2999c:	andeq	pc, r2, ip, lsl r3	; <UNPREDICTABLE>
   299a0:	andeq	r6, r3, r0, asr #21
   299a4:	ldrdeq	pc, [r2], -lr
   299a8:	andeq	pc, r2, r6, asr #5
   299ac:	andeq	pc, r2, r8, asr #5
   299b0:	andeq	r6, r3, lr, asr #20
   299b4:	strdeq	pc, [r2], -sl
   299b8:	andeq	pc, r2, sl, lsl #4
   299bc:			; <UNDEFINED> instruction: 0x0002f1b2
   299c0:	andeq	pc, r2, lr, lsr #2
   299c4:	andeq	pc, r2, r2, lsr r1	; <UNPREDICTABLE>
   299c8:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
   299cc:	svc	0x0026f7ec
   299d0:	movwls	r2, #25345	; 0x6301
   299d4:	stclt	7, cr15, [fp], {254}	; 0xfe
   299d8:	stcl	7, cr15, [lr], #-960	; 0xfffffc40
   299dc:			; <UNDEFINED> instruction: 0xf7ec6800
   299e0:	bmi	ca5768 <ASN1_generate_nconf@plt+0xc8b1c8>
   299e4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   299e8:	andcs	r4, r3, r3, lsl #12
   299ec:	stmia	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   299f0:			; <UNDEFINED> instruction: 0xf7f02001
   299f4:	bmi	ba4abc <ASN1_generate_nconf@plt+0xb8a51c>
   299f8:	andcs	r2, r3, r1, lsl #2
   299fc:			; <UNDEFINED> instruction: 0xf7ef447a
   29a00:			; <UNDEFINED> instruction: 0x4639e8b8
   29a04:			; <UNDEFINED> instruction: 0xf7fd2001
   29a08:	bmi	aa97b4 <ASN1_generate_nconf@plt+0xa8f214>
   29a0c:	tstcs	r1, sl, ror r4
   29a10:			; <UNDEFINED> instruction: 0xf7ef2003
   29a14:	ldrtmi	lr, [r9], -lr, lsr #17
   29a18:			; <UNDEFINED> instruction: 0xf7fd2001
   29a1c:	movwcs	pc, #8031	; 0x1f5f	; <UNPREDICTABLE>
   29a20:	movwls	r4, #26117	; 0x6605
   29a24:	stcllt	7, cr15, [r3], #-1016	; 0xfffffc08
   29a28:	andcs	r4, r3, r2, lsr #20
   29a2c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   29a30:	ldm	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29a34:			; <UNDEFINED> instruction: 0xf7ee2001
   29a38:	ldmdbmi	pc, {r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
   29a3c:	rscsmi	pc, sp, #64, 4
   29a40:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
   29a44:			; <UNDEFINED> instruction: 0xf7ed4478
   29a48:	mulcs	r0, r0, lr
   29a4c:	bmi	762c7c <ASN1_generate_nconf@plt+0x7486dc>
   29a50:	ldr	r4, [pc], #1146	; 29a58 <ASN1_generate_nconf@plt+0xf4b8>
   29a54:	svc	0x0024f7ec
   29a58:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
   29a5c:	ldrb	r4, [r6, r3, lsl #12]
   29a60:	strtmi	r9, [r5], -sp, lsr #28
   29a64:			; <UNDEFINED> instruction: 0xf8dd4918
   29a68:	ldmdavs	r0!, {r3, r5, r7, ip, pc}
   29a6c:	strls	r4, [r5], #-1145	; 0xfffffb87
   29a70:	cdp	7, 13, cr15, cr4, cr12, {7}
   29a74:	strls	r2, [r4], #-769	; 0xfffffcff
   29a78:			; <UNDEFINED> instruction: 0xf7fe9306
   29a7c:	stcls	12, cr11, [r4, #-224]	; 0xffffff20
   29a80:			; <UNDEFINED> instruction: 0xf8dd2301
   29a84:	cdpls	0, 2, cr9, cr13, cr8, {5}
   29a88:	strls	r4, [r5, #-1580]	; 0xfffff9d4
   29a8c:			; <UNDEFINED> instruction: 0xf7fe9306
   29a90:	blls	198b50 <ASN1_generate_nconf@plt+0x17e5b0>
   29a94:	ldrdls	pc, [r8], sp	; <UNPREDICTABLE>
   29a98:	ldrmi	r9, [ip], -sp, lsr #28
   29a9c:	movwls	r4, #17949	; 0x461d
   29aa0:	stclt	7, cr15, [r5], #-1016	; 0xfffffc08
   29aa4:	andeq	pc, r2, lr, rrx
   29aa8:	andeq	lr, r2, lr, lsl #27
   29aac:	andeq	pc, r2, r0, lsl #2
   29ab0:			; <UNDEFINED> instruction: 0x0002edb0
   29ab4:	andeq	lr, r2, lr, lsr #28
   29ab8:	andeq	lr, r2, lr, asr #18
   29abc:	andeq	lr, r2, r0, asr pc
   29ac0:	andeq	lr, r2, r8, lsr fp
   29ac4:	andeq	lr, r2, sl, ror #27
   29ac8:	andeq	lr, r2, r0, asr #30
   29acc:	andcs	r6, r8, #64, 16	; 0x400000
   29ad0:			; <UNDEFINED> instruction: 0xf7f06849
   29ad4:	svclt	0x0000ba3b
   29ad8:			; <UNDEFINED> instruction: 0xf7ec6840
   29adc:	svclt	0x0000bf19
   29ae0:	mvnsmi	lr, sp, lsr #18
   29ae4:	bmi	11bb340 <ASN1_generate_nconf@plt+0x11a0da0>
   29ae8:	blmi	11b1320 <ASN1_generate_nconf@plt+0x1196d80>
   29aec:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   29af0:	ldmpl	r3, {r0, r2, r6, r8, r9, sl, fp, lr}^
   29af4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   29af8:			; <UNDEFINED> instruction: 0xf04f9305
   29afc:	ldcle	3, cr0, [ip, #-0]
   29b00:	bicslt	r6, r3, fp, lsr #16
   29b04:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   29b08:	movwls	r4, #9734	; 0x2606
   29b0c:			; <UNDEFINED> instruction: 0xf7ee4641
   29b10:	asrlt	lr, r2, #20
   29b14:	strtmi	r6, [r0], -r3, lsl #17
   29b18:	ldrmi	r4, [r8, r9, lsr #12]
   29b1c:	bmi	efb334 <ASN1_generate_nconf@plt+0xee0d94>
   29b20:	ldrbtmi	r4, [sl], #-2872	; 0xfffff4c8
   29b24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29b28:	subsmi	r9, sl, r5, lsl #22
   29b2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29b30:	strtmi	sp, [r0], -r3, ror #2
   29b34:	pop	{r1, r2, ip, sp, pc}
   29b38:	strcs	r8, [r0], #-496	; 0xfffffe10
   29b3c:	stmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   29b40:	ldcl	7, cr15, [r8, #-948]	; 0xfffffc4c
   29b44:	blmi	cd5fec <ASN1_generate_nconf@plt+0xcbba4c>
   29b48:	andls	r2, r1, #536870912	; 0x20000000
   29b4c:	movwls	r5, #14587	; 0x38fb
   29b50:	stmdavs	r8!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   29b54:	bl	c67b18 <ASN1_generate_nconf@plt+0xc4d578>
   29b58:	blmi	bd6000 <ASN1_generate_nconf@plt+0xbbba60>
   29b5c:	andls	r2, r1, #805306368	; 0x30000000
   29b60:	movwls	r5, #14587	; 0x38fb
   29b64:	stmdavs	pc!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   29b68:	blcs	1bc7c5c <ASN1_generate_nconf@plt+0x1bad6bc>
   29b6c:	ldmdavc	fp!, {r3, r4, r8, ip, lr, pc}^
   29b70:	tstle	r5, pc, ror #22
   29b74:			; <UNDEFINED> instruction: 0xf1b378bb
   29b78:	tstle	r1, sp, lsr #8
   29b7c:	ldrtmi	r4, [r0], -r1, asr #12
   29b80:	strls	r3, [r2, -r3, lsl #14]
   29b84:	b	1e7b44 <ASN1_generate_nconf@plt+0x1cd5a4>
   29b88:	blmi	9168f0 <ASN1_generate_nconf@plt+0x8fc350>
   29b8c:	stmdavs	sl!, {r0, sl, sp}
   29b90:	stmdbmi	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
   29b94:	ldmdavs	r8, {r0, r1, r9, ip, sp}
   29b98:			; <UNDEFINED> instruction: 0xf7ec4479
   29b9c:	ldr	lr, [lr, r0, asr #28]!
   29ba0:			; <UNDEFINED> instruction: 0x4638491f
   29ba4:			; <UNDEFINED> instruction: 0xf7f04479
   29ba8:	tstlt	r8, #75776	; 0x12800
   29bac:	blcs	1c87ca0 <ASN1_generate_nconf@plt+0x1c6d700>
   29bb0:	ldmdavc	fp!, {r0, r8, ip, lr, pc}^
   29bb4:	ldmdbmi	fp, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
   29bb8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   29bbc:	bl	fe7b84 <ASN1_generate_nconf@plt+0xfcd5e4>
   29bc0:	ldmdbmi	r9, {r6, r7, r8, ip, sp, pc}
   29bc4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   29bc8:	bl	e67b90 <ASN1_generate_nconf@plt+0xe4d5f0>
   29bcc:	blmi	616214 <ASN1_generate_nconf@plt+0x5fbc74>
   29bd0:	ldmdbmi	r7, {r1, r3, r4, r5, r9, sl, lr}
   29bd4:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
   29bd8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   29bdc:	cdp	7, 1, cr15, cr14, cr12, {7}
   29be0:	blmi	563a5c <ASN1_generate_nconf@plt+0x5494bc>
   29be4:	ldrbtmi	r4, [fp], #-2324	; 0xfffff6ec
   29be8:	ldrbtmi	r6, [r9], #-2090	; 0xfffff7d6
   29bec:			; <UNDEFINED> instruction: 0xf7ec6818
   29bf0:			; <UNDEFINED> instruction: 0xe794ee16
   29bf4:	ldrbtcc	pc, [pc], #79	; 29bfc <ASN1_generate_nconf@plt+0xf65c>	; <UNPREDICTABLE>
   29bf8:			; <UNDEFINED> instruction: 0xf7efe791
   29bfc:	svclt	0x0000ea42
   29c00:	andeq	r4, r5, lr, lsl pc
   29c04:	andeq	r1, r0, r0, ror r5
   29c08:	andeq	r4, r5, r8, lsl pc
   29c0c:	andeq	r4, r5, sl, ror #29
   29c10:	andeq	r1, r0, r0, asr r5
   29c14:			; <UNDEFINED> instruction: 0x000015b0
   29c18:	andeq	ip, r5, r4, lsr r8
   29c1c:	andeq	r7, r2, ip, lsr #29
   29c20:	andeq	pc, r2, r0, ror #17
   29c24:	ldrdeq	pc, [r2], -r2
   29c28:	andeq	pc, r2, lr, asr #17
   29c2c:	andeq	ip, r5, lr, ror #15
   29c30:	andeq	pc, r2, r0, asr #17
   29c34:	ldrdeq	ip, [r5], -lr
   29c38:	andeq	r7, r2, sl, asr lr
   29c3c:	stmdavs	sl, {r0, r1, fp, sp, lr}
   29c40:	mulle	r1, r3, r2
   29c44:			; <UNDEFINED> instruction: 0x47701a98
   29c48:	stmdavs	r0, {r0, r3, r6, fp, sp, lr}^
   29c4c:	blt	ffd67c14 <ASN1_generate_nconf@plt+0xffd4d674>
   29c50:			; <UNDEFINED> instruction: 0x4606b5f8
   29c54:			; <UNDEFINED> instruction: 0x460f4c11
   29c58:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   29c5c:	ldrcc	fp, [r0], #-448	; 0xfffffe40
   29c60:			; <UNDEFINED> instruction: 0xf8542500
   29c64:	ldrcc	r3, [r0], #-3088	; 0xfffff3f0
   29c68:	blcs	b8874 <ASN1_generate_nconf@plt+0x9e2d4>
   29c6c:			; <UNDEFINED> instruction: 0xf7eed804
   29c70:	addmi	lr, r5, #22528	; 0x5800
   29c74:			; <UNDEFINED> instruction: 0x4605bfb8
   29c78:	stceq	8, cr15, [ip], {84}	; 0x54
   29c7c:	mvnsle	r2, r0, lsl #16
   29c80:	subcs	r3, pc, r2, lsl #10
   29c84:			; <UNDEFINED> instruction: 0xf0274629
   29c88:	eorsvs	pc, sp, r3, lsr #26
   29c8c:	ldcllt	0, cr6, [r8, #192]!	; 0xc0
   29c90:	strcs	r2, [r2, #-39]	; 0xffffffd9
   29c94:	eorsvs	r6, r0, sp, lsr r0
   29c98:	svclt	0x0000bdf8
   29c9c:	andeq	r6, r5, r0, lsr #8
   29ca0:	svcmi	0x00f0e92d
   29ca4:	ldmdami	sl!, {r1, r2, r9, sl, lr}
   29ca8:	blmi	ed5ec4 <ASN1_generate_nconf@plt+0xebb924>
   29cac:	ldrbtmi	r4, [r8], #-1551	; 0xfffff9f1
   29cb0:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
   29cb4:			; <UNDEFINED> instruction: 0xf04f9303
   29cb8:	movwcs	r0, #768	; 0x300
   29cbc:	movwcc	lr, #6605	; 0x19cd
   29cc0:	subsle	r2, r0, r0, lsl #18
   29cc4:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   29cc8:	bcs	43e38 <ASN1_generate_nconf@plt+0x29898>
   29ccc:	ldcmi	0, cr13, [r3], #-220	; 0xffffff24
   29cd0:			; <UNDEFINED> instruction: 0xf8df2500
   29cd4:			; <UNDEFINED> instruction: 0xf8df80cc
   29cd8:	ldrbtmi	r9, [ip], #-204	; 0xffffff34
   29cdc:	ldrdge	pc, [r8], #143	; 0x8f
   29ce0:	ldrbtmi	r4, [r9], #1272	; 0x4f8
   29ce4:	ldrbtmi	r3, [sl], #1040	; 0x410
   29ce8:	stmdbls	r1, {r1, r2, r4, sp, lr, pc}
   29cec:			; <UNDEFINED> instruction: 0xf0274628
   29cf0:	mcrne	14, 1, pc, cr11, cr9, {1}	; <UNPREDICTABLE>
   29cf4:	movwcs	fp, #7960	; 0x1f18
   29cf8:	svclt	0x000c2900
   29cfc:	tstcs	r0, r9, lsl r6
   29d00:			; <UNDEFINED> instruction: 0xf854bb51
   29d04:	ldrbmi	r3, [r8], -ip, lsl #24
   29d08:	strbmi	r9, [r9], -r2, lsl #20
   29d0c:	stc	7, cr15, [r6, #944]	; 0x3b0
   29d10:	stmdavs	r2!, {r0, r8, sl, ip, sp}^
   29d14:	orrlt	r3, sl, r0, lsl r4
   29d18:	ldccc	8, cr15, [r0], {84}	; 0x54
   29d1c:	ldrhle	r4, [r8, #35]!	; 0x23
   29d20:	ldrdlt	pc, [r0], -r8
   29d24:	rscle	r2, r0, r0, lsl #30
   29d28:	ldrcc	r4, [r0], #-2336	; 0xfffff6e0
   29d2c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   29d30:	ldcl	7, cr15, [r4, #-944]!	; 0xfffffc50
   29d34:	stccs	8, cr15, [ip], {84}	; 0x54
   29d38:	mvnle	r2, r0, lsl #20
   29d3c:	bmi	756500 <ASN1_generate_nconf@plt+0x73bf60>
   29d40:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   29d44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29d48:	subsmi	r9, sl, r3, lsl #22
   29d4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29d50:	andlt	sp, r5, fp, lsl r1
   29d54:	svchi	0x00f0e8bd
   29d58:			; <UNDEFINED> instruction: 0x46514658
   29d5c:	ldcl	7, cr15, [lr, #-944]	; 0xfffffc50
   29d60:	ldrdlt	pc, [r0], -r8
   29d64:	bge	a3ca0 <ASN1_generate_nconf@plt+0x89700>
   29d68:	ldrmi	sl, [r0], -r2, lsl #18
   29d6c:			; <UNDEFINED> instruction: 0xff70f7ff
   29d70:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   29d74:	bcs	43ee4 <ASN1_generate_nconf@plt+0x29944>
   29d78:	blmi	41e424 <ASN1_generate_nconf@plt+0x403e84>
   29d7c:	ldrbtmi	r4, [fp], #-2319	; 0xfffff6f1
   29d80:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   29d84:	stcl	7, cr15, [sl, #-944]	; 0xfffffc50
   29d88:			; <UNDEFINED> instruction: 0xf7efe7d9
   29d8c:	svclt	0x0000e97a
   29d90:	andeq	r4, r5, lr, asr sp
   29d94:	andeq	r1, r0, r0, ror r5
   29d98:			; <UNDEFINED> instruction: 0x000563b2
   29d9c:	muleq	r5, lr, r3
   29da0:	andeq	ip, r5, r4, ror #13
   29da4:	andeq	pc, r2, r6, ror #15
   29da8:	muleq	r3, sl, r5
   29dac:	andeq	r7, r2, r6, lsl sp
   29db0:	andeq	r4, r5, sl, asr #25
   29db4:	andeq	r6, r5, r6, lsl #6
   29db8:	andeq	ip, r5, r6, asr #12
   29dbc:	andeq	ip, r2, r4, ror #18
   29dc0:	svcmi	0x00f0e92d
   29dc4:	stc	12, cr4, [sp, #-896]!	; 0xfffffc80
   29dc8:	blmi	ff84c9d8 <ASN1_generate_nconf@plt+0xff832438>
   29dcc:	bmi	ff83afc4 <ASN1_generate_nconf@plt+0xff820a24>
   29dd0:	orrlt	pc, r0, #14614528	; 0xdf0000
   29dd4:	addlt	r5, sp, r3, ror #17
   29dd8:	strcs	r4, [r0], #-1146	; 0xfffffb86
   29ddc:	movwls	r6, #47131	; 0xb81b
   29de0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29de4:	ldc2l	0, cr15, [lr, #140]	; 0x8c
   29de8:	ldrbtmi	r4, [fp], #3035	; 0xbdb
   29dec:	ldrbtmi	r4, [fp], #-1573	; 0xfffff9db
   29df0:	bcc	465618 <ASN1_generate_nconf@plt+0x44b078>
   29df4:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
   29df8:	andls	r9, r3, r4, lsl #6
   29dfc:			; <UNDEFINED> instruction: 0xf902f024
   29e00:	rsbsle	r2, r4, r0, lsl #16
   29e04:	stmdacs	sp, {r0, ip, sp}
   29e08:	ldm	pc, {r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   29e0c:	rsbseq	pc, r6, r0, lsl r0	; <UNPREDICTABLE>
   29e10:	addeq	r0, pc, fp, rrx
   29e14:	addseq	r0, r4, sl, rrx
   29e18:	ldrdeq	r0, [r6], fp	; <UNPREDICTABLE>
   29e1c:	umullseq	r0, r9, lr, r0
   29e20:	andeq	r0, lr, r0, ror #1
   29e24:	tsteq	fp, fp, asr #2
   29e28:			; <UNDEFINED> instruction: 0xf8df00e8
   29e2c:	strcs	r9, [r0], #-820	; 0xfffffccc
   29e30:			; <UNDEFINED> instruction: 0xf8df4ecc
   29e34:	ldrbtmi	r8, [r9], #820	; 0x334
   29e38:	ldrbtmi	r4, [r8], #1150	; 0x47e
   29e3c:	svcmi	0x00cbe017
   29e40:	ldrbtmi	r9, [pc], #-2054	; 29e48 <ASN1_generate_nconf@plt+0xf8a8>
   29e44:	ldrdge	pc, [r0], -r7
   29e48:	stmia	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29e4c:	ldrbtmi	r4, [r9], #-2504	; 0xfffff638
   29e50:	ldrbmi	r4, [r0], -r2, lsl #12
   29e54:	stcl	7, cr15, [r2], #944	; 0x3b0
   29e58:	ldmdavs	pc!, {r0, r1, r2, fp, ip, pc}	; <UNPREDICTABLE>
   29e5c:	ldm	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29e60:	ldrbtmi	r4, [r9], #-2500	; 0xfffff63c
   29e64:	ldrtmi	r4, [r8], -r2, lsl #12
   29e68:	ldcl	7, cr15, [r8], {236}	; 0xec
   29e6c:			; <UNDEFINED> instruction: 0xf7ef3401
   29e70:	addmi	lr, r4, #174080	; 0x2a800
   29e74:			; <UNDEFINED> instruction: 0x4620da36
   29e78:			; <UNDEFINED> instruction: 0xf7efaf0a
   29e7c:	blge	2a42a4 <ASN1_generate_nconf@plt+0x289d04>
   29e80:	bge	2542a4 <ASN1_generate_nconf@plt+0x239d04>
   29e84:	andls	r9, r1, r0, lsl #14
   29e88:			; <UNDEFINED> instruction: 0xf7eea806
   29e8c:	blls	264a2c <ASN1_generate_nconf@plt+0x24a48c>
   29e90:	ldrble	r0, [r4], #2009	; 0x7d9
   29e94:	strbmi	r9, [r9], -r9, lsl #20
   29e98:			; <UNDEFINED> instruction: 0xf7ec6830
   29e9c:	blls	2651a4 <ASN1_generate_nconf@plt+0x24ac04>
   29ea0:			; <UNDEFINED> instruction: 0x079a6830
   29ea4:	teqhi	r4, r0, lsl #2	; <UNPREDICTABLE>
   29ea8:	ldrbtmi	r4, [sl], #-2739	; 0xfffff54d
   29eac:			; <UNDEFINED> instruction: 0xf7ec4641
   29eb0:	blmi	fece5190 <ASN1_generate_nconf@plt+0xfeccabf0>
   29eb4:	ldrbtmi	r9, [fp], #-2054	; 0xfffff7fa
   29eb8:			; <UNDEFINED> instruction: 0xf7ed681f
   29ebc:	ldmibmi	r0!, {r3, r5, r7, fp, sp, lr, pc}
   29ec0:			; <UNDEFINED> instruction: 0x46024479
   29ec4:			; <UNDEFINED> instruction: 0xf7ec4638
   29ec8:	bls	2e5178 <ASN1_generate_nconf@plt+0x2cabd8>
   29ecc:			; <UNDEFINED> instruction: 0xf0002a00
   29ed0:	blmi	feb4a360 <ASN1_generate_nconf@plt+0xfeb2fdc0>
   29ed4:	ldrbtmi	r4, [fp], #-2476	; 0xfffff654
   29ed8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   29edc:	ldc	7, cr15, [lr], {236}	; 0xec
   29ee0:	strcs	lr, [r1, #-1988]	; 0xfffff83c
   29ee4:			; <UNDEFINED> instruction: 0xf0242401
   29ee8:	stmdacs	r0, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
   29eec:			; <UNDEFINED> instruction: 0xf024d18a
   29ef0:	stmdacs	r0, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
   29ef4:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
   29ef8:	blmi	fe958410 <ASN1_generate_nconf@plt+0xfe93de70>
   29efc:	ldrbtmi	r4, [fp], #-2468	; 0xfffff65c
   29f00:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   29f04:			; <UNDEFINED> instruction: 0xf7ec6858
   29f08:	andcs	lr, r1, sl, lsl #25
   29f0c:	blmi	fe3fc998 <ASN1_generate_nconf@plt+0xfe3e23f8>
   29f10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29f14:	blls	303f84 <ASN1_generate_nconf@plt+0x2e99e4>
   29f18:			; <UNDEFINED> instruction: 0xf04f405a
   29f1c:			; <UNDEFINED> instruction: 0xf0400300
   29f20:	andlt	r8, sp, r0, lsl r1
   29f24:	blhi	e5220 <ASN1_generate_nconf@plt+0xcac80>
   29f28:	svchi	0x00f0e8bd
   29f2c:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
   29f30:	ldc2l	0, cr15, [r6], #-144	; 0xffffff70
   29f34:			; <UNDEFINED> instruction: 0x4629e7d6
   29f38:			; <UNDEFINED> instruction: 0xf7ff2001
   29f3c:			; <UNDEFINED> instruction: 0xe7d1feb1
   29f40:	andcs	r4, r3, r9, lsr #12
   29f44:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   29f48:	blmi	fe563e80 <ASN1_generate_nconf@plt+0xfe5498e0>
   29f4c:	ldrbtmi	r4, [fp], #-2196	; 0xfffff76c
   29f50:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   29f54:	cdp	7, 3, cr15, cr6, cr12, {7}
   29f58:			; <UNDEFINED> instruction: 0xf024e7c4
   29f5c:	vldmiami	r1, {s30-s158}
   29f60:			; <UNDEFINED> instruction: 0x4606447c
   29f64:	stmdblt	r8!, {r5, r6, fp, sp, lr}
   29f68:	stmdbvs	r0!, {r1, r5, r6, r7, sp, lr, pc}^
   29f6c:	stmdacs	r0, {r4, sl, ip, sp}
   29f70:	sbcshi	pc, lr, r0
   29f74:			; <UNDEFINED> instruction: 0xf7f04631
   29f78:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
   29f7c:	stmiavs	r4!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   29f80:	adcle	r2, pc, r0, lsl #24
   29f84:	bcs	44014 <ASN1_generate_nconf@plt+0x29a74>
   29f88:	stmibmi	r7, {r2, r3, r5, r7, ip, lr, pc}
   29f8c:			; <UNDEFINED> instruction: 0xf8df4b87
   29f90:			; <UNDEFINED> instruction: 0xf8df9220
   29f94:			; <UNDEFINED> instruction: 0xf85b8220
   29f98:	ldrbtmi	r7, [r9], #1
   29f9c:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   29fa0:	adcsmi	r4, r2, #248, 8	; 0xf8000000
   29fa4:	adcsmi	fp, sl, #24, 30	; 0x60
   29fa8:	ldmdavc	r3, {r0, r1, r2, ip, lr, pc}
   29fac:	stmiavs	r3!, {r0, r1, r3, r5, r8, ip, sp, pc}
   29fb0:			; <UNDEFINED> instruction: 0xf8d84649
   29fb4:			; <UNDEFINED> instruction: 0xf7ec0000
   29fb8:			; <UNDEFINED> instruction: 0xf854ec32
   29fbc:	bcs	35c04 <ASN1_generate_nconf@plt+0x1b664>
   29fc0:	str	sp, [pc, pc, ror #3]
   29fc4:	andcs	r4, r2, r9, lsr #12
   29fc8:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   29fcc:	blmi	1ee3dfc <ASN1_generate_nconf@plt+0x1ec985c>
   29fd0:	ldrbtmi	r4, [fp], #-2170	; 0xfffff786
   29fd4:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   29fd8:	ldmib	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29fdc:	cdpmi	7, 7, cr14, cr8, cr2, {4}
   29fe0:	ldmdavs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   29fe4:			; <UNDEFINED> instruction: 0xf43f2a00
   29fe8:			; <UNDEFINED> instruction: 0xf8dfaf7d
   29fec:	svcmi	0x007681d8
   29ff0:	bls	465858 <ASN1_generate_nconf@plt+0x44b2b8>
   29ff4:			; <UNDEFINED> instruction: 0xf8dd44f8
   29ff8:	ldrbtmi	sl, [pc], #-16	; 2a000 <ASN1_generate_nconf@plt+0xfa60>
   29ffc:	blmi	1d2203c <ASN1_generate_nconf@plt+0x1d07a9c>
   2a000:			; <UNDEFINED> instruction: 0xf85b68b1
   2a004:	addsmi	r3, r9, #3
   2a008:	ldmdavs	r8!, {r0, r1, ip, lr, pc}
   2a00c:			; <UNDEFINED> instruction: 0xf7ec4641
   2a010:	ldmdbvs	r2!, {r1, r2, sl, fp, sp, lr, pc}^
   2a014:	bcs	3785c <ASN1_generate_nconf@plt+0x1d2bc>
   2a018:	svcge	0x0064f43f
   2a01c:	stccs	8, cr6, [r0], {244}	; 0xf4
   2a020:	stmdavs	r3!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   2a024:	ldrb	fp, [r4, r3, lsr #18]!
   2a028:	svccc	0x0010f854
   2a02c:	rscsle	r2, r0, r0, lsl #22
   2a030:	bcs	443c0 <ASN1_generate_nconf@plt+0x29e20>
   2a034:	ldmdavs	r2!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   2a038:			; <UNDEFINED> instruction: 0xf8da4649
   2a03c:			; <UNDEFINED> instruction: 0xf7ec0000
   2a040:	ldrb	lr, [r1, lr, ror #23]!
   2a044:	stmdbmi	r3!, {r1, r5, r6, sl, fp, lr}^
   2a048:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   2a04c:			; <UNDEFINED> instruction: 0xf7ed6820
   2a050:	stmdbmi	r1!, {r1, r2, r6, r7, r9, fp, sp, lr, pc}^
   2a054:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   2a058:	b	ff068014 <ASN1_generate_nconf@plt+0xff04da74>
   2a05c:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}
   2a060:			; <UNDEFINED> instruction: 0xf7ed4479
   2a064:	ldmdbmi	lr, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
   2a068:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   2a06c:	b	fede8028 <ASN1_generate_nconf@plt+0xfedcda88>
   2a070:	stmdavs	r0!, {r2, r3, r4, r6, r8, fp, lr}
   2a074:			; <UNDEFINED> instruction: 0xf7ed4479
   2a078:	ldmdbmi	fp, {r1, r4, r5, r7, r9, fp, sp, lr, pc}^
   2a07c:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   2a080:	b	feb6803c <ASN1_generate_nconf@plt+0xfeb4da9c>
   2a084:	stmdavs	r0!, {r0, r3, r4, r6, r8, fp, lr}
   2a088:			; <UNDEFINED> instruction: 0xf7ed4479
   2a08c:	ldmdbmi	r8, {r3, r5, r7, r9, fp, sp, lr, pc}^
   2a090:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   2a094:	b	fe8e8050 <ASN1_generate_nconf@plt+0xfe8cdab0>
   2a098:	stmdavs	r0!, {r1, r2, r4, r6, r8, fp, lr}
   2a09c:			; <UNDEFINED> instruction: 0xf7ed4479
   2a0a0:			; <UNDEFINED> instruction: 0xe71fea9e
   2a0a4:	stmia	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a0a8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2a0ac:	svcge	0x001af43f
   2a0b0:			; <UNDEFINED> instruction: 0xf10d4e51
   2a0b4:			; <UNDEFINED> instruction: 0xf8df0a24
   2a0b8:			; <UNDEFINED> instruction: 0xf10d9144
   2a0bc:	blmi	142c164 <ASN1_generate_nconf@plt+0x1411bc4>
   2a0c0:	ldrbtmi	r4, [r9], #1150	; 0x47e
   2a0c4:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
   2a0c8:	movwls	r9, #9477	; 0x2505
   2a0cc:			; <UNDEFINED> instruction: 0xf7f04620
   2a0d0:			; <UNDEFINED> instruction: 0x4641e8d6
   2a0d4:	ldrbmi	r4, [r0], -r2, lsl #12
   2a0d8:	ldc	7, cr15, [r4, #956]!	; 0x3bc
   2a0dc:	ldmdavs	r5!, {r0, r3, fp, ip, pc}
   2a0e0:	svc	0x0094f7ec
   2a0e4:	strmi	r4, [r2], -r9, asr #12
   2a0e8:			; <UNDEFINED> instruction: 0xf7ec4628
   2a0ec:	blls	2e4f54 <ASN1_generate_nconf@plt+0x2ca9b4>
   2a0f0:			; <UNDEFINED> instruction: 0x079b6830
   2a0f4:	bls	d9e1c <ASN1_generate_nconf@plt+0xbf87c>
   2a0f8:	bmi	10df104 <ASN1_generate_nconf@plt+0x10c4b64>
   2a0fc:	stmdbmi	r2, {r1, r3, r4, r5, r6, sl, lr}^
   2a100:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
   2a104:	bl	fe2e80bc <ASN1_generate_nconf@plt+0xfe2cdb1c>
   2a108:	bicsle	r4, pc, r7, lsr #5
   2a10c:	strbt	r9, [r9], r5, lsl #26
   2a110:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
   2a114:	blmi	fe3c44 <ASN1_generate_nconf@plt+0xfc96a4>
   2a118:	movwls	r4, #42107	; 0xa47b
   2a11c:			; <UNDEFINED> instruction: 0xe6d8461a
   2a120:	ldmdbmi	sp!, {r2, r3, r4, r5, r8, r9, fp, lr}
   2a124:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a128:			; <UNDEFINED> instruction: 0xf7ec6858
   2a12c:			; <UNDEFINED> instruction: 0xe6e4eb78
   2a130:			; <UNDEFINED> instruction: 0x46324b3a
   2a134:	ldrbtmi	r4, [fp], #-2362	; 0xfffff6c6
   2a138:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   2a13c:	bl	1be80f4 <ASN1_generate_nconf@plt+0x1bcdb54>
   2a140:			; <UNDEFINED> instruction: 0xf7eee6d0
   2a144:	svclt	0x0000ef9e
   2a148:	andeq	r4, r5, r0, asr #24
   2a14c:	andeq	r1, r0, r0, ror r5
   2a150:	muleq	r4, r8, r9
   2a154:	andeq	r4, r5, r2, lsr #24
   2a158:	andeq	pc, r2, lr, lsr #15
   2a15c:	andeq	ip, r5, lr, asr #11
   2a160:			; <UNDEFINED> instruction: 0x0002f6b6
   2a164:	andeq	ip, r5, ip, lsl #11
   2a168:	andeq	pc, r2, lr, asr #13
   2a16c:	andeq	ip, r5, r2, lsl #11
   2a170:	muleq	r2, lr, r6
   2a174:	muleq	r2, r6, r6
   2a178:	andeq	pc, r2, r2, lsr r6	; <UNPREDICTABLE>
   2a17c:	andeq	ip, r5, lr, lsl #10
   2a180:	andeq	pc, r2, r0, ror #12
   2a184:	andeq	ip, r5, lr, ror #9
   2a188:	andeq	pc, r2, r4, asr r6	; <UNPREDICTABLE>
   2a18c:	andeq	ip, r5, r6, asr #9
   2a190:	strdeq	r7, [r2], -r6
   2a194:	strdeq	r4, [r5], -ip
   2a198:	andeq	pc, r4, r2, asr #16
   2a19c:	andeq	ip, r5, r6, ror r4
   2a1a0:	andeq	r0, r0, r9, asr #10
   2a1a4:	andeq	r6, r5, r8, lsl r1
   2a1a8:			; <UNDEFINED> instruction: 0x000015b4
   2a1ac:	strdeq	r1, [r0], -ip
   2a1b0:	andeq	pc, r2, r2, lsl r6	; <UNPREDICTABLE>
   2a1b4:	andeq	ip, r5, r4, lsr #8
   2a1b8:	strdeq	ip, [r5], -r2
   2a1bc:	andeq	r0, r0, r9, lsl r5
   2a1c0:	muleq	r5, r8, r0
   2a1c4:			; <UNDEFINED> instruction: 0x0002f5b0
   2a1c8:	andeq	ip, r5, sl, asr #7
   2a1cc:	andeq	r1, r0, r0, asr r5
   2a1d0:	andeq	ip, r5, ip, ror r3
   2a1d4:	strdeq	pc, [r2], -r6
   2a1d8:	andeq	pc, r2, r2, lsl #10
   2a1dc:	andeq	pc, r2, r4, lsl #10
   2a1e0:	andeq	pc, r2, r2, lsl #10
   2a1e4:	andeq	pc, r2, r0, lsl #10
   2a1e8:	strdeq	pc, [r2], -lr
   2a1ec:	strdeq	pc, [r2], -ip
   2a1f0:	strdeq	pc, [r2], -sl
   2a1f4:	strdeq	pc, [r2], -r8
   2a1f8:	andeq	ip, r5, r4, lsl #6
   2a1fc:	andeq	r7, r2, r2, lsl #19
   2a200:	andeq	pc, r2, sl, lsl #8
   2a204:	andeq	pc, r2, r0, ror #7
   2a208:	andeq	pc, r2, r6, lsl #8
   2a20c:			; <UNDEFINED> instruction: 0x0002f3be
   2a210:	andeq	pc, r2, ip, asr #7
   2a214:	andeq	ip, r5, r0, lsr #5
   2a218:	andeq	sp, r2, lr, lsl r3
   2a21c:	andeq	ip, r5, lr, lsl #5
   2a220:	andeq	pc, r2, r0, ror #6
   2a224:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
   2a228:	stmdbcs	r0, {r0, r4, r7, fp, sp, lr}
   2a22c:	ldrlt	sp, [r8, #-302]!	; 0xfffffed2
   2a230:	blmi	67223c <ASN1_generate_nconf@plt+0x657c9c>
   2a234:	ldrbtmi	r6, [fp], #-144	; 0xffffff70
   2a238:	movtlt	r6, #43098	; 0xa85a
   2a23c:	tstcc	r0, #1474560	; 0x168000
   2a240:	bcs	3664c <ASN1_generate_nconf@plt+0x1c0ac>
   2a244:	ldfmid	f5, [r5], {250}	; 0xfa
   2a248:	blmi	572a90 <ASN1_generate_nconf@plt+0x5584f0>
   2a24c:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
   2a250:			; <UNDEFINED> instruction: 0xf7ec4620
   2a254:	ldmdbmi	r3, {r3, r8, r9, fp, sp, lr, pc}
   2a258:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   2a25c:			; <UNDEFINED> instruction: 0xf7ed4478
   2a260:	blmi	4e5400 <ASN1_generate_nconf@plt+0x4cae60>
   2a264:	sbcsvs	r4, r8, fp, ror r4
   2a268:	stmdavs	r3!, {r3, r4, r5, r6, r8, ip, sp, pc}^
   2a26c:	ldfmid	f3, [r0, #-428]	; 0xfffffe54
   2a270:	and	r4, r0, sp, ror r4
   2a274:	strtmi	r6, [r1], -r8, ror #17
   2a278:			; <UNDEFINED> instruction: 0xf7ee3410
   2a27c:	stmdavs	r3!, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
   2a280:	mvnsle	r2, r0, lsl #22
   2a284:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   2a288:	ldclt	8, cr6, [r8, #-864]!	; 0xfffffca0
   2a28c:			; <UNDEFINED> instruction: 0x477068d0
   2a290:	bfi	r4, r1, #12, #13
   2a294:	muleq	r5, lr, r1
   2a298:	andeq	r5, r5, r2, asr #28
   2a29c:	andeq	r5, r5, ip, lsr #28
   2a2a0:			; <UNDEFINED> instruction: 0xfffff9eb
   2a2a4:			; <UNDEFINED> instruction: 0xfffff86f
   2a2a8:			; <UNDEFINED> instruction: 0xfffff879
   2a2ac:	andeq	ip, r5, r0, ror #2
   2a2b0:	andeq	ip, r5, r4, asr r1
   2a2b4:	andeq	ip, r5, lr, lsr r1
   2a2b8:	svcmi	0x00f0e92d
   2a2bc:	stclmi	0, cr11, [r0], #-540	; 0xfffffde4
   2a2c0:	ldrbtmi	r4, [ip], #-2912	; 0xfffff4a0
   2a2c4:	stmiapl	r3!, {r5, r6, r9, fp, lr}^
   2a2c8:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   2a2cc:			; <UNDEFINED> instruction: 0xf04f9305
   2a2d0:			; <UNDEFINED> instruction: 0xf0230300
   2a2d4:	strmi	pc, [r5], -r7, ror #22
   2a2d8:	cdp2	0, 9, cr15, cr4, cr3, {1}
   2a2dc:	movwlt	r4, #34308	; 0x8604
   2a2e0:	andsle	r1, r5, r3, ror #24
   2a2e4:	mvnsle	r2, r1, lsl #24
   2a2e8:	strcs	r4, [r0], #-2136	; 0xfffff7a8
   2a2ec:			; <UNDEFINED> instruction: 0xf0244478
   2a2f0:	bmi	1628d54 <ASN1_generate_nconf@plt+0x160e7b4>
   2a2f4:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   2a2f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a2fc:	subsmi	r9, sl, r5, lsl #22
   2a300:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a304:	addshi	pc, sl, r0, asr #32
   2a308:	andlt	r4, r7, r0, lsr #12
   2a30c:	svchi	0x00f0e8bd
   2a310:			; <UNDEFINED> instruction: 0x462a4b50
   2a314:	strcs	r4, [r1], #-2384	; 0xfffff6b0
   2a318:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a31c:			; <UNDEFINED> instruction: 0xf7ec6858
   2a320:			; <UNDEFINED> instruction: 0xe7e6ea7e
   2a324:	blx	1b663bc <ASN1_generate_nconf@plt+0x1b4be1c>
   2a328:	subsle	r2, r7, r1, lsl #16
   2a32c:	blx	1a663c4 <ASN1_generate_nconf@plt+0x1a4be24>
   2a330:	stmdacs	r0, {r2, r9, sl, lr}
   2a334:	stmdbge	r1, {r3, r4, r5, r6, r8, ip, lr, pc}
   2a338:			; <UNDEFINED> instruction: 0xf7ff4668
   2a33c:	blmi	1229568 <ASN1_generate_nconf@plt+0x120efc8>
   2a340:	ldrbtmi	r4, [fp], #-3399	; 0xfffff2b9
   2a344:	ldrbtmi	r4, [sp], #-2375	; 0xfffff6b9
   2a348:	ldrbtmi	r6, [r9], #-2136	; 0xfffff7a8
   2a34c:	b	19e8304 <ASN1_generate_nconf@plt+0x19cdd64>
   2a350:	blcs	44504 <ASN1_generate_nconf@plt+0x29f64>
   2a354:			; <UNDEFINED> instruction: 0xf8dfd059
   2a358:	ldrcc	r8, [r0, #-272]	; 0xfffffef0
   2a35c:	ldrdge	pc, [ip, -pc]
   2a360:			; <UNDEFINED> instruction: 0xf8df4626
   2a364:	ldrbtmi	r9, [r8], #268	; 0x10c
   2a368:			; <UNDEFINED> instruction: 0x462744fa
   2a36c:			; <UNDEFINED> instruction: 0xe01c44f9
   2a370:			; <UNDEFINED> instruction: 0xf8554b40
   2a374:	ldrbtmi	r2, [fp], #-3088	; 0xfffff3f0
   2a378:	ldmdavs	r8, {r0, r1, r2, r4, r7, r9, lr}^
   2a37c:	ldmdbmi	lr!, {r1, r3, ip, lr, pc}
   2a380:	ldrbtmi	r4, [r9], #-1559	; 0xfffff9e9
   2a384:	b	12e833c <ASN1_generate_nconf@plt+0x12cdd9c>
   2a388:			; <UNDEFINED> instruction: 0xf8d82f02
   2a38c:	eorsle	r0, r5, r4
   2a390:	suble	r2, r2, r3, lsl #30
   2a394:	ldrcc	r4, [r0, #-2361]	; 0xfffff6c7
   2a398:	ldccc	8, cr15, [ip], {85}	; 0x55
   2a39c:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   2a3a0:	b	f68358 <ASN1_generate_nconf@plt+0xf4ddb8>
   2a3a4:	stccc	8, cr15, [ip], {85}	; 0x55
   2a3a8:			; <UNDEFINED> instruction: 0x4630b37b
   2a3ac:			; <UNDEFINED> instruction: 0xf0279900
   2a3b0:			; <UNDEFINED> instruction: 0x3601fad9
   2a3b4:	bicsle	r2, fp, r0, lsl #18
   2a3b8:	ldrdlt	pc, [r4], #143	; 0x8f
   2a3bc:	ldrbtmi	r4, [fp], #2353	; 0x931
   2a3c0:			; <UNDEFINED> instruction: 0xf8db4479
   2a3c4:			; <UNDEFINED> instruction: 0xf7ec0004
   2a3c8:			; <UNDEFINED> instruction: 0xf855ea2a
   2a3cc:	addsmi	r3, pc, #16, 24	; 0x1000
   2a3d0:			; <UNDEFINED> instruction: 0xf8dbbf08
   2a3d4:	sbcsle	r0, sp, r4
   2a3d8:	bfc	r4, #12, #10
   2a3dc:	blx	1e6474 <ASN1_generate_nconf@plt+0x1cbed4>
   2a3e0:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
   2a3e4:	strls	r6, [r4], #-2050	; 0xfffff7fe
   2a3e8:	movwcs	lr, #10701	; 0x29cd
   2a3ec:			; <UNDEFINED> instruction: 0xff1af7ff
   2a3f0:	tstcs	r2, r2, lsl #20
   2a3f4:	blx	1d683fa <ASN1_generate_nconf@plt+0x1d4de5a>
   2a3f8:	ldrb	r4, [sl, -r4, lsl #12]!
   2a3fc:	strcs	r4, [r1], -r9, asr #12
   2a400:	b	3683b8 <ASN1_generate_nconf@plt+0x34de18>
   2a404:	ldrdeq	pc, [r4], -r8
   2a408:	blmi	864320 <ASN1_generate_nconf@plt+0x849d80>
   2a40c:	ldrbtmi	r4, [fp], #-2336	; 0xfffff6e0
   2a410:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   2a414:	b	e83cc <ASN1_generate_nconf@plt+0xcde2c>
   2a418:	ldrbmi	lr, [r1], -fp, ror #14
   2a41c:			; <UNDEFINED> instruction: 0xf7ec2601
   2a420:			; <UNDEFINED> instruction: 0xf8d8e9fe
   2a424:	ldr	r0, [r5, r4]!
   2a428:			; <UNDEFINED> instruction: 0x462a4b1a
   2a42c:	strcs	r4, [r1], #-2330	; 0xfffff6e6
   2a430:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   2a434:			; <UNDEFINED> instruction: 0xf7ec6858
   2a438:	smmlsr	sl, r2, r9, lr
   2a43c:	cdp	7, 2, cr15, cr0, cr14, {7}
   2a440:	andeq	r4, r5, sl, asr #14
   2a444:	andeq	r1, r0, r0, ror r5
   2a448:	andeq	r2, r5, ip, asr #30
   2a44c:	andeq	r2, r5, r8, lsr #30
   2a450:	andeq	r4, r5, r6, lsl r7
   2a454:	andeq	ip, r5, ip, lsr #1
   2a458:	ldrdeq	r7, [r2], -lr
   2a45c:	andeq	ip, r5, r2, lsl #1
   2a460:	andeq	r5, r5, r2, lsr sp
   2a464:	andeq	pc, r2, lr, ror r2	; <UNPREDICTABLE>
   2a468:	andeq	ip, r5, lr, asr r0
   2a46c:			; <UNDEFINED> instruction: 0x0002f2b8
   2a470:	andeq	pc, r2, r0, ror r2	; <UNPREDICTABLE>
   2a474:	andeq	ip, r5, lr, asr #32
   2a478:	strdeq	r5, [r3], -lr
   2a47c:	andeq	pc, r2, sl, lsr #2
   2a480:	andeq	ip, r5, r6
   2a484:	andeq	r5, r3, r0, asr #29
   2a488:	ldrdeq	pc, [r2], -r2
   2a48c:			; <UNDEFINED> instruction: 0x0005bfb6
   2a490:	ldrdeq	ip, [r2], -r4
   2a494:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   2a498:	andeq	pc, r2, sl, lsl #3
   2a49c:			; <UNDEFINED> instruction: 0x461cb510
   2a4a0:			; <UNDEFINED> instruction: 0xf7ecb158
   2a4a4:			; <UNDEFINED> instruction: 0xf7efe964
   2a4a8:	stmdbmi	sp, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
   2a4ac:			; <UNDEFINED> instruction: 0x46024479
   2a4b0:	pop	{r5, r9, sl, lr}
   2a4b4:			; <UNDEFINED> instruction: 0xf7ec4010
   2a4b8:	smlaltblt	fp, r9, pc, r9	; <UNPREDICTABLE>
   2a4bc:	ldrmi	fp, [r3], -r2, ror #2
   2a4c0:	stmdbmi	r8, {r1, r3, r9, sl, lr}
   2a4c4:	pop	{r5, r9, sl, lr}
   2a4c8:	ldrbtmi	r4, [r9], #-16
   2a4cc:	stmiblt	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a4d0:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
   2a4d4:	mvnsle	r2, r0, lsl #20
   2a4d8:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
   2a4dc:	svclt	0x0000e7ef
   2a4e0:	muleq	r2, r8, r5
   2a4e4:	muleq	r2, lr, r1
   2a4e8:	andeq	pc, r2, sl, lsl #3
   2a4ec:	andeq	pc, r2, r2, lsl #3
   2a4f0:			; <UNDEFINED> instruction: 0x461cb510
   2a4f4:			; <UNDEFINED> instruction: 0xf7efb158
   2a4f8:			; <UNDEFINED> instruction: 0xf7efec82
   2a4fc:	stmdbmi	sp, {r4, sl, fp, sp, lr, pc}
   2a500:			; <UNDEFINED> instruction: 0x46024479
   2a504:	pop	{r5, r9, sl, lr}
   2a508:			; <UNDEFINED> instruction: 0xf7ec4010
   2a50c:	smlalbblt	fp, r9, r5, r9
   2a510:	ldrmi	fp, [r3], -r2, ror #2
   2a514:	stmdbmi	r8, {r1, r3, r9, sl, lr}
   2a518:	pop	{r5, r9, sl, lr}
   2a51c:	ldrbtmi	r4, [r9], #-16
   2a520:	ldmdblt	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a524:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
   2a528:	mvnsle	r2, r0, lsl #20
   2a52c:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
   2a530:	svclt	0x0000e7ef
   2a534:	andeq	r7, r2, r4, asr #10
   2a538:	andeq	pc, r2, sl, asr #2
   2a53c:	andeq	pc, r2, r6, lsr r1	; <UNPREDICTABLE>
   2a540:	andeq	pc, r2, lr, lsr #2
   2a544:	svcmi	0x00f0e92d
   2a548:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   2a54c:	strmi	r8, [r9], r2, lsl #22
   2a550:	strcs	pc, [r8], #-2271	; 0xfffff721
   2a554:			; <UNDEFINED> instruction: 0xf8df4680
   2a558:	ldrbtmi	r3, [sl], #-1032	; 0xfffffbf8
   2a55c:	strpl	pc, [r4], #-2271	; 0xfffff721
   2a560:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
   2a564:			; <UNDEFINED> instruction: 0xf10d447d
   2a568:	vmovge.32	d6[0], r0
   2a56c:	tstls	r1, #1769472	; 0x1b0000
   2a570:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a574:	cdp	7, 9, cr15, cr2, cr13, {7}
   2a578:	eorvc	r2, fp, r0, lsl #6
   2a57c:	strbmi	r4, [r8], -r7, lsl #12
   2a580:	cdp	7, 8, cr15, cr12, cr13, {7}
   2a584:	andcs	r4, r5, #76546048	; 0x4900000
   2a588:	ldrbmi	r4, [r8], -r2, lsl #13
   2a58c:	ldc	7, cr15, [r0, #-956]	; 0xfffffc44
   2a590:	andcs	r4, r9, #34603008	; 0x2100000
   2a594:			; <UNDEFINED> instruction: 0xf7ef4630
   2a598:	ldrtmi	lr, [r0], -ip, lsl #26
   2a59c:	cdp	7, 7, cr15, cr14, cr13, {7}
   2a5a0:			; <UNDEFINED> instruction: 0xf1ba4681
   2a5a4:			; <UNDEFINED> instruction: 0xf0000f00
   2a5a8:	stfmip	f0, [pc], #144	; 2a640 <ASN1_generate_nconf@plt+0x100a0>
   2a5ac:	strtmi	r2, [r8], -r9, lsr #4
   2a5b0:	strcc	r4, [r4], #-1148	; 0xfffffb84
   2a5b4:			; <UNDEFINED> instruction: 0xf7ec4621
   2a5b8:			; <UNDEFINED> instruction: 0xf1baedfe
   2a5bc:	vmax.f32	d0, d0, d4
   2a5c0:	eorcs	r8, r9, #1073741833	; 0x40000009
   2a5c4:			; <UNDEFINED> instruction: 0x46284659
   2a5c8:	ldcl	7, cr15, [r4, #944]!	; 0x3b0
   2a5cc:	eorcs	r4, r9, #34603008	; 0x2100000
   2a5d0:			; <UNDEFINED> instruction: 0xf7ec4628
   2a5d4:	eorcs	lr, r9, #240, 26	; 0x3c00
   2a5d8:			; <UNDEFINED> instruction: 0x46284631
   2a5dc:	stcl	7, cr15, [sl, #944]!	; 0x3b0
   2a5e0:			; <UNDEFINED> instruction: 0xf7ed4628
   2a5e4:	stmdacs	lr, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   2a5e8:	tsthi	r0, r0, lsl #4	; <UNPREDICTABLE>
   2a5ec:	movweq	pc, #8458	; 0x210a	; <UNPREDICTABLE>
   2a5f0:	movwls	r1, #6379	; 0x18eb
   2a5f4:	svc	0x00c0f7ed
   2a5f8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2a5fc:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   2a600:	stmdb	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a604:	strmi	r2, [r1], -r0, lsl #4
   2a608:			; <UNDEFINED> instruction: 0xf7ec4628
   2a60c:	stmdacs	r0, {r5, r6, r7, fp, sp, lr, pc}
   2a610:	rscshi	pc, pc, r0
   2a614:			; <UNDEFINED> instruction: 0x4641463a
   2a618:			; <UNDEFINED> instruction: 0xf7ed4628
   2a61c:	stmdacs	r0, {r2, r3, r4, r9, fp, sp, lr, pc}
   2a620:	rscshi	pc, r7, r0
   2a624:	svceq	0x0000f1ba
   2a628:	ldclmi	0, cr13, [r0], {26}
   2a62c:	strtmi	r2, [r8], -r1, lsl #4
   2a630:	strcc	r4, [r4], #-1148	; 0xfffffb84
   2a634:			; <UNDEFINED> instruction: 0xf7ed4621
   2a638:	stmdacs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
   2a63c:	rschi	pc, r9, r0
   2a640:			; <UNDEFINED> instruction: 0x46594652
   2a644:			; <UNDEFINED> instruction: 0xf7ed4628
   2a648:	stmdacs	r0, {r1, r2, r9, fp, sp, lr, pc}
   2a64c:	rschi	pc, r1, r0
   2a650:	andcs	r4, r1, #34603008	; 0x2100000
   2a654:			; <UNDEFINED> instruction: 0xf7ed4628
   2a658:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   2a65c:	sbcshi	pc, r9, r0
   2a660:	ldrtmi	r4, [r1], -sl, asr #12
   2a664:			; <UNDEFINED> instruction: 0xf7ed4628
   2a668:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   2a66c:	sbcshi	pc, r1, r0
   2a670:	svc	0x0082f7ed
   2a674:	stmdacs	r0, {r2, r9, sl, lr}
   2a678:	sbchi	pc, ip, r0
   2a67c:	stmia	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a680:	strmi	r2, [r1], -r0, lsl #4
   2a684:			; <UNDEFINED> instruction: 0xf7ec4620
   2a688:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
   2a68c:	sbchi	pc, r2, r0
   2a690:			; <UNDEFINED> instruction: 0x4641463a
   2a694:			; <UNDEFINED> instruction: 0xf7ed4620
   2a698:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2a69c:	adcshi	pc, sl, r0
   2a6a0:	ldrtmi	r4, [r1], -sl, asr #12
   2a6a4:			; <UNDEFINED> instruction: 0xf7ed4620
   2a6a8:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   2a6ac:	adcshi	pc, r2, r0
   2a6b0:			; <UNDEFINED> instruction: 0x4641463a
   2a6b4:			; <UNDEFINED> instruction: 0xf7ed4620
   2a6b8:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2a6bc:	adchi	pc, sl, r0
   2a6c0:	beq	966afc <ASN1_generate_nconf@plt+0x94c55c>
   2a6c4:	strtmi	r2, [r0], -r0, lsl #4
   2a6c8:			; <UNDEFINED> instruction: 0xf7ed4651
   2a6cc:	stmdacs	r0, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
   2a6d0:	adchi	pc, r0, r0
   2a6d4:	vrecps.f32	d18, d0, d0
   2a6d8:	ldrtmi	r8, [fp], r3, asr #1
   2a6dc:			; <UNDEFINED> instruction: 0x46512210
   2a6e0:			; <UNDEFINED> instruction: 0xf7ed4628
   2a6e4:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
   2a6e8:	addshi	pc, r4, r0
   2a6ec:	bleq	466da0 <ASN1_generate_nconf@plt+0x44c800>
   2a6f0:	svceq	0x0010f1bb
   2a6f4:			; <UNDEFINED> instruction: 0x465ad8f2
   2a6f8:			; <UNDEFINED> instruction: 0x46284651
   2a6fc:			; <UNDEFINED> instruction: 0xf7ed46bb
   2a700:	stmdacs	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
   2a704:	addhi	pc, r6, r0
   2a708:			; <UNDEFINED> instruction: 0xf8cd4b99
   2a70c:	ldrtmi	r9, [r9], r8
   2a710:			; <UNDEFINED> instruction: 0x461f447b
   2a714:	svceq	0x0001f01b
   2a718:	andeq	pc, r1, #79	; 0x4f
   2a71c:	svclt	0x00144628
   2a720:			; <UNDEFINED> instruction: 0x46414639
   2a724:	ldmib	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a728:	rsbsle	r2, r3, r0, lsl #16
   2a72c:	bleq	1b250b0 <ASN1_generate_nconf@plt+0x1b0ab10>
   2a730:			; <UNDEFINED> instruction: 0x464fd1f0
   2a734:	ldrdls	pc, [r8], -sp
   2a738:	ldrbmi	r2, [r1], -r0, lsl #4
   2a73c:			; <UNDEFINED> instruction: 0xf7ed4628
   2a740:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   2a744:			; <UNDEFINED> instruction: 0xf64ad074
   2a748:			; <UNDEFINED> instruction: 0xf64623ab
   2a74c:			; <UNDEFINED> instruction: 0xf6ca52b7
   2a750:	vsubw.s8	q9, <illegal reg q13.5>, d26
   2a754:	mcr	2, 0, r6, cr8, cr11, {6}
   2a758:			; <UNDEFINED> instruction: 0xf6445a90
   2a75c:	adfep	f1, f0, f4
   2a760:	vmov.i16	d22, #8192	; 0x2000
   2a764:			; <UNDEFINED> instruction: 0xf8cd4192
   2a768:			; <UNDEFINED> instruction: 0xf04f900c
   2a76c:	strbmi	r0, [r1], r0, lsl #22
   2a770:	ssatmi	r4, #25, sp, lsl #12
   2a774:	tstls	r2, r6, lsl r6
   2a778:	blx	1e27e2 <ASN1_generate_nconf@plt+0x1c8242>
   2a77c:	bls	e73b0 <ASN1_generate_nconf@plt+0xcce10>
   2a780:	stmdale	r5!, {r0, r1, r4, r7, r9, lr}^
   2a784:	strbmi	r4, [r2], -r9, asr #12
   2a788:	ldrbmi	fp, [r1], -pc, lsl #2
   2a78c:			; <UNDEFINED> instruction: 0x46202210
   2a790:	stmdb	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a794:	andcs	fp, r0, #80, 6	; 0x40000001
   2a798:			; <UNDEFINED> instruction: 0x46204651
   2a79c:	b	feb68758 <ASN1_generate_nconf@plt+0xfeb4e1b8>
   2a7a0:			; <UNDEFINED> instruction: 0xf10bb320
   2a7a4:			; <UNDEFINED> instruction: 0xf5bb0b01
   2a7a8:	rsble	r7, r5, sl, ror pc
   2a7ac:	ldmda	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a7b0:	strmi	r2, [r1], -r0, lsl #4
   2a7b4:			; <UNDEFINED> instruction: 0xf7ec4620
   2a7b8:			; <UNDEFINED> instruction: 0xb1b8e80a
   2a7bc:	smuadeq	r1, fp, r0
   2a7c0:	svclt	0x00194620
   2a7c4:	strbmi	r4, [r2], -r9, asr #12
   2a7c8:	andscs	r4, r0, #84934656	; 0x5100000
   2a7cc:	stmdb	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a7d0:	blx	196d5a <ASN1_generate_nconf@plt+0x17c7ba>
   2a7d4:			; <UNDEFINED> instruction: 0xf1b3f30b
   2a7d8:	stmible	lr, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp}^
   2a7dc:	bne	466044 <ASN1_generate_nconf@plt+0x44baa4>
   2a7e0:	bls	fc068 <ASN1_generate_nconf@plt+0xe1ac8>
   2a7e4:	ldmdb	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a7e8:	bicle	r2, r6, r0, lsl #16
   2a7ec:	bpl	fe466054 <ASN1_generate_nconf@plt+0xfe44bab4>
   2a7f0:	eorcs	lr, r9, #16
   2a7f4:			; <UNDEFINED> instruction: 0x46284631
   2a7f8:	ldcl	7, cr15, [ip], {236}	; 0xec
   2a7fc:			; <UNDEFINED> instruction: 0xf7ed4628
   2a800:	stmdacs	lr, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
   2a804:	strls	fp, [r1, #-3992]	; 0xfffff068
   2a808:	mrcge	6, 7, APSR_nzcv, cr4, cr15, {3}
   2a80c:	strtmi	r2, [r5], -r0, lsl #8
   2a810:	strmi	lr, [r4], -r0
   2a814:	vst2.16	{d20,d22}, [pc :64], r7
   2a818:	strdcs	r7, [r0], -r1
   2a81c:			; <UNDEFINED> instruction: 0xf7ed4479
   2a820:			; <UNDEFINED> instruction: 0x4620e9de
   2a824:	svc	0x00b8f7ee
   2a828:			; <UNDEFINED> instruction: 0xf7ee4628
   2a82c:			; <UNDEFINED> instruction: 0x2000efb6
   2a830:	blmi	12fd17c <ASN1_generate_nconf@plt+0x12e2bdc>
   2a834:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a838:	blls	4848a8 <ASN1_generate_nconf@plt+0x46a308>
   2a83c:			; <UNDEFINED> instruction: 0xf04f405a
   2a840:			; <UNDEFINED> instruction: 0xf0400300
   2a844:	andslt	r8, r3, r8, lsl #1
   2a848:	blhi	e5b44 <ASN1_generate_nconf@plt+0xcb5a4>
   2a84c:	svchi	0x00f0e8bd
   2a850:	strbmi	r4, [r9], -r2, asr #12
   2a854:			; <UNDEFINED> instruction: 0xf7ed4620
   2a858:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   2a85c:	bfi	sp, r2, #3, #3
   2a860:			; <UNDEFINED> instruction: 0x4651463a
   2a864:			; <UNDEFINED> instruction: 0xf7ed4628
   2a868:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
   2a86c:	ssatmi	sp, #28, r2, asr #1
   2a870:			; <UNDEFINED> instruction: 0xf43f2f00
   2a874:	strb	sl, [r7, -r1, ror #30]
   2a878:	stcge	6, cr4, [sp], {32}
   2a87c:	ldrdls	pc, [ip], -sp
   2a880:	ldrbteq	pc, [r1], pc, asr #4	; <UNPREDICTABLE>
   2a884:	svc	0x0088f7ee
   2a888:	strbeq	pc, [r2, -sp, lsl #2]	; <UNPREDICTABLE>
   2a88c:	beq	fe4660f4 <ASN1_generate_nconf@plt+0xfe44bb54>
   2a890:	ldrbteq	pc, [r0], pc, asr #5	; <UNPREDICTABLE>
   2a894:	svc	0x0080f7ee
   2a898:	movwcs	r4, #1570	; 0x622
   2a89c:	ldmdage	r2, {r0, r3, r4, r7, r8, sl, fp, ip}
   2a8a0:	blx	fe9bb8b6 <ASN1_generate_nconf@plt+0xfe9a1316>
   2a8a4:			; <UNDEFINED> instruction: 0xf8135001
   2a8a8:			; <UNDEFINED> instruction: 0xf0205c24
   2a8ac:			; <UNDEFINED> instruction: 0xf802030f
   2a8b0:	addsmi	r5, r7, #1024	; 0x400
   2a8b4:	tstne	r0, #3072	; 0xc00
   2a8b8:	movweq	lr, #15265	; 0x3ba1
   2a8bc:	bls	9f07c <ASN1_generate_nconf@plt+0x84adc>
   2a8c0:			; <UNDEFINED> instruction: 0xf89d482e
   2a8c4:	bl	b6970 <ASN1_generate_nconf@plt+0x9c3d0>
   2a8c8:			; <UNDEFINED> instruction: 0xf89d0509
   2a8cc:	stclne	0, cr6, [r9, #-188]!	; 0xffffff44
   2a8d0:			; <UNDEFINED> instruction: 0xf1054478
   2a8d4:			; <UNDEFINED> instruction: 0xf88d0719
   2a8d8:			; <UNDEFINED> instruction: 0x23243042
   2a8dc:	subvs	pc, r3, sp, lsl #17
   2a8e0:	andcc	pc, r9, r2, lsl #16
   2a8e4:	mulls	r2, r4, r8
   2a8e8:			; <UNDEFINED> instruction: 0xf8943104
   2a8ec:			; <UNDEFINED> instruction: 0xf0098001
   2a8f0:			; <UNDEFINED> instruction: 0xf814033f
   2a8f4:	strmi	lr, [r3], #-2819	; 0xfffff4fd
   2a8f8:	addeq	lr, r8, #323584	; 0x4f000
   2a8fc:	mulgt	r8, r3, r8
   2a900:	movwne	lr, #59983	; 0xea4f
   2a904:	eorseq	pc, ip, #2
   2a908:	teqeq	r0, #3	; <UNPREDICTABLE>
   2a90c:	tstne	r8, #274432	; 0x43000
   2a910:	addsne	lr, r9, #270336	; 0x42000
   2a914:	bl	3b924 <ASN1_generate_nconf@plt+0x21384>
   2a918:	strmi	r0, [r3], #-3742	; 0xfffff162
   2a91c:	stcgt	8, cr15, [r8], {1}
   2a920:	mulhi	r8, r2, r8
   2a924:			; <UNDEFINED> instruction: 0xf89e7a1b
   2a928:			; <UNDEFINED> instruction: 0xf8012008
   2a92c:			; <UNDEFINED> instruction: 0xf8018c07
   2a930:			; <UNDEFINED> instruction: 0xf8013c06
   2a934:	addmi	r2, pc, #1280	; 0x500
   2a938:			; <UNDEFINED> instruction: 0xf006d1d4
   2a93c:	bl	2b640 <ASN1_generate_nconf@plt+0x110a0>
   2a940:	ldrmi	r1, [r8], #-1686	; 0xfffff96a
   2a944:	bvc	cb2d4c <ASN1_generate_nconf@plt+0xc987ac>
   2a948:	stmdami	sp, {r0, r1, r9, fp, ip, sp, lr}
   2a94c:	ldrbtmi	r7, [r8], #-1513	; 0xfffffa17
   2a950:	strbvc	r7, [fp, #-1450]!	; 0xfffffa56
   2a954:			; <UNDEFINED> instruction: 0xf7eee76c
   2a958:	svclt	0x0000eb94
   2a95c:			; <UNDEFINED> instruction: 0x000544b2
   2a960:	andeq	r1, r0, r0, ror r5
   2a964:	andeq	fp, r5, r8, ror lr
   2a968:	andeq	pc, r2, ip, lsr #23
   2a96c:	andeq	pc, r2, ip, lsr #22
   2a970:	andeq	pc, r2, ip, asr #20
   2a974:	andeq	pc, r2, r8, lsl #14
   2a978:	ldrdeq	r4, [r5], -r8
   2a97c:	andeq	pc, r2, ip, lsl #17
   2a980:	andeq	fp, r5, lr, lsl #21
   2a984:	svcmi	0x00f0e92d
   2a988:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   2a98c:	ldrmi	r8, [ip], -r2, lsl #22
   2a990:	ldclne	8, cr15, [r0], {223}	; 0xdf
   2a994:	ldclcc	8, cr15, [r0], {223}	; 0xdf
   2a998:			; <UNDEFINED> instruction: 0xf8df4479
   2a99c:	ldrsbtlt	r8, [r7], r0
   2a9a0:	ldrbtmi	r5, [r8], #2251	; 0x8cb
   2a9a4:	ldmib	sp, {r1, r6, r9, sl, fp, ip, pc}^
   2a9a8:	ldmdavs	fp, {r1, r2, r6, r8, sl, ip, sp, lr}
   2a9ac:			; <UNDEFINED> instruction: 0xf04f9335
   2a9b0:	bllt	fee2b5b8 <ASN1_generate_nconf@plt+0xfee11018>
   2a9b4:	svclt	0x00082d01
   2a9b8:	beq	e6afc <ASN1_generate_nconf@plt+0xcc55c>
   2a9bc:	cdpne	0, 10, cr13, cr9, cr13, {0}
   2a9c0:	stccs	15, cr1, [r6, #-172]	; 0xffffff54
   2a9c4:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2a9c8:			; <UNDEFINED> instruction: 0xf04fbf8c
   2a9cc:			; <UNDEFINED> instruction: 0xf04f0a00
   2a9d0:	blcs	6d1f8 <ASN1_generate_nconf@plt+0x52c58>
   2a9d4:			; <UNDEFINED> instruction: 0xf04fbf98
   2a9d8:	ldmdavs	r3, {r4, r9, fp}
   2a9dc:	blcs	3c530 <ASN1_generate_nconf@plt+0x21f90>
   2a9e0:	cmnhi	r5, r0	; <UNPREDICTABLE>
   2a9e4:	ldrdeq	pc, [r0], -r9
   2a9e8:			; <UNDEFINED> instruction: 0xf7ee4659
   2a9ec:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   2a9f0:	ldrdcs	fp, [r0], -r8
   2a9f4:			; <UNDEFINED> instruction: 0xf1badd4e
   2a9f8:	andle	r0, lr, r0, lsl #30
   2a9fc:	ldcleq	8, cr15, [r0], #-892	; 0xfffffc84
   2aa00:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
   2aa04:	ldrdne	pc, [r0], -r9
   2aa08:			; <UNDEFINED> instruction: 0xf0035c8b
   2aa0c:	strmi	r0, [r3], #-831	; 0xfffffcc1
   2aa10:	strpl	r7, [fp], #2587	; 0xa1b
   2aa14:	ldrmi	r3, [r2, #513]	; 0x201
   2aa18:			; <UNDEFINED> instruction: 0xf8d9d1f4
   2aa1c:	andcs	r3, r0, #0
   2aa20:	andcs	pc, sl, r3, lsl #16
   2aa24:			; <UNDEFINED> instruction: 0xf7ed4620
   2aa28:	adcsmi	lr, r8, #14848	; 0x3a00
   2aa2c:	blls	1120e48 <ASN1_generate_nconf@plt+0x11068a8>
   2aa30:			; <UNDEFINED> instruction: 0xf0002b00
   2aa34:	movwcs	r8, #385	; 0x181
   2aa38:	cfstr32cs	mvfx5, [r1, #-908]	; 0xfffffc74
   2aa3c:	cmnhi	r6, r0	; <UNPREDICTABLE>
   2aa40:	blcs	724f4 <ASN1_generate_nconf@plt+0x57f54>
   2aa44:	stccs	8, cr13, [r2, #-224]	; 0xffffff20
   2aa48:	orrhi	pc, r2, r0
   2aa4c:	stcne	8, cr15, [r4], #-892	; 0xfffffc84
   2aa50:			; <UNDEFINED> instruction: 0xf8d94479
   2aa54:	strtmi	r2, [r0], -r0
   2aa58:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   2aa5c:	bls	1191774 <ASN1_generate_nconf@plt+0x11771d4>
   2aa60:	svclt	0x00183b00
   2aa64:	bcs	33670 <ASN1_generate_nconf@plt+0x190d0>
   2aa68:	ldrmi	fp, [sl], -ip, lsl #30
   2aa6c:	bcs	33274 <ASN1_generate_nconf@plt+0x18cd4>
   2aa70:	msrhi	CPSR_xc, r0, asr #32
   2aa74:	bcs	51390 <ASN1_generate_nconf@plt+0x36df0>
   2aa78:	movwcs	fp, #3848	; 0xf08
   2aa7c:			; <UNDEFINED> instruction: 0xf0002b00
   2aa80:			; <UNDEFINED> instruction: 0xf8df8113
   2aa84:			; <UNDEFINED> instruction: 0x46021bf4
   2aa88:	ldrtmi	r4, [r0], -r3, lsr #12
   2aa8c:			; <UNDEFINED> instruction: 0xf7eb4479
   2aa90:	andcs	lr, r1, r6, asr #29
   2aa94:	blcs	ff968e18 <ASN1_generate_nconf@plt+0xff94e878>
   2aa98:	blcc	ff368e1c <ASN1_generate_nconf@plt+0xff34e87c>
   2aa9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2aaa0:	blls	d84b10 <ASN1_generate_nconf@plt+0xd6a570>
   2aaa4:			; <UNDEFINED> instruction: 0xf04f405a
   2aaa8:			; <UNDEFINED> instruction: 0xf0400300
   2aaac:	eorslt	r8, r7, r1, ror #3
   2aab0:	blhi	e5dac <ASN1_generate_nconf@plt+0xcb80c>
   2aab4:	svchi	0x00f0e8bd
   2aab8:	tstle	r8, r6, lsl #26
   2aabc:	blne	ff068e40 <ASN1_generate_nconf@plt+0xff04e8a0>
   2aac0:			; <UNDEFINED> instruction: 0xf8d94620
   2aac4:	ldrbtmi	r2, [r9], #-0
   2aac8:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   2aacc:	svcne	0x002be7c6
   2aad0:	vqdmulh.s<illegal width 8>	d2, d0, d1
   2aad4:			; <UNDEFINED> instruction: 0x4620817f
   2aad8:	ldrdge	pc, [r0], -r9
   2aadc:	bl	ff7e8a98 <ASN1_generate_nconf@plt+0xff7ce4f8>
   2aae0:	andls	r2, r3, r4, lsl #26
   2aae4:	teqhi	r8, r0	; <UNPREDICTABLE>
   2aae8:	ldmdb	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2aaec:	blls	fe568e70 <ASN1_generate_nconf@plt+0xfe54e8d0>
   2aaf0:	movwls	r2, #29494	; 0x7336
   2aaf4:	movtcs	r4, #1273	; 0x4f9
   2aaf8:	andls	r9, r4, r6, lsl #6
   2aafc:	blvc	fe268e80 <ASN1_generate_nconf@plt+0xfe24e8e0>
   2ab00:	ldrbmi	r2, [r0], -r7, lsl #4
   2ab04:			; <UNDEFINED> instruction: 0xf107447f
   2ab08:			; <UNDEFINED> instruction: 0xf7ef0148
   2ab0c:	strmi	lr, [r5], -r2, lsr #20
   2ab10:			; <UNDEFINED> instruction: 0xf0402800
   2ab14:			; <UNDEFINED> instruction: 0xf10a812c
   2ab18:	stmdbge	sl, {r0, r1, r2}
   2ab1c:			; <UNDEFINED> instruction: 0xf7ed220a
   2ab20:			; <UNDEFINED> instruction: 0xf8ddec2a
   2ab24:			; <UNDEFINED> instruction: 0xf89bb028
   2ab28:	blcs	936b30 <ASN1_generate_nconf@plt+0x91c590>
   2ab2c:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   2ab30:	svcvc	0x007af5b0
   2ab34:	beq	b66f70 <ASN1_generate_nconf@plt+0xb4c9d0>
   2ab38:	ldclne	6, cr15, [pc], #304	; 2ac70 <ASN1_generate_nconf@plt+0x106d0>
   2ab3c:	ldccc	6, cr15, [sl], {195}	; 0xc3
   2ab40:			; <UNDEFINED> instruction: 0xf10d4603
   2ab44:	svclt	0x00380830
   2ab48:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   2ab4c:	strbmi	r4, [r9], -r3, ror #10
   2ab50:			; <UNDEFINED> instruction: 0xf04f4650
   2ab54:	svclt	0x00280202
   2ab58:	movwls	r4, #34403	; 0x8663
   2ab5c:	b	a68b20 <ASN1_generate_nconf@plt+0xa4e580>
   2ab60:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
   2ab64:			; <UNDEFINED> instruction: 0x46402211
   2ab68:	blls	868eec <ASN1_generate_nconf@plt+0x84e94c>
   2ab6c:	b	868b30 <ASN1_generate_nconf@plt+0x84e590>
   2ab70:			; <UNDEFINED> instruction: 0xf7ed4640
   2ab74:	ldrbtmi	lr, [r9], #2964	; 0xb94
   2ab78:	rsbscs	r3, ip, #4, 14	; 0x100000
   2ab7c:	svcpl	0x002cf809
   2ab80:			; <UNDEFINED> instruction: 0x46392511
   2ab84:	strbmi	r4, [r8], -r3, lsl #12
   2ab88:			; <UNDEFINED> instruction: 0xf7ec9305
   2ab8c:			; <UNDEFINED> instruction: 0x4651eb14
   2ab90:			; <UNDEFINED> instruction: 0x4648227c
   2ab94:	beq	fe166fd0 <ASN1_generate_nconf@plt+0xfe14ca30>
   2ab98:	bl	368b50 <ASN1_generate_nconf@plt+0x34e5b0>
   2ab9c:	rsbscs	r4, ip, #59768832	; 0x3900000
   2aba0:			; <UNDEFINED> instruction: 0xf7ec4648
   2aba4:	blls	2657cc <ASN1_generate_nconf@plt+0x24b22c>
   2aba8:	tstcs	r1, r0, asr r2
   2abac:	movwls	r4, #1616	; 0x650
   2abb0:	bcc	ff768f34 <ASN1_generate_nconf@plt+0xff74e994>
   2abb4:			; <UNDEFINED> instruction: 0xf7ef447b
   2abb8:	ldrbmi	lr, [r1], -sl, ror #18
   2abbc:			; <UNDEFINED> instruction: 0x4648227c
   2abc0:	b	ffe68b78 <ASN1_generate_nconf@plt+0xffe4e5d8>
   2abc4:	ldrtmi	r4, [r9], -r8, asr #12
   2abc8:			; <UNDEFINED> instruction: 0xf7ec227c
   2abcc:			; <UNDEFINED> instruction: 0xf8dfeaf4
   2abd0:	rsbscs	r7, ip, #196, 20	; 0xc4000
   2abd4:	ldrbtmi	r4, [pc], #-1601	; 2abdc <ASN1_generate_nconf@plt+0x1063c>
   2abd8:	ldrtmi	r3, [r8], -ip, lsr #14
   2abdc:	b	ffae8b94 <ASN1_generate_nconf@plt+0xfface5f4>
   2abe0:			; <UNDEFINED> instruction: 0xf7ed4638
   2abe4:	svcls	0x0005eb5c
   2abe8:	strcc	r4, [r3, #-1085]	; 0xfffffbc3
   2abec:	vhsub.s8	d4, d16, d24
   2abf0:			; <UNDEFINED> instruction: 0xf7ed80eb
   2abf4:	strmi	lr, [r5], -r2, asr #25
   2abf8:			; <UNDEFINED> instruction: 0xf0002800
   2abfc:			; <UNDEFINED> instruction: 0xf8dd80e5
   2ac00:	andcs	r9, r0, #16
   2ac04:			; <UNDEFINED> instruction: 0xf7eb4649
   2ac08:	stmdacs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2ac0c:			; <UNDEFINED> instruction: 0xf8ddd06c
   2ac10:	strtmi	sl, [r1], -ip
   2ac14:	ldrbmi	r4, [r2], -r8, lsr #12
   2ac18:	svc	0x001cf7ec
   2ac1c:	rsble	r2, r3, r0, lsl #16
   2ac20:			; <UNDEFINED> instruction: 0x4641463a
   2ac24:	ldrtmi	r4, [fp], r8, lsr #12
   2ac28:	svc	0x0014f7ec
   2ac2c:	subsle	r2, fp, r0, lsl #16
   2ac30:	stc	7, cr15, [r2], #948	; 0x3b4
   2ac34:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2ac38:	sbchi	pc, lr, r0
   2ac3c:	strbmi	r2, [r9], -r0, lsl #4
   2ac40:	stcl	7, cr15, [r4, #940]	; 0x3ac
   2ac44:	ldrbmi	fp, [r2], -r0, ror #6
   2ac48:	ldrtmi	r4, [r8], -r1, lsr #12
   2ac4c:	svc	0x0002f7ec
   2ac50:			; <UNDEFINED> instruction: 0x465ab330
   2ac54:	ldrtmi	r4, [r8], -r1, asr #12
   2ac58:	cdp	7, 15, cr15, cr12, cr12, {7}
   2ac5c:	ldrbmi	fp, [r2], -r0, lsl #6
   2ac60:	ldrtmi	r4, [r8], -r1, lsr #12
   2ac64:	cdp	7, 15, cr15, cr6, cr12, {7}
   2ac68:			; <UNDEFINED> instruction: 0xf10db1d0
   2ac6c:	andcs	r0, r0, #68, 22	; 0x11000
   2ac70:			; <UNDEFINED> instruction: 0x46594638
   2ac74:	stmda	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ac78:	blls	1d72c0 <ASN1_generate_nconf@plt+0x1bcd20>
   2ac7c:			; <UNDEFINED> instruction: 0xf0804553
   2ac80:	ldrbmi	r8, [r1], fp, asr #1
   2ac84:	mul	r4, sl, r6
   2ac88:	stmdbeq	sl, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2ac8c:			; <UNDEFINED> instruction: 0xf08045ca
   2ac90:	ldrbmi	r8, [r2], -r6, lsr #1
   2ac94:			; <UNDEFINED> instruction: 0x46284659
   2ac98:	cdp	7, 13, cr15, cr12, cr12, {7}
   2ac9c:	mvnsle	r2, r0, lsl #16
   2aca0:	beq	66de4 <ASN1_generate_nconf@plt+0x4c844>
   2aca4:	ldrd	r4, [r2], -r1	; <UNPREDICTABLE>
   2aca8:	stmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2acac:	ldrtmi	r4, [r0], -r2, lsl #12
   2acb0:			; <UNDEFINED> instruction: 0xf7eb4479
   2acb4:			; <UNDEFINED> instruction: 0x2001edb4
   2acb8:			; <UNDEFINED> instruction: 0xf8dfe6ec
   2acbc:	strmi	r1, [r3], -r0, ror #19
   2acc0:	ldrtmi	r4, [r0], -r2, lsr #12
   2acc4:			; <UNDEFINED> instruction: 0xf7eb4479
   2acc8:	andcs	lr, r1, sl, lsr #27
   2accc:			; <UNDEFINED> instruction: 0xf8dfe6e2
   2acd0:			; <UNDEFINED> instruction: 0xf10a19d0
   2acd4:	andls	r0, r3, #1
   2acd8:			; <UNDEFINED> instruction: 0xf01f4479
   2acdc:	bls	12a258 <ASN1_generate_nconf@plt+0x10fcb8>
   2ace0:			; <UNDEFINED> instruction: 0xf8c96010
   2ace4:	ldrbt	r0, [pc], -r0
   2ace8:	strmi	r4, [r1], r2, lsl #13
   2acec:			; <UNDEFINED> instruction: 0xf8df4607
   2acf0:			; <UNDEFINED> instruction: 0x463889b4
   2acf4:	ldcl	7, cr15, [r0, #-952]	; 0xfffffc48
   2acf8:	ldrbtmi	r4, [r8], #1576	; 0x628
   2acfc:	stcl	7, cr15, [ip, #-952]	; 0xfffffc48
   2ad00:	vst1.16	{d20-d22}, [pc], r8
   2ad04:	strbmi	r7, [r1], -r0, asr #4
   2ad08:	andhi	pc, ip, sp, asr #17
   2ad0c:	svc	0x0066f7ec
   2ad10:	ldrbmi	r9, [r0], -r3, lsl #18
   2ad14:	andcc	pc, r1, #64, 4
   2ad18:	svc	0x0060f7ec
   2ad1c:	stmdbls	r3, {sp}
   2ad20:	andcc	pc, r2, #64, 4
   2ad24:	svc	0x005af7ec
   2ad28:	ldr	r2, [r7], r0
   2ad2c:	ldrdne	pc, [r0], -r9
   2ad30:			; <UNDEFINED> instruction: 0xf7ee4620
   2ad34:			; <UNDEFINED> instruction: 0xe691eb1c
   2ad38:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2ad3c:			; <UNDEFINED> instruction: 0xf8df463a
   2ad40:			; <UNDEFINED> instruction: 0xf858196c
   2ad44:	ldrbtmi	r3, [r9], #-3
   2ad48:			; <UNDEFINED> instruction: 0xf7eb6818
   2ad4c:	ldrbt	lr, [r2], -r8, ror #26
   2ad50:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2ad54:			; <UNDEFINED> instruction: 0xe67c4479
   2ad58:	stm	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ad5c:	ldmdbls	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2ad60:	movwls	r2, #29493	; 0x7335
   2ad64:			; <UNDEFINED> instruction: 0x232044f9
   2ad68:	andls	r9, r4, r6, lsl #6
   2ad6c:			; <UNDEFINED> instruction: 0xf10de6c6
   2ad70:			; <UNDEFINED> instruction: 0xf10d0b2c
   2ad74:			; <UNDEFINED> instruction: 0x46490830
   2ad78:	ldrbmi	r2, [r8], -r2, lsl #4
   2ad7c:	ldmdbls	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2ad80:	ldmdb	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ad84:	andscs	r4, r1, #84934656	; 0x5100000
   2ad88:			; <UNDEFINED> instruction: 0xf7ef4640
   2ad8c:			; <UNDEFINED> instruction: 0x4640e912
   2ad90:	b	fe168d4c <ASN1_generate_nconf@plt+0xfe14e7ac>
   2ad94:			; <UNDEFINED> instruction: 0x370444f9
   2ad98:	strcs	r2, [r0, #-636]	; 0xfffffd84
   2ad9c:	svcpl	0x002cf809
   2ada0:			; <UNDEFINED> instruction: 0x46034639
   2ada4:	movwls	r4, #22088	; 0x5648
   2ada8:	b	168d60 <ASN1_generate_nconf@plt+0x14e7c0>
   2adac:	rsbscs	r4, ip, #93323264	; 0x5900000
   2adb0:			; <UNDEFINED> instruction: 0xf7ec4648
   2adb4:	strbmi	lr, [r8], -r0, lsl #20
   2adb8:	rsbscs	r4, ip, #59768832	; 0x3900000
   2adbc:	ldmib	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2adc0:	orrcc	pc, r8, #268435460	; 0x10000004
   2adc4:	str	r9, [r2, -r8, lsl #6]
   2adc8:	beq	66f0c <ASN1_generate_nconf@plt+0x4c96c>
   2adcc:			; <UNDEFINED> instruction: 0x465746d1
   2add0:			; <UNDEFINED> instruction: 0xe78c4655
   2add4:	strb	r2, [r1], -r0
   2add8:	strmi	r4, [r1], r2, lsl #13
   2addc:	strbmi	lr, [sl], -r7, lsl #15
   2ade0:			; <UNDEFINED> instruction: 0x46284659
   2ade4:	cdp	7, 3, cr15, cr6, cr12, {7}
   2ade8:			; <UNDEFINED> instruction: 0xf43f2800
   2adec:			; <UNDEFINED> instruction: 0xf8ddaf59
   2adf0:			; <UNDEFINED> instruction: 0xf8dd900c
   2adf4:	and	sl, r2, r8, lsl r0
   2adf8:	ldmdbeq	r9, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
   2adfc:			; <UNDEFINED> instruction: 0xf019d019
   2ae00:	strtmi	r0, [r8], -r1, lsl #30
   2ae04:	bls	11aa28 <ASN1_generate_nconf@plt+0x100488>
   2ae08:	ldrbmi	r4, [r2], -r1, lsr #12
   2ae0c:			; <UNDEFINED> instruction: 0xf7ec4659
   2ae10:	stmdacs	r0, {r1, r5, r9, sl, fp, sp, lr, pc}
   2ae14:			; <UNDEFINED> instruction: 0xe743d1f0
   2ae18:	ldrdls	pc, [ip], -sp
   2ae1c:			; <UNDEFINED> instruction: 0x46284659
   2ae20:			; <UNDEFINED> instruction: 0xf7ec464a
   2ae24:	stmdacs	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
   2ae28:	svcge	0x003af43f
   2ae2c:	blcs	3c760 <ASN1_generate_nconf@plt+0x221c0>
   2ae30:	andcs	sp, r0, #1073741879	; 0x40000037
   2ae34:			; <UNDEFINED> instruction: 0x46284659
   2ae38:	svc	0x005ef7ec
   2ae3c:	sbcle	r2, r9, r0, lsl #16
   2ae40:	andcs	r9, r0, #4, 18	; 0x10000
   2ae44:			; <UNDEFINED> instruction: 0xf7eb4638
   2ae48:	stmdacs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
   2ae4c:	svcge	0x0028f43f
   2ae50:			; <UNDEFINED> instruction: 0xf8dd9b03
   2ae54:	ldmdblt	fp, {r2, r3, ip, pc}
   2ae58:			; <UNDEFINED> instruction: 0xf1b9e00c
   2ae5c:	andle	r0, r9, r1, lsl #18
   2ae60:	strtmi	r9, [r1], -r3, lsl #20
   2ae64:			; <UNDEFINED> instruction: 0xf7ec4638
   2ae68:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2ae6c:			; <UNDEFINED> instruction: 0xe717d1f5
   2ae70:	stmdb	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ae74:	andcs	sl, r0, #33792	; 0x8400
   2ae78:			; <UNDEFINED> instruction: 0x46194638
   2ae7c:	bcc	4666a4 <ASN1_generate_nconf@plt+0x44c104>
   2ae80:	svc	0x003af7ec
   2ae84:	adcle	r2, r5, r0, lsl #16
   2ae88:	ldrdge	pc, [ip], -sp
   2ae8c:	addcs	pc, r9, #64, 4
   2ae90:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2ae94:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   2ae98:	svc	0x00daf7ed
   2ae9c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2aea0:	sbchi	pc, fp, #0
   2aea4:	ldrbmi	r9, [r2, #-2566]	; 0xfffff5fa
   2aea8:	sbchi	pc, r3, #128	; 0x80
   2aeac:	strmi	r9, [r3], -r9, lsl #12
   2aeb0:			; <UNDEFINED> instruction: 0x46184616
   2aeb4:	bne	46671c <ASN1_generate_nconf@plt+0x44c17c>
   2aeb8:	bl	feabc788 <ASN1_generate_nconf@plt+0xfeaa21e8>
   2aebc:			; <UNDEFINED> instruction: 0xf7ed0a06
   2aec0:	ldrbmi	lr, [r6, #-2746]	; 0xfffff546
   2aec4:	ldrtmi	r4, [r3], #-1539	; 0xfffff9fd
   2aec8:	mcrls	3, 0, sp, cr9, cr3, {7}
   2aecc:	bne	466734 <ASN1_generate_nconf@plt+0x44c194>
   2aed0:			; <UNDEFINED> instruction: 0x46184652
   2aed4:	b	febe8e90 <ASN1_generate_nconf@plt+0xfebce8f0>
   2aed8:	andcs	r9, r0, #4, 18	; 0x10000
   2aedc:			; <UNDEFINED> instruction: 0xf7eb4638
   2aee0:	stmdacs	r0, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
   2aee4:			; <UNDEFINED> instruction: 0x83b2f000
   2aee8:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   2aeec:			; <UNDEFINED> instruction: 0x469a3310
   2aef0:	strbmi	r9, [r1], -r5, lsl #20
   2aef4:			; <UNDEFINED> instruction: 0xf7ec4638
   2aef8:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   2aefc:			; <UNDEFINED> instruction: 0x83a6f000
   2af00:	beq	a75f0 <ASN1_generate_nconf@plt+0x8d050>
   2af04:	mrc	1, 0, sp, cr8, cr4, {7}
   2af08:			; <UNDEFINED> instruction: 0x46521a10
   2af0c:			; <UNDEFINED> instruction: 0xf8cd4638
   2af10:			; <UNDEFINED> instruction: 0xf7eca024
   2af14:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   2af18:	svcge	0x005cf43f
   2af1c:	sbfxne	pc, pc, #17, #1
   2af20:	addscs	pc, sl, #64, 4
   2af24:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
   2af28:	svc	0x0092f7ed
   2af2c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   2af30:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {1}
   2af34:	stmiacs	fp!, {r1, r3, r6, r9, sl, ip, sp, lr, pc}
   2af38:	stmiacs	sl!, {r1, r3, r6, r7, r9, sl, ip, sp, lr, pc}
   2af3c:	bne	4667a4 <ASN1_generate_nconf@plt+0x44c204>
   2af40:	vmla.f32	s18, s16, s10
   2af44:			; <UNDEFINED> instruction: 0xf7ed5a10
   2af48:			; <UNDEFINED> instruction: 0x4645ea76
   2af4c:	mcrls	6, 0, r4, cr9, cr0, {5}
   2af50:	bmi	fe466778 <ASN1_generate_nconf@plt+0xfe44c1d8>
   2af54:	stmdbls	r4, {r2, r4, r6, r9, sl, lr}
   2af58:	ldrtmi	r2, [r8], -r0, lsl #4
   2af5c:	ldc	7, cr15, [r6], #-940	; 0xfffffc54
   2af60:			; <UNDEFINED> instruction: 0xf0002800
   2af64:			; <UNDEFINED> instruction: 0xf016836b
   2af68:	ldrtmi	r0, [r8], -r1, lsl #20
   2af6c:	bls	11abd8 <ASN1_generate_nconf@plt+0x100638>
   2af70:	bls	1bc89c <ASN1_generate_nconf@plt+0x1a22fc>
   2af74:			; <UNDEFINED> instruction: 0xf7ec4659
   2af78:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   2af7c:	cmphi	lr, #0	; <UNPREDICTABLE>
   2af80:	vqrdmulh.s<illegal width 8>	d15, d6, d5
   2af84:	svccc	0x0055f1b3
   2af88:	msrhi	SPSR_xc, #0, 4
   2af8c:	ldrtmi	r2, [r0], -r7, lsl #2
   2af90:	blx	fe467032 <ASN1_generate_nconf@plt+0xfe44ca92>
   2af94:			; <UNDEFINED> instruction: 0xf0402900
   2af98:			; <UNDEFINED> instruction: 0xf1ba8349
   2af9c:			; <UNDEFINED> instruction: 0xf0400f00
   2afa0:	bls	10b8e0 <ASN1_generate_nconf@plt+0xf1340>
   2afa4:	ldrtmi	r4, [r8], -r9, asr #12
   2afa8:	ldcl	7, cr15, [r4, #-944]	; 0xfffffc50
   2afac:			; <UNDEFINED> instruction: 0xf0002800
   2afb0:	andcs	r8, r0, #335544321	; 0x14000001
   2afb4:			; <UNDEFINED> instruction: 0x46384659
   2afb8:	cdp	7, 9, cr15, cr14, cr12, {7}
   2afbc:			; <UNDEFINED> instruction: 0xf0002800
   2afc0:	blls	24bcbc <ASN1_generate_nconf@plt+0x23171c>
   2afc4:	addsmi	r3, lr, #1048576	; 0x100000
   2afc8:	strbmi	sp, [r6], -r5, asr #3
   2afcc:	usathi	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   2afd0:	usatpl	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   2afd4:	ldrbtmi	r4, [r8], #1592	; 0x638
   2afd8:	bl	ff7e8f98 <ASN1_generate_nconf@plt+0xff7ce9f8>
   2afdc:	mrc	4, 0, r4, cr8, cr13, {3}
   2afe0:			; <UNDEFINED> instruction: 0xf7ee0a10
   2afe4:	strcc	lr, [ip, #-3034]!	; 0xfffff426
   2afe8:	strbmi	r4, [r8], -r2, lsr #13
   2afec:	vmax.s8	q10, q0, <illegal reg q0.5>
   2aff0:			; <UNDEFINED> instruction: 0xf8cd22ba
   2aff4:			; <UNDEFINED> instruction: 0xf7ec800c
   2aff8:	stmdbls	r3, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2affc:	adcscs	pc, fp, #64, 4
   2b000:	mrc	6, 0, r4, cr8, cr0, {2}
   2b004:			; <UNDEFINED> instruction: 0xf7ec4a90
   2b008:	strtmi	lr, [r8], -sl, ror #27
   2b00c:	stmdb	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b010:	strtpl	r2, [r9], #-292	; 0xfffffedc
   2b014:	stmdbls	r7, {r1, r3, r5, fp, ip}
   2b018:	ldmdbcs	r5!, {r0, r1, r4, r6, sl, fp, ip}
   2b01c:	andshi	pc, r2, #0
   2b020:			; <UNDEFINED> instruction: 0x1059f89d
   2b024:			; <UNDEFINED> instruction: 0xf89d1d50
   2b028:			; <UNDEFINED> instruction: 0xf89d7044
   2b02c:	andeq	r5, r9, #110	; 0x6e
   2b030:	tstmi	r7, r1, asr #20
   2b034:			; <UNDEFINED> instruction: 0x7694f8df
   2b038:	ldrbtmi	r4, [pc], #-809	; 2b040 <ASN1_generate_nconf@plt+0x10aa0>
   2b03c:	ldreq	pc, [pc, #-1]!	; 2b043 <ASN1_generate_nconf@plt+0x10aa3>
   2b040:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b044:			; <UNDEFINED> instruction: 0xf8037a2d
   2b048:	addmi	r5, r3, #1024	; 0x400
   2b04c:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b050:	ldrmi	r1, [sp], -pc, rrx
   2b054:			; <UNDEFINED> instruction: 0x705af89d
   2b058:	andeq	pc, r9, r2, lsl #2
   2b05c:	umaalcc	pc, r5, sp, r8	; <UNPREDICTABLE>
   2b060:			; <UNDEFINED> instruction: 0xc66cf8df
   2b064:	b	106b890 <ASN1_generate_nconf@plt+0x10512f0>
   2b068:	ldrbtmi	r4, [ip], #263	; 0x107
   2b06c:			; <UNDEFINED> instruction: 0xf0014319
   2b070:	stmibeq	r9, {r0, r1, r2, r3, r4, r5, r8, r9}
   2b074:	bvc	6fc208 <ASN1_generate_nconf@plt+0x6e1c68>
   2b078:	blcc	a9094 <ASN1_generate_nconf@plt+0x8eaf4>
   2b07c:	mvnsle	r4, r5, lsl #5
   2b080:	umaalcc	pc, r6, sp, r8	; <UNPREDICTABLE>
   2b084:	andeq	pc, sp, r2, lsl #2
   2b088:			; <UNDEFINED> instruction: 0x7070f89d
   2b08c:			; <UNDEFINED> instruction: 0x105bf89d
   2b090:	b	10eb904 <ASN1_generate_nconf@plt+0x10d1364>
   2b094:			; <UNDEFINED> instruction: 0xf8df4307
   2b098:	movwmi	r7, #46652	; 0xb63c
   2b09c:			; <UNDEFINED> instruction: 0xf003447f
   2b0a0:	ldmibeq	fp, {r0, r1, r2, r3, r4, r5, r8}
   2b0a4:	bvc	27c190 <ASN1_generate_nconf@plt+0x261bf0>
   2b0a8:	blne	a90c4 <ASN1_generate_nconf@plt+0x8eb24>
   2b0ac:	mvnsle	r4, r5, lsl #5
   2b0b0:			; <UNDEFINED> instruction: 0x305cf89d
   2b0b4:	andseq	pc, r1, r2, lsl #2
   2b0b8:	umaalvc	pc, r7, sp, r8	; <UNPREDICTABLE>
   2b0bc:			; <UNDEFINED> instruction: 0x1071f89d
   2b0c0:	b	10eb934 <ASN1_generate_nconf@plt+0x10d1394>
   2b0c4:			; <UNDEFINED> instruction: 0xf8df4307
   2b0c8:	movwmi	r7, #46608	; 0xb610
   2b0cc:			; <UNDEFINED> instruction: 0xf003447f
   2b0d0:	ldmibeq	fp, {r0, r1, r2, r3, r4, r5, r8}
   2b0d4:	bvc	27c1c0 <ASN1_generate_nconf@plt+0x261c20>
   2b0d8:	blne	a90f4 <ASN1_generate_nconf@plt+0x8eb54>
   2b0dc:	mvnsle	r4, r5, lsl #5
   2b0e0:			; <UNDEFINED> instruction: 0x3072f89d
   2b0e4:	andseq	pc, r5, r2, lsl #2
   2b0e8:			; <UNDEFINED> instruction: 0x705df89d
   2b0ec:	umaalne	pc, r8, sp, r8	; <UNPREDICTABLE>
   2b0f0:	b	10eb964 <ASN1_generate_nconf@plt+0x10d13c4>
   2b0f4:			; <UNDEFINED> instruction: 0xf8df4307
   2b0f8:	movwmi	r7, #46564	; 0xb5e4
   2b0fc:			; <UNDEFINED> instruction: 0xf003447f
   2b100:	ldmibeq	fp, {r0, r1, r2, r3, r4, r5, r8}
   2b104:	bvc	27c1f0 <ASN1_generate_nconf@plt+0x261c50>
   2b108:	blne	a9124 <ASN1_generate_nconf@plt+0x8eb84>
   2b10c:	mvnsle	r4, r5, lsl #5
   2b110:	umaalcc	pc, r9, sp, r8	; <UNPREDICTABLE>
   2b114:	andseq	pc, r9, r2, lsl #2
   2b118:			; <UNDEFINED> instruction: 0x7073f89d
   2b11c:			; <UNDEFINED> instruction: 0x105ef89d
   2b120:	b	10eb994 <ASN1_generate_nconf@plt+0x10d13f4>
   2b124:			; <UNDEFINED> instruction: 0xf8df4307
   2b128:	movwmi	r7, #46520	; 0xb5b8
   2b12c:			; <UNDEFINED> instruction: 0xf003447f
   2b130:	ldmibeq	fp, {r0, r1, r2, r3, r4, r5, r8}
   2b134:	bvc	27c220 <ASN1_generate_nconf@plt+0x261c80>
   2b138:	blne	a9154 <ASN1_generate_nconf@plt+0x8ebb4>
   2b13c:	mvnsle	r4, r5, lsl #5
   2b140:			; <UNDEFINED> instruction: 0x305ff89d
   2b144:	andseq	pc, sp, r2, lsl #2
   2b148:	umaalvc	pc, sl, sp, r8	; <UNPREDICTABLE>
   2b14c:			; <UNDEFINED> instruction: 0x1074f89d
   2b150:	b	10eb9c4 <ASN1_generate_nconf@plt+0x10d1424>
   2b154:			; <UNDEFINED> instruction: 0xf8df4307
   2b158:	movwmi	r7, #46476	; 0xb58c
   2b15c:			; <UNDEFINED> instruction: 0xf003447f
   2b160:	ldmibeq	fp, {r0, r1, r2, r3, r4, r5, r8}
   2b164:	bvc	27c250 <ASN1_generate_nconf@plt+0x261cb0>
   2b168:	blne	a9184 <ASN1_generate_nconf@plt+0x8ebe4>
   2b16c:	mvnsle	r4, r5, lsl #5
   2b170:			; <UNDEFINED> instruction: 0x1075f89d
   2b174:			; <UNDEFINED> instruction: 0xf89d462b
   2b178:			; <UNDEFINED> instruction: 0xf1027060
   2b17c:			; <UNDEFINED> instruction: 0xf89d0021
   2b180:	andeq	r5, r9, #75	; 0x4b
   2b184:	tstmi	r7, r1, asr #20
   2b188:	ldrbvc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2b18c:	ldrbtmi	r4, [pc], #-809	; 2b194 <ASN1_generate_nconf@plt+0x10bf4>
   2b190:	ldreq	pc, [pc, #-1]!	; 2b197 <ASN1_generate_nconf@plt+0x10bf7>
   2b194:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b198:			; <UNDEFINED> instruction: 0xf8037a2d
   2b19c:	addmi	r5, r3, #1024	; 0x400
   2b1a0:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b1a4:			; <UNDEFINED> instruction: 0xf102104c
   2b1a8:			; <UNDEFINED> instruction: 0xf89d0025
   2b1ac:			; <UNDEFINED> instruction: 0xf89d7076
   2b1b0:	andeq	r5, r9, #97	; 0x61
   2b1b4:	tstmi	r7, r1, asr #20
   2b1b8:	ldrvc	pc, [r0, #-2271]!	; 0xfffff721
   2b1bc:	ldrbtmi	r4, [pc], #-809	; 2b1c4 <ASN1_generate_nconf@plt+0x10c24>
   2b1c0:	ldreq	pc, [pc, #-1]!	; 2b1c7 <ASN1_generate_nconf@plt+0x10c27>
   2b1c4:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b1c8:			; <UNDEFINED> instruction: 0xf8037a2d
   2b1cc:	addmi	r5, r3, #1024	; 0x400
   2b1d0:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b1d4:			; <UNDEFINED> instruction: 0xf1021062
   2b1d8:			; <UNDEFINED> instruction: 0xf89d0029
   2b1dc:			; <UNDEFINED> instruction: 0xf89d704d
   2b1e0:	andeq	r5, r9, #119	; 0x77
   2b1e4:	tstmi	r7, r1, asr #20
   2b1e8:	strvc	pc, [r4, #-2271]	; 0xfffff721
   2b1ec:	ldrbtmi	r4, [pc], #-809	; 2b1f4 <ASN1_generate_nconf@plt+0x10c54>
   2b1f0:	ldreq	pc, [pc, #-1]!	; 2b1f7 <ASN1_generate_nconf@plt+0x10c57>
   2b1f4:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b1f8:			; <UNDEFINED> instruction: 0xf8037a2d
   2b1fc:	addmi	r5, r3, #1024	; 0x400
   2b200:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b204:			; <UNDEFINED> instruction: 0xf1021078
   2b208:			; <UNDEFINED> instruction: 0xf89d052d
   2b20c:			; <UNDEFINED> instruction: 0xf89d7063
   2b210:	andeq	r0, r9, #78	; 0x4e
   2b214:	tstmi	r7, r1, asr #20
   2b218:	ldrbvc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2b21c:	ldrbtmi	r4, [pc], #-769	; 2b224 <ASN1_generate_nconf@plt+0x10c84>
   2b220:	eorseq	pc, pc, r1
   2b224:	ldrtmi	r0, [r8], #-2441	; 0xfffff677
   2b228:			; <UNDEFINED> instruction: 0xf8037a00
   2b22c:	adcmi	r0, fp, #1024	; 0x400
   2b230:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b234:			; <UNDEFINED> instruction: 0xf102104f
   2b238:			; <UNDEFINED> instruction: 0xf89d0531
   2b23c:			; <UNDEFINED> instruction: 0xf89d7079
   2b240:	andeq	r0, r9, #100	; 0x64
   2b244:	tstmi	r7, r1, asr #20
   2b248:	strtvc	pc, [ip], #2271	; 0x8df
   2b24c:	ldrbtmi	r4, [pc], #-769	; 2b254 <ASN1_generate_nconf@plt+0x10cb4>
   2b250:	eorseq	pc, pc, r1
   2b254:	ldrtmi	r0, [r8], #-2441	; 0xfffff677
   2b258:			; <UNDEFINED> instruction: 0xf8037a00
   2b25c:	adcmi	r0, fp, #1024	; 0x400
   2b260:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b264:			; <UNDEFINED> instruction: 0xf1021065
   2b268:			; <UNDEFINED> instruction: 0xf89d0535
   2b26c:			; <UNDEFINED> instruction: 0xf89d7050
   2b270:	andeq	r0, r9, #122	; 0x7a
   2b274:	tstmi	r7, r1, asr #20
   2b278:	strvc	pc, [r0], #2271	; 0x8df
   2b27c:	ldrbtmi	r4, [pc], #-769	; 2b284 <ASN1_generate_nconf@plt+0x10ce4>
   2b280:	eorseq	pc, pc, r1
   2b284:	ldrtmi	r0, [r8], #-2441	; 0xfffff677
   2b288:			; <UNDEFINED> instruction: 0xf8037a00
   2b28c:	adcmi	r0, fp, #1024	; 0x400
   2b290:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b294:			; <UNDEFINED> instruction: 0xf102107b
   2b298:			; <UNDEFINED> instruction: 0xf89d0539
   2b29c:			; <UNDEFINED> instruction: 0xf89d7066
   2b2a0:	andeq	r0, r9, #81	; 0x51
   2b2a4:	tstmi	r7, r1, asr #20
   2b2a8:	ldrbvc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2b2ac:	ldrbtmi	r4, [pc], #-769	; 2b2b4 <ASN1_generate_nconf@plt+0x10d14>
   2b2b0:	eorseq	pc, pc, r1
   2b2b4:	ldrtmi	r0, [r8], #-2441	; 0xfffff677
   2b2b8:			; <UNDEFINED> instruction: 0xf8037a00
   2b2bc:	adcmi	r0, fp, #1024	; 0x400
   2b2c0:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b2c4:			; <UNDEFINED> instruction: 0xf1021052
   2b2c8:			; <UNDEFINED> instruction: 0xf89d053d
   2b2cc:			; <UNDEFINED> instruction: 0xf89d707c
   2b2d0:	andeq	r0, r9, #103	; 0x67
   2b2d4:	tstmi	r7, r1, asr #20
   2b2d8:	strtvc	pc, [r8], #-2271	; 0xfffff721
   2b2dc:	ldrbtmi	r4, [pc], #-769	; 2b2e4 <ASN1_generate_nconf@plt+0x10d44>
   2b2e0:	eorseq	pc, pc, r1
   2b2e4:	ldrtmi	r0, [r8], #-2441	; 0xfffff677
   2b2e8:			; <UNDEFINED> instruction: 0xf8037a00
   2b2ec:	adcmi	r0, fp, #1024	; 0x400
   2b2f0:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b2f4:			; <UNDEFINED> instruction: 0xf1021068
   2b2f8:			; <UNDEFINED> instruction: 0xf89d0541
   2b2fc:			; <UNDEFINED> instruction: 0xf89d7053
   2b300:	andeq	r0, r9, #125	; 0x7d
   2b304:	tstmi	r7, r1, asr #20
   2b308:	movwmi	r4, #8191	; 0x1fff
   2b30c:			; <UNDEFINED> instruction: 0xf001447f
   2b310:	stmibeq	r9, {r0, r1, r2, r3, r4, r5}
   2b314:	bvc	3c3fc <ASN1_generate_nconf@plt+0x21e5c>
   2b318:	bleq	a932c <ASN1_generate_nconf@plt+0x8ed8c>
   2b31c:	mvnsle	r4, fp, lsr #5
   2b320:			; <UNDEFINED> instruction: 0x107ef89d
   2b324:	strbeq	pc, [r5, #-258]	; 0xfffffefe	; <UNPREDICTABLE>
   2b328:	mlsvc	r9, sp, r8, pc	; <UNPREDICTABLE>
   2b32c:			; <UNDEFINED> instruction: 0x0054f89d
   2b330:	b	106bb5c <ASN1_generate_nconf@plt+0x10515bc>
   2b334:	svcmi	0x00f54107
   2b338:	ldrbtmi	r4, [pc], #-769	; 2b340 <ASN1_generate_nconf@plt+0x10da0>
   2b33c:	eorseq	pc, pc, r1
   2b340:	ldrtmi	r0, [r8], #-2441	; 0xfffff677
   2b344:			; <UNDEFINED> instruction: 0xf8037a00
   2b348:	adcmi	r0, fp, #1024	; 0x400
   2b34c:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b350:			; <UNDEFINED> instruction: 0xf1021055
   2b354:			; <UNDEFINED> instruction: 0xf89d0549
   2b358:			; <UNDEFINED> instruction: 0xf89d707f
   2b35c:	andeq	r0, r9, #106	; 0x6a
   2b360:	tstmi	r7, r1, asr #20
   2b364:	movwmi	r4, #8170	; 0x1fea
   2b368:			; <UNDEFINED> instruction: 0xf001447f
   2b36c:	stmibeq	r9, {r0, r1, r2, r3, r4, r5}
   2b370:	bvc	3c458 <ASN1_generate_nconf@plt+0x21eb8>
   2b374:	bleq	a9388 <ASN1_generate_nconf@plt+0x8ede8>
   2b378:	mvnsle	r4, fp, lsr #5
   2b37c:	mlsne	fp, sp, r8, pc	; <UNPREDICTABLE>
   2b380:	strbeq	pc, [sp, #-258]	; 0xfffffefe	; <UNPREDICTABLE>
   2b384:			; <UNDEFINED> instruction: 0x7056f89d
   2b388:	umulleq	pc, r0, sp, r8	; <UNPREDICTABLE>
   2b38c:	b	106bbb8 <ASN1_generate_nconf@plt+0x1051618>
   2b390:	svcmi	0x00e04107
   2b394:	ldrbtmi	r4, [pc], #-769	; 2b39c <ASN1_generate_nconf@plt+0x10dfc>
   2b398:	eorseq	pc, pc, r1
   2b39c:	ldrtmi	r0, [r8], #-2441	; 0xfffff677
   2b3a0:			; <UNDEFINED> instruction: 0xf8037a00
   2b3a4:	adcmi	r0, fp, #1024	; 0x400
   2b3a8:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b3ac:			; <UNDEFINED> instruction: 0xf1021081
   2b3b0:			; <UNDEFINED> instruction: 0xf89d0551
   2b3b4:			; <UNDEFINED> instruction: 0xf89d706c
   2b3b8:	andeq	r0, r9, #87	; 0x57
   2b3bc:	tstmi	r7, r1, asr #20
   2b3c0:	movwmi	r4, #8149	; 0x1fd5
   2b3c4:			; <UNDEFINED> instruction: 0xf001447f
   2b3c8:	stmibeq	r9, {r0, r1, r2, r3, r4, r5}
   2b3cc:	bvc	3c4b4 <ASN1_generate_nconf@plt+0x21f14>
   2b3d0:	bleq	a93e4 <ASN1_generate_nconf@plt+0x8ee44>
   2b3d4:	mvnsle	r4, fp, lsr #5
   2b3d8:			; <UNDEFINED> instruction: 0x1058f89d
   2b3dc:	ldrbeq	pc, [r5, #-258]	; 0xfffffefe	; <UNPREDICTABLE>
   2b3e0:	umullvc	pc, r2, sp, r8	; <UNPREDICTABLE>
   2b3e4:	mlseq	sp, sp, r8, pc	; <UNPREDICTABLE>
   2b3e8:	b	106bc14 <ASN1_generate_nconf@plt+0x1051674>
   2b3ec:	svcmi	0x00cb4107
   2b3f0:	ldrbtmi	r4, [pc], #-769	; 2b3f8 <ASN1_generate_nconf@plt+0x10e58>
   2b3f4:	eorseq	pc, pc, r1
   2b3f8:	ldrtmi	r0, [r8], #-2441	; 0xfffff677
   2b3fc:			; <UNDEFINED> instruction: 0xf8037a00
   2b400:	adcmi	r0, fp, #1024	; 0x400
   2b404:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b408:			; <UNDEFINED> instruction: 0xf1021083
   2b40c:			; <UNDEFINED> instruction: 0xf0010357
   2b410:	ldrtmi	r0, [r8], #-63	; 0xffffffc1
   2b414:	orrsne	lr, r1, r7, lsl #22
   2b418:	bvc	289c20 <ASN1_generate_nconf@plt+0x26f680>
   2b41c:	subseq	pc, r5, r2, lsl #17
   2b420:	subsne	pc, r6, r2, lsl #17
   2b424:	andcs	r4, r0, #12451840	; 0xbe0000
   2b428:	ldrbtmi	r7, [r8], #-26	; 0xffffffe6
   2b42c:			; <UNDEFINED> instruction: 0xf7ff302c
   2b430:			; <UNDEFINED> instruction: 0xf8ddbb15
   2b434:	strmi	sl, [r3], -ip
   2b438:	strmi	lr, [r2], r8, asr #10
   2b43c:	bls	1e45a0 <ASN1_generate_nconf@plt+0x1ca000>
   2b440:	ldr	r4, [r0, #1625]!	; 0x659
   2b444:	umaalne	pc, lr, sp, r8	; <UNPREDICTABLE>
   2b448:			; <UNDEFINED> instruction: 0xf89d1d50
   2b44c:			; <UNDEFINED> instruction: 0xf89d7044
   2b450:	andeq	r5, r9, #88	; 0x58
   2b454:	tstmi	r7, r1, asr #20
   2b458:			; <UNDEFINED> instruction: 0x43294fb2
   2b45c:			; <UNDEFINED> instruction: 0xf001447f
   2b460:	stmibeq	r9, {r0, r1, r2, r3, r4, r5, r8, sl}
   2b464:	bvc	b7c560 <ASN1_generate_nconf@plt+0xb61fc0>
   2b468:	blpl	a947c <ASN1_generate_nconf@plt+0x8eedc>
   2b46c:	mvnsle	r4, r3, lsl #5
   2b470:	umaalne	pc, r5, sp, r8	; <UNPREDICTABLE>
   2b474:	andeq	pc, r9, r2, lsl #2
   2b478:			; <UNDEFINED> instruction: 0x7059f89d
   2b47c:	umaalpl	pc, pc, sp, r8	; <UNPREDICTABLE>
   2b480:	b	106bcac <ASN1_generate_nconf@plt+0x105170c>
   2b484:	svcmi	0x00a84107
   2b488:	ldrbtmi	r4, [pc], #-809	; 2b490 <ASN1_generate_nconf@plt+0x10ef0>
   2b48c:	ldreq	pc, [pc, #-1]!	; 2b493 <ASN1_generate_nconf@plt+0x10ef3>
   2b490:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b494:			; <UNDEFINED> instruction: 0xf8037a2d
   2b498:	addmi	r5, r3, #1024	; 0x400
   2b49c:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b4a0:			; <UNDEFINED> instruction: 0xf102105a
   2b4a4:			; <UNDEFINED> instruction: 0xf89d000d
   2b4a8:			; <UNDEFINED> instruction: 0xf89d7050
   2b4ac:	andeq	r5, r9, #70	; 0x46
   2b4b0:	tstmi	r7, r1, asr #20
   2b4b4:			; <UNDEFINED> instruction: 0x43294f9d
   2b4b8:			; <UNDEFINED> instruction: 0xf001447f
   2b4bc:	stmibeq	r9, {r0, r1, r2, r3, r4, r5, r8, sl}
   2b4c0:	bvc	b7c5bc <ASN1_generate_nconf@plt+0xb6201c>
   2b4c4:	blpl	a94d8 <ASN1_generate_nconf@plt+0x8ef38>
   2b4c8:	mvnsle	r4, r3, lsl #5
   2b4cc:			; <UNDEFINED> instruction: 0x1051f89d
   2b4d0:	andseq	pc, r1, r2, lsl #2
   2b4d4:	umaalvc	pc, r7, sp, r8	; <UNPREDICTABLE>
   2b4d8:			; <UNDEFINED> instruction: 0x505bf89d
   2b4dc:	b	106bd08 <ASN1_generate_nconf@plt+0x1051768>
   2b4e0:	svcmi	0x00934107
   2b4e4:	ldrbtmi	r4, [pc], #-809	; 2b4ec <ASN1_generate_nconf@plt+0x10f4c>
   2b4e8:	ldreq	pc, [pc, #-1]!	; 2b4ef <ASN1_generate_nconf@plt+0x10f4f>
   2b4ec:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b4f0:			; <UNDEFINED> instruction: 0xf8037a2d
   2b4f4:	addmi	r5, r3, #1024	; 0x400
   2b4f8:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b4fc:			; <UNDEFINED> instruction: 0xf1021048
   2b500:			; <UNDEFINED> instruction: 0xf89d0015
   2b504:			; <UNDEFINED> instruction: 0xf89d705c
   2b508:	andeq	r5, r9, #82	; 0x52
   2b50c:	tstmi	r7, r1, asr #20
   2b510:			; <UNDEFINED> instruction: 0x43294f88
   2b514:			; <UNDEFINED> instruction: 0xf001447f
   2b518:	stmibeq	r9, {r0, r1, r2, r3, r4, r5, r8, sl}
   2b51c:	bvc	b7c618 <ASN1_generate_nconf@plt+0xb62078>
   2b520:	blpl	a9534 <ASN1_generate_nconf@plt+0x8ef94>
   2b524:	mvnsle	r4, r3, lsl #5
   2b528:			; <UNDEFINED> instruction: 0x105df89d
   2b52c:	andseq	pc, r9, r2, lsl #2
   2b530:			; <UNDEFINED> instruction: 0x7053f89d
   2b534:	umaalpl	pc, r9, sp, r8	; <UNPREDICTABLE>
   2b538:	b	106bd64 <ASN1_generate_nconf@plt+0x10517c4>
   2b53c:	svcmi	0x007e4107
   2b540:	ldrbtmi	r4, [pc], #-809	; 2b548 <ASN1_generate_nconf@plt+0x10fa8>
   2b544:	ldreq	pc, [pc, #-1]!	; 2b54b <ASN1_generate_nconf@plt+0x10fab>
   2b548:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b54c:			; <UNDEFINED> instruction: 0xf8037a2d
   2b550:	addmi	r5, r3, #1024	; 0x400
   2b554:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b558:			; <UNDEFINED> instruction: 0xf1021054
   2b55c:			; <UNDEFINED> instruction: 0xf89d001d
   2b560:			; <UNDEFINED> instruction: 0xf89d704a
   2b564:	andeq	r5, r9, #94	; 0x5e
   2b568:	tstmi	r7, r1, asr #20
   2b56c:			; <UNDEFINED> instruction: 0x43294f73
   2b570:			; <UNDEFINED> instruction: 0xf001447f
   2b574:	stmibeq	r9, {r0, r1, r2, r3, r4, r5, r8, sl}
   2b578:	bvc	b7c674 <ASN1_generate_nconf@plt+0xb620d4>
   2b57c:	blpl	a9590 <ASN1_generate_nconf@plt+0x8eff0>
   2b580:	mvnsle	r4, r3, lsl #5
   2b584:	umaalne	pc, fp, sp, r8	; <UNPREDICTABLE>
   2b588:	eoreq	pc, r1, r2, lsl #2
   2b58c:			; <UNDEFINED> instruction: 0x705ff89d
   2b590:			; <UNDEFINED> instruction: 0x5055f89d
   2b594:	b	106bdc0 <ASN1_generate_nconf@plt+0x1051820>
   2b598:	svcmi	0x00694107
   2b59c:	ldrbtmi	r4, [pc], #-809	; 2b5a4 <ASN1_generate_nconf@plt+0x11004>
   2b5a0:	ldreq	pc, [pc, #-1]!	; 2b5a7 <ASN1_generate_nconf@plt+0x11007>
   2b5a4:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b5a8:			; <UNDEFINED> instruction: 0xf8037a2d
   2b5ac:	addmi	r5, r3, #1024	; 0x400
   2b5b0:			; <UNDEFINED> instruction: 0xf89dd1f6
   2b5b4:			; <UNDEFINED> instruction: 0xf1021060
   2b5b8:			; <UNDEFINED> instruction: 0xf89d0025
   2b5bc:			; <UNDEFINED> instruction: 0xf89d7056
   2b5c0:	andeq	r5, r9, #76	; 0x4c
   2b5c4:	tstmi	r7, r1, asr #20
   2b5c8:			; <UNDEFINED> instruction: 0x43294f5e
   2b5cc:			; <UNDEFINED> instruction: 0xf001447f
   2b5d0:	stmibeq	r9, {r0, r1, r2, r3, r4, r5, r8, sl}
   2b5d4:	bvc	b7c6d0 <ASN1_generate_nconf@plt+0xb62130>
   2b5d8:	blpl	a95ec <ASN1_generate_nconf@plt+0x8f04c>
   2b5dc:	mvnsle	r4, r3, lsl #5
   2b5e0:			; <UNDEFINED> instruction: 0x1057f89d
   2b5e4:	eoreq	pc, r9, r2, lsl #2
   2b5e8:	umaalvc	pc, sp, sp, r8	; <UNPREDICTABLE>
   2b5ec:	mlspl	r1, sp, r8, pc	; <UNPREDICTABLE>
   2b5f0:	b	106be1c <ASN1_generate_nconf@plt+0x105187c>
   2b5f4:	svcmi	0x00544107
   2b5f8:	ldrbtmi	r4, [pc], #-809	; 2b600 <ASN1_generate_nconf@plt+0x11060>
   2b5fc:	ldreq	pc, [pc, #-1]!	; 2b603 <ASN1_generate_nconf@plt+0x11063>
   2b600:	ldrtmi	r0, [sp], #-2441	; 0xfffff677
   2b604:			; <UNDEFINED> instruction: 0xf8037a2d
   2b608:	addmi	r5, r3, #1024	; 0x400
   2b60c:	stfmip	f5, [pc, #-984]	; 2b23c <ASN1_generate_nconf@plt+0x10c9c>
   2b610:			; <UNDEFINED> instruction: 0xf8bd322c
   2b614:	ldrbtmi	r0, [sp], #-98	; 0xffffff9e
   2b618:	teqeq	pc, r0	; <UNPREDICTABLE>
   2b61c:	strtmi	r0, [r9], #-2432	; 0xfffff680
   2b620:			; <UNDEFINED> instruction: 0xf8037a09
   2b624:	addsmi	r1, r3, #1024	; 0x400
   2b628:			; <UNDEFINED> instruction: 0xe6fbd1f6
   2b62c:	strbmi	r9, [r9], -r3, lsl #20
   2b630:			; <UNDEFINED> instruction: 0xf7ec4638
   2b634:	stmdacs	r0, {r4, r9, fp, sp, lr, pc}
   2b638:	cfstrsge	mvf15, [pc], #508	; 2b83c <ASN1_generate_nconf@plt+0x1129c>
   2b63c:	cfmsub32	mvax5, mvfx4, mvfx8, mvfx2
   2b640:	vmov	r5, s16
   2b644:			; <UNDEFINED> instruction: 0x46464a90
   2b648:	bllt	14a964c <ASN1_generate_nconf@plt+0x148f0ac>
   2b64c:			; <UNDEFINED> instruction: 0xf7ff4682
   2b650:	bls	19a390 <ASN1_generate_nconf@plt+0x17fdf0>
   2b654:	ldrtmi	r4, [r8], -r1, lsr #12
   2b658:	ldmib	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b65c:			; <UNDEFINED> instruction: 0xf47f2800
   2b660:			; <UNDEFINED> instruction: 0xe7ebac95
   2b664:	andeq	r4, r5, r4, ror r0
   2b668:	andeq	r1, r0, r0, ror r5
   2b66c:	andeq	r4, r5, sl, rrx
   2b670:	andeq	pc, r2, sl, asr r7	; <UNPREDICTABLE>
   2b674:	andeq	pc, r2, r8, ror #9
   2b678:	strdeq	pc, [r2], -ip
   2b67c:	andeq	r3, r5, r0, ror pc
   2b680:	andeq	ip, r2, r2, asr #7
   2b684:	andeq	ip, r3, r8, ror #30
   2b688:	andeq	pc, r2, r8, asr r6	; <UNPREDICTABLE>
   2b68c:	andeq	fp, r5, r6, ror #16
   2b690:	andeq	pc, r2, r8, asr #7
   2b694:	andeq	fp, r5, r6, lsl #16
   2b698:	muleq	r2, r4, sp
   2b69c:	andeq	pc, r2, r4, asr #5
   2b6a0:	andeq	pc, r2, r8, ror #4
   2b6a4:	andeq	pc, r2, sl, lsr #4
   2b6a8:	andeq	r1, r0, r0, lsr #11
   2b6ac:	andeq	pc, r2, r6, lsl #4
   2b6b0:	andeq	r6, r3, ip, lsl r9
   2b6b4:	andeq	r8, r3, r8, lsr r4
   2b6b8:	andeq	fp, r5, r8, asr #12
   2b6bc:	andeq	pc, r2, lr, lsl #1
   2b6c0:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   2b6c4:	andeq	lr, r2, lr, asr #30
   2b6c8:	andeq	fp, r5, r0, lsl #8
   2b6cc:	andeq	pc, r2, r2, lsr #2
   2b6d0:	strdeq	pc, [r2], -r2
   2b6d4:	andeq	pc, r2, r0, asr #1
   2b6d8:	muleq	r2, r0, r0
   2b6dc:	andeq	pc, r2, r0, rrx
   2b6e0:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2b6e4:	andeq	pc, r2, r0
   2b6e8:	andeq	lr, r2, lr, asr #31
   2b6ec:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   2b6f0:	andeq	lr, r2, lr, ror #30
   2b6f4:	andeq	lr, r2, lr, lsr pc
   2b6f8:	andeq	lr, r2, lr, lsl #30
   2b6fc:	ldrdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   2b700:	andeq	lr, r2, lr, lsr #29
   2b704:	andeq	lr, r2, lr, ror lr
   2b708:	andeq	lr, r2, r0, asr lr
   2b70c:	andeq	lr, r2, r2, lsr #28
   2b710:	strdeq	lr, [r2], -r4
   2b714:	andeq	lr, r2, r6, asr #27
   2b718:	muleq	r2, r8, sp
   2b71c:	andeq	lr, r2, sl, ror #26
   2b720:			; <UNDEFINED> instruction: 0x0005afb2
   2b724:	andeq	lr, r2, r0, lsl #26
   2b728:	ldrdeq	lr, [r2], -r2
   2b72c:	andeq	lr, r2, r4, lsr #25
   2b730:	andeq	lr, r2, r6, ror ip
   2b734:	andeq	lr, r2, r8, asr #24
   2b738:	andeq	lr, r2, sl, lsl ip
   2b73c:	andeq	lr, r2, ip, ror #23
   2b740:			; <UNDEFINED> instruction: 0x0002ebbe
   2b744:	muleq	r2, r0, fp
   2b748:	andeq	lr, r2, r2, ror #22
   2b74c:	andeq	lr, r2, r6, asr #22
   2b750:	svcmi	0x00f0e92d
   2b754:	stc	3, cr2, [sp, #-0]
   2b758:			; <UNDEFINED> instruction: 0xf8df8b02
   2b75c:			; <UNDEFINED> instruction: 0xf8df6428
   2b760:	ldrbtmi	r5, [lr], #-1064	; 0xfffffbd8
   2b764:	strtcs	pc, [r4], #-2271	; 0xfffff721
   2b768:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
   2b76c:	ldmdbpl	r5!, {r0, r7, ip, sp, pc}^
   2b770:	bleq	1067bac <ASN1_generate_nconf@plt+0x104d60c>
   2b774:	strpl	pc, [r0], #-1293	; 0xfffffaf3
   2b778:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
   2b77c:			; <UNDEFINED> instruction: 0xf04f63e5
   2b780:	ldrmi	r0, [sp], -r0, lsl #10
   2b784:	stccc	8, cr15, [ip], {75}	; 0x4b
   2b788:	stccc	8, cr15, [r8], {75}	; 0x4b
   2b78c:			; <UNDEFINED> instruction: 0xf90af022
   2b790:	ldrtcc	r4, [ip], #-3071	; 0xfffff401
   2b794:	strtmi	r9, [lr], -r6, lsl #10
   2b798:	strls	r4, [r9, #-1147]	; 0xfffffb85
   2b79c:	strtmi	r9, [pc], -r8, lsl #10
   2b7a0:	strls	r4, [sl, #-1705]	; 0xfffff957
   2b7a4:	movwls	r4, #30378	; 0x76aa
   2b7a8:			; <UNDEFINED> instruction: 0xf0224680
   2b7ac:	strmi	pc, [r4], -fp, lsr #24
   2b7b0:	stccs	3, cr11, [lr], {144}	; 0x90
   2b7b4:	addhi	pc, r9, r0, lsl #6
   2b7b8:	blle	ffdb294c <ASN1_generate_nconf@plt+0xffd983ac>
   2b7bc:	cfstrscs	mvf3, [pc], {1}
   2b7c0:	movwge	sp, #10483	; 0x28f3
   2b7c4:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   2b7c8:			; <UNDEFINED> instruction: 0x47184413
   2b7cc:	andeq	r0, r0, sp, lsl r1
   2b7d0:			; <UNDEFINED> instruction: 0xffffffdf
   2b7d4:	strdeq	r0, [r0], -r3
   2b7d8:	andeq	r0, r0, r1, ror #3
   2b7dc:	strdeq	r0, [r0], -fp
   2b7e0:	andeq	r0, r0, r1, asr #32
   2b7e4:	ldrdeq	r0, [r0], -fp
   2b7e8:	ldrdeq	r0, [r0], -r5
   2b7ec:	andeq	r0, r0, sp, asr #3
   2b7f0:	andeq	r0, r0, r5, asr #3
   2b7f4:			; <UNDEFINED> instruction: 0x000001bd
   2b7f8:			; <UNDEFINED> instruction: 0x000001b5
   2b7fc:	andeq	r0, r0, sp, lsr #3
   2b800:	andeq	r0, r0, r5, lsr #3
   2b804:	muleq	r0, r7, r1
   2b808:	andeq	r0, r0, r7, lsl #3
   2b80c:	blx	ffee789e <ASN1_generate_nconf@plt+0xffecd2fe>
   2b810:	strmi	r2, [r4], -r1, lsl #12
   2b814:	bicle	r2, ip, r0, lsl #16
   2b818:			; <UNDEFINED> instruction: 0xfff2f022
   2b81c:			; <UNDEFINED> instruction: 0xffe6f022
   2b820:	strmi	r6, [r3], -r2, lsl #16
   2b824:			; <UNDEFINED> instruction: 0xf0002a00
   2b828:			; <UNDEFINED> instruction: 0xf1b980d9
   2b82c:	cmple	fp, r0, lsl #30
   2b830:	andeq	pc, r0, #-2147483602	; 0x8000002e
   2b834:	svclt	0x0018990a
   2b838:	andmi	r2, sl, #268435456	; 0x10000000
   2b83c:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   2b840:			; <UNDEFINED> instruction: 0xf040430a
   2b844:	stccs	0, cr8, [r1, #-820]	; 0xfffffccc
   2b848:	sbchi	pc, r1, r0, asr #4
   2b84c:			; <UNDEFINED> instruction: 0xf0002b00
   2b850:	vst4.16	{d24,d26,d28,d30}, [pc :64], r7
   2b854:	andls	r7, sl, #128, 4
   2b858:			; <UNDEFINED> instruction: 0xf04f681f
   2b85c:	stmiami	sp, {fp}^
   2b860:	mcr	6, 0, r4, cr8, cr10, {4}
   2b864:	stmdbge	sp, {r4, r9, fp, pc}
   2b868:	strmi	sl, [r3], -lr, lsl #20
   2b86c:			; <UNDEFINED> instruction: 0xf8509807
   2b870:	ldrtmi	r9, [fp], -r3
   2b874:	svcls	0x000a940b
   2b878:			; <UNDEFINED> instruction: 0xf8cd46c8
   2b87c:			; <UNDEFINED> instruction: 0xf8ddb028
   2b880:			; <UNDEFINED> instruction: 0xf8dd9020
   2b884:	and	fp, r6, r4, lsr #32
   2b888:	svccc	0x0004f85a
   2b88c:	andne	lr, r7, #3620864	; 0x374000
   2b890:			; <UNDEFINED> instruction: 0xf0002b00
   2b894:	stmdals	r6, {r1, r3, r5, r8, pc}
   2b898:	strvc	lr, [r4, #-2509]	; 0xfffff633
   2b89c:	andlt	pc, r8, sp, asr #17
   2b8a0:	strbmi	r9, [r8], -r3
   2b8a4:			; <UNDEFINED> instruction: 0xf8d89601
   2b8a8:	andls	r4, r8, #0
   2b8ac:	strls	r9, [r0], #-263	; 0xfffffef9
   2b8b0:			; <UNDEFINED> instruction: 0xf868f7ff
   2b8b4:	mvnle	r2, r0, lsl #16
   2b8b8:	bhi	467120 <ASN1_generate_nconf@plt+0x44cb80>
   2b8bc:			; <UNDEFINED> instruction: 0xf8dd4607
   2b8c0:	strcs	fp, [r1], #-40	; 0xffffffd8
   2b8c4:	smladcs	r1, sp, r0, lr
   2b8c8:	vqdmlsl.s32	q7, d4, d15[1]
   2b8cc:	cfstrscs	mvf5, [r1], {221}	; 0xdd
   2b8d0:	svcge	0x006bf63f
   2b8d4:	blx	fef67954 <ASN1_generate_nconf@plt+0xfef4d3b4>
   2b8d8:			; <UNDEFINED> instruction: 0xf47f2800
   2b8dc:			; <UNDEFINED> instruction: 0xf04faf66
   2b8e0:	strcs	r0, [r1], #-2048	; 0xfffff800
   2b8e4:	and	r4, ip, r7, asr #12
   2b8e8:	strbmi	r4, [r2], -fp, lsr #19
   2b8ec:	ldrbtmi	r4, [r9], #-2987	; 0xfffff455
   2b8f0:			; <UNDEFINED> instruction: 0xf04f9807
   2b8f4:	strbmi	r0, [r7], -r0, lsl #16
   2b8f8:	stmiapl	r3, {r0, sl, sp}^
   2b8fc:			; <UNDEFINED> instruction: 0xf7ea6818
   2b900:	stmibmi	r7!, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   2b904:	addsvc	pc, r4, #1325400064	; 0x4f000000
   2b908:	stceq	8, cr15, [r8], {91}	; 0x5b
   2b90c:	tstls	r6, r9, ror r4
   2b910:	stmdb	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b914:	vmla.i8	d25, d0, d6
   2b918:	strbmi	r1, [r0], -r9, lsr #4
   2b91c:	ldmdb	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b920:			; <UNDEFINED> instruction: 0xf7ee4638
   2b924:	ldmibmi	pc, {r2, r3, r4, r5, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   2b928:			; <UNDEFINED> instruction: 0xf50d4a97
   2b92c:	ldrbtmi	r5, [r9], #-768	; 0xfffffd00
   2b930:	stmpl	sl, {r2, r3, r4, r5, r8, r9, ip, sp}
   2b934:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   2b938:			; <UNDEFINED> instruction: 0xf04f4051
   2b93c:			; <UNDEFINED> instruction: 0xf0400200
   2b940:	strtmi	r8, [r0], -r9, lsl #2
   2b944:	cfstr32pl	mvfx15, [r1, #-52]	; 0xffffffcc
   2b948:	ldc	0, cr11, [sp], #4
   2b94c:	pop	{r1, r8, r9, fp, pc}
   2b950:			; <UNDEFINED> instruction: 0xf1b98ff0
   2b954:	bicle	r0, r7, r0, lsl #30
   2b958:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2b95c:	eorls	pc, r8, sp, asr #17
   2b960:			; <UNDEFINED> instruction: 0xf022e723
   2b964:	movwcs	pc, #7549	; 0x1d7d	; <UNPREDICTABLE>
   2b968:			; <UNDEFINED> instruction: 0xf84b9308
   2b96c:	ldr	r0, [ip, -ip, lsl #24]
   2b970:			; <UNDEFINED> instruction: 0xd1b92d00
   2b974:	ldr	r2, [r8, -r6, lsl #10]
   2b978:			; <UNDEFINED> instruction: 0xd1b52d00
   2b97c:	ldr	r2, [r4, -r1, lsl #10]
   2b980:			; <UNDEFINED> instruction: 0xd1b12d00
   2b984:	ldr	r2, [r0, -r5, lsl #10]
   2b988:			; <UNDEFINED> instruction: 0xd1ad2d00
   2b98c:	str	r2, [ip, -r4, lsl #10]
   2b990:			; <UNDEFINED> instruction: 0xd1a92d00
   2b994:	str	r2, [r8, -r2, lsl #10]
   2b998:			; <UNDEFINED> instruction: 0xd1a52d00
   2b99c:	str	r2, [r4, -r3, lsl #10]
   2b9a0:	movwls	r2, #25345	; 0x6301
   2b9a4:	movwcs	lr, #5889	; 0x1701
   2b9a8:	ldrbt	r9, [lr], r9, lsl #6
   2b9ac:	svceq	0x0000f1b9
   2b9b0:			; <UNDEFINED> instruction: 0xf022d19a
   2b9b4:			; <UNDEFINED> instruction: 0xf04ffd55
   2b9b8:	strmi	r0, [r2], r1, lsl #18
   2b9bc:	ldmdami	sl!, {r0, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   2b9c0:	strtmi	r2, [r0], r0, lsl #8
   2b9c4:	ldrbtmi	r4, [r8], #-1575	; 0xfffff9d9
   2b9c8:			; <UNDEFINED> instruction: 0xff2af022
   2b9cc:	blcs	65838 <ASN1_generate_nconf@plt+0x4b298>
   2b9d0:	adcshi	pc, r5, r0
   2b9d4:	strcs	r2, [r1, #-520]	; 0xfffffdf8
   2b9d8:	ldr	r9, [sp, -sl, lsl #4]!
   2b9dc:	str	r4, [r7, -r3, lsr #12]!
   2b9e0:	vmin.s8	q10, q4, q0
   2b9e4:	cmncs	r2, r1, lsl #4
   2b9e8:			; <UNDEFINED> instruction: 0xf020930a
   2b9ec:			; <UNDEFINED> instruction: 0x4607fd97
   2b9f0:			; <UNDEFINED> instruction: 0xf43f2800
   2b9f4:	stccs	15, cr10, [r1, #-464]	; 0xfffffe30
   2b9f8:	ldmdble	ip!, {r1, r3, r8, r9, fp, ip, pc}^
   2b9fc:			; <UNDEFINED> instruction: 0xf0002b00
   2ba00:	vst4.32	{d24-d27}, [pc :256], r5
   2ba04:	movwls	r7, #41856	; 0xa380
   2ba08:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ba0c:			; <UNDEFINED> instruction: 0xf10d9b0a
   2ba10:	strls	r0, [fp], #-2364	; 0xfffff6c4
   2ba14:	beq	a7e28 <ASN1_generate_nconf@plt+0x8d888>
   2ba18:			; <UNDEFINED> instruction: 0x46414652
   2ba1c:			; <UNDEFINED> instruction: 0xf7ec4638
   2ba20:	stmdacs	r0, {r2, r4, r7, fp, sp, lr, pc}
   2ba24:	tstcs	sl, r3, lsr #26
   2ba28:			; <UNDEFINED> instruction: 0xf7eb4640
   2ba2c:	movwlt	lr, #3090	; 0xc12
   2ba30:	andeq	pc, r0, #79	; 0x4f
   2ba34:	stmdals	sl, {r1, ip, sp, lr}
   2ba38:	andeq	pc, r8, #-1073741782	; 0xc000002a
   2ba3c:			; <UNDEFINED> instruction: 0xf1ab9c06
   2ba40:			; <UNDEFINED> instruction: 0xf8df010c
   2ba44:			; <UNDEFINED> instruction: 0x4643c150
   2ba48:	stmdals	r8, {r2, ip, pc}
   2ba4c:	strls	r9, [r3], #-1285	; 0xfffffafb
   2ba50:	stmib	sp, {r0, r3, sl, fp, ip, pc}^
   2ba54:	cfstrsls	mvf6, [r7], {1}
   2ba58:	andgt	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   2ba5c:	ldrdmi	pc, [r0], -ip
   2ba60:			; <UNDEFINED> instruction: 0xf7fe9400
   2ba64:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2ba68:	strcs	sp, [r1], #-470	; 0xfffffe2a
   2ba6c:	stcls	7, cr14, [fp], {73}	; 0x49
   2ba70:	stcls	7, cr14, [fp], {71}	; 0x47
   2ba74:	tstcs	sl, r4
   2ba78:			; <UNDEFINED> instruction: 0xf7eb4648
   2ba7c:	bllt	66a2c <ASN1_generate_nconf@plt+0x4c48c>
   2ba80:	andpl	pc, r0, #1325400064	; 0x4f000000
   2ba84:	ldrtmi	r4, [r8], -r9, asr #12
   2ba88:	ldmda	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ba8c:	ldclle	8, cr2, [r2]
   2ba90:	strbmi	r9, [r3], -r5, lsl #10
   2ba94:	bls	2d2ec0 <ASN1_generate_nconf@plt+0x2b8920>
   2ba98:	stmib	sp, {r1, r2, r8, fp, ip, pc}^
   2ba9c:	cfldr32mi	mvfx6, [sp], #-4
   2baa0:	andls	r9, r4, #448	; 0x1c0
   2baa4:	andeq	pc, r8, #-1073741782	; 0xc000002a
   2baa8:			; <UNDEFINED> instruction: 0xf1ab9103
   2baac:	stmdbpl	ip!, {r2, r3, r8}
   2bab0:	stmdavs	r4!, {r3, fp, ip, pc}
   2bab4:			; <UNDEFINED> instruction: 0xf7fe9400
   2bab8:	blx	fec6b854 <ASN1_generate_nconf@plt+0xfec512b4>
   2babc:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
   2bac0:	stmdbls	sl, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   2bac4:	andeq	pc, r8, #-1073741782	; 0xc000002a
   2bac8:	strbmi	r9, [r3], -r6, lsl #16
   2bacc:	ldrdgt	pc, [r4], #143	; 0x8f
   2bad0:			; <UNDEFINED> instruction: 0xf1ab9104
   2bad4:	andls	r0, r3, ip, lsl #2
   2bad8:	stmdals	r8, {r0, r1, r3, sl, ip, pc}
   2badc:	ldr	r9, [r7, r5, lsl #10]!
   2bae0:			; <UNDEFINED> instruction: 0x46424932
   2bae4:	ldrbtmi	r4, [r9], #-2861	; 0xfffff4d3
   2bae8:	cdp	7, 1, cr14, cr8, cr2, {0}
   2baec:			; <UNDEFINED> instruction: 0x461f8a10
   2baf0:	strlt	lr, [sl], #-2525	; 0xfffff623
   2baf4:	cmnlt	fp, #1310720	; 0x140000
   2baf8:	strcs	r2, [r1, #-776]	; 0xfffffcf8
   2bafc:	str	r9, [r3, sl, lsl #6]
   2bb00:	vst2.8	{d20,d22}, [pc :128], fp
   2bb04:	ldrbtmi	r7, [r9], #-129	; 0xffffff7f
   2bb08:	mcr2	0, 2, pc, cr6, cr14, {0}	; <UNPREDICTABLE>
   2bb0c:	orrvc	pc, r1, pc, asr #8
   2bb10:	orrvc	pc, r0, #1325400064	; 0x4f000000
   2bb14:	strmi	r9, [r0], sl, lsl #6
   2bb18:	strbmi	r9, [r0], -r8, lsl #22
   2bb1c:	teqmi	fp, #151552	; 0x25000
   2bb20:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   2bb24:			; <UNDEFINED> instruction: 0xf7eb447a
   2bb28:	stmdblt	r8!, {r2, r5, sl, fp, sp, lr, pc}
   2bb2c:	strbmi	r4, [r7], -r2, lsr #22
   2bb30:			; <UNDEFINED> instruction: 0xf843447b
   2bb34:	ldr	r8, [r2], r8, lsr #31
   2bb38:	strcs	r2, [r0, -r1, lsl #8]
   2bb3c:	ldmdbmi	pc, {r0, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2bb40:	strcs	r2, [r1, #-10]
   2bb44:			; <UNDEFINED> instruction: 0xf01e4479
   2bb48:	movwcs	pc, #36391	; 0x8e27	; <UNPREDICTABLE>
   2bb4c:	movwls	r2, #41226	; 0xa10a
   2bb50:	strb	r4, [r1, r0, lsl #13]!
   2bb54:	b	fe569b10 <ASN1_generate_nconf@plt+0xfe54f570>
   2bb58:	andcs	r4, sl, r9, lsl r9
   2bb5c:	ldrbtmi	r2, [r9], #-1281	; 0xfffffaff
   2bb60:	mrc2	0, 0, pc, cr10, cr14, {0}
   2bb64:	movwls	r2, #41736	; 0xa308
   2bb68:	strb	r4, [pc, -r0, lsl #13]
   2bb6c:	vst2.8	{d20,d22}, [pc :64], r5
   2bb70:	ldrbtmi	r7, [r9], #-129	; 0xffffff7f
   2bb74:	mrc2	0, 0, pc, cr0, cr14, {0}
   2bb78:	orrvc	pc, r0, #1325400064	; 0x4f000000
   2bb7c:	strmi	r9, [r0], sl, lsl #6
   2bb80:	svclt	0x0000e744
   2bb84:	andeq	r3, r5, sl, lsr #5
   2bb88:	andeq	r1, r0, r0, ror r5
   2bb8c:	andeq	lr, r4, r8, asr #1
   2bb90:	andeq	r3, r5, r4, ror r2
   2bb94:	andeq	r1, r0, r0, lsl #10
   2bb98:	andeq	r6, r2, sl, lsl #2
   2bb9c:	andeq	r1, r0, r0, lsr #11
   2bba0:	andeq	lr, r2, r8, lsl r6
   2bba4:	ldrdeq	r3, [r5], -lr
   2bba8:	andeq	sp, r4, sl, ror lr
   2bbac:	andeq	lr, r2, sl, lsr #9
   2bbb0:	strheq	r1, [r3], -lr
   2bbb4:	muleq	r2, r0, r4
   2bbb8:	andeq	sl, r5, ip, lsr #17
   2bbbc:	andeq	r1, r3, r0, lsl #1
   2bbc0:	andeq	r1, r3, r6, rrx
   2bbc4:	andeq	r1, r3, r2, asr r0
   2bbc8:	ldrbmi	lr, [r0, sp, lsr #18]!
   2bbcc:	ldclmi	0, cr11, [lr, #-544]!	; 0xfffffde0
   2bbd0:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2bbd4:			; <UNDEFINED> instruction: 0xf10d4c7d
   2bbd8:	ldrbtmi	r0, [sp], #-2064	; 0xfffff7f0
   2bbdc:	strmi	sl, [r3], -r5, lsl #30
   2bbe0:	stmdbpl	ip!, {r1, r3, r6, r9, sl, lr}
   2bbe4:	ldrtmi	r4, [r8], -r1, asr #12
   2bbe8:	stmdavs	r4!, {r0, r3, r4, r5, r6, r9, sl, fp, lr}
   2bbec:			; <UNDEFINED> instruction: 0xf04f9407
   2bbf0:			; <UNDEFINED> instruction: 0xf7eb0400
   2bbf4:	stmdals	r5, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   2bbf8:			; <UNDEFINED> instruction: 0xf7eb447e
   2bbfc:	blmi	1da6504 <ASN1_generate_nconf@plt+0x1d8bf64>
   2bc00:			; <UNDEFINED> instruction: 0xf8d458f4
   2bc04:	strmi	sl, [r5], -r0
   2bc08:	b	69bbc <ASN1_generate_nconf@plt+0x4f61c>
   2bc0c:	ldrbtmi	r4, [r9], #-2418	; 0xfffff68e
   2bc10:	ldrbmi	r4, [r0], -r2, lsl #12
   2bc14:	cdp	7, 0, cr15, cr2, cr10, {7}
   2bc18:	blls	1372a4 <ASN1_generate_nconf@plt+0x11cd04>
   2bc1c:	blcs	45fce4 <ASN1_generate_nconf@plt+0x445744>
   2bc20:	stmdbmi	lr!, {r3, r4, ip, lr, pc}^
   2bc24:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   2bc28:	ldcl	7, cr15, [r8], {235}	; 0xeb
   2bc2c:	stmdavs	r0!, {r2, r3, r5, r6, r8, fp, lr}
   2bc30:			; <UNDEFINED> instruction: 0xf7eb4479
   2bc34:	bmi	1b26f8c <ASN1_generate_nconf@plt+0x1b0c9ec>
   2bc38:	ldrbtmi	r4, [sl], #-2916	; 0xfffff49c
   2bc3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bc40:	subsmi	r9, sl, r7, lsl #22
   2bc44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bc48:	adcshi	pc, ip, r0, asr #32
   2bc4c:	andlt	r2, r8, r1
   2bc50:			; <UNDEFINED> instruction: 0x87f0e8bd
   2bc54:	stmdals	r6, {r2, r5, r6, r8, r9, fp, lr}
   2bc58:			; <UNDEFINED> instruction: 0xf7ee58f1
   2bc5c:	strmi	lr, [r5], -lr, ror #23
   2bc60:	sbcsle	r2, lr, r0, lsl #16
   2bc64:	stmdavs	r6!, {r6, fp, sp, lr}
   2bc68:	stc	7, cr15, [r6], #-944	; 0xfffffc50
   2bc6c:	ldrbtmi	r4, [r9], #-2399	; 0xfffff6a1
   2bc70:	ldrtmi	r4, [r0], -r2, lsl #12
   2bc74:	ldcl	7, cr15, [r2, #936]	; 0x3a8
   2bc78:			; <UNDEFINED> instruction: 0xf7ea4628
   2bc7c:	ldrb	lr, [r5, r4, lsr #28]
   2bc80:	teqle	r6, r0, lsl fp
   2bc84:	stmdals	r6, {r1, r3, r4, r6, r8, r9, fp, lr}
   2bc88:			; <UNDEFINED> instruction: 0xf7ee58f1
   2bc8c:			; <UNDEFINED> instruction: 0x4605ebd6
   2bc90:	stmdavs	r3, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
   2bc94:	strbmi	r4, [r1], -sl, asr #12
   2bc98:			; <UNDEFINED> instruction: 0xf7eb4638
   2bc9c:	stmdals	r5, {r3, r5, r6, sl, fp, sp, lr, pc}
   2bca0:	stmib	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bca4:	ldrmi	r2, [r1], -r0, lsl #4
   2bca8:	strmi	r6, [r0], fp, ror #16
   2bcac:			; <UNDEFINED> instruction: 0xf7eb4638
   2bcb0:	stmdals	r5, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
   2bcb4:	stmib	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bcb8:	ldrdge	pc, [r0], -r4
   2bcbc:	strbmi	r4, [r0], -r1, lsl #13
   2bcc0:	stmib	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bcc4:	strbmi	r4, [r8], -r2, lsl #12
   2bcc8:			; <UNDEFINED> instruction: 0xf7ee9202
   2bccc:	stmdbmi	r9, {r3, r5, fp, sp, lr, pc}^
   2bcd0:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   2bcd4:	ldrbmi	r4, [r0], -r3, lsl #12
   2bcd8:	stc	7, cr15, [r0, #936]!	; 0x3a8
   2bcdc:	svceq	0x0045f1b8
   2bce0:	vhadd.s8	d29, d0, d13
   2bce4:	ldrmi	r3, [r8, #973]	; 0x3cd
   2bce8:			; <UNDEFINED> instruction: 0x4628d034
   2bcec:	bl	ce9cac <ASN1_generate_nconf@plt+0xccf70c>
   2bcf0:	stmdbmi	r1, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   2bcf4:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   2bcf8:	ldcl	7, cr15, [r0], #-940	; 0xfffffc54
   2bcfc:	blls	165b5c <ASN1_generate_nconf@plt+0x14b5bc>
   2bd00:	cmple	r1, r0, lsl fp
   2bd04:	stmdals	r6, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
   2bd08:			; <UNDEFINED> instruction: 0xf7ee58f1
   2bd0c:			; <UNDEFINED> instruction: 0x4606eb96
   2bd10:	suble	r2, r9, r0, lsl #16
   2bd14:	blcs	46028 <ASN1_generate_nconf@plt+0x2ba88>
   2bd18:	andcs	sp, r0, #82	; 0x52
   2bd1c:			; <UNDEFINED> instruction: 0x46114638
   2bd20:	stc	7, cr15, [r4], #-940	; 0xfffffc54
   2bd24:			; <UNDEFINED> instruction: 0xf7eb9805
   2bd28:	strmi	lr, [r7], -sl, lsr #19
   2bd2c:			; <UNDEFINED> instruction: 0xf8d46870
   2bd30:			; <UNDEFINED> instruction: 0xf7ec8000
   2bd34:	andls	lr, r2, r2, asr #23
   2bd38:			; <UNDEFINED> instruction: 0xf7ed4638
   2bd3c:	ldmdbmi	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2bd40:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   2bd44:	strbmi	r4, [r0], -r3, lsl #12
   2bd48:	stcl	7, cr15, [r8, #-936]!	; 0xfffffc58
   2bd4c:			; <UNDEFINED> instruction: 0xf7eb4630
   2bd50:			; <UNDEFINED> instruction: 0xe7caee52
   2bd54:	blcs	45296c <ASN1_generate_nconf@plt+0x4383cc>
   2bd58:	blmi	ae0210 <ASN1_generate_nconf@plt+0xac5c70>
   2bd5c:	ldmpl	r1!, {r1, r2, fp, ip, pc}^
   2bd60:	bl	1ae9d20 <ASN1_generate_nconf@plt+0x1acf780>
   2bd64:			; <UNDEFINED> instruction: 0xb3284606
   2bd68:			; <UNDEFINED> instruction: 0xf8d46800
   2bd6c:			; <UNDEFINED> instruction: 0xf7ee8000
   2bd70:			; <UNDEFINED> instruction: 0x4602ebd0
   2bd74:	andls	r6, r3, #112, 16	; 0x700000
   2bd78:	bl	fe7e9d30 <ASN1_generate_nconf@plt+0xfe7cf790>
   2bd7c:	ldmvs	r0!, {r0, r1, r9, sl, lr}
   2bd80:			; <UNDEFINED> instruction: 0xf7ec9302
   2bd84:			; <UNDEFINED> instruction: 0x4607eb9a
   2bd88:			; <UNDEFINED> instruction: 0xf7ec68f0
   2bd8c:	ldmdbmi	lr, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
   2bd90:	andcc	lr, r2, #3620864	; 0x374000
   2bd94:	smlsdxls	r0, r9, r4, r4
   2bd98:	strbmi	r9, [r0], -r1
   2bd9c:	ldc	7, cr15, [lr, #-936]!	; 0xfffffc58
   2bda0:			; <UNDEFINED> instruction: 0xf7ed4630
   2bda4:	str	lr, [r0, r2, asr #19]!
   2bda8:	stmdavs	r0!, {r3, r4, r8, fp, lr}
   2bdac:			; <UNDEFINED> instruction: 0xf7eb4479
   2bdb0:			; <UNDEFINED> instruction: 0xe73bec16
   2bdb4:	stmdavs	r0!, {r1, r2, r4, r8, fp, lr}
   2bdb8:			; <UNDEFINED> instruction: 0xf7eb4479
   2bdbc:			; <UNDEFINED> instruction: 0xe735ec10
   2bdc0:	ldr	r2, [r3, r3, lsr #15]!
   2bdc4:	ldmdb	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bdc8:	andeq	r2, r5, r2, lsr lr
   2bdcc:	andeq	r1, r0, r0, ror r5
   2bdd0:	andeq	r2, r5, r4, lsl lr
   2bdd4:	andeq	r1, r0, r0, lsr #11
   2bdd8:			; <UNDEFINED> instruction: 0x0002c7be
   2bddc:	andeq	lr, r2, r6, lsl #11
   2bde0:	andeq	r4, r3, r0, asr r6
   2bde4:	ldrdeq	r2, [r5], -r2	; <UNPREDICTABLE>
   2bde8:	andeq	r1, r0, r0, lsl #11
   2bdec:	andeq	lr, r2, sl, asr #11
   2bdf0:	andeq	r1, r0, r8, ror #10
   2bdf4:	strdeq	lr, [r2], -r6
   2bdf8:			; <UNDEFINED> instruction: 0x0002e4b6
   2bdfc:	andeq	r1, r0, r8, lsr #10
   2be00:	muleq	r2, r2, r4
   2be04:	andeq	r1, r0, r4, ror #10
   2be08:	andeq	lr, r2, r8, asr r4
   2be0c:	andeq	lr, r2, r0, lsl #8
   2be10:	strdeq	lr, [r2], -r4
   2be14:			; <UNDEFINED> instruction: 0x460cb5f8
   2be18:			; <UNDEFINED> instruction: 0x460d4f11
   2be1c:	cmplt	r1, pc, ror r4
   2be20:			; <UNDEFINED> instruction: 0x46064910
   2be24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2be28:	b	269de8 <ASN1_generate_nconf@plt+0x24f848>
   2be2c:	strcs	fp, [r1, #-2344]	; 0xfffff6d8
   2be30:	mvnscc	pc, #79	; 0x4f
   2be34:			; <UNDEFINED> instruction: 0x46286033
   2be38:			; <UNDEFINED> instruction: 0x4620bdf8
   2be3c:	b	1669df4 <ASN1_generate_nconf@plt+0x164f854>
   2be40:	eorsvs	r4, r0, r5, lsl #12
   2be44:	strcs	fp, [r1, #-272]	; 0xfffffef0
   2be48:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   2be4c:	strtmi	r4, [r2], -r6, lsl #22
   2be50:	ldmpl	fp!, {r1, r2, r8, fp, lr}^
   2be54:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2be58:	stcl	7, cr15, [r0], #936	; 0x3a8
   2be5c:	svclt	0x0000e7eb
   2be60:	strdeq	r2, [r5], -r0
   2be64:	strdeq	r9, [r2], -sl
   2be68:	andeq	r1, r0, r0, lsr #11
   2be6c:	andeq	lr, r2, ip, lsr ip
   2be70:			; <UNDEFINED> instruction: 0x4605b570
   2be74:	strcs	r4, [r0], -ip, lsl #12
   2be78:			; <UNDEFINED> instruction: 0xf7ede002
   2be7c:			; <UNDEFINED> instruction: 0x2601e9f8
   2be80:	strtmi	r2, [r8], -r0, lsl #6
   2be84:			; <UNDEFINED> instruction: 0x461a4619
   2be88:	ldcl	7, cr15, [lr, #948]!	; 0x3b4
   2be8c:	strtmi	r4, [r0], -r1, lsl #12
   2be90:	mvnsle	r2, r0, lsl #18
   2be94:	ldrtmi	fp, [r0], -lr, lsl #18
   2be98:			; <UNDEFINED> instruction: 0xf7ebbd70
   2be9c:	ldrtmi	lr, [r0], -sl, ror #17
   2bea0:	svclt	0x0000bd70
   2bea4:	ldrblt	r6, [r8, #2058]!	; 0x80a
   2bea8:	strmi	r2, [r4], -r4, lsl #20
   2beac:	bcs	7dfed8 <ASN1_generate_nconf@plt+0x7c5938>
   2beb0:	bcs	11ff84 <ASN1_generate_nconf@plt+0x1059e4>
   2beb4:	stmdbmi	r3!, {r1, r2, r3, r4, ip, lr, pc}
   2beb8:	ldrhtmi	lr, [r8], #141	; 0x8d
   2bebc:			; <UNDEFINED> instruction: 0xf7ea4479
   2bec0:	stmdavs	fp, {r0, r1, r3, r5, r7, sl, fp, ip, sp, pc}^
   2bec4:	ldmvs	sp, {r1, r2, r3, r4, fp, sp, lr}
   2bec8:	stcle	14, cr2, [ip, #-0]
   2becc:	strtmi	r4, [lr], #-3870	; 0xfffff0e2
   2bed0:	stccc	14, cr3, [r1, #-4]
   2bed4:			; <UNDEFINED> instruction: 0xf815447f
   2bed8:	ldrtmi	r2, [r9], -r1, lsl #30
   2bedc:			; <UNDEFINED> instruction: 0xf7ea4620
   2bee0:	adcsmi	lr, r5, #40448	; 0x9e00
   2bee4:	ldmdbmi	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2bee8:	pop	{r5, r9, sl, lr}
   2beec:	ldrbtmi	r4, [r9], #-248	; 0xffffff08
   2bef0:	ldclt	7, cr15, [r2], {234}	; 0xea
   2bef4:	ldmdavs	lr, {r0, r1, r3, r6, fp, sp, lr}
   2bef8:	mcrcs	8, 0, r6, cr0, cr13, {4}
   2befc:	svcmi	0x0014ddf3
   2bf00:	cdpcc	4, 0, cr4, cr1, cr14, {1}
   2bf04:	ldrbtmi	r3, [pc], #-3329	; 2bf0c <ASN1_generate_nconf@plt+0x1196c>
   2bf08:	svccs	0x0001f815
   2bf0c:			; <UNDEFINED> instruction: 0x46204639
   2bf10:	stc	7, cr15, [r4], {234}	; 0xea
   2bf14:	ldrhle	r4, [r7, #37]!	; 0x25
   2bf18:	stmdavs	fp, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2bf1c:	ldmvs	r8, {r0, r3, r4, fp, sp, lr}
   2bf20:	stmda	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bf24:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
   2bf28:	strtmi	r4, [r0], -r5, lsl #12
   2bf2c:			; <UNDEFINED> instruction: 0xf7ea462a
   2bf30:	stmdbmi	r9, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
   2bf34:	vmax.s8	d20, d0, d24
   2bf38:	pop	{r0, r2, r3, r4, r5, r6, r9, ip, sp}
   2bf3c:	ldrbtmi	r4, [r9], #-248	; 0xffffff08
   2bf40:	cdplt	7, 4, cr15, cr10, cr11, {7}
   2bf44:	andeq	lr, r2, r8, lsr #7
   2bf48:	andeq	lr, r2, r8, lsl #7
   2bf4c:	muleq	r3, r2, r3
   2bf50:	andeq	lr, r2, r6, asr r3
   2bf54:	andeq	r5, r2, lr, lsl fp
   2bf58:	andeq	lr, r2, sl, lsl #6
   2bf5c:	svcmi	0x00f8e92d
   2bf60:	blhi	e741c <ASN1_generate_nconf@plt+0xcce7c>
   2bf64:	rsble	r2, r2, r0, lsl #18
   2bf68:	strmi	r4, [r8], -r6, lsl #12
   2bf6c:	pkhbtmi	r4, r8, r4, lsl #12
   2bf70:	svc	0x0056f7ed
   2bf74:	stmdacs	r0, {r1, r5, r9, sl, lr}
   2bf78:	ldmdbmi	r6!, {r1, r5, r6, ip, lr, pc}
   2bf7c:			; <UNDEFINED> instruction: 0xf8df4630
   2bf80:			; <UNDEFINED> instruction: 0x270090d8
   2bf84:			; <UNDEFINED> instruction: 0xf8df4479
   2bf88:			; <UNDEFINED> instruction: 0xf7eab0d4
   2bf8c:	blmi	d670b4 <ASN1_generate_nconf@plt+0xd4cb14>
   2bf90:	ldrbtmi	r4, [fp], #1273	; 0x4f9
   2bf94:	mcr	4, 0, r4, cr8, cr11, {3}
   2bf98:	ands	r3, r2, r0, lsl sl
   2bf9c:	ldrtmi	r4, [r0], -r1, lsr #12
   2bfa0:	b	fe569f54 <ASN1_generate_nconf@plt+0xfe54f9b4>
   2bfa4:	bne	46780c <ASN1_generate_nconf@plt+0x44d26c>
   2bfa8:			; <UNDEFINED> instruction: 0xf7ea4630
   2bfac:			; <UNDEFINED> instruction: 0x4628ec38
   2bfb0:	ldcl	7, cr15, [r2], #936	; 0x3a8
   2bfb4:	stmdbmi	fp!, {r3, r6, r8, r9, fp, ip, sp, pc}
   2bfb8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   2bfbc:	stc	7, cr15, [lr], #-936	; 0xfffffc58
   2bfc0:	strbmi	r3, [r0], -r1, lsl #14
   2bfc4:	svc	0x002cf7ed
   2bfc8:	ble	d3c9ec <ASN1_generate_nconf@plt+0xd2244c>
   2bfcc:			; <UNDEFINED> instruction: 0x46404639
   2bfd0:	bl	ff069f80 <ASN1_generate_nconf@plt+0xff04f9e0>
   2bfd4:			; <UNDEFINED> instruction: 0xf7ea4605
   2bfd8:			; <UNDEFINED> instruction: 0x4604ecfe
   2bfdc:	stmda	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bfe0:	strmi	r4, [r2], r9, asr #12
   2bfe4:			; <UNDEFINED> instruction: 0xf7ea4630
   2bfe8:			; <UNDEFINED> instruction: 0xf1baec1a
   2bfec:	sbcsle	r0, r5, r0, lsl #30
   2bff0:			; <UNDEFINED> instruction: 0xf7eb4650
   2bff4:	ldrbmi	lr, [r9], -ip, lsl #16
   2bff8:	ldrtmi	r4, [r0], -r2, lsl #12
   2bffc:	stc	7, cr15, [lr], {234}	; 0xea
   2c000:			; <UNDEFINED> instruction: 0xf7ea4628
   2c004:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
   2c008:	strcs	sp, [r0], #-213	; 0xffffff2b
   2c00c:			; <UNDEFINED> instruction: 0xf7ebe005
   2c010:	strmi	lr, [r1], -r0, ror #16
   2c014:			; <UNDEFINED> instruction: 0xf7ff4630
   2c018:	strtmi	pc, [r8], -r5, asr #30
   2c01c:	ldc	7, cr15, [ip], #936	; 0x3a8
   2c020:	addmi	r4, r4, #34603008	; 0x2100000
   2c024:	streq	pc, [r1], #-260	; 0xfffffefc
   2c028:	blle	ffc3d8d0 <ASN1_generate_nconf@plt+0xffc23330>
   2c02c:	stmdbmi	lr, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2c030:			; <UNDEFINED> instruction: 0xf7ea4479
   2c034:	vpop	{d14-<overflow reg d71>}
   2c038:	andcs	r8, r1, r2, lsl #22
   2c03c:	svchi	0x00f8e8bd
   2c040:	ldrtmi	r4, [r0], -sl, lsl #18
   2c044:			; <UNDEFINED> instruction: 0xf7ea4479
   2c048:	vpop	{d14-<overflow reg d66>}
   2c04c:	andcs	r8, r1, r2, lsl #22
   2c050:	svchi	0x00f8e8bd
   2c054:	andeq	r5, r2, r0, asr #21
   2c058:	andeq	r6, r3, r8, asr #16
   2c05c:	andeq	ip, r2, lr, lsl #8
   2c060:	andeq	sl, r3, r4, ror lr
   2c064:	strdeq	lr, [r2], -r2
   2c068:	andeq	lr, r2, ip, asr #4
   2c06c:	andeq	lr, r2, r0, asr r2
   2c070:	svcmi	0x00f0e92d
   2c074:	bmi	fe33dabc <ASN1_generate_nconf@plt+0xfe32351c>
   2c078:	blmi	fe33dae4 <ASN1_generate_nconf@plt+0xfe323544>
   2c07c:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   2c080:	strmi	r4, [r8], -r6, lsl #12
   2c084:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   2c088:	bmi	466804 <ASN1_generate_nconf@plt+0x44c264>
   2c08c:	movwls	r6, #22555	; 0x581b
   2c090:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c094:	ldrdlt	pc, [r8], #-141	; 0xffffff73
   2c098:	mcrr	7, 14, pc, sl, cr13	; <UNPREDICTABLE>
   2c09c:	strtmi	r4, [r8], -r7, lsl #12
   2c0a0:	b	36a060 <ASN1_generate_nconf@plt+0x34fac0>
   2c0a4:	ldrbtmi	r4, [fp], #-2946	; 0xfffff47e
   2c0a8:	stmdacs	r5, {r1, r2, r4, r7, fp, ip, sp}
   2c0ac:	ldm	pc, {r0, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2c0b0:	cdpcc	0, 8, cr15, cr10, cr0, {0}
   2c0b4:			; <UNDEFINED> instruction: 0x03282871
   2c0b8:			; <UNDEFINED> instruction: 0xf1000762
   2c0bc:	bmi	1f8c3cc <ASN1_generate_nconf@plt+0x1f71e2c>
   2c0c0:			; <UNDEFINED> instruction: 0x46304639
   2c0c4:			; <UNDEFINED> instruction: 0xf7ff447a
   2c0c8:	strtmi	pc, [r8], -r9, asr #30
   2c0cc:	svc	0x006ef7ea
   2c0d0:	strbmi	r9, [fp], -r0, lsl #8
   2c0d4:	stmib	sp, {r1, r6, r9, sl, lr}^
   2c0d8:	strmi	sl, [r1], -r1, lsl #22
   2c0dc:			; <UNDEFINED> instruction: 0xf0004630
   2c0e0:	strmi	pc, [r4], -r5, lsl #18
   2c0e4:	blmi	1c7eabc <ASN1_generate_nconf@plt+0x1c6451c>
   2c0e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c0ec:	blls	18615c <ASN1_generate_nconf@plt+0x16bbbc>
   2c0f0:			; <UNDEFINED> instruction: 0xf04f405a
   2c0f4:			; <UNDEFINED> instruction: 0xf0400300
   2c0f8:			; <UNDEFINED> instruction: 0x462080d5
   2c0fc:	pop	{r0, r1, r2, ip, sp, pc}
   2c100:	bmi	1bd00c8 <ASN1_generate_nconf@plt+0x1bb5b28>
   2c104:	stmdbmi	lr!, {r0, sl, sp}^
   2c108:	ldrbtmi	r5, [r9], #-2206	; 0xfffff762
   2c10c:			; <UNDEFINED> instruction: 0xf7ea6830
   2c110:	strtmi	lr, [r8], -r6, lsl #23
   2c114:			; <UNDEFINED> instruction: 0xf7ec6835
   2c118:			; <UNDEFINED> instruction: 0x4601ef72
   2c11c:			; <UNDEFINED> instruction: 0xf7eb4628
   2c120:	stmdbmi	r8!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}^
   2c124:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   2c128:	bl	1e6a0d8 <ASN1_generate_nconf@plt+0x1e4fb38>
   2c12c:			; <UNDEFINED> instruction: 0x0761e7da
   2c130:			; <UNDEFINED> instruction: 0xf014d475
   2c134:	cmple	r4, r1, lsl #8
   2c138:	ldrtmi	r4, [r9], -r3, ror #20
   2c13c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   2c140:			; <UNDEFINED> instruction: 0xff0cf7ff
   2c144:	strbmi	r4, [sl], -r8, lsr #12
   2c148:			; <UNDEFINED> instruction: 0xf7ec4641
   2c14c:	strmi	lr, [r5], -lr, asr #26
   2c150:	rsble	r2, r2, r0, lsl #16
   2c154:	ldm	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c158:	strtmi	r4, [r8], -r7, lsl #12
   2c15c:			; <UNDEFINED> instruction: 0xf0002f00
   2c160:			; <UNDEFINED> instruction: 0xf7ec809e
   2c164:	bmi	16a6a54 <ASN1_generate_nconf@plt+0x168c4b4>
   2c168:			; <UNDEFINED> instruction: 0x4601447a
   2c16c:			; <UNDEFINED> instruction: 0xf7ff4630
   2c170:			; <UNDEFINED> instruction: 0x4628fef5
   2c174:	stmib	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c178:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
   2c17c:	ldrbmi	r4, [sl], -r1, lsl #20
   2c180:	ldrtmi	r9, [r0], -r0, lsl #8
   2c184:			; <UNDEFINED> instruction: 0xf7ee4639
   2c188:			; <UNDEFINED> instruction: 0x4604e9dc
   2c18c:			; <UNDEFINED> instruction: 0xf7ed4638
   2c190:			; <UNDEFINED> instruction: 0xe7a7ec12
   2c194:	ldrble	r0, [ip], #-1890	; 0xfffff89e
   2c198:	ldrle	r0, [r2], #-1955	; 0xfffff85d
   2c19c:			; <UNDEFINED> instruction: 0x4628219d
   2c1a0:	svc	0x0098f7ec
   2c1a4:	rsbsle	r2, r7, r0, lsl #16
   2c1a8:	strle	r0, [sl], #-1760	; 0xfffff920
   2c1ac:	ldrtmi	r4, [r9], -r8, asr #20
   2c1b0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   2c1b4:	mrc2	7, 6, pc, cr2, cr15, {7}
   2c1b8:			; <UNDEFINED> instruction: 0xf7ee4628
   2c1bc:	ldmcs	lr, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   2c1c0:	strcs	sp, [r1], #-87	; 0xffffffa9
   2c1c4:	strbeq	lr, [r0, -lr, lsl #15]!
   2c1c8:			; <UNDEFINED> instruction: 0xf014d44b
   2c1cc:	mvnsle	r0, r1, lsl #8
   2c1d0:	ldrtmi	r4, [r9], -r0, asr #20
   2c1d4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   2c1d8:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   2c1dc:			; <UNDEFINED> instruction: 0xf7eb4628
   2c1e0:	strmi	lr, [r7], -r4, lsl #18
   2c1e4:	ldm	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c1e8:	lslslt	r4, r5, #12
   2c1ec:			; <UNDEFINED> instruction: 0xf7ec4638
   2c1f0:	bmi	ea69c8 <ASN1_generate_nconf@plt+0xe8c428>
   2c1f4:			; <UNDEFINED> instruction: 0x4601447a
   2c1f8:			; <UNDEFINED> instruction: 0xf7ff4630
   2c1fc:	strtmi	pc, [r3], -pc, lsr #29
   2c200:	bmi	a693c <ASN1_generate_nconf@plt+0x8c39c>
   2c204:	strls	r4, [r0], #-1626	; 0xfffff9a6
   2c208:			; <UNDEFINED> instruction: 0x46294630
   2c20c:	ldmib	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c210:	strtmi	r4, [r8], -r4, lsl #12
   2c214:	bl	ff3ea1d0 <ASN1_generate_nconf@plt+0xff3cfc30>
   2c218:	strcs	lr, [r0], #-1892	; 0xfffff89c
   2c21c:	bmi	a25fac <ASN1_generate_nconf@plt+0xa0ba0c>
   2c220:	ldmpl	fp, {r1, r2, r3, r5, r8, fp, lr}
   2c224:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2c228:	b	ffe6a1d8 <ASN1_generate_nconf@plt+0xffe4fc38>
   2c22c:			; <UNDEFINED> instruction: 0xf7ec4628
   2c230:	stmdbge	r4, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2c234:			; <UNDEFINED> instruction: 0xf7ed2200
   2c238:	stmdals	r4, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
   2c23c:	stc2l	7, cr15, [r4], {255}	; 0xff
   2c240:	bmi	7e6024 <ASN1_generate_nconf@plt+0x7cba84>
   2c244:	ldmpl	fp, {r1, r2, r5, r8, fp, lr}
   2c248:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2c24c:	b	ff9ea1fc <ASN1_generate_nconf@plt+0xff9cfc5c>
   2c250:	bmi	6e5f2c <ASN1_generate_nconf@plt+0x6cb98c>
   2c254:	ldmpl	fp, {r0, r1, r5, r8, fp, lr}
   2c258:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2c25c:	b	ff7ea20c <ASN1_generate_nconf@plt+0xff7cfc6c>
   2c260:	bmi	5e60d0 <ASN1_generate_nconf@plt+0x5cbb30>
   2c264:	ldmpl	fp, {r5, r8, fp, lr}
   2c268:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2c26c:	b	ff5ea21c <ASN1_generate_nconf@plt+0xff5cfc7c>
   2c270:	strtmi	lr, [r8], -fp, lsr #15
   2c274:	bl	9ea230 <ASN1_generate_nconf@plt+0x9cfc90>
   2c278:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2c27c:	strmi	sp, [r1], -sp, asr #1
   2c280:			; <UNDEFINED> instruction: 0xf01e4630
   2c284:	strtmi	pc, [r9], -pc, lsl #26
   2c288:			; <UNDEFINED> instruction: 0xf7eb4630
   2c28c:	strmi	lr, [r4], -r2, ror #20
   2c290:			; <UNDEFINED> instruction: 0xf7ed4628
   2c294:			; <UNDEFINED> instruction: 0xe725eebe
   2c298:	ldrle	r0, [r2], #1825	; 0x721
   2c29c:			; <UNDEFINED> instruction: 0xf7eee786
   2c2a0:			; <UNDEFINED> instruction: 0xe71fe8f6
   2c2a4:	cdp	7, 14, cr15, cr12, cr12, {7}
   2c2a8:	andeq	r2, r5, lr, lsl #19
   2c2ac:	andeq	r1, r0, r0, ror r5
   2c2b0:	andeq	r2, r5, r6, ror #18
   2c2b4:	andeq	lr, r2, r4, lsl #4
   2c2b8:	andeq	r2, r5, r4, lsr #18
   2c2bc:	andeq	r1, r0, r0, lsr #11
   2c2c0:	andeq	lr, r2, sl, lsl r2
   2c2c4:	andeq	r4, r3, sl, asr r1
   2c2c8:	andeq	lr, r2, sl, lsl #3
   2c2cc:	andeq	lr, r2, r0, ror r1
   2c2d0:	andeq	lr, r2, r6, lsl r1
   2c2d4:	strdeq	lr, [r2], -r2
   2c2d8:	andeq	lr, r2, r4, ror #1
   2c2dc:	andeq	lr, r2, r4, asr #1
   2c2e0:	andeq	lr, r2, r8, asr #1
   2c2e4:	andeq	lr, r2, r4, lsr #1
   2c2e8:	andeq	lr, r2, r4, asr r0
   2c2ec:	svcmi	0x00f0e92d
   2c2f0:	strmi	fp, [r0], r5, lsl #1
   2c2f4:			; <UNDEFINED> instruction: 0xf8dd460d
   2c2f8:			; <UNDEFINED> instruction: 0x4617b038
   2c2fc:	stmdbge	pc, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   2c300:	strcs	r4, [r0], #-1566	; 0xfffff9e2
   2c304:			; <UNDEFINED> instruction: 0xf7eae00c
   2c308:	ldrtmi	lr, [r3], -r6, lsr #20
   2c30c:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   2c310:			; <UNDEFINED> instruction: 0xf8cda901
   2c314:	strmi	fp, [r1], -r0
   2c318:			; <UNDEFINED> instruction: 0xf7ff4640
   2c31c:	cmplt	r0, r9, lsr #29	; <UNPREDICTABLE>
   2c320:			; <UNDEFINED> instruction: 0xf7ed4628
   2c324:			; <UNDEFINED> instruction: 0x4621ed7e
   2c328:	addsmi	r4, ip, #3145728	; 0x300000
   2c32c:			; <UNDEFINED> instruction: 0xf1044628
   2c330:	blle	ffa2d33c <ASN1_generate_nconf@plt+0xffa12d9c>
   2c334:	andlt	r2, r5, r1
   2c338:	svchi	0x00f0e8bd
   2c33c:	svcmi	0x00f0e92d
   2c340:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   2c344:	strmi	r8, [r8], -r2, lsl #22
   2c348:			; <UNDEFINED> instruction: 0x46174698
   2c34c:	ldrdls	pc, [r4, -pc]
   2c350:	ldrbtmi	fp, [r9], #135	; 0x87
   2c354:	stmia	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c358:	strmi	r4, [r3], -r6, lsl #12
   2c35c:	suble	r2, r9, r0, lsl #16
   2c360:			; <UNDEFINED> instruction: 0x46309b12
   2c364:			; <UNDEFINED> instruction: 0xf0032400
   2c368:	blmi	eeef80 <ASN1_generate_nconf@plt+0xed49e0>
   2c36c:	mcr	4, 0, r4, cr8, cr11, {3}
   2c370:	blmi	ebabb8 <ASN1_generate_nconf@plt+0xea0618>
   2c374:	movwls	r4, #21627	; 0x547b
   2c378:	ldcl	7, cr15, [r2, #-948]	; 0xfffffc4c
   2c37c:	ble	c3cd94 <ASN1_generate_nconf@plt+0xc227f4>
   2c380:	ldrtmi	r4, [r0], -r1, lsr #12
   2c384:	stmib	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c388:	stmdbvs	r0, {r0, r2, r9, sl, lr}
   2c38c:	cdp	7, 7, cr15, cr6, cr10, {7}
   2c390:	eorsle	r2, r5, r5, lsl r8
   2c394:	tstle	lr, sl, lsl r8
   2c398:	svceq	0x0000f1bb
   2c39c:	strtmi	sp, [r8], -r2, asr #2
   2c3a0:	ldrtmi	r4, [r9], -r2, asr #12
   2c3a4:	svc	0x00c0f7ea
   2c3a8:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   2c3ac:	blls	560494 <ASN1_generate_nconf@plt+0x545ef4>
   2c3b0:	bls	4fdcf8 <ASN1_generate_nconf@plt+0x4e3758>
   2c3b4:	movwls	r9, #10514	; 0x2912
   2c3b8:	andls	r4, r1, #70254592	; 0x4300000
   2c3bc:	tstls	r0, sl, lsr r6
   2c3c0:			; <UNDEFINED> instruction: 0xf7ff4629
   2c3c4:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2c3c8:	blmi	9a04b8 <ASN1_generate_nconf@plt+0x985f18>
   2c3cc:			; <UNDEFINED> instruction: 0xf8594628
   2c3d0:			; <UNDEFINED> instruction: 0xf7ed1003
   2c3d4:	ldrtmi	lr, [r0], -r4, asr #24
   2c3d8:			; <UNDEFINED> instruction: 0xf7ed3401
   2c3dc:	addmi	lr, r4, #2176	; 0x880
   2c3e0:	movwcs	sp, #7118	; 0x1bce
   2c3e4:			; <UNDEFINED> instruction: 0x46304a1f
   2c3e8:			; <UNDEFINED> instruction: 0xf8599305
   2c3ec:			; <UNDEFINED> instruction: 0xf7ed1002
   2c3f0:	blls	1a74d0 <ASN1_generate_nconf@plt+0x18cf30>
   2c3f4:	andlt	r4, r7, r8, lsl r6
   2c3f8:	blhi	e76f4 <ASN1_generate_nconf@plt+0xcd154>
   2c3fc:	svchi	0x00f0e8bd
   2c400:			; <UNDEFINED> instruction: 0xf7ec4628
   2c404:			; <UNDEFINED> instruction: 0x4605ef3a
   2c408:	svceq	0x0000f1bb
   2c40c:	blmi	5e0748 <ASN1_generate_nconf@plt+0x5c61a8>
   2c410:			; <UNDEFINED> instruction: 0xf8599905
   2c414:	ldmdavs	r8, {r0, r1, ip, sp}
   2c418:	b	6a3c8 <ASN1_generate_nconf@plt+0x4fe28>
   2c41c:	bicle	r2, r6, r0, lsl #26
   2c420:	ldrb	r4, [pc, fp, lsr #12]
   2c424:	vmov.32	r4, d8[0]
   2c428:			; <UNDEFINED> instruction: 0xf8591a10
   2c42c:	ldmdavs	r8, {r0, r1, ip, sp}
   2c430:	ldmib	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c434:	ldmdavs	fp, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
   2c438:			; <UNDEFINED> instruction: 0xf7ff6858
   2c43c:	str	pc, [lr, r5, asr #23]!
   2c440:	andls	r4, r5, r7, lsl #20
   2c444:			; <UNDEFINED> instruction: 0xf8594628
   2c448:			; <UNDEFINED> instruction: 0xf7ed1002
   2c44c:	blls	1a7474 <ASN1_generate_nconf@plt+0x18ced4>
   2c450:	svclt	0x0000e7c8
   2c454:			; <UNDEFINED> instruction: 0x000526ba
   2c458:	andeq	sp, r2, r4, ror #31
   2c45c:	ldrdeq	sp, [r2], -r0
   2c460:			; <UNDEFINED> instruction: 0x000015bc
   2c464:	andeq	r1, r0, r8, asr #11
   2c468:	andeq	r1, r0, r0, lsr #11
   2c46c:	svcmi	0x00f0e92d
   2c470:	cfstrs	mvf2, [sp, #-0]
   2c474:	strmi	r8, [r5], -r2, lsl #22
   2c478:	blls	feb6a7fc <ASN1_generate_nconf@plt+0xfeb5025c>
   2c47c:			; <UNDEFINED> instruction: 0xf8df460f
   2c480:	strtmi	lr, [r1], -ip, lsr #23
   2c484:	vqshl.s8	q10, <illegal reg q12.5>, q8
   2c488:			; <UNDEFINED> instruction: 0xf5ad72fc
   2c48c:	strtmi	r5, [r2], r5, lsl #27
   2c490:	strtmi	fp, [r3], r5, lsl #1
   2c494:	ldmeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c498:			; <UNDEFINED> instruction: 0x03acf60d
   2c49c:	cfstr32pl	mvfx15, [r5], {13}
   2c4a0:			; <UNDEFINED> instruction: 0xf8599309
   2c4a4:	strbmi	lr, [r0], -lr
   2c4a8:	stfeqd	f7, [ip], {12}
   2c4ac:			; <UNDEFINED> instruction: 0xf8deae24
   2c4b0:			; <UNDEFINED> instruction: 0xf8cce000
   2c4b4:			; <UNDEFINED> instruction: 0xf04fe000
   2c4b8:			; <UNDEFINED> instruction: 0xf8480e00
   2c4bc:			; <UNDEFINED> instruction: 0xf7eb4c04
   2c4c0:	blls	2a6638 <ASN1_generate_nconf@plt+0x28c098>
   2c4c4:	vmax.s8	d20, d0, d17
   2c4c8:			; <UNDEFINED> instruction: 0xf50d72fc
   2c4cc:	strtmi	r6, [r1], fp
   2c4d0:			; <UNDEFINED> instruction: 0xf7eb601c
   2c4d4:	addscs	lr, r5, #5373952	; 0x520000
   2c4d8:	stmdb	r6, {r1, r4, r7, r8, r9, sp}^
   2c4dc:	stmdb	r6, {r0, sl, lr}^
   2c4e0:			; <UNDEFINED> instruction: 0xf7ec2303
   2c4e4:			; <UNDEFINED> instruction: 0xf8dfecbc
   2c4e8:	ldrtmi	r2, [r9], -r8, asr #22
   2c4ec:	ldrbtmi	r4, [sl], #-1575	; 0xfffff9d9
   2c4f0:	strtmi	r4, [r8], -r3, lsl #12
   2c4f4:	ldccc	8, cr15, [ip], {72}	; 0x48
   2c4f8:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   2c4fc:			; <UNDEFINED> instruction: 0xf0219307
   2c500:	blls	22ae4c <ASN1_generate_nconf@plt+0x2108ac>
   2c504:	strls	r2, [r8], #-513	; 0xfffffdff
   2c508:	stmib	sp, {r0, r2, r5, r9, sl, lr}^
   2c50c:	tstls	r5, #24, 8	; 0x18000000
   2c510:	blcc	86a894 <ASN1_generate_nconf@plt+0x8502f4>
   2c514:	ldrmi	lr, [sl], #-2509	; 0xfffff633
   2c518:	ldrls	r4, [r7], #-1147	; 0xfffffb85
   2c51c:	strls	r9, [fp], #-1046	; 0xfffffbea
   2c520:	strls	r9, [r6], #-1044	; 0xfffffbec
   2c524:	ldrls	r9, [r3], #-1039	; 0xfffffbf1
   2c528:	stmib	sp, {r1, r2, r3, sl, ip, pc}^
   2c52c:	strls	r4, [sp], #-1041	; 0xfffffbef
   2c530:	andsls	r9, r0, #671088640	; 0x28000000
   2c534:			; <UNDEFINED> instruction: 0xf021900c
   2c538:	strmi	pc, [r3], -r5, ror #26
   2c53c:	rsble	r2, r6, r0, lsl #16
   2c540:	vqrdmulh.s<illegal width 8>	d2, d0, d23
   2c544:	ldfnep	f0, [sl], {108}	; 0x6c
   2c548:	movwcc	sp, #7157	; 0x1bf5
   2c54c:	ldmle	r2!, {r3, r5, r8, r9, fp, sp}^
   2c550:			; <UNDEFINED> instruction: 0xf852a202
   2c554:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   2c558:	svclt	0x00004710
   2c55c:	muleq	r0, sp, r2
   2c560:			; <UNDEFINED> instruction: 0xffffffdb
   2c564:	andeq	r0, r0, fp, lsl #8
   2c568:	andeq	r0, r0, fp, lsl #5
   2c56c:	andeq	r0, r0, r5, lsl #8
   2c570:	andeq	r0, r0, r5, lsl #5
   2c574:	andeq	r0, r0, r5, lsr #1
   2c578:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2c57c:	strdeq	r0, [r0], -r9
   2c580:	strdeq	r0, [r0], -r3
   2c584:	andeq	r0, r0, sp, ror #7
   2c588:	andeq	r0, r0, r7, ror #7
   2c58c:	andeq	r0, r0, r1, ror #7
   2c590:	ldrdeq	r0, [r0], -fp
   2c594:	ldrdeq	r0, [r0], -r5
   2c598:	andeq	r0, r0, sp, asr #7
   2c59c:	andeq	r0, r0, r7, asr #7
   2c5a0:	andeq	r0, r0, r1, asr #7
   2c5a4:			; <UNDEFINED> instruction: 0x000003b9
   2c5a8:			; <UNDEFINED> instruction: 0x000003b3
   2c5ac:	andeq	r0, r0, fp, lsr #7
   2c5b0:	andeq	r0, r0, r5, lsr #7
   2c5b4:	muleq	r0, sp, r3
   2c5b8:	muleq	r0, r5, r3
   2c5bc:	andeq	r0, r0, pc, ror r3
   2c5c0:	andeq	r0, r0, r9, ror #6
   2c5c4:	andeq	r0, r0, r1, ror #6
   2c5c8:	andeq	r0, r0, r9, asr r3
   2c5cc:	andeq	r0, r0, r1, asr r3
   2c5d0:	andeq	r0, r0, r9, asr #6
   2c5d4:	andeq	r0, r0, r7, lsr r3
   2c5d8:	andeq	r0, r0, pc, lsr #6
   2c5dc:	andeq	r0, r0, r7, lsr #6
   2c5e0:	andeq	r0, r0, pc, lsl r3
   2c5e4:	andeq	r0, r0, r7, lsl r3
   2c5e8:	andeq	r0, r0, pc, lsl #6
   2c5ec:	andeq	r0, r0, r7, lsl #6
   2c5f0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2c5f4:	strdeq	r0, [r0], -r9
   2c5f8:	strdeq	r0, [r0], -r3
   2c5fc:	andeq	r0, r0, r5, ror #5
   2c600:	stc2	0, cr15, [r0, #-132]	; 0xffffff7c
   2c604:	bleq	fe068748 <ASN1_generate_nconf@plt+0xfe04e1a8>
   2c608:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2c60c:			; <UNDEFINED> instruction: 0xf022d198
   2c610:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   2c614:	rscshi	pc, r0, r0, asr #32
   2c618:	svceq	0x0000f1b9
   2c61c:	bichi	pc, r6, r0
   2c620:	blcs	53240 <ASN1_generate_nconf@plt+0x38ca0>
   2c624:			; <UNDEFINED> instruction: 0x81b6f000
   2c628:			; <UNDEFINED> instruction: 0x46491f32
   2c62c:			; <UNDEFINED> instruction: 0x46334650
   2c630:	mrc2	0, 0, pc, cr8, cr15, {0}
   2c634:			; <UNDEFINED> instruction: 0xf0002800
   2c638:			; <UNDEFINED> instruction: 0xf8d68256
   2c63c:	blls	314644 <ASN1_generate_nconf@plt+0x2fa0a4>
   2c640:	svceq	0x0000f1ba
   2c644:	rsbhi	pc, r0, #0
   2c648:			; <UNDEFINED> instruction: 0xf0402b00
   2c64c:	movwcs	r8, #4815	; 0x12cf
   2c650:	rsbsge	pc, r8, sp, asr #17
   2c654:	blls	1d12d8 <ASN1_generate_nconf@plt+0x1b6d38>
   2c658:			; <UNDEFINED> instruction: 0xf0002b00
   2c65c:			; <UNDEFINED> instruction: 0xf007826a
   2c660:			; <UNDEFINED> instruction: 0xf1a80303
   2c664:	blcs	ece9c <ASN1_generate_nconf@plt+0xd28fc>
   2c668:	streq	pc, [r0, #-79]	; 0xffffffb1
   2c66c:	stmdb	r8, {r0, r2, r3, r4, r9, ip, pc}^
   2c670:			; <UNDEFINED> instruction: 0xf0005503
   2c674:			; <UNDEFINED> instruction: 0xf0078331
   2c678:			; <UNDEFINED> instruction: 0xf0170301
   2c67c:	tstls	ip, #524288	; 0x80000
   2c680:			; <UNDEFINED> instruction: 0x81a1f040
   2c684:	blcs	532fc <ASN1_generate_nconf@plt+0x38d5c>
   2c688:	sbcshi	pc, r3, #64	; 0x40
   2c68c:	tstls	ip, #20, 22	; 0x5000
   2c690:	stmdbls	sp, {r0, r4, r8, r9, fp, ip, pc}
   2c694:	stmibpl	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2c698:	blcs	3df08 <ASN1_generate_nconf@plt+0x23968>
   2c69c:	strmi	fp, [sl], -r8, lsl #30
   2c6a0:	ldrbtmi	r9, [sp], #-2824	; 0xfffff4f8
   2c6a4:	vmin.s8	d20, d8, d0
   2c6a8:	andcs	r0, r1, #1073741825	; 0x40000001
   2c6ac:			; <UNDEFINED> instruction: 0xf8569300
   2c6b0:	strls	r3, [r1, #-3076]	; 0xfffff3fc
   2c6b4:			; <UNDEFINED> instruction: 0xf8d8f020
   2c6b8:	stmdacs	r0, {r4, ip, pc}
   2c6bc:	adcshi	pc, r3, #0
   2c6c0:			; <UNDEFINED> instruction: 0xf0002f00
   2c6c4:	movwcs	r8, #1000	; 0x3e8
   2c6c8:	stmdals	lr, {r0, r2, r3, r8, r9, ip, pc}
   2c6cc:			; <UNDEFINED> instruction: 0xf8dfb160
   2c6d0:	movwcs	r5, #2412	; 0x96c
   2c6d4:	vmul.i8	d25, d8, d13
   2c6d8:	ldrbtmi	r0, [sp], #-517	; 0xfffffdfb
   2c6dc:			; <UNDEFINED> instruction: 0xf0209500
   2c6e0:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2c6e4:	cmphi	r4, #0	; <UNPREDICTABLE>
   2c6e8:	blcs	53360 <ASN1_generate_nconf@plt+0x38dc0>
   2c6ec:	orrhi	pc, r3, r0
   2c6f0:	tstcs	r8, #3620864	; 0x374000
   2c6f4:			; <UNDEFINED> instruction: 0x101ae9dd
   2c6f8:	blx	fea6877a <ASN1_generate_nconf@plt+0xfea4e1da>
   2c6fc:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2c700:	msrhi	SPSR_x, #0
   2c704:	svc	0x0064f7ec
   2c708:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2c70c:	ldrthi	pc, [lr], #-0	; <UNPREDICTABLE>
   2c710:	movwcs	r9, #2573	; 0xa0d
   2c714:			; <UNDEFINED> instruction: 0xf7ec4649
   2c718:	stmdacs	r0, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   2c71c:	strhi	pc, [r8], #-64	; 0xffffffc0
   2c720:			; <UNDEFINED> instruction: 0xf7ec4638
   2c724:			; <UNDEFINED> instruction: 0x4648ea7a
   2c728:	b	3ea6e4 <ASN1_generate_nconf@plt+0x3d0144>
   2c72c:	strcs	r9, [r0, #-2588]	; 0xfffff5e4
   2c730:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2c734:	bls	2d0f54 <ASN1_generate_nconf@plt+0x2b69b4>
   2c738:	ldmpl	r3, {r0, r3, r5, r7, r9, sl, lr}^
   2c73c:			; <UNDEFINED> instruction: 0xf7ed6818
   2c740:	ldmdals	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   2c744:	ldmdb	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c748:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2c74c:			; <UNDEFINED> instruction: 0xf8589a0a
   2c750:	ldmpl	r1, {r2, r3, sl, fp}^
   2c754:	b	fe0ea710 <ASN1_generate_nconf@plt+0xfe0d0170>
   2c758:			; <UNDEFINED> instruction: 0xf7ed980d
   2c75c:			; <UNDEFINED> instruction: 0xf04fec5a
   2c760:	ldrbmi	r0, [sl], r0, lsl #22
   2c764:			; <UNDEFINED> instruction: 0xf8df4628
   2c768:			; <UNDEFINED> instruction: 0xf7ed58e0
   2c76c:	stmdals	r8, {r1, r2, r9, sl, fp, sp, lr, pc}
   2c770:	stc2	0, cr15, [r2], {30}
   2c774:			; <UNDEFINED> instruction: 0xf7ed4658
   2c778:	ldrbtmi	lr, [sp], #-2834	; 0xfffff4ee
   2c77c:			; <UNDEFINED> instruction: 0xf7ec4648
   2c780:	strtmi	lr, [r0], -sl, lsl #26
   2c784:	b	fe9ea740 <ASN1_generate_nconf@plt+0xfe9d01a0>
   2c788:			; <UNDEFINED> instruction: 0x46294650
   2c78c:	subscs	pc, r2, #64, 4
   2c790:			; <UNDEFINED> instruction: 0xf7eb9507
   2c794:	stmdbls	r7, {r2, r5, r9, fp, sp, lr, pc}
   2c798:	subscs	pc, r3, #64, 4
   2c79c:	stceq	8, cr15, [r4], {86}	; 0x56
   2c7a0:	b	76a754 <ASN1_generate_nconf@plt+0x7501b4>
   2c7a4:	vst2.8	{d25,d27}, [pc], r7
   2c7a8:	ldmdavs	r0!, {r0, r2, r4, r9, ip, sp, lr}
   2c7ac:	b	5ea760 <ASN1_generate_nconf@plt+0x5d01c0>
   2c7b0:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2c7b4:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2c7b8:	orrpl	pc, r5, #54525952	; 0x3400000
   2c7bc:	movwcc	r4, #50297	; 0xc479
   2c7c0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   2c7c4:	subsmi	r6, r1, sl, lsl r8
   2c7c8:	andeq	pc, r0, #79	; 0x4f
   2c7cc:	strthi	pc, [r5], #-64	; 0xffffffc0
   2c7d0:			; <UNDEFINED> instruction: 0xf50d9806
   2c7d4:	andlt	r5, r5, r5, lsl #27
   2c7d8:	blhi	e7ad4 <ASN1_generate_nconf@plt+0xcd534>
   2c7dc:	svchi	0x00f0e8bd
   2c7e0:	bleq	468924 <ASN1_generate_nconf@plt+0x44e384>
   2c7e4:			; <UNDEFINED> instruction: 0xf021e6a7
   2c7e8:			; <UNDEFINED> instruction: 0xf1a8fffb
   2c7ec:			; <UNDEFINED> instruction: 0xf021011c
   2c7f0:	stmdacs	r0, {r0, r5, r9, fp, ip, sp, lr, pc}
   2c7f4:	mrcge	4, 4, APSR_nzcv, cr15, cr15, {3}
   2c7f8:	stmdals	sl, {r8, sl, sp}
   2c7fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c800:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2c804:			; <UNDEFINED> instruction: 0xf8df46cb
   2c808:	strbmi	r1, [sl], r8, asr #16
   2c80c:	stmiapl	r3, {r2, r3, r9, fp, ip, pc}^
   2c810:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2c814:	stmda	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c818:	movwls	r2, #25345	; 0x6301
   2c81c:	vabdl.s32	q7, d19, d18
   2c820:	blcs	8179c <ASN1_generate_nconf@plt+0x671fc>
   2c824:	mcrge	6, 4, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   2c828:	blx	4e88a6 <ASN1_generate_nconf@plt+0x4ce306>
   2c82c:			; <UNDEFINED> instruction: 0xf47f2800
   2c830:	movwcs	sl, #7810	; 0x1e82
   2c834:	strmi	r4, [r1], r5, lsl #12
   2c838:	strmi	r4, [r2], r3, lsl #13
   2c83c:	ldr	r9, [r1, r6, lsl #6]
   2c840:	cdp2	0, 0, cr15, cr14, cr1, {1}
   2c844:			; <UNDEFINED> instruction: 0xf01e2100
   2c848:	andls	pc, r8, r7, ror fp	; <UNPREDICTABLE>
   2c84c:	movwcs	lr, #5747	; 0x1673
   2c850:			; <UNDEFINED> instruction: 0xe6709318
   2c854:	tstls	r9, #67108864	; 0x4000000
   2c858:			; <UNDEFINED> instruction: 0xf021e66d
   2c85c:	andsls	pc, fp, r1, lsl #28
   2c860:			; <UNDEFINED> instruction: 0xf021e669
   2c864:			; <UNDEFINED> instruction: 0x901afdfd
   2c868:			; <UNDEFINED> instruction: 0xf021e665
   2c86c:			; <UNDEFINED> instruction: 0x4681fdf9
   2c870:			; <UNDEFINED> instruction: 0xf021e661
   2c874:			; <UNDEFINED> instruction: 0x4605fdf5
   2c878:			; <UNDEFINED> instruction: 0xf021e65d
   2c87c:			; <UNDEFINED> instruction: 0x4682fdf1
   2c880:			; <UNDEFINED> instruction: 0xf021e659
   2c884:	andsls	pc, r2, sp, ror #27
   2c888:			; <UNDEFINED> instruction: 0xf021e655
   2c88c:	andls	pc, sp, r9, ror #27
   2c890:	stccs	6, cr14, [r0], {81}	; 0x51
   2c894:			; <UNDEFINED> instruction: 0xf021d072
   2c898:	strmi	pc, [r1], -r3, ror #27
   2c89c:			; <UNDEFINED> instruction: 0xf7ec4620
   2c8a0:	strb	lr, [r8], -r6, ror #25
   2c8a4:	ldc2l	0, cr15, [ip, #132]	; 0x84
   2c8a8:	strb	r9, [r4], -pc
   2c8ac:	ldc2l	0, cr15, [r8, #132]	; 0x84
   2c8b0:			; <UNDEFINED> instruction: 0xe6409013
   2c8b4:	ldc2l	0, cr15, [r4, #132]	; 0x84
   2c8b8:	ldrt	r9, [ip], -lr
   2c8bc:	ldc2l	0, cr15, [r0, #132]	; 0x84
   2c8c0:			; <UNDEFINED> instruction: 0xe6389011
   2c8c4:	stc2l	0, cr15, [ip, #132]	; 0x84
   2c8c8:			; <UNDEFINED> instruction: 0xf1a64601
   2c8cc:			; <UNDEFINED> instruction: 0xf7ff0008
   2c8d0:	stmdacs	r0, {r0, r5, r7, r9, fp, ip, sp, lr, pc}
   2c8d4:	mcrge	4, 1, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   2c8d8:			; <UNDEFINED> instruction: 0xf021e78e
   2c8dc:	strmi	pc, [r1], -r1, asr #27
   2c8e0:	andeq	pc, ip, r6, lsr #3
   2c8e4:	blx	fe5ea8e8 <ASN1_generate_nconf@plt+0xfe5d0348>
   2c8e8:			; <UNDEFINED> instruction: 0xf47f2800
   2c8ec:	str	sl, [r3, r4, lsr #28]
   2c8f0:	ldc2	0, cr15, [r6, #132]!	; 0x84
   2c8f4:			; <UNDEFINED> instruction: 0xe61e9017
   2c8f8:			; <UNDEFINED> instruction: 0xf8482300
   2c8fc:			; <UNDEFINED> instruction: 0xe61a3c1c
   2c900:	tstls	r6, #67108864	; 0x4000000
   2c904:			; <UNDEFINED> instruction: 0xf04fe617
   2c908:	movwls	r3, #29695	; 0x73ff
   2c90c:	movwcs	lr, #5651	; 0x1613
   2c910:	ldr	r9, [r0], -r7, lsl #6
   2c914:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   2c918:	str	r9, [ip], -r7, lsl #6
   2c91c:	tstls	r5, #67108864	; 0x4000000
   2c920:	movwcs	lr, #5641	; 0x1609
   2c924:	str	r9, [r6], -r6, lsl #6
   2c928:			; <UNDEFINED> instruction: 0xf8462392
   2c92c:	str	r3, [r2], -ip, lsl #24
   2c930:	tstls	r0, #0, 6
   2c934:	movwcs	lr, #5631	; 0x15ff
   2c938:	ldrb	r9, [ip, #779]!	; 0x30b
   2c93c:	tstls	r4, #67108864	; 0x4000000
   2c940:			; <UNDEFINED> instruction: 0xf047e5f9
   2c944:	ldrb	r0, [r6, #1796]!	; 0x704
   2c948:	streq	pc, [r3, -r7, asr #32]
   2c94c:			; <UNDEFINED> instruction: 0xf047e5f3
   2c950:	ldrb	r0, [r0, #1808]!	; 0x710
   2c954:	streq	pc, [r8, -r7, asr #32]
   2c958:			; <UNDEFINED> instruction: 0xf047e5ed
   2c95c:	strb	r0, [sl, #1794]!	; 0x702
   2c960:	streq	pc, [r1, -r7, asr #32]
   2c964:			; <UNDEFINED> instruction: 0xf8dfe5e7
   2c968:	strcs	r0, [r0, #-1772]	; 0xfffff914
   2c96c:	strtmi	r4, [fp], r9, lsr #13
   2c970:	sxtabmi	r4, sl, r8, ror #8
   2c974:			; <UNDEFINED> instruction: 0xff54f021
   2c978:	ldrbt	r9, [r3], r6, lsl #10
   2c97c:	ldm	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c980:	stmdacs	r0, {r2, r9, sl, lr}
   2c984:	movwcs	sp, #4487	; 0x1187
   2c988:	strmi	r4, [r1], r5, lsl #12
   2c98c:	strmi	r4, [r2], r3, lsl #13
   2c990:	strbt	r9, [r7], r6, lsl #6
   2c994:	qasxmi	r1, r9, r2
   2c998:	ldrtmi	r4, [r3], -r8, asr #12
   2c99c:	stc2l	0, cr15, [r2], #-124	; 0xffffff84
   2c9a0:			; <UNDEFINED> instruction: 0xf0002800
   2c9a4:			; <UNDEFINED> instruction: 0xf85680a0
   2c9a8:	strb	sl, [r8], -r4, lsl #24
   2c9ac:	qasxmi	r1, r9, r2
   2c9b0:			; <UNDEFINED> instruction: 0x46334650
   2c9b4:	mrrc2	0, 1, pc, r6, cr15	; <UNPREDICTABLE>
   2c9b8:			; <UNDEFINED> instruction: 0xf0002800
   2c9bc:	blls	1ccc14 <ASN1_generate_nconf@plt+0x1b2674>
   2c9c0:	rscsle	r2, r0, r0, lsl #22
   2c9c4:	blls	7662b0 <ASN1_generate_nconf@plt+0x74bd10>
   2c9c8:			; <UNDEFINED> instruction: 0xf43f2b00
   2c9cc:	svcls	0x000eae61
   2c9d0:			; <UNDEFINED> instruction: 0xf0002f00
   2c9d4:			; <UNDEFINED> instruction: 0xf8df81da
   2c9d8:	strtmi	r7, [fp], -r0, lsl #13
   2c9dc:	vadd.i8	d25, d8, d14
   2c9e0:	ldrbtmi	r0, [pc], #-517	; 2c9e8 <ASN1_generate_nconf@plt+0x12448>
   2c9e4:	smladls	r0, sp, r9, r9
   2c9e8:	blx	1a68a70 <ASN1_generate_nconf@plt+0x1a4e4d0>
   2c9ec:			; <UNDEFINED> instruction: 0xf0002800
   2c9f0:	ldrls	r8, [r0, #-587]	; 0xfffffdb5
   2c9f4:	blls	451e30 <ASN1_generate_nconf@plt+0x437890>
   2c9f8:	blls	5b427c <ASN1_generate_nconf@plt+0x599cdc>
   2c9fc:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   2ca00:	movwls	r4, #57403	; 0xe03b
   2ca04:	blcs	53648 <ASN1_generate_nconf@plt+0x390a8>
   2ca08:	strcs	fp, [r0, -r8, lsl #30]
   2ca0c:			; <UNDEFINED> instruction: 0xf04f9d1d
   2ca10:	ldrls	r0, [r1], -r0, lsl #18
   2ca14:	strbmi	lr, [r9], -pc
   2ca18:			; <UNDEFINED> instruction: 0xf7e94620
   2ca1c:			; <UNDEFINED> instruction: 0x4649ee9c
   2ca20:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2ca24:	stmdavs	r8!, {r1, r2, r9, sl, lr}
   2ca28:	cdp	7, 9, cr15, cr4, cr9, {7}
   2ca2c:			; <UNDEFINED> instruction: 0xf04f4631
   2ca30:			; <UNDEFINED> instruction: 0xf7ec32ff
   2ca34:	strtmi	lr, [r0], -ip, asr #24
   2ca38:	ldmib	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ca3c:	blle	ffabe048 <ASN1_generate_nconf@plt+0xffaa3aa8>
   2ca40:	svccs	0x00009e11
   2ca44:	msrhi	CPSR_fxc, r0, asr #32
   2ca48:	blcs	53688 <ASN1_generate_nconf@plt+0x390e8>
   2ca4c:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   2ca50:	blcs	536d4 <ASN1_generate_nconf@plt+0x39134>
   2ca54:	rscshi	pc, pc, r0
   2ca58:	blcs	5368c <ASN1_generate_nconf@plt+0x390ec>
   2ca5c:	teqhi	r4, r0	; <UNPREDICTABLE>
   2ca60:	stccs	8, cr15, [ip], {86}	; 0x56
   2ca64:	stccc	8, cr15, [r8], {86}	; 0x56
   2ca68:			; <UNDEFINED> instruction: 0xf8cd9d15
   2ca6c:			; <UNDEFINED> instruction: 0xf858b014
   2ca70:	ldmdbls	r3, {r2, r3, sl, fp, ip, sp, lr}
   2ca74:	strcs	lr, [r2, #-2509]	; 0xfffff633
   2ca78:	ldrbcc	pc, [pc, #79]!	; 2cacf <ASN1_generate_nconf@plt+0x1252f>	; <UNPREDICTABLE>
   2ca7c:	strls	r9, [r4, #-769]	; 0xfffffcff
   2ca80:	blls	392b00 <ASN1_generate_nconf@plt+0x378560>
   2ca84:	smladls	r0, r0, sl, r9
   2ca88:	cdp	7, 5, cr15, cr8, cr9, {7}
   2ca8c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2ca90:	mvnshi	pc, r0
   2ca94:	teqlt	fp, r7, lsl fp
   2ca98:	smlatbeq	r8, r8, r1, pc	; <UNPREDICTABLE>
   2ca9c:			; <UNDEFINED> instruction: 0xf0214618
   2caa0:	stmdacs	r0, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   2caa4:	mcrge	4, 5, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   2caa8:	strmi	r9, [fp], -r7, lsl #18
   2caac:	andle	r3, fp, r1, lsl #6
   2cab0:	stccs	8, cr15, [r8], {88}	; 0x58
   2cab4:	mrsls	r2, SP_irq
   2cab8:	ldrbmi	r4, [r1], -r8, lsr #12
   2cabc:	andls	r9, r2, #0, 6
   2cac0:	rscscc	pc, pc, #79	; 0x4f
   2cac4:	svc	0x00fef7ec
   2cac8:	andcs	r9, r1, #1179648	; 0x120000
   2cacc:			; <UNDEFINED> instruction: 0xf0202106
   2cad0:	pkhbtmi	pc, r1, r1, lsl #20	; <UNPREDICTABLE>
   2cad4:			; <UNDEFINED> instruction: 0xf43f2800
   2cad8:	strtmi	sl, [r9], -r2, asr #28
   2cadc:	movwls	r2, #25344	; 0x6300
   2cae0:	cdp	7, 9, cr15, cr12, cr11, {7}
   2cae4:	bls	2e63a0 <ASN1_generate_nconf@plt+0x2cbe00>
   2cae8:			; <UNDEFINED> instruction: 0xf8df2500
   2caec:	ssatmi	r3, #10, r4, asr #10
   2caf0:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2caf4:	strtmi	r4, [sl], fp, lsr #13
   2caf8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   2cafc:	andls	r2, r6, #268435456	; 0x10000000
   2cb00:			; <UNDEFINED> instruction: 0xf7e96818
   2cb04:	strt	lr, [sp], -ip, lsl #29
   2cb08:			; <UNDEFINED> instruction: 0xf8dfb15b
   2cb0c:	vst3.16	{d18,d20,d22}, [pc :64], r4
   2cb10:	blls	1c4f18 <ASN1_generate_nconf@plt+0x1aa978>
   2cb14:	ldrbtmi	r9, [sl], #-2057	; 0xfffff7f7
   2cb18:	stc	7, cr15, [sl], #-936	; 0xfffffc58
   2cb1c:			; <UNDEFINED> instruction: 0xf0402800
   2cb20:	movwcs	r8, #231	; 0xe7
   2cb24:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   2cb28:			; <UNDEFINED> instruction: 0xf1a8931f
   2cb2c:	tstls	lr, #4, 6	; 0x10000000
   2cb30:	stmdals	sp, {r0, r4, r7, r8, sl, sp, lr, pc}
   2cb34:	cmncs	r2, r6, lsl #4
   2cb38:	ldc2l	0, cr15, [r0], #124	; 0x7c
   2cb3c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   2cb40:	adcshi	pc, r9, r0
   2cb44:	andcs	r9, r1, #1179648	; 0x120000
   2cb48:	tsteq	r5, r8, asr #4	; <UNPREDICTABLE>
   2cb4c:			; <UNDEFINED> instruction: 0xf9d2f020
   2cb50:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2cb54:	sbcshi	pc, sl, r0
   2cb58:	ldrbmi	r9, [r8], -r6, lsl #18
   2cb5c:	bl	fe26ab18 <ASN1_generate_nconf@plt+0xfe250578>
   2cb60:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2cb64:	andshi	pc, r9, #0
   2cb68:	blcs	537ec <ASN1_generate_nconf@plt+0x3924c>
   2cb6c:	tsthi	r3, r0	; <UNPREDICTABLE>
   2cb70:	blcs	537a4 <ASN1_generate_nconf@plt+0x39204>
   2cb74:	cmnhi	lr, r0	; <UNPREDICTABLE>
   2cb78:			; <UNDEFINED> instruction: 0xf100077b
   2cb7c:	blls	44d028 <ASN1_generate_nconf@plt+0x432a88>
   2cb80:			; <UNDEFINED> instruction: 0xf0002b00
   2cb84:			; <UNDEFINED> instruction: 0xf89a809e
   2cb88:	bcs	34b90 <ASN1_generate_nconf@plt+0x1a5f0>
   2cb8c:	sbchi	pc, r3, r0, asr #32
   2cb90:			; <UNDEFINED> instruction: 0x46284611
   2cb94:			; <UNDEFINED> instruction: 0xf7ec9207
   2cb98:	stmdacs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
   2cb9c:	adcshi	pc, fp, r0
   2cba0:	blcs	537d4 <ASN1_generate_nconf@plt+0x39234>
   2cba4:	addhi	pc, sp, r0, asr #32
   2cba8:	tstls	lr, #161480704	; 0x9a00000
   2cbac:	ldceq	8, cr15, [ip], {88}	; 0x58
   2cbb0:	mvnscc	pc, #79	; 0x4f
   2cbb4:	strtmi	r9, [r9], -r0, lsl #14
   2cbb8:	andls	r9, r2, lr, lsl sl
   2cbbc:	ldmdavs	r7!, {r3, r6, r9, sl, lr}
   2cbc0:			; <UNDEFINED> instruction: 0xf7ff9701
   2cbc4:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2cbc8:	cfstrdge	mvd15, [ip, #508]	; 0x1fc
   2cbcc:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2cbd0:	andls	r2, r6, #268435456	; 0x10000000
   2cbd4:			; <UNDEFINED> instruction: 0xf8df9a0a
   2cbd8:	ldmpl	r7, {r2, r3, r7, sl, ip}^
   2cbdc:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   2cbe0:	cdp	7, 1, cr15, cr12, cr9, {7}
   2cbe4:			; <UNDEFINED> instruction: 0xf7ed6838
   2cbe8:	ldr	lr, [fp, #3142]!	; 0xc46
   2cbec:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2cbf0:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
   2cbf4:	blls	1c6c5c <ASN1_generate_nconf@plt+0x1ac6bc>
   2cbf8:			; <UNDEFINED> instruction: 0xf8dfb14b
   2cbfc:	strcs	r1, [r0, #-1132]	; 0xfffffb94
   2cc00:	strtmi	r4, [fp], r9, lsr #13
   2cc04:	sxtabmi	r4, sl, r9, ror #8
   2cc08:	cdp	7, 0, cr15, cr8, cr9, {7}
   2cc0c:	blls	3262bc <ASN1_generate_nconf@plt+0x30bd1c>
   2cc10:			; <UNDEFINED> instruction: 0xf8df2500
   2cc14:	ssatmi	r1, #10, r8, asr #8
   2cc18:	strtmi	r4, [sl], fp, lsr #13
   2cc1c:	movwls	r4, #25721	; 0x6479
   2cc20:	ldcl	7, cr15, [ip, #932]!	; 0x3a4
   2cc24:	movwcs	lr, #1438	; 0x59e
   2cc28:	ldrmi	r9, [sp], -sp, lsl #6
   2cc2c:	tstls	r0, #160432128	; 0x9900000
   2cc30:			; <UNDEFINED> instruction: 0xf8dfe587
   2cc34:			; <UNDEFINED> instruction: 0x463b543c
   2cc38:	vadd.i8	d25, d8, d13
   2cc3c:	ldrbtmi	r0, [sp], #-517	; 0xfffffdfb
   2cc40:	strls	r9, [r0, #-2333]	; 0xfffff6e3
   2cc44:			; <UNDEFINED> instruction: 0xf93af020
   2cc48:	rscle	r2, ip, r0, lsl #16
   2cc4c:			; <UNDEFINED> instruction: 0x97109b14
   2cc50:	tstls	ip, #3407872	; 0x340000
   2cc54:			; <UNDEFINED> instruction: 0xf8dfe539
   2cc58:			; <UNDEFINED> instruction: 0xf1a8241c
   2cc5c:	movwcs	r0, #4100	; 0x1004
   2cc60:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   2cc64:			; <UNDEFINED> instruction: 0xf7ea447a
   2cc68:	stmdacs	r0, {r2, r7, r8, r9, fp, sp, lr, pc}
   2cc6c:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {1}
   2cc70:	blmi	ffd134a0 <ASN1_generate_nconf@plt+0xffcf8f00>
   2cc74:			; <UNDEFINED> instruction: 0xf8df9d1f
   2cc78:	ldmpl	r3, {sl, ip}^
   2cc7c:	sxtabmi	r4, r9, r9, ror #8
   2cc80:			; <UNDEFINED> instruction: 0xf7e96818
   2cc84:	ldrb	lr, [ip, #-3532]	; 0xfffff234
   2cc88:			; <UNDEFINED> instruction: 0xf04f2300
   2cc8c:	ldmdals	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
   2cc90:	tstls	r0, sl, lsl r6
   2cc94:	cmpvc	r6, pc, asr #8	; <UNPREDICTABLE>
   2cc98:	b	196ac50 <ASN1_generate_nconf@plt+0x19506b0>
   2cc9c:			; <UNDEFINED> instruction: 0xf04fe6d8
   2cca0:	blls	3f94a4 <ASN1_generate_nconf@plt+0x3def04>
   2cca4:	vrhadd.s8	d25, d1, d0
   2cca8:	ldmdals	r0, {r0, r9}
   2ccac:			; <UNDEFINED> instruction: 0x11a1f240
   2ccb0:	b	166ac68 <ASN1_generate_nconf@plt+0x16506c8>
   2ccb4:	stcls	6, cr14, [r6, #-800]	; 0xfffffce0
   2ccb8:	movwls	r2, #25345	; 0x6301
   2ccbc:	strtmi	r4, [sl], r9, lsr #13
   2ccc0:			; <UNDEFINED> instruction: 0xf04fe550
   2ccc4:	ldrb	r0, [r1, -r0, lsl #20]!
   2ccc8:			; <UNDEFINED> instruction: 0xf1a89809
   2cccc:	vst4.8	{d16,d18,d20,d22}, [pc], r4
   2ccd0:			; <UNDEFINED> instruction: 0xf7ed6200
   2ccd4:	strb	lr, [r3], lr, ror #18
   2ccd8:	strtmi	r9, [r9], sl, lsl #20
   2ccdc:	strls	r4, [sp, #-3032]	; 0xfffff428
   2cce0:	ldmpl	r3, {r4, r8, sl, ip, pc}^
   2cce4:	ldmdavs	r8, {r0, r2, r5, r6, r7, r8, fp, lr}
   2cce8:			; <UNDEFINED> instruction: 0xf7e94479
   2ccec:	str	lr, [r8, #-3480]!	; 0xfffff268
   2ccf0:	ldrbmi	r9, [r5], -fp, lsl #20
   2ccf4:			; <UNDEFINED> instruction: 0x46d14bd2
   2ccf8:	ldrbmi	r4, [r3], r1, ror #19
   2ccfc:	bls	2d151c <ASN1_generate_nconf@plt+0x2b6f7c>
   2cd00:	ldmpl	r3, {r0, r3, r4, r5, r6, sl, lr}^
   2cd04:			; <UNDEFINED> instruction: 0xf7e96818
   2cd08:	str	lr, [fp, #-3466]!	; 0xfffff276
   2cd0c:	movwcs	r9, #7430	; 0x1d06
   2cd10:	strtmi	r9, [sl], r6, lsl #6
   2cd14:			; <UNDEFINED> instruction: 0xf04fe526
   2cd18:			; <UNDEFINED> instruction: 0x465132ff
   2cd1c:			; <UNDEFINED> instruction: 0xf7ec4628
   2cd20:			; <UNDEFINED> instruction: 0x4602e81e
   2cd24:	bicle	r2, ip, r0, lsl #16
   2cd28:	movweq	pc, #33192	; 0x81a8	; <UNPREDICTABLE>
   2cd2c:			; <UNDEFINED> instruction: 0xf04f4650
   2cd30:			; <UNDEFINED> instruction: 0xf7ec31ff
   2cd34:			; <UNDEFINED> instruction: 0x4603effa
   2cd38:			; <UNDEFINED> instruction: 0xf0002800
   2cd3c:			; <UNDEFINED> instruction: 0xf8588169
   2cd40:	andls	r1, r7, r8, lsl #24
   2cd44:	bl	96acfc <ASN1_generate_nconf@plt+0x95075c>
   2cd48:			; <UNDEFINED> instruction: 0xf44f9b07
   2cd4c:	stmibmi	sp, {r1, r2, r3, r9, ip, sp, lr}^
   2cd50:	sxtab16mi	r4, r2, r9, ror #8
   2cd54:			; <UNDEFINED> instruction: 0xf7ea4618
   2cd58:	ldrbmi	lr, [r1], -r2, asr #30
   2cd5c:	rscscc	pc, pc, #79	; 0x4f
   2cd60:			; <UNDEFINED> instruction: 0xf7eb4628
   2cd64:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2cd68:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
   2cd6c:	stmdbls	fp, {r1, r2, r3, r4, r9, fp, ip, pc}
   2cd70:	stmdbcs	r0, {r0, r1, r4, r5, r7, r8, r9, fp, lr}
   2cd74:	ldrbmi	fp, [r2], -r8, lsl #30
   2cd78:	bls	2d15f8 <ASN1_generate_nconf@plt+0x2b7058>
   2cd7c:	ldmpl	r3, {r1, r6, r7, r8, fp, lr}^
   2cd80:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2cd84:	stcl	7, cr15, [sl, #-932]	; 0xfffffc5c
   2cd88:			; <UNDEFINED> instruction: 0x9710e710
   2cd8c:	ldrt	r9, [sp], -sp, lsl #14
   2cd90:	strmi	r4, [r1], r5, lsl #12
   2cd94:	bmi	fefa60f0 <ASN1_generate_nconf@plt+0xfef8bb50>
   2cd98:	andeq	pc, r4, r8, lsr #3
   2cd9c:			; <UNDEFINED> instruction: 0xf44f9b06
   2cda0:	ldrbtmi	r6, [sl], #-256	; 0xffffff00
   2cda4:	b	ff96ad54 <ASN1_generate_nconf@plt+0xff9507b4>
   2cda8:			; <UNDEFINED> instruction: 0xf43f2800
   2cdac:			; <UNDEFINED> instruction: 0xf8ddaee1
   2cdb0:	andcs	sl, r1, #24
   2cdb4:	andls	r4, r6, #165888	; 0x28800
   2cdb8:	ldmibmi	r5!, {r1, r3, r9, fp, ip, pc}
   2cdbc:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   2cdc0:			; <UNDEFINED> instruction: 0xf7e96818
   2cdc4:	strb	lr, [sp], #3372	; 0xd2c
   2cdc8:			; <UNDEFINED> instruction: 0x46059b1c
   2cdcc:	ldrt	r9, [r8], #774	; 0x306
   2cdd0:			; <UNDEFINED> instruction: 0xf7e94628
   2cdd4:	stmdacs	r0, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
   2cdd8:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
   2cddc:	tsteq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
   2cde0:	andeq	pc, r8, #168, 2	; 0x2a
   2cde4:	tsteq	r4, r8, lsr #3	; <UNPREDICTABLE>
   2cde8:	andeq	pc, ip, r8, lsr #3
   2cdec:			; <UNDEFINED> instruction: 0xf7ec9500
   2cdf0:	andcs	lr, r0, #55808	; 0xda00
   2cdf4:			; <UNDEFINED> instruction: 0xf8584611
   2cdf8:			; <UNDEFINED> instruction: 0xf1a83c14
   2cdfc:			; <UNDEFINED> instruction: 0xf7ea0010
   2ce00:	bls	2e7ce0 <ASN1_generate_nconf@plt+0x2cd740>
   2ce04:	stmibmi	r3!, {r1, r2, r3, r7, r8, r9, fp, lr}
   2ce08:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   2ce0c:	movwls	r6, #30744	; 0x7818
   2ce10:	bl	ff96adc0 <ASN1_generate_nconf@plt+0xff950820>
   2ce14:			; <UNDEFINED> instruction: 0xf8589b07
   2ce18:	ldmdavs	r8, {r4, sl, fp, ip}
   2ce1c:	bl	15eadcc <ASN1_generate_nconf@plt+0x15d082c>
   2ce20:			; <UNDEFINED> instruction: 0xf8589b07
   2ce24:	andcs	r0, r1, #24, 24	; 0x1800
   2ce28:			; <UNDEFINED> instruction: 0xb120681b
   2ce2c:			; <UNDEFINED> instruction: 0xf7eb9309
   2ce30:	blls	2a7b48 <ASN1_generate_nconf@plt+0x28d5a8>
   2ce34:	ldmibmi	r8, {r1, r9, sl, lr}
   2ce38:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   2ce3c:	stcl	7, cr15, [lr], #932	; 0x3a4
   2ce40:			; <UNDEFINED> instruction: 0xf8589b07
   2ce44:	ldmdavs	fp, {r2, r3, sl, fp}
   2ce48:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx2
   2ce4c:	tstlt	r0, r0, lsl sl
   2ce50:	bl	17eae0c <ASN1_generate_nconf@plt+0x17d086c>
   2ce54:			; <UNDEFINED> instruction: 0xf8584602
   2ce58:	tstlt	r8, r8, lsl #24
   2ce5c:			; <UNDEFINED> instruction: 0xf7ed9207
   2ce60:	bls	227bc8 <ASN1_generate_nconf@plt+0x20d628>
   2ce64:	strmi	r4, [r3], -sp, lsl #19
   2ce68:	beq	4686d0 <ASN1_generate_nconf@plt+0x44e130>
   2ce6c:			; <UNDEFINED> instruction: 0xf7e94479
   2ce70:	pkhtb	lr, r4, r6, asr #25
   2ce74:			; <UNDEFINED> instruction: 0xf1a89809
   2ce78:	vst4.8	{d16,d18,d20,d22}, [pc], r4
   2ce7c:			; <UNDEFINED> instruction: 0xf7ed6200
   2ce80:			; <UNDEFINED> instruction: 0xe679e898
   2ce84:	ldrb	r4, [r6], #-2926	; 0xfffff492
   2ce88:			; <UNDEFINED> instruction: 0x46059a1c
   2ce8c:	andls	r4, sp, r1, lsl #13
   2ce90:	andls	r9, r6, #16
   2ce94:	cfstrsmi	mvf14, [r2, #340]	; 0x154
   2ce98:	stmdals	sp, {r0, r1, r3, r4, r5, r9, sl, lr}
   2ce9c:	andeq	pc, r5, #72, 4	; 0x80000004
   2cea0:	ldmdbls	sp, {r0, r2, r3, r4, r5, r6, sl, lr}
   2cea4:			; <UNDEFINED> instruction: 0xf0209500
   2cea8:	stmdacs	r0, {r0, r3, fp, ip, sp, lr, pc}
   2ceac:	adcshi	pc, r7, r0
   2ceb0:	strls	r4, [sp], #-1587	; 0xfffff9cd
   2ceb4:	ldcls	6, cr4, [r0], {62}	; 0x3e
   2ceb8:	ldrsbtls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2cebc:	and	r4, sl, pc, lsl r6
   2cec0:			; <UNDEFINED> instruction: 0xf8d94631
   2cec4:			; <UNDEFINED> instruction: 0xf7e90000
   2cec8:	strtmi	lr, [r1], -r6, asr #24
   2cecc:			; <UNDEFINED> instruction: 0xf7ec4605
   2ced0:	stmiblt	r8!, {r5, fp, sp, lr, pc}
   2ced4:			; <UNDEFINED> instruction: 0xf8d93601
   2ced8:			; <UNDEFINED> instruction: 0xf7ec0000
   2cedc:	addmi	lr, r6, #648	; 0x288
   2cee0:			; <UNDEFINED> instruction: 0x9c0ddbee
   2cee4:	andcs	r4, r0, #65011712	; 0x3e00000
   2cee8:	andls	r4, sp, #87040	; 0x15400
   2ceec:			; <UNDEFINED> instruction: 0x46154691
   2cef0:	stmdbmi	ip!, {r1, r3, r9, fp, ip, pc}^
   2cef4:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   2cef8:			; <UNDEFINED> instruction: 0xf7e96818
   2cefc:	strt	lr, [r0], #-3216	; 0xfffff370
   2cf00:			; <UNDEFINED> instruction: 0x4637463a
   2cf04:	andcs	r4, r0, #23068672	; 0x1600000
   2cf08:			; <UNDEFINED> instruction: 0x46284611
   2cf0c:	strls	r9, [sp, #-3085]	; 0xfffff3f3
   2cf10:	bl	fe4eaec4 <ASN1_generate_nconf@plt+0xfe4d0924>
   2cf14:	strtmi	r2, [r8], -r0, lsl #4
   2cf18:			; <UNDEFINED> instruction: 0xf7ec4611
   2cf1c:	blls	7a7684 <ASN1_generate_nconf@plt+0x78d0e4>
   2cf20:	ldmdavs	r8, {r0, r3, r4, r5, r9, sl, lr}
   2cf24:	ldmda	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cf28:			; <UNDEFINED> instruction: 0xf47f2d00
   2cf2c:	ldrb	sl, [sl, lr, asr #23]
   2cf30:			; <UNDEFINED> instruction: 0xf7e94638
   2cf34:	stmdacs	r0, {r7, sl, fp, sp, lr, pc}
   2cf38:	ldcle	6, cr4, [sl, #-224]!	; 0xffffff20
   2cf3c:	b	1d6aef0 <ASN1_generate_nconf@plt+0x1d50950>
   2cf40:	ldrtmi	r4, [r8], -r5, lsl #12
   2cf44:	cdp	7, 6, cr15, cr8, cr11, {7}
   2cf48:			; <UNDEFINED> instruction: 0xf7ec4648
   2cf4c:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   2cf50:	strls	r7, [lr], #-2332	; 0xfffff6e4
   2cf54:	ldrtmi	lr, [r9], -sl
   2cf58:			; <UNDEFINED> instruction: 0xf8d94628
   2cf5c:			; <UNDEFINED> instruction: 0xf7e94000
   2cf60:			; <UNDEFINED> instruction: 0x3701ebfa
   2cf64:	strtmi	r4, [r0], -r1, lsl #12
   2cf68:	stmib	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cf6c:			; <UNDEFINED> instruction: 0xf7ec4628
   2cf70:	addmi	lr, r7, #88, 30	; 0x160
   2cf74:	smlattcs	r0, pc, fp, sp
   2cf78:	stcls	6, cr4, [lr], {40}	; 0x28
   2cf7c:	bl	ffaeaf28 <ASN1_generate_nconf@plt+0xffad0988>
   2cf80:	stmda	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cf84:			; <UNDEFINED> instruction: 0xf7ec4628
   2cf88:	ldr	lr, [r4, #-3750]!	; 0xfffff15a
   2cf8c:	cdp	7, 4, cr15, cr4, cr11, {7}
   2cf90:			; <UNDEFINED> instruction: 0xf7ec4648
   2cf94:			; <UNDEFINED> instruction: 0xf7ffedda
   2cf98:			; <UNDEFINED> instruction: 0xf8ddbbc9
   2cf9c:	andcs	sl, r1, #24
   2cfa0:	andls	r4, r6, #39936	; 0x9c00
   2cfa4:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
   2cfa8:			; <UNDEFINED> instruction: 0xf7ed6818
   2cfac:			; <UNDEFINED> instruction: 0xf7ffea64
   2cfb0:			; <UNDEFINED> instruction: 0xf7ecbbd9
   2cfb4:	strmi	lr, [r5], -r8, lsr #29
   2cfb8:	stccs	6, cr4, [r0, #-224]	; 0xffffff20
   2cfbc:			; <UNDEFINED> instruction: 0xf7ebd0e6
   2cfc0:	strbmi	lr, [r8], -ip, lsr #28
   2cfc4:	stcl	7, cr15, [r0, #944]	; 0x3b0
   2cfc8:			; <UNDEFINED> instruction: 0xf43f2d01
   2cfcc:	bls	757e90 <ASN1_generate_nconf@plt+0x73d8f0>
   2cfd0:	blmi	6fe878 <ASN1_generate_nconf@plt+0x6e42d8>
   2cfd4:	strtmi	r2, [r9], r0, lsl #10
   2cfd8:	bls	2d17f8 <ASN1_generate_nconf@plt+0x2b7258>
   2cfdc:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   2cfe0:	bl	fe7eaf98 <ASN1_generate_nconf@plt+0xfe7d09f8>
   2cfe4:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
   2cfe8:	ldrtmi	r4, [r8], -r2, lsl #12
   2cfec:	ldc	7, cr15, [r6], {233}	; 0xe9
   2cff0:	bllt	fea2aff4 <ASN1_generate_nconf@plt+0xfea10a54>
   2cff4:	bmi	4d3c24 <ASN1_generate_nconf@plt+0x4b9684>
   2cff8:	andsge	pc, r8, sp, asr #17
   2cffc:	ldmpl	pc, {r0, r1, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
   2d000:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   2d004:	stc	7, cr15, [sl], {233}	; 0xe9
   2d008:			; <UNDEFINED> instruction: 0xf7ed6838
   2d00c:	blls	1e78e4 <ASN1_generate_nconf@plt+0x1cd344>
   2d010:	blls	43ea80 <ASN1_generate_nconf@plt+0x4244e0>
   2d014:			; <UNDEFINED> instruction: 0xf7ff9306
   2d018:			; <UNDEFINED> instruction: 0xf7ecbba5
   2d01c:			; <UNDEFINED> instruction: 0x46b9e832
   2d020:	smladxls	sp, sp, r6, r4
   2d024:	bllt	fe3ab028 <ASN1_generate_nconf@plt+0xfe390a88>
   2d028:	andeq	r2, r5, r8, lsl #11
   2d02c:	andeq	r1, r0, r0, ror r5
   2d030:	andeq	sp, r4, r2, ror #8
   2d034:	strdeq	r2, [r5], -r4
   2d038:	andeq	lr, r2, lr, lsl #26
   2d03c:	andeq	sp, r2, r6, ror #26
   2d040:	andeq	r1, r0, r0, lsr #11
   2d044:	ldrdeq	r1, [r0], -r8
   2d048:	andeq	sp, r2, lr, asr #21
   2d04c:	andeq	r2, r5, r0, asr r2
   2d050:	andeq	r5, r2, r8, ror #3
   2d054:	andeq	ip, r4, r0, ror #31
   2d058:	andeq	sp, r2, lr, asr sl
   2d05c:	andeq	r9, r2, r6, asr #15
   2d060:	andeq	sp, r2, sl, asr #17
   2d064:	andeq	sp, r2, r8, asr r9
   2d068:	andeq	sp, r2, r4, ror #14
   2d06c:	andeq	sp, r2, r8, lsl #15
   2d070:	andeq	r8, r3, sl, lsr r1
   2d074:	andeq	sp, r2, r4, lsl r8
   2d078:	andeq	sp, r2, r8, ror r7
   2d07c:	andeq	sp, r2, r4, lsr #14
   2d080:	strdeq	sp, [r2], -r4
   2d084:	strdeq	sp, [r2], -r8
   2d088:	muleq	r2, r0, r7
   2d08c:	andeq	sp, r2, lr, ror #13
   2d090:	andeq	sp, r2, r6, lsr r6
   2d094:	muleq	r2, lr, r6
   2d098:	andeq	sp, r2, r6, ror r6
   2d09c:	andeq	sp, r2, r8, asr r6
   2d0a0:	ldrdeq	r7, [r3], -r8
   2d0a4:	andeq	sp, r2, r6, lsr #10
   2d0a8:	andeq	sp, r2, r6, ror r4
   2d0ac:	andeq	sp, r2, r8, ror #9
   2d0b0:	vstrle	s4, [lr, #-0]
   2d0b4:	mcrne	5, 2, fp, cr12, cr8, {7}
   2d0b8:	stmiane	r5!, {r1, r2, r8, r9, sl, fp, lr}
   2d0bc:	ldrbtmi	r4, [pc], #-1542	; 2d0c4 <ASN1_generate_nconf@plt+0x12b24>
   2d0c0:	svccs	0x0001f814
   2d0c4:			; <UNDEFINED> instruction: 0x46304639
   2d0c8:	bl	fea6b074 <ASN1_generate_nconf@plt+0xfea50ad4>
   2d0cc:	mvnsle	r4, ip, lsr #5
   2d0d0:			; <UNDEFINED> instruction: 0x4770bdf8
   2d0d4:	muleq	r2, lr, r1
   2d0d8:	svcmi	0x00f0e92d
   2d0dc:	stc	12, cr4, [sp, #-720]!	; 0xfffffd30
   2d0e0:	blmi	fed4fcf0 <ASN1_generate_nconf@plt+0xfed35750>
   2d0e4:	bmi	fed3e2dc <ASN1_generate_nconf@plt+0xfed23d3c>
   2d0e8:	sbcsls	pc, r0, #14614528	; 0xdf0000
   2d0ec:	stmiapl	r3!, {r0, r1, r2, r7, ip, sp, pc}^
   2d0f0:	strcs	r4, [r0], #-1146	; 0xfffffb86
   2d0f4:	movwls	r6, #22555	; 0x581b
   2d0f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d0fc:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   2d100:	strtmi	r9, [r5], -r3, lsl #6
   2d104:			; <UNDEFINED> instruction: 0xf0209304
   2d108:	strtmi	pc, [r6], -sp, asr #24
   2d10c:	strls	r9, [r0], #-1025	; 0xfffffbff
   2d110:	strtmi	r4, [r0], r2, lsr #13
   2d114:			; <UNDEFINED> instruction: 0xf10d44f9
   2d118:			; <UNDEFINED> instruction: 0x46070b10
   2d11c:			; <UNDEFINED> instruction: 0xff72f020
   2d120:	andcc	fp, r1, r8, lsr #6
   2d124:	ldmle	r9!, {r0, r1, r3, fp, sp}^
   2d128:			; <UNDEFINED> instruction: 0xf853a302
   2d12c:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   2d130:	svclt	0x00004718
   2d134:	strheq	r0, [r0], -fp
   2d138:			; <UNDEFINED> instruction: 0xffffffe9
   2d13c:	andeq	r0, r0, r1, asr r1
   2d140:	andeq	r0, r0, fp, lsr #1
   2d144:	andeq	r0, r0, sp, lsr r1
   2d148:	andeq	r0, r0, r5, lsr r1
   2d14c:	andeq	r0, r0, sp, lsr #2
   2d150:	andeq	r0, r0, r1, lsr r0
   2d154:	andeq	r0, r0, r7, lsr #2
   2d158:	andeq	r0, r0, r3, lsr #2
   2d15c:	andeq	r0, r0, pc, lsl r1
   2d160:	andeq	r0, r0, r1, lsl r1
   2d164:			; <UNDEFINED> instruction: 0xf0202501
   2d168:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2d16c:			; <UNDEFINED> instruction: 0xf021d1d9
   2d170:	strmi	pc, [r3], r7, asr #22
   2d174:	teqle	sl, r0, lsl #16
   2d178:	ldrbmi	r9, [r0], -r3, lsl #20
   2d17c:			; <UNDEFINED> instruction: 0xf01f2172
   2d180:	strmi	pc, [r7], -sp, asr #19
   2d184:			; <UNDEFINED> instruction: 0xf0002800
   2d188:	blls	10d3c0 <ASN1_generate_nconf@plt+0xf2e20>
   2d18c:			; <UNDEFINED> instruction: 0xf0002b04
   2d190:	ldrbmi	r8, [fp], -ip, lsl #1
   2d194:			; <UNDEFINED> instruction: 0x4659465a
   2d198:	ldc	7, cr15, [r2], #-936	; 0xfffffc58
   2d19c:			; <UNDEFINED> instruction: 0xf1ba4682
   2d1a0:			; <UNDEFINED> instruction: 0xf0000f00
   2d1a4:	stmdals	r0, {r0, r1, r2, r7, pc}
   2d1a8:	bls	13578c <ASN1_generate_nconf@plt+0x11b1ec>
   2d1ac:			; <UNDEFINED> instruction: 0xf9b6f01f
   2d1b0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   2d1b4:	addhi	pc, ip, r0
   2d1b8:	cmnle	ip, r0, lsl #24
   2d1bc:			; <UNDEFINED> instruction: 0xf0402e00
   2d1c0:	bllt	58d3ec <ASN1_generate_nconf@plt+0x572e4c>
   2d1c4:	ldrbmi	r9, [r1], -r4, lsl #22
   2d1c8:	blcs	13eb30 <ASN1_generate_nconf@plt+0x124590>
   2d1cc:	adcshi	pc, sl, r0
   2d1d0:	ldm	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d1d4:			; <UNDEFINED> instruction: 0xf0002800
   2d1d8:	strcs	r8, [r0], -r3, ror #1
   2d1dc:			; <UNDEFINED> instruction: 0xf021e015
   2d1e0:	bge	12b6e4 <ASN1_generate_nconf@plt+0x111144>
   2d1e4:			; <UNDEFINED> instruction: 0xf0202102
   2d1e8:	stmdacs	r0, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   2d1ec:	blmi	1d6184c <ASN1_generate_nconf@plt+0x1d472ac>
   2d1f0:	ldmdbmi	r4!, {r1, r3, r4, r5, r9, sl, lr}^
   2d1f4:	bleq	69338 <ASN1_generate_nconf@plt+0x4ed98>
   2d1f8:			; <UNDEFINED> instruction: 0x46da465f
   2d1fc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2d200:			; <UNDEFINED> instruction: 0x26014479
   2d204:			; <UNDEFINED> instruction: 0xf7e96818
   2d208:	ldrbmi	lr, [r0], -sl, lsl #22
   2d20c:	stc	7, cr15, [r0, #-944]!	; 0xfffffc50
   2d210:			; <UNDEFINED> instruction: 0xf01d4640
   2d214:	shasxmi	pc, r8, r1	; <UNPREDICTABLE>
   2d218:	stcl	7, cr15, [r0, #944]	; 0x3b0
   2d21c:			; <UNDEFINED> instruction: 0xf7eb4658
   2d220:	bmi	1aa9110 <ASN1_generate_nconf@plt+0x1a8eb70>
   2d224:	ldrbtmi	r4, [sl], #-2915	; 0xfffff49d
   2d228:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d22c:	subsmi	r9, sl, r5, lsl #22
   2d230:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d234:	adcshi	pc, r9, r0, asr #32
   2d238:	andlt	r4, r7, r0, lsr r6
   2d23c:	blhi	e8538 <ASN1_generate_nconf@plt+0xcdf98>
   2d240:	svchi	0x00f0e8bd
   2d244:			; <UNDEFINED> instruction: 0xf90cf021
   2d248:			; <UNDEFINED> instruction: 0xf01d2100
   2d24c:			; <UNDEFINED> instruction: 0x4680fe75
   2d250:	strcs	lr, [r1], -r4, ror #14
   2d254:	strcs	lr, [r1], #-1890	; 0xfffff89e
   2d258:	movwcs	lr, #5984	; 0x1760
   2d25c:	ldrb	r9, [sp, -r1, lsl #6]
   2d260:			; <UNDEFINED> instruction: 0xf8fef021
   2d264:	ldrb	r9, [r9, -r0]
   2d268:			; <UNDEFINED> instruction: 0xf8faf021
   2d26c:	ldrb	r4, [r5, -r2, lsl #13]
   2d270:			; <UNDEFINED> instruction: 0xf8f6f021
   2d274:	tstcs	r2, sl, asr r6
   2d278:	stc2	0, cr15, [ip], {32}
   2d27c:			; <UNDEFINED> instruction: 0xf47f2800
   2d280:	ldr	sl, [r4, sp, asr #30]!
   2d284:			; <UNDEFINED> instruction: 0x26004851
   2d288:			; <UNDEFINED> instruction: 0x463746b3
   2d28c:	sxtahmi	r4, r2, r8, ror #8
   2d290:	blx	ff1e931c <ASN1_generate_nconf@plt+0xff1ced7c>
   2d294:	movwcs	lr, #1977	; 0x7b9
   2d298:			; <UNDEFINED> instruction: 0x461a4651
   2d29c:	svc	0x0072f7ec
   2d2a0:	strmi	lr, [r3], ip, lsl #15
   2d2a4:	strcs	r4, [r1], -r2, lsl #13
   2d2a8:	ldrbmi	lr, [r9], -pc, lsr #15
   2d2ac:	ldc	7, cr15, [r0, #-936]!	; 0xfffffc58
   2d2b0:	ldrb	r4, [r4, -r2, lsl #13]!
   2d2b4:	ldrbmi	r4, [r3], r6, asr #18
   2d2b8:	strcs	r4, [r1], -r1, asr #22
   2d2bc:			; <UNDEFINED> instruction: 0xf8594479
   2d2c0:	stmdavs	r0!, {r0, r1, lr}
   2d2c4:	b	feaeb270 <ASN1_generate_nconf@plt+0xfead0cd0>
   2d2c8:			; <UNDEFINED> instruction: 0xf7ed6820
   2d2cc:			; <UNDEFINED> instruction: 0xe79ce8d4
   2d2d0:	ldr	r2, [sl, r1, lsl #12]
   2d2d4:			; <UNDEFINED> instruction: 0x0010f8da
   2d2d8:	cdp	7, 13, cr15, cr0, cr9, {7}
   2d2dc:	andle	r2, r2, r6, lsl r8
   2d2e0:			; <UNDEFINED> instruction: 0xf47f2818
   2d2e4:			; <UNDEFINED> instruction: 0xf8daaf7a
   2d2e8:	mcrcs	0, 0, r6, cr0, cr4, {0}
   2d2ec:	ldmib	r6, {r0, r2, r3, r7, ip, lr, pc}^
   2d2f0:			; <UNDEFINED> instruction: 0xf1b99602
   2d2f4:	eorle	r0, sl, r0, lsl #30
   2d2f8:	vmov.16	d8[0], r4
   2d2fc:	strcs	r6, [r0], #-2576	; 0xfffff5f0
   2d300:			; <UNDEFINED> instruction: 0x461e447b
   2d304:			; <UNDEFINED> instruction: 0xf7ec4648
   2d308:	addmi	lr, r4, #140, 26	; 0x2300
   2d30c:			; <UNDEFINED> instruction: 0x4621da1d
   2d310:			; <UNDEFINED> instruction: 0xf7e94648
   2d314:	blls	a7b9c <ASN1_generate_nconf@plt+0x8d5fc>
   2d318:	andls	r4, r0, r1, lsl #12
   2d31c:	cmplt	fp, r8, asr r6
   2d320:	bl	4eb2d8 <ASN1_generate_nconf@plt+0x4d0d38>
   2d324:	cmplt	sp, r0, lsl #18
   2d328:			; <UNDEFINED> instruction: 0x46584631
   2d32c:			; <UNDEFINED> instruction: 0xf7ea3401
   2d330:	ubfx	lr, r6, #18, #8
   2d334:	ldc2	0, cr15, [r6], #116	; 0x74
   2d338:	ldrb	r9, [r4, r0, lsl #18]!
   2d33c:			; <UNDEFINED> instruction: 0xf7ea4658
   2d340:	ldrb	lr, [r1, r8, lsl #20]!
   2d344:	mrrc	7, 14, pc, r4, cr12	; <UNPREDICTABLE>
   2d348:	cdp	7, 1, cr14, cr8, cr4, {2}
   2d34c:	vmovcs	s0, r6
   2d350:	svcge	0x005bf43f
   2d354:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
   2d358:	strls	r2, [r0, -r0, lsl #8]
   2d35c:	strd	r4, [r4], -r9
   2d360:	ldrbmi	r4, [r8], -r9, asr #12
   2d364:			; <UNDEFINED> instruction: 0xf7ea3401
   2d368:			; <UNDEFINED> instruction: 0x4630e93a
   2d36c:	ldcl	7, cr15, [r8, #-944]	; 0xfffffc50
   2d370:	ble	4bdd88 <ASN1_generate_nconf@plt+0x4a37e8>
   2d374:	ldrtmi	r4, [r0], -r1, lsr #12
   2d378:	stmib	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d37c:			; <UNDEFINED> instruction: 0xf01d4607
   2d380:			; <UNDEFINED> instruction: 0x4639f8fd
   2d384:	ldrbmi	r4, [r8], -r2, lsl #12
   2d388:	stmib	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d38c:	mvnle	r2, r0, lsl #26
   2d390:			; <UNDEFINED> instruction: 0x46584639
   2d394:	svc	0x0056f7e9
   2d398:	svcls	0x0000e7e2
   2d39c:	ldr	r2, [r4, -r0, lsl #12]!
   2d3a0:	strcs	r4, [r1], -lr, lsl #18
   2d3a4:	ldrbtmi	r4, [r9], #-2822	; 0xfffff4fa
   2d3a8:			; <UNDEFINED> instruction: 0xf7ebe789
   2d3ac:	svclt	0x0000ee6a
   2d3b0:	andeq	r1, r5, r8, lsr #18
   2d3b4:	andeq	r1, r0, r0, ror r5
   2d3b8:	andeq	ip, r4, r0, lsl #22
   2d3bc:	strdeq	r1, [r5], -r8
   2d3c0:	andeq	r1, r0, r0, lsr #11
   2d3c4:	strdeq	r4, [r2], -r8
   2d3c8:	andeq	r1, r5, r6, ror #15
   2d3cc:	andeq	ip, r4, r4, ror #18
   2d3d0:	andeq	sp, r2, r4, lsl #14
   2d3d4:	andeq	r2, r3, r0, lsl #31
   2d3d8:	andeq	r2, r3, r4, lsr #30
   2d3dc:	ldrdeq	r8, [r2], -sl
   2d3e0:	svcmi	0x00f0e92d
   2d3e4:	lfmmi	f7, 3, [ip, #-692]!	; 0xfffffd4c
   2d3e8:	smmls	r8, pc, r8, pc	; <UNPREDICTABLE>
   2d3ec:			; <UNDEFINED> instruction: 0xf8dfaa1b
   2d3f0:	mrcge	7, 0, ip, cr12, cr8, {2}
   2d3f4:			; <UNDEFINED> instruction: 0x960844fe
   2d3f8:	ldrmi	r9, [r7], -lr, lsl #4
   2d3fc:	ldcge	12, cr10, [r6, #-84]	; 0xffffffac
   2d400:	blge	6d2438 <ASN1_generate_nconf@plt+0x6b7e98>
   2d404:	bge	692840 <ASN1_generate_nconf@plt+0x6782a0>
   2d408:	blge	61202c <ASN1_generate_nconf@plt+0x5f7a8c>
   2d40c:			; <UNDEFINED> instruction: 0xf10d920a
   2d410:	movwls	r0, #39248	; 0x9950
   2d414:			; <UNDEFINED> instruction: 0xf85e2300
   2d418:	ldrmi	ip, [sl], ip
   2d41c:	ldrmi	r9, [r8], r7, lsl #24
   2d420:	ldrdgt	pc, [r0], -ip
   2d424:	ldrbtgt	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   2d428:	stceq	0, cr15, [r0], {79}	; 0x4f
   2d42c:	svcls	0x0008603b
   2d430:	cfstrsvs	mvf15, [r0], {79}	; 0x4f
   2d434:	ldrmi	r6, [ip], -r3, lsr #32
   2d438:	andcc	pc, r0, r9, asr #17
   2d43c:	eorsvs	sl, fp, r8, lsl lr
   2d440:	streq	pc, [r5, #-584]	; 0xfffffdb8
   2d444:	smladcs	r1, r5, r3, r9
   2d448:	movwls	r9, #62230	; 0xf316
   2d44c:			; <UNDEFINED> instruction: 0xf8df9b09
   2d450:	ldrshtvs	r2, [r5], -ip
   2d454:	andgt	pc, r0, r3, asr #17
   2d458:	blls	2be648 <ASN1_generate_nconf@plt+0x2a40a8>
   2d45c:	subge	pc, r4, sp, asr #17
   2d460:	subge	pc, ip, sp, asr #17
   2d464:			; <UNDEFINED> instruction: 0xf020601d
   2d468:			; <UNDEFINED> instruction: 0xf8dffa9d
   2d46c:			; <UNDEFINED> instruction: 0xf04fb6e4
   2d470:			; <UNDEFINED> instruction: 0xf8cd33ff
   2d474:	ldrbtmi	sl, [fp], #72	; 0x48
   2d478:	eorge	pc, ip, sp, asr #17
   2d47c:			; <UNDEFINED> instruction: 0x46059310
   2d480:	stc2l	0, cr15, [r0, #128]	; 0x80
   2d484:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2d488:	blcs	56158c <ASN1_generate_nconf@plt+0x546fec>
   2d48c:	rschi	pc, r8, r0, lsl #6
   2d490:	blle	ffd74600 <ASN1_generate_nconf@plt+0xffd5a060>
   2d494:	blcs	57a0a0 <ASN1_generate_nconf@plt+0x55fb00>
   2d498:	andge	sp, r2, #15859712	; 0xf20000
   2d49c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2d4a0:			; <UNDEFINED> instruction: 0x4710441a
   2d4a4:	andeq	r0, r0, r7, lsr #2
   2d4a8:			; <UNDEFINED> instruction: 0xffffffdd
   2d4ac:	andeq	r0, r0, r5, lsr #6
   2d4b0:	andeq	r0, r0, r1, lsl r3
   2d4b4:	strdeq	r0, [r0], -sp
   2d4b8:	andeq	r0, r0, pc, ror #5
   2d4bc:	andeq	r0, r0, r7, ror #5
   2d4c0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2d4c4:	andeq	r0, r0, sp, lsl #2
   2d4c8:	ldrdeq	r0, [r0], -r9
   2d4cc:	andeq	r0, r0, r9, asr r0
   2d4d0:			; <UNDEFINED> instruction: 0x000002b7
   2d4d4:	muleq	r0, fp, r2
   2d4d8:	andeq	r0, r0, r1, lsl r1
   2d4dc:	andeq	r0, r0, pc, ror r2
   2d4e0:	andeq	r0, r0, sp, ror #4
   2d4e4:	andeq	r0, r0, sp, lsr r2
   2d4e8:	andeq	r0, r0, fp, lsl #4
   2d4ec:	strdeq	r0, [r0], -r9
   2d4f0:	strdeq	r0, [r0], -r1
   2d4f4:	andeq	r0, r0, r9, ror #3
   2d4f8:	andeq	r0, r0, r3, ror #3
   2d4fc:	stc2	0, cr15, [r2, #128]	; 0x80
   2d500:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d504:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2d508:			; <UNDEFINED> instruction: 0xf021d1bf
   2d50c:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   2d510:	stmdbls	pc, {r0, r1, r3, r4, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
   2d514:	ldmib	sp, {r0, r4, fp, ip, pc}^
   2d518:			; <UNDEFINED> instruction: 0xf01e230c
   2d51c:	stmdacs	r0, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   2d520:	msrhi	SPSR_sxc, r0
   2d524:	movwcc	r9, #6928	; 0x1b10
   2d528:	cmphi	r9, r0	; <UNPREDICTABLE>
   2d52c:	cmncs	r2, r2, lsr r8
   2d530:			; <UNDEFINED> instruction: 0xf01e9812
   2d534:	strdls	pc, [pc], -r3
   2d538:			; <UNDEFINED> instruction: 0xf0002800
   2d53c:	blls	2cd7b0 <ASN1_generate_nconf@plt+0x2b3210>
   2d540:	ldmdals	r3, {r0, r9, sp}
   2d544:			; <UNDEFINED> instruction: 0xf01f6819
   2d548:			; <UNDEFINED> instruction: 0x4605fcd5
   2d54c:			; <UNDEFINED> instruction: 0xf0002800
   2d550:	ldmdavs	r1!, {r1, r3, r5, r7, r8, pc}
   2d554:			; <UNDEFINED> instruction: 0xf0402c00
   2d558:	vand	q12, q4, q12
   2d55c:			; <UNDEFINED> instruction: 0xf1b80305
   2d560:			; <UNDEFINED> instruction: 0xf0000f00
   2d564:	addsmi	r8, r9, #1073741845	; 0x40000015
   2d568:	subhi	pc, ip, #0
   2d56c:			; <UNDEFINED> instruction: 0xf0402904
   2d570:	stmdals	pc, {r1, r3, r4, r5, r7, r8, pc}	; <UNPREDICTABLE>
   2d574:			; <UNDEFINED> instruction: 0xf7eb4621
   2d578:			; <UNDEFINED> instruction: 0x46a1e836
   2d57c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   2d580:	eorhi	pc, r8, #0
   2d584:			; <UNDEFINED> instruction: 0xf7ea4630
   2d588:	strmi	lr, [r7], -r0, asr #29
   2d58c:			; <UNDEFINED> instruction: 0xf0002800
   2d590:	blls	2cdf8c <ASN1_generate_nconf@plt+0x2b39ec>
   2d594:	andeq	pc, r5, #72, 4	; 0x80000004
   2d598:	addsmi	r6, r3, #1769472	; 0x1b0000
   2d59c:	andhi	pc, fp, #0
   2d5a0:			; <UNDEFINED> instruction: 0xf0402b04
   2d5a4:			; <UNDEFINED> instruction: 0x460181fe
   2d5a8:			; <UNDEFINED> instruction: 0xf7eb4628
   2d5ac:	ands	lr, pc, ip, ror sp	; <UNPREDICTABLE>
   2d5b0:	strb	r2, [r5, -r1, lsl #8]!
   2d5b4:			; <UNDEFINED> instruction: 0xff54f020
   2d5b8:			; <UNDEFINED> instruction: 0xf020990e
   2d5bc:	msrlt	LR_irq, r7
   2d5c0:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   2d5c4:			; <UNDEFINED> instruction: 0xf73f2b00
   2d5c8:			; <UNDEFINED> instruction: 0xf8dfaf5b
   2d5cc:			; <UNDEFINED> instruction: 0xf85b3588
   2d5d0:			; <UNDEFINED> instruction: 0xf8df4003
   2d5d4:			; <UNDEFINED> instruction: 0xf04f1584
   2d5d8:	stmdavs	r0!, {r8, fp}
   2d5dc:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   2d5e0:	strbmi	r4, [pc], -lr, asr #12
   2d5e4:	strcs	r4, [r1], #-1613	; 0xfffff9b3
   2d5e8:	ldmdb	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d5ec:	eorsls	pc, ip, sp, asr #17
   2d5f0:			; <UNDEFINED> instruction: 0xf8df4648
   2d5f4:			; <UNDEFINED> instruction: 0xf7ec8568
   2d5f8:	ldrtmi	lr, [r0], -r4, lsl #16
   2d5fc:	svc	0x0046f7ec
   2d600:			; <UNDEFINED> instruction: 0xf7ec4638
   2d604:	stmdals	fp, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2d608:	ldc2	0, cr15, [r6, #-116]!	; 0xffffff8c
   2d60c:			; <UNDEFINED> instruction: 0xf7eb4628
   2d610:	stmdals	pc, {r1, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   2d614:	bl	ff0eb5cc <ASN1_generate_nconf@plt+0xff0d102c>
   2d618:	ldrbtmi	r9, [r8], #2828	; 0xb0c
   2d61c:	rsbne	pc, r3, #64, 4
   2d620:	andshi	pc, ip, sp, asr #17
   2d624:			; <UNDEFINED> instruction: 0x46416818
   2d628:	b	ff66b5d8 <ASN1_generate_nconf@plt+0xff651038>
   2d62c:			; <UNDEFINED> instruction: 0xf44f9b0d
   2d630:	stmdbls	r7, {r1, r4, r5, r7, r9, ip, sp, lr}
   2d634:			; <UNDEFINED> instruction: 0xf7ea6818
   2d638:			; <UNDEFINED> instruction: 0xf8dfead2
   2d63c:			; <UNDEFINED> instruction: 0xf8df2524
   2d640:	ldrbtmi	r3, [sl], #-1288	; 0xfffffaf8
   2d644:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d648:	ldrbtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   2d64c:			; <UNDEFINED> instruction: 0xf04f405a
   2d650:			; <UNDEFINED> instruction: 0xf0400300
   2d654:	strtmi	r8, [r0], -r3, ror #4
   2d658:	lfmmi	f7, 3, [ip, #-52]!	; 0xffffffcc
   2d65c:	svchi	0x00f0e8bd
   2d660:	bicspl	pc, sp, #805306378	; 0x3000000a
   2d664:			; <UNDEFINED> instruction: 0xf63f2b01
   2d668:			; <UNDEFINED> instruction: 0xf01caf0b
   2d66c:	stmdacs	r0, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2d670:	svcge	0x0006f47f
   2d674:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d678:	strbmi	r2, [lr], -r1, lsl #8
   2d67c:	strbmi	r4, [sp], -pc, asr #12
   2d680:	eorsls	pc, ip, sp, asr #17
   2d684:			; <UNDEFINED> instruction: 0xf04fe7b4
   2d688:	ldrbt	r0, [r9], r1, lsl #20
   2d68c:	cdp2	0, 14, cr15, cr8, cr0, {1}
   2d690:	ldrbt	r9, [r5], pc
   2d694:	cdp2	0, 14, cr15, cr4, cr0, {1}
   2d698:	usat	r9, #17, r1
   2d69c:	cdp2	0, 14, cr15, cr0, cr0, {1}
   2d6a0:			; <UNDEFINED> instruction: 0xf0209909
   2d6a4:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   2d6a8:	mcrge	4, 7, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   2d6ac:			; <UNDEFINED> instruction: 0xf020e78d
   2d6b0:			; <UNDEFINED> instruction: 0xf7eafed7
   2d6b4:	movwcs	lr, #3614	; 0xe1e
   2d6b8:	movwls	r4, #1562	; 0x61a
   2d6bc:	andsls	r4, r0, r1, lsl #12
   2d6c0:			; <UNDEFINED> instruction: 0xf7ea2001
   2d6c4:	stmdacs	r0, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
   2d6c8:	rscshi	pc, r2, r0
   2d6cc:	ldrdcc	pc, [r0], -r9
   2d6d0:			; <UNDEFINED> instruction: 0xf47f2b00
   2d6d4:			; <UNDEFINED> instruction: 0xf7ebaed5
   2d6d8:			; <UNDEFINED> instruction: 0xf8c9eb92
   2d6dc:	strb	r0, [pc], r0
   2d6e0:	cdp2	0, 11, cr15, cr14, cr0, {1}
   2d6e4:	cdp	7, 0, cr15, cr4, cr10, {7}
   2d6e8:	stmdacs	r0, {r4, ip, pc}
   2d6ec:	mcrge	4, 6, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   2d6f0:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d6f4:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2d6f8:			; <UNDEFINED> instruction: 0xf0206826
   2d6fc:			; <UNDEFINED> instruction: 0xf8dffeb1
   2d700:	strtmi	r1, [sl], -r4, ror #8
   2d704:			; <UNDEFINED> instruction: 0x46034479
   2d708:			; <UNDEFINED> instruction: 0xf7e94630
   2d70c:	strb	lr, [r0, -r8, lsl #17]!
   2d710:	cdp2	0, 10, cr15, cr6, cr0, {1}
   2d714:			; <UNDEFINED> instruction: 0xf0204649
   2d718:	stmdacs	r0, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   2d71c:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {3}
   2d720:			; <UNDEFINED> instruction: 0xf020e753
   2d724:	stmdbls	r8, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   2d728:	blx	697b2 <ASN1_generate_nconf@plt+0x4f212>
   2d72c:			; <UNDEFINED> instruction: 0xf43f2800
   2d730:	blls	259468 <ASN1_generate_nconf@plt+0x23eec8>
   2d734:	blcs	477a8 <ASN1_generate_nconf@plt+0x2d208>
   2d738:	mcrge	7, 5, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   2d73c:			; <UNDEFINED> instruction: 0xf020e745
   2d740:	stmdbls	r7, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   2d744:	blx	ffce97cc <ASN1_generate_nconf@plt+0xffccf22c>
   2d748:			; <UNDEFINED> instruction: 0xf43f2800
   2d74c:	blls	21944c <ASN1_generate_nconf@plt+0x1feeac>
   2d750:	blcs	477c4 <ASN1_generate_nconf@plt+0x2d224>
   2d754:	mrcge	7, 4, APSR_nzcv, cr4, cr15, {1}
   2d758:	bls	22743c <ASN1_generate_nconf@plt+0x20ce9c>
   2d75c:	ldrdcc	pc, [r0], -r9
   2d760:	vst1.8	{d20-d22}, [pc :64], r1
   2d764:	andvs	r4, sl, r0, lsl #5
   2d768:	ldrmi	r9, [r1], -lr, lsl #20
   2d76c:	andvs	r2, sl, r8, lsl #4
   2d770:	andsvs	r9, r7, r8, lsl #20
   2d774:			; <UNDEFINED> instruction: 0xf47f2b00
   2d778:	str	sl, [ip, r3, lsl #29]!
   2d77c:	andsvs	r9, pc, r9, lsl #22
   2d780:			; <UNDEFINED> instruction: 0xf020e67e
   2d784:	andsls	pc, r3, sp, ror #28
   2d788:			; <UNDEFINED> instruction: 0xf020e67a
   2d78c:	andsls	pc, r2, r9, ror #28
   2d790:			; <UNDEFINED> instruction: 0xf020e676
   2d794:	tstcs	r0, r5, ror #28	; <UNPREDICTABLE>
   2d798:	blx	ff3e9816 <ASN1_generate_nconf@plt+0xff3cf276>
   2d79c:	strbt	r9, [pc], -fp
   2d7a0:	cdp2	0, 5, cr15, cr14, cr0, {1}
   2d7a4:	tstcs	r2, sl, lsl #20
   2d7a8:			; <UNDEFINED> instruction: 0xf974f020
   2d7ac:			; <UNDEFINED> instruction: 0xf47f2800
   2d7b0:	str	sl, [sl, -r7, ror #28]
   2d7b4:	cdp2	0, 5, cr15, cr4, cr0, {1}
   2d7b8:	tstcs	r2, r2, lsr r6
   2d7bc:			; <UNDEFINED> instruction: 0xf96af020
   2d7c0:			; <UNDEFINED> instruction: 0xf47f2800
   2d7c4:	smlsd	r0, sp, lr, sl
   2d7c8:	strcs	r4, [r0], #-2279	; 0xfffff719
   2d7cc:	strtmi	r4, [r6], -r1, lsr #13
   2d7d0:			; <UNDEFINED> instruction: 0x46274478
   2d7d4:			; <UNDEFINED> instruction: 0xf824f021
   2d7d8:	strls	r4, [pc], #-1573	; 2d7e0 <ASN1_generate_nconf@plt+0x13240>
   2d7dc:			; <UNDEFINED> instruction: 0xf8d9e708
   2d7e0:	blcs	397e8 <ASN1_generate_nconf@plt+0x1f248>
   2d7e4:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   2d7e8:	bl	26b79c <ASN1_generate_nconf@plt+0x2511fc>
   2d7ec:	andeq	pc, r0, r9, asr #17
   2d7f0:	blmi	ff667268 <ASN1_generate_nconf@plt+0xff64ccc8>
   2d7f4:	ldmibmi	sp, {r0, r7, r9, sl, lr}^
   2d7f8:	strmi	r4, [r7], -r6, lsl #12
   2d7fc:			; <UNDEFINED> instruction: 0xf85b4605
   2d800:	ldrbtmi	r3, [r9], #-3
   2d804:	strcs	r9, [r1], #-15
   2d808:			; <UNDEFINED> instruction: 0xf7e96818
   2d80c:	strbt	lr, [pc], r8, lsl #16
   2d810:			; <UNDEFINED> instruction: 0xf0004299
   2d814:	stmdbcs	r4, {r0, r1, r2, r3, r5, r6, r7, pc}
   2d818:	stmdals	pc, {r3, r4, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
   2d81c:			; <UNDEFINED> instruction: 0xf7eb4621
   2d820:	pkhbtmi	lr, r1, ip, lsl #19
   2d824:	svceq	0x0000f1b9
   2d828:	tsthi	r8, r0	; <UNPREDICTABLE>
   2d82c:	ldmdavs	pc, {r2, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   2d830:			; <UNDEFINED> instruction: 0xf0002f00
   2d834:			; <UNDEFINED> instruction: 0x463880f0
   2d838:	ldc	7, cr15, [r0, #-936]!	; 0xfffffc58
   2d83c:			; <UNDEFINED> instruction: 0x46024639
   2d840:			; <UNDEFINED> instruction: 0xf7e94648
   2d844:			; <UNDEFINED> instruction: 0x4606ea7c
   2d848:	blls	3272b4 <ASN1_generate_nconf@plt+0x30cd14>
   2d84c:	cdpmi	2, 12, cr2, cr8, cr1, {0}
   2d850:	movwls	r9, #2066	; 0x812
   2d854:	blls	33ea54 <ASN1_generate_nconf@plt+0x3244b4>
   2d858:			; <UNDEFINED> instruction: 0x9601681b
   2d85c:			; <UNDEFINED> instruction: 0xf804f01f
   2d860:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2d864:	addshi	pc, sl, r0
   2d868:	bl	1f6b814 <ASN1_generate_nconf@plt+0x1f51274>
   2d86c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2d870:	tsthi	r8, r0	; <UNPREDICTABLE>
   2d874:	svceq	0x0000f1b8
   2d878:	blls	2e198c <ASN1_generate_nconf@plt+0x2c73ec>
   2d87c:	andeq	pc, r5, #72, 4	; 0x80000004
   2d880:	addsmi	r6, r3, #1769472	; 0x1b0000
   2d884:	rscshi	pc, fp, r0
   2d888:			; <UNDEFINED> instruction: 0xf0002b04
   2d88c:	blmi	fec8dca4 <ASN1_generate_nconf@plt+0xfec73704>
   2d890:	ldmibmi	r8!, {r2, r6, r9, sl, lr}
   2d894:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d898:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2d89c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2d8a0:	svc	0x00bcf7e8
   2d8a4:	strmi	lr, [r1], r4, lsr #13
   2d8a8:	strmi	r4, [r7], -r6, lsl #12
   2d8ac:	ldr	r2, [pc], r1, lsl #8
   2d8b0:			; <UNDEFINED> instruction: 0xf85b4ba8
   2d8b4:	stmdavs	r6!, {r0, r1, lr}
   2d8b8:	ldc2l	0, cr15, [r2, #128]	; 0x80
   2d8bc:	strtmi	r4, [sl], -lr, lsr #19
   2d8c0:			; <UNDEFINED> instruction: 0x46034479
   2d8c4:			; <UNDEFINED> instruction: 0xf7e84630
   2d8c8:	str	lr, [r2], sl, lsr #31
   2d8cc:	strbmi	r4, [r1], r1, lsr #23
   2d8d0:	strbmi	r4, [r6], -sl, lsr #19
   2d8d4:	strcs	r4, [r1], #-1607	; 0xfffff9b9
   2d8d8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2d8dc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2d8e0:	svc	0x009cf7e8
   2d8e4:	blmi	fe7272fc <ASN1_generate_nconf@plt+0xfe70cd5c>
   2d8e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d8ec:	strbmi	r4, [r4], -r4, lsr #19
   2d8f0:	strbmi	r4, [pc], -lr, asr #12
   2d8f4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2d8f8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2d8fc:	svc	0x008ef7e8
   2d900:			; <UNDEFINED> instruction: 0xf8d9e676
   2d904:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2d908:	addshi	pc, pc, r0
   2d90c:			; <UNDEFINED> instruction: 0xf8d39b07
   2d910:			; <UNDEFINED> instruction: 0xf1bee000
   2d914:	andle	r0, ip, r0, lsl #30
   2d918:			; <UNDEFINED> instruction: 0xf8d39b0e
   2d91c:			; <UNDEFINED> instruction: 0xf1bcc000
   2d920:	andle	r0, r6, r0, lsl #30
   2d924:			; <UNDEFINED> instruction: 0xf8d39b08
   2d928:			; <UNDEFINED> instruction: 0xf1b88000
   2d92c:			; <UNDEFINED> instruction: 0xf0400f00
   2d930:	bls	44dc7c <ASN1_generate_nconf@plt+0x4336dc>
   2d934:	andls	r2, r1, #0, 6
   2d938:	ldmdavs	r1, {r0, r3, r9, fp, ip, pc}
   2d93c:	movwls	r4, #1562	; 0x61a
   2d940:	svc	0x00b4f7e8
   2d944:			; <UNDEFINED> instruction: 0xf1ba4682
   2d948:			; <UNDEFINED> instruction: 0xf0000f00
   2d94c:	blls	38dcf8 <ASN1_generate_nconf@plt+0x373758>
   2d950:	ldrdls	pc, [r0], -r3
   2d954:	svceq	0x0000f1b9
   2d958:	adchi	pc, pc, r0
   2d95c:			; <UNDEFINED> instruction: 0xf7ea4648
   2d960:			; <UNDEFINED> instruction: 0x4653ec9e
   2d964:			; <UNDEFINED> instruction: 0x46014632
   2d968:			; <UNDEFINED> instruction: 0xf7ea4648
   2d96c:	pkhtbmi	lr, r1, r8, asr #23
   2d970:			; <UNDEFINED> instruction: 0xf0002800
   2d974:	blls	2cdcfc <ASN1_generate_nconf@plt+0x2b375c>
   2d978:	andeq	pc, r5, #72, 4	; 0x80000004
   2d97c:	addsmi	r6, r3, #1769472	; 0x1b0000
   2d980:	sbcshi	pc, r3, r0
   2d984:			; <UNDEFINED> instruction: 0xf0002b04
   2d988:	blmi	1ccdbd8 <ASN1_generate_nconf@plt+0x1cb3638>
   2d98c:			; <UNDEFINED> instruction: 0xf85b497d
   2d990:	ldrbtmi	r3, [r9], #-3
   2d994:			; <UNDEFINED> instruction: 0xf7e86818
   2d998:	strt	lr, [r9], -r2, asr #30
   2d99c:	strmi	r4, [r6], -r1, lsl #13
   2d9a0:	blmi	1b67240 <ASN1_generate_nconf@plt+0x1b4cca0>
   2d9a4:	ldmdbmi	r8!, {r0, sl, sp}^
   2d9a8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2d9ac:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2d9b0:	svc	0x0034f7e8
   2d9b4:	blls	3a722c <ASN1_generate_nconf@plt+0x38cc8c>
   2d9b8:			; <UNDEFINED> instruction: 0xf1ba681a
   2d9bc:	eorsle	r0, r7, r0, lsl #30
   2d9c0:	strmi	r2, [r1], -r0, lsl #6
   2d9c4:	andcc	lr, r1, #3358720	; 0x334000
   2d9c8:	ldrmi	r4, [sl], -r8, lsr #12
   2d9cc:			; <UNDEFINED> instruction: 0xf7e99300
   2d9d0:	str	lr, [sp], -r8, lsr #20
   2d9d4:	ldrtmi	r4, [r7], -sp, ror #18
   2d9d8:	strcs	r4, [r1], #-2910	; 0xfffff4a2
   2d9dc:			; <UNDEFINED> instruction: 0xf85b4479
   2d9e0:			; <UNDEFINED> instruction: 0xf8d88003
   2d9e4:			; <UNDEFINED> instruction: 0xf7e80000
   2d9e8:			; <UNDEFINED> instruction: 0xf8d8ef1a
   2d9ec:			; <UNDEFINED> instruction: 0xf7ec0000
   2d9f0:	ldrb	lr, [sp, #3394]!	; 0xd42
   2d9f4:	strtmi	r9, [r3], -pc, lsl #16
   2d9f8:	strtmi	r4, [r1], -r2, lsr #12
   2d9fc:	ldmdb	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2da00:	str	r4, [pc, -r1, lsl #13]
   2da04:	strtmi	r9, [r3], -pc, lsl #16
   2da08:	strtmi	r4, [r1], -r2, lsr #12
   2da0c:	bl	fffeb9c0 <ASN1_generate_nconf@plt+0xfffd1420>
   2da10:	strmi	r4, [r6], -r1, lsr #13
   2da14:	bmi	17e70e8 <ASN1_generate_nconf@plt+0x17ccb48>
   2da18:			; <UNDEFINED> instruction: 0x463bae1d
   2da1c:	orrvs	pc, r0, pc, asr #8
   2da20:			; <UNDEFINED> instruction: 0x4630447a
   2da24:	stc	7, cr15, [r4], #932	; 0x3a4
   2da28:	cmnle	r8, r0, lsl #16
   2da2c:	smladx	r2, r7, r6, r4
   2da30:	andls	r4, r2, #1048576	; 0x100000
   2da34:			; <UNDEFINED> instruction: 0x46524653
   2da38:			; <UNDEFINED> instruction: 0xf8cd4628
   2da3c:			; <UNDEFINED> instruction: 0xf8cda004
   2da40:	ldrbmi	sl, [r4], -r0
   2da44:	ldcl	7, cr15, [ip, #-944]!	; 0xfffffc50
   2da48:	blls	2a7198 <ASN1_generate_nconf@plt+0x28cbf8>
   2da4c:	ldmdals	r0, {r1, r6, r9, sl, lr}
   2da50:			; <UNDEFINED> instruction: 0x46436819
   2da54:	b	ff06ba08 <ASN1_generate_nconf@plt+0xff051468>
   2da58:	ldrb	r4, [r4, -r2, lsl #13]!
   2da5c:			; <UNDEFINED> instruction: 0x464e4b3d
   2da60:	strbmi	r4, [pc], -ip, asr #18
   2da64:			; <UNDEFINED> instruction: 0xf85b2401
   2da68:	ldrbtmi	r8, [r9], #-3
   2da6c:	ldrdeq	pc, [r0], -r8
   2da70:	cdp	7, 13, cr15, cr4, cr8, {7}
   2da74:	ldrdeq	pc, [r0], -r8
   2da78:	ldcl	7, cr15, [ip], #944	; 0x3b0
   2da7c:			; <UNDEFINED> instruction: 0x4601e5b8
   2da80:	strtmi	r2, [r8], -r0, lsl #8
   2da84:			; <UNDEFINED> instruction: 0xf7ea46a1
   2da88:	ldr	lr, [r1, #2312]!	; 0x908
   2da8c:	strcs	r4, [r1], #-2370	; 0xfffff6be
   2da90:	ldrbtmi	r4, [r9], #-2864	; 0xfffff4d0
   2da94:	strmi	lr, [r1], -r3, lsr #15
   2da98:	strtmi	r2, [r8], -r0, lsl #8
   2da9c:			; <UNDEFINED> instruction: 0xf7ea46a1
   2daa0:	str	lr, [r5, #2932]!	; 0xb74
   2daa4:			; <UNDEFINED> instruction: 0x4681493d
   2daa8:	ldrbtmi	r4, [r9], #-2858	; 0xfffff4d6
   2daac:			; <UNDEFINED> instruction: 0x4601e797
   2dab0:			; <UNDEFINED> instruction: 0xf7ea4628
   2dab4:	strcs	lr, [r0], #-2610	; 0xfffff5ce
   2dab8:	bmi	ea7128 <ASN1_generate_nconf@plt+0xe8cb88>
   2dabc:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2dac0:	vst2.8	{d18-d21}, [pc], r1
   2dac4:	ldrbtmi	r6, [sl], #-384	; 0xfffffe80
   2dac8:			; <UNDEFINED> instruction: 0xf7e94640
   2dacc:	bllt	268c1c <ASN1_generate_nconf@plt+0x24e67c>
   2dad0:	strb	r4, [r3, -r1, asr #13]
   2dad4:	b	13f66dc <ASN1_generate_nconf@plt+0x13dc13c>
   2dad8:	ldrmi	r7, [sl], -r8, ror #19
   2dadc:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2dae0:	b	13ff34c <ASN1_generate_nconf@plt+0x13e4dac>
   2dae4:	strbtmi	r7, [r0], ip, ror #19
   2dae8:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2daec:	stmibvc	lr!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2daf0:	stmib	sp, {r4, r5, r6, r7, r9, sl, lr}^
   2daf4:			; <UNDEFINED> instruction: 0xf7ec8900
   2daf8:	strmi	lr, [r2], r4, ror #22
   2dafc:	blmi	5a7790 <ASN1_generate_nconf@plt+0x58d1f0>
   2db00:	stmdbmi	r8!, {r1, r2, r3, r4, r5, r9, sl, lr}
   2db04:			; <UNDEFINED> instruction: 0xf85b2401
   2db08:	ldrbtmi	r3, [r9], #-3
   2db0c:			; <UNDEFINED> instruction: 0xf7e86818
   2db10:	strb	lr, [sp, #-3718]!	; 0xfffff17a
   2db14:			; <UNDEFINED> instruction: 0xf7ea4650
   2db18:	strb	lr, [r9, #-2896]!	; 0xfffff4b0
   2db1c:	b	fec6bad0 <ASN1_generate_nconf@plt+0xfec51530>
   2db20:	ldrbmi	r4, [r1], r1, lsr #18
   2db24:	ldrbtmi	r4, [r9], #-2827	; 0xfffff4f5
   2db28:			; <UNDEFINED> instruction: 0x4601e759
   2db2c:			; <UNDEFINED> instruction: 0xf7e84628
   2db30:	strcs	lr, [r0], #-3762	; 0xfffff14e
   2db34:			; <UNDEFINED> instruction: 0x4650e55c
   2db38:	bl	febae8 <ASN1_generate_nconf@plt+0xfd1548>
   2db3c:	blmi	17ffb0 <ASN1_generate_nconf@plt+0x165a10>
   2db40:	smlsldx	r4, ip, r9, r4
   2db44:	andeq	r1, r5, r8, lsl r6
   2db48:	andeq	r1, r0, r0, ror r5
   2db4c:	andeq	ip, r4, r8, asr #16
   2db50:	muleq	r5, r6, r5
   2db54:	andeq	r1, r0, r0, lsr #11
   2db58:	andeq	r4, r2, sl, lsl r4
   2db5c:	andeq	sp, r2, sl, asr r5
   2db60:	andeq	r1, r5, sl, asr #7
   2db64:	andeq	sp, r2, r8, lsl #7
   2db68:	ldrdeq	ip, [r4], -r0
   2db6c:			; <UNDEFINED> instruction: 0x00028abe
   2db70:	andeq	sl, r3, r4, ror r0
   2db74:	andeq	sl, r2, r4, lsr #14
   2db78:	andeq	sp, r2, ip, ror #3
   2db7c:	andeq	sl, r2, r4, ror #13
   2db80:	andeq	sl, r2, r8, asr #13
   2db84:	andeq	sl, r2, lr, lsr #12
   2db88:	andeq	sl, r2, r4, lsl r6
   2db8c:	andeq	sp, r2, r0, lsl #3
   2db90:	andeq	sp, r2, ip, lsr #2
   2db94:	andeq	sp, r2, lr, asr #1
   2db98:	andeq	sp, r2, sl, lsr r0
   2db9c:	andeq	sp, r2, r2, lsr #32
   2dba0:	andeq	sp, r2, lr, lsr r0
   2dba4:	andeq	ip, r2, sl, ror #17
   2dba8:			; <UNDEFINED> instruction: 0x0002cfbe
   2dbac:	andeq	ip, r2, r0, ror #31
   2dbb0:	svcmi	0x00f0e92d
   2dbb4:	stclmi	0, cr11, [sp, #588]!	; 0x24c
   2dbb8:	stclmi	3, cr2, [sp]
   2dbbc:	bleq	c69ff8 <ASN1_generate_nconf@plt+0xc4fa58>
   2dbc0:	bmi	ffb3edbc <ASN1_generate_nconf@plt+0xffb2481c>
   2dbc4:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
   2dbc8:	stmdavs	r4!, {r0, r2, r3, r4, r9, sl, lr}
   2dbcc:			; <UNDEFINED> instruction: 0xf04f9411
   2dbd0:	stmib	sp, {sl}^
   2dbd4:	movwls	r3, #58124	; 0xe30c
   2dbd8:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   2dbdc:	strtmi	r9, [r8], sl, lsl #10
   2dbe0:	strtmi	r9, [ip], -pc, lsl #6
   2dbe4:			; <UNDEFINED> instruction: 0xf01f9310
   2dbe8:	blmi	ff92d764 <ASN1_generate_nconf@plt+0xff9131c4>
   2dbec:	strls	r4, [fp, #-1582]	; 0xfffff9d2
   2dbf0:	ldrbtmi	r4, [fp], #-1583	; 0xfffff9d1
   2dbf4:	stmib	sp, {r0, r1, r2, r8, sl, ip, pc}^
   2dbf8:	strtmi	r5, [sl], r5, lsl #10
   2dbfc:	strpl	lr, [r8, #-2509]	; 0xfffff633
   2dc00:	strmi	r9, [r1], r4, lsl #6
   2dc04:			; <UNDEFINED> instruction: 0xf9fef020
   2dc08:	andcc	fp, r1, r8, lsr #7
   2dc0c:	ldmle	r9!, {r1, r4, fp, sp}^
   2dc10:			; <UNDEFINED> instruction: 0xf853a302
   2dc14:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   2dc18:	svclt	0x00004718
   2dc1c:	andeq	r0, r0, r7, lsr #2
   2dc20:			; <UNDEFINED> instruction: 0xffffffe9
   2dc24:	andeq	r0, r0, r5, lsl r2
   2dc28:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2dc2c:	andeq	r0, r0, r5, lsl r1
   2dc30:	strdeq	r0, [r0], -r7
   2dc34:	andeq	r0, r0, pc, ror #3
   2dc38:	andeq	r0, r0, r1, ror #3
   2dc3c:	ldrdeq	r0, [r0], -r9
   2dc40:	ldrdeq	r0, [r0], -r1
   2dc44:	andeq	r0, r0, sp, asr #32
   2dc48:	andeq	r0, r0, sp, asr #3
   2dc4c:	andeq	r0, r0, r5, asr #3
   2dc50:			; <UNDEFINED> instruction: 0x000001bf
   2dc54:			; <UNDEFINED> instruction: 0x000001b9
   2dc58:	andeq	r0, r0, r7, lsr #3
   2dc5c:	andeq	r0, r0, r1, lsr #3
   2dc60:	muleq	r0, fp, r1
   2dc64:	muleq	r0, r7, r1
   2dc68:	strtmi	r2, [r6], -r1, lsl #8
   2dc6c:			; <UNDEFINED> instruction: 0xf0204627
   2dc70:	stmdacs	r0, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   2dc74:			; <UNDEFINED> instruction: 0xf020d1c9
   2dc78:	stmdacs	r0, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2dc7c:			; <UNDEFINED> instruction: 0xf084d161
   2dc80:	ldmib	sp, {r0, r8, fp}^
   2dc84:	b	66e0a0 <ASN1_generate_nconf@plt+0x653b00>
   2dc88:	bge	3700b0 <ASN1_generate_nconf@plt+0x355b10>
   2dc8c:	blls	21d8a4 <ASN1_generate_nconf@plt+0x203304>
   2dc90:	stmdbeq	r3, {r1, r2, r6, r9, fp, sp, lr, pc}
   2dc94:	svclt	0x0008ab0e
   2dc98:	stmdbeq	r1, {r0, r3, r7, ip, sp, lr, pc}
   2dc9c:	blx	ff8e9d1c <ASN1_generate_nconf@plt+0xff8cf77c>
   2dca0:			; <UNDEFINED> instruction: 0xf0002800
   2dca4:			; <UNDEFINED> instruction: 0x464a80d9
   2dca8:	ldmdbls	r0, {r3, fp, ip, pc}
   2dcac:			; <UNDEFINED> instruction: 0xf922f01f
   2dcb0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2dcb4:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
   2dcb8:	blls	3940fc <ASN1_generate_nconf@plt+0x379b5c>
   2dcbc:			; <UNDEFINED> instruction: 0xf0002f00
   2dcc0:	svcmi	0x00ae80c0
   2dcc4:	stmdals	r9, {r0, r9, sp}
   2dcc8:			; <UNDEFINED> instruction: 0xf8cd447f
   2dccc:	strls	sl, [r1, -r0]
   2dcd0:	mcr2	0, 5, pc, cr10, cr14, {0}	; <UNPREDICTABLE>
   2dcd4:	teqlt	pc, #7340032	; 0x700000
   2dcd8:			; <UNDEFINED> instruction: 0x432b9b0a
   2dcdc:	sbchi	pc, r7, r0, asr #32
   2dce0:	stmiblt	r3, {r0, r1, r2, r8, r9, fp, ip, pc}
   2dce4:	vpadd.i8	d25, d8, d0
   2dce8:	addsmi	r0, r3, #1342177280	; 0x50000000
   2dcec:	rscshi	pc, r7, r0
   2dcf0:			; <UNDEFINED> instruction: 0xf0402b04
   2dcf4:			; <UNDEFINED> instruction: 0x46398115
   2dcf8:	cfmadd32cs	mvax2, mvfx4, mvfx0, mvfx8
   2dcfc:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   2dd00:	ldcl	7, cr15, [r2, #928]!	; 0x3a0
   2dd04:			; <UNDEFINED> instruction: 0xf1b8b180
   2dd08:	eorle	r0, sl, r0, lsl #30
   2dd0c:			; <UNDEFINED> instruction: 0xf0002c00
   2dd10:	movwcs	r8, #218	; 0xda
   2dd14:			; <UNDEFINED> instruction: 0x461a4639
   2dd18:			; <UNDEFINED> instruction: 0xf7ec4648
   2dd1c:	stmdacs	r0, {r1, r4, fp, sp, lr, pc}
   2dd20:			; <UNDEFINED> instruction: 0xf04fbfc8
   2dd24:	ldcle	8, cr0, [ip], {-0}
   2dd28:	bls	140b84 <ASN1_generate_nconf@plt+0x1265e4>
   2dd2c:			; <UNDEFINED> instruction: 0xe01358d4
   2dd30:	blx	fe5e9dba <ASN1_generate_nconf@plt+0xfe5cf81a>
   2dd34:	tstcs	r2, r0, lsl sl
   2dd38:	mcr2	0, 5, pc, cr12, cr15, {0}	; <UNPREDICTABLE>
   2dd3c:			; <UNDEFINED> instruction: 0xf47f2800
   2dd40:	stmdals	r4, {r0, r5, r6, r8, r9, sl, fp, sp, pc}
   2dd44:	blmi	fe3bf674 <ASN1_generate_nconf@plt+0xfe3a50d4>
   2dd48:	stmibmi	lr, {r8, r9, sl, sp}
   2dd4c:	stmiapl	r4, {r0, r3, r4, r5, r7, r9, sl, lr}^
   2dd50:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   2dd54:	stcl	7, cr15, [r2, #-928]!	; 0xfffffc60
   2dd58:			; <UNDEFINED> instruction: 0xf04f6820
   2dd5c:			; <UNDEFINED> instruction: 0xf7ec0801
   2dd60:	ldrtmi	lr, [r8], -sl, lsl #23
   2dd64:			; <UNDEFINED> instruction: 0xf7eb4c88
   2dd68:	ldrbmi	lr, [r0], -r6, lsr #28
   2dd6c:			; <UNDEFINED> instruction: 0xf984f01d
   2dd70:			; <UNDEFINED> instruction: 0x4648447c
   2dd74:	b	3ebd28 <ASN1_generate_nconf@plt+0x3d1788>
   2dd78:			; <UNDEFINED> instruction: 0xf7ec2000
   2dd7c:	stmdals	sp, {r4, fp, sp, lr, pc}
   2dd80:	rsccs	r4, pc, #34603008	; 0x2100000
   2dd84:			; <UNDEFINED> instruction: 0xf7e99404
   2dd88:	rscscs	lr, r0, #42, 30	; 0xa8
   2dd8c:	stmdals	lr, {r2, r8, fp, ip, pc}
   2dd90:	svc	0x0024f7e9
   2dd94:	blmi	1dc0790 <ASN1_generate_nconf@plt+0x1da61f0>
   2dd98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2dd9c:	blls	487e0c <ASN1_generate_nconf@plt+0x46d86c>
   2dda0:			; <UNDEFINED> instruction: 0xf04f405a
   2dda4:			; <UNDEFINED> instruction: 0xf0400300
   2dda8:			; <UNDEFINED> instruction: 0x464080df
   2ddac:	pop	{r0, r1, r4, ip, sp, pc}
   2ddb0:	strcs	r8, [r1, #-4080]	; 0xfffff010
   2ddb4:	movwcs	lr, #5926	; 0x1726
   2ddb8:	str	r9, [r3, -sl, lsl #6]!
   2ddbc:	movwls	r2, #45825	; 0xb301
   2ddc0:			; <UNDEFINED> instruction: 0xf020e720
   2ddc4:	ldrbmi	pc, [r9], -sp, lsl #26	; <UNPREDICTABLE>
   2ddc8:			; <UNDEFINED> instruction: 0xff34f01f
   2ddcc:			; <UNDEFINED> instruction: 0xf47f2800
   2ddd0:			; <UNDEFINED> instruction: 0xe7b6af19
   2ddd4:	movwls	r2, #29441	; 0x7301
   2ddd8:			; <UNDEFINED> instruction: 0xf04fe714
   2dddc:	ldr	r0, [r1, -r1, lsl #16]
   2dde0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2dde4:	str	r4, [sp, -r4, asr #12]
   2dde8:	str	r2, [fp, -r1, lsl #12]
   2ddec:	blx	e69e76 <ASN1_generate_nconf@plt+0xe4f8d6>
   2ddf0:	str	r9, [r7, -r8]
   2ddf4:	blx	d69e7e <ASN1_generate_nconf@plt+0xd4f8de>
   2ddf8:	str	r9, [r3, -r9]
   2ddfc:	blx	c69e86 <ASN1_generate_nconf@plt+0xc4f8e6>
   2de00:			; <UNDEFINED> instruction: 0xf01d2100
   2de04:	pkhbtmi	pc, r2, r9, lsl #17	; <UNPREDICTABLE>
   2de08:			; <UNDEFINED> instruction: 0xf020e6fc
   2de0c:	andls	pc, r6, r9, lsr #22
   2de10:			; <UNDEFINED> instruction: 0xf020e6f8
   2de14:	andls	pc, r5, r5, lsr #22
   2de18:			; <UNDEFINED> instruction: 0xf020e6f4
   2de1c:	bge	42caa8 <ASN1_generate_nconf@plt+0x412508>
   2de20:			; <UNDEFINED> instruction: 0x71bef240
   2de24:	mrc2	0, 1, pc, cr6, cr15, {0}
   2de28:			; <UNDEFINED> instruction: 0xf47f2800
   2de2c:	str	sl, [r8, fp, ror #29]
   2de30:			; <UNDEFINED> instruction: 0xf04f4857
   2de34:	strbmi	r0, [r7], -r0, lsl #16
   2de38:	ldrbtmi	r4, [r8], #-1729	; 0xfffff93f
   2de3c:	ldc2l	0, cr15, [r0], #128	; 0x80
   2de40:	svcmi	0x0054e78f
   2de44:	stmdals	r9, {r0, r9, sp}
   2de48:			; <UNDEFINED> instruction: 0xf8cd447f
   2de4c:	strls	sl, [r1, -r0]
   2de50:	stc2	0, cr15, [sl, #-120]	; 0xffffff88
   2de54:	ldr	r4, [lr, -r7, lsl #12]!
   2de58:	strmi	r4, [r7], -r9, asr #22
   2de5c:	strmi	r9, [r1], r4, lsl #20
   2de60:	ldmpl	r4, {r0, r2, r3, r6, r8, fp, lr}^
   2de64:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   2de68:	ldcl	7, cr15, [r8], {232}	; 0xe8
   2de6c:			; <UNDEFINED> instruction: 0x4651e774
   2de70:			; <UNDEFINED> instruction: 0xf7e94638
   2de74:	pkhbtmi	lr, r3, ip, lsl #18
   2de78:	rsble	r2, lr, r0, lsl #16
   2de7c:	blcs	54aac <ASN1_generate_nconf@plt+0x3a50c>
   2de80:			; <UNDEFINED> instruction: 0xf7e9d03f
   2de84:	stmdacs	r1, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   2de88:	stmdbmi	r4, {r1, r2, r3, r4, r5, ip, lr, pc}^
   2de8c:	stclmi	6, cr4, [r4, #-288]	; 0xfffffee0
   2de90:			; <UNDEFINED> instruction: 0xf7e84479
   2de94:	ldrbtmi	lr, [sp], #-3268	; 0xfffff33c
   2de98:			; <UNDEFINED> instruction: 0xf7e8e008
   2de9c:			; <UNDEFINED> instruction: 0x4629ec9e
   2dea0:	strbmi	r4, [r8], -r2, lsl #12
   2dea4:	ldc	7, cr15, [sl], #928	; 0x3a0
   2dea8:	ldcl	7, cr15, [ip, #928]!	; 0x3a0
   2deac:	stmda	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2deb0:	mvnsle	r2, r0, lsl #16
   2deb4:			; <UNDEFINED> instruction: 0xf7ea4658
   2deb8:	ldr	lr, [r1, -r2, ror #26]
   2debc:			; <UNDEFINED> instruction: 0x46074b30
   2dec0:	ldmpl	r4, {r2, r9, fp, ip, pc}^
   2dec4:	strtmi	lr, [r3], -r8, asr #14
   2dec8:	ldrtmi	r4, [r9], -r2, lsr #12
   2decc:			; <UNDEFINED> instruction: 0xf7e94648
   2ded0:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   2ded4:	strtmi	fp, [r0], r8, asr #31
   2ded8:	svcge	0x0043f73f
   2dedc:	cdpcs	7, 0, cr14, cr0, cr4, {1}
   2dee0:	blls	3e23b4 <ASN1_generate_nconf@plt+0x3c7e14>
   2dee4:	bls	354318 <ASN1_generate_nconf@plt+0x339d78>
   2dee8:	tstlt	r1, #134217728	; 0x8000000
   2deec:			; <UNDEFINED> instruction: 0x46394633
   2def0:	stmib	sp, {r3, r6, r9, sl, lr}^
   2def4:			; <UNDEFINED> instruction: 0xf7e86600
   2def8:	stmdacs	r0, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   2defc:	svcge	0x0003f47f
   2df00:			; <UNDEFINED> instruction: 0xf7e8e712
   2df04:			; <UNDEFINED> instruction: 0xe7beecb6
   2df08:	strbmi	r4, [r8], -r6, lsr #18
   2df0c:			; <UNDEFINED> instruction: 0xf7e84479
   2df10:	strb	lr, [pc, r6, lsl #25]
   2df14:	stmia	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2df18:			; <UNDEFINED> instruction: 0xf47f2800
   2df1c:			; <UNDEFINED> instruction: 0xe703aef4
   2df20:	bls	140b84 <ASN1_generate_nconf@plt+0x1265e4>
   2df24:	ldmpl	r4, {r5, r8, fp, lr}^
   2df28:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   2df2c:	ldcl	7, cr15, [r6], #-928	; 0xfffffc60
   2df30:	stmdbls	fp, {r1, r4, r8, r9, sl, sp, lr, pc}
   2df34:	strmi	r4, [fp], -r8, asr #12
   2df38:	smlabtne	r0, sp, r9, lr
   2df3c:			; <UNDEFINED> instruction: 0xf7ec4639
   2df40:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
   2df44:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {3}
   2df48:	ldrtmi	lr, [r9], -lr, ror #13
   2df4c:			; <UNDEFINED> instruction: 0xf7ea4648
   2df50:	stmdacs	r0, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   2df54:	mrcge	4, 6, APSR_nzcv, cr7, cr15, {3}
   2df58:	blmi	2a7af8 <ASN1_generate_nconf@plt+0x28d558>
   2df5c:	ldmpl	r4, {r2, r9, fp, ip, pc}^
   2df60:			; <UNDEFINED> instruction: 0xf7ec6820
   2df64:	ldrbt	lr, [r7], r8, lsl #21
   2df68:	stm	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2df6c:	andeq	r0, r5, ip, asr #28
   2df70:	andeq	r1, r0, r0, ror r5
   2df74:	andeq	ip, r4, sl, asr #4
   2df78:	andeq	r0, r5, sl, lsl lr
   2df7c:	andeq	r8, r2, r4, lsr #12
   2df80:	andeq	r1, r0, r0, lsr #11
   2df84:	andeq	r3, r2, r8, lsr #25
   2df88:	andeq	sp, r2, r4, lsr r0
   2df8c:	andeq	r0, r5, r4, ror ip
   2df90:	ldrdeq	fp, [r4], -r6
   2df94:	andeq	r9, r3, r0, lsl #21
   2df98:	andeq	r8, r2, ip, asr r4
   2df9c:	strdeq	ip, [r2], -r0
   2dfa0:	strdeq	ip, [r2], -sl
   2dfa4:	andeq	ip, r2, r4, ror #28
   2dfa8:	muleq	r2, r8, r0
   2dfac:	push	{r1, r4, r5, r6, r9, fp, lr}
   2dfb0:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   2dfb4:	svcmi	0x0071b083
   2dfb8:	ldc2l	0, cr15, [r4], #124	; 0x7c
   2dfbc:	ldrtmi	r2, [r1], r0, lsl #12
   2dfc0:			; <UNDEFINED> instruction: 0x46b346b2
   2dfc4:			; <UNDEFINED> instruction: 0x46354634
   2dfc8:	sxtab16mi	r4, r0, pc, ror #8	; <UNPREDICTABLE>
   2dfcc:			; <UNDEFINED> instruction: 0xf81af020
   2dfd0:	mvnslt	r1, r3, asr #24
   2dfd4:	ldmle	r9!, {r3, r8, r9, fp, sp}^
   2dfd8:			; <UNDEFINED> instruction: 0xf852a202
   2dfdc:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   2dfe0:	svclt	0x00004710
   2dfe4:	andeq	r0, r0, fp, lsl #1
   2dfe8:			; <UNDEFINED> instruction: 0xffffffe9
   2dfec:	andeq	r0, r0, sp, ror #1
   2dff0:	andeq	r0, r0, r5, ror #1
   2dff4:	ldrdeq	r0, [r0], -sp
   2dff8:	andeq	r0, r0, r5, lsr #32
   2dffc:	ldrdeq	r0, [r0], -r7
   2e000:	andeq	r0, r0, r9, asr #1
   2e004:	andeq	r0, r0, r3, asr #1
   2e008:			; <UNDEFINED> instruction: 0xfffcf01f
   2e00c:	cfstrdne	mvd2, [r3], {1}
   2e010:	bicsle	r2, pc, r0, lsl #16
   2e014:	blx	ffd6a09e <ASN1_generate_nconf@plt+0xffd4fafe>
   2e018:	bllt	1052024 <ASN1_generate_nconf@plt+0x1037a84>
   2e01c:	vmax.s8	q10, q4, q4
   2e020:	cmncs	r2, r5, lsl #4
   2e024:	blx	1eea0a4 <ASN1_generate_nconf@plt+0x1ecfb04>
   2e028:	stmdacs	r0, {r7, r9, sl, lr}
   2e02c:			; <UNDEFINED> instruction: 0x4630d059
   2e030:	andeq	pc, r5, #72, 4	; 0x80000004
   2e034:			; <UNDEFINED> instruction: 0xf01e2177
   2e038:			; <UNDEFINED> instruction: 0x4681fa71
   2e03c:	rsbsle	r2, lr, r0, lsl #16
   2e040:	strbmi	r9, [r0], -r1, lsl #22
   2e044:			; <UNDEFINED> instruction: 0xf7e94619
   2e048:			; <UNDEFINED> instruction: 0x4606ee96
   2e04c:	rsbsle	r2, r9, r0, lsl #16
   2e050:	svceq	0x0000f1ba
   2e054:			; <UNDEFINED> instruction: 0xf1bbd149
   2e058:	rsble	r0, fp, r0, lsl #30
   2e05c:	movwcs	fp, #412	; 0x19c
   2e060:			; <UNDEFINED> instruction: 0x461a4631
   2e064:			; <UNDEFINED> instruction: 0xf7ea4648
   2e068:	strcs	lr, [r0], #-2944	; 0xfffff480
   2e06c:	blmi	11660a0 <ASN1_generate_nconf@plt+0x114bb00>
   2e070:	stmdbmi	r4, {r1, r6, r9, sl, lr}^
   2e074:	ldrtmi	r2, [r1], r0, lsl #12
   2e078:	ldmpl	fp!, {r4, r5, r7, r9, sl, lr}^
   2e07c:	strcs	r4, [r1], #-1145	; 0xfffffb87
   2e080:			; <UNDEFINED> instruction: 0xf7e86818
   2e084:	ldrtmi	lr, [r0], -ip, asr #23
   2e088:	ldc	7, cr15, [r4], {235}	; 0xeb
   2e08c:			; <UNDEFINED> instruction: 0xf01c4628
   2e090:			; <UNDEFINED> instruction: 0x4648fff3
   2e094:	ldmda	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e098:			; <UNDEFINED> instruction: 0xf7eb4640
   2e09c:	strtmi	lr, [r0], -r0, lsl #29
   2e0a0:	pop	{r0, r1, ip, sp, pc}
   2e0a4:			; <UNDEFINED> instruction: 0xf04f8ff0
   2e0a8:	str	r0, [pc, r1, lsl #20]
   2e0ac:			; <UNDEFINED> instruction: 0xf9d8f020
   2e0b0:			; <UNDEFINED> instruction: 0xf01c2100
   2e0b4:	strmi	pc, [r5], -r1, asr #30
   2e0b8:			; <UNDEFINED> instruction: 0xf04fe788
   2e0bc:	str	r0, [r5, r1, lsl #22]
   2e0c0:			; <UNDEFINED> instruction: 0xf9cef020
   2e0c4:	str	r4, [r1, r6, lsl #12]
   2e0c8:			; <UNDEFINED> instruction: 0xf9caf020
   2e0cc:	ldrb	r4, [sp, -r1, lsl #13]!
   2e0d0:	strcs	r4, [r0], #-2093	; 0xfffff7d3
   2e0d4:	strtmi	r4, [r1], r6, lsr #12
   2e0d8:	sxtabmi	r4, r0, r8, ror #8
   2e0dc:	blx	fe86a166 <ASN1_generate_nconf@plt+0xfe84fbc6>
   2e0e0:			; <UNDEFINED> instruction: 0x4606e7d1
   2e0e4:	strcs	r4, [r1], #-1665	; 0xfffff97f
   2e0e8:	strtmi	lr, [r9], -sp, asr #15
   2e0ec:	svc	0x00def7e8
   2e0f0:	stmdacs	r0, {r0, ip, pc}
   2e0f4:			; <UNDEFINED> instruction: 0xf7ebd038
   2e0f8:	stmdacs	r1, {r1, r5, r7, fp, sp, lr, pc}
   2e0fc:	stmdbmi	r3!, {r1, r2, r3, r5, ip, lr, pc}
   2e100:	svcmi	0x00234648
   2e104:			; <UNDEFINED> instruction: 0xf7e84479
   2e108:	ldrbtmi	lr, [pc], #-2954	; 2e110 <ASN1_generate_nconf@plt+0x13b70>
   2e10c:			; <UNDEFINED> instruction: 0xf7e8e008
   2e110:	ldrtmi	lr, [r9], -r4, ror #22
   2e114:	strbmi	r4, [r8], -r2, lsl #12
   2e118:	bl	fe06c0c0 <ASN1_generate_nconf@plt+0xfe051b20>
   2e11c:	stcl	7, cr15, [r2], {232}	; 0xe8
   2e120:	cdp	7, 12, cr15, cr12, cr10, {7}
   2e124:	mvnsle	r2, r0, lsl #16
   2e128:			; <UNDEFINED> instruction: 0xf7ea9801
   2e12c:			; <UNDEFINED> instruction: 0xf1bbec28
   2e130:	orrsle	r0, r3, r0, lsl #30
   2e134:			; <UNDEFINED> instruction: 0x46484631
   2e138:	cdp	7, 12, cr15, cr0, cr11, {7}
   2e13c:	strmi	lr, [r6], -lr, lsl #15
   2e140:	str	r2, [r0, r1, lsl #8]!
   2e144:	strcs	r4, [r1], #-2830	; 0xfffff4f2
   2e148:	ldmpl	pc!, {r1, r4, r8, fp, lr}^	; <UNPREDICTABLE>
   2e14c:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   2e150:	bl	196c0f8 <ASN1_generate_nconf@plt+0x1951b58>
   2e154:			; <UNDEFINED> instruction: 0xf7ec6838
   2e158:	ldr	lr, [r4, lr, lsl #19]
   2e15c:	strbmi	r4, [r8], -lr, lsl #18
   2e160:			; <UNDEFINED> instruction: 0xf7e84479
   2e164:			; <UNDEFINED> instruction: 0xe7dfeb5c
   2e168:	ldrbmi	r4, [r4], -r5, lsl #22
   2e16c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   2e170:	stmib	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e174:	svclt	0x0000e787
   2e178:	andeq	fp, r4, lr, ror pc
   2e17c:	andeq	r0, r5, r4, asr #20
   2e180:	andeq	r1, r0, r0, lsr #11
   2e184:	andeq	r3, r2, ip, ror r9
   2e188:	andeq	fp, r4, r8, asr lr
   2e18c:	andeq	ip, r2, r8, ror #27
   2e190:	andeq	ip, r2, r6, lsl #25
   2e194:	andeq	ip, r2, ip, ror #26
   2e198:	andeq	ip, r2, r4, ror sp
   2e19c:			; <UNDEFINED> instruction: 0x460cb430
   2e1a0:	svcvc	0x0080f5b4
   2e1a4:			; <UNDEFINED> instruction: 0x461a4611
   2e1a8:	strcc	lr, [r2, #-2525]	; 0xfffff623
   2e1ac:	stcle	0, cr13, [r8, #-68]	; 0xffffffbc
   2e1b0:	svcvc	0x0000f5b4
   2e1b4:			; <UNDEFINED> instruction: 0xf5b4d011
   2e1b8:	tstle	r2, r0, lsl #31
   2e1bc:			; <UNDEFINED> instruction: 0xf7e9bc30
   2e1c0:	stccs	14, cr11, [r8], {239}	; 0xef
   2e1c4:	stccs	0, cr13, [r0], #-64	; 0xffffffc0
   2e1c8:	strls	sp, [r2, #-267]	; 0xfffffef5
   2e1cc:			; <UNDEFINED> instruction: 0xf7ebbc30
   2e1d0:	strls	fp, [r2, #-2233]	; 0xfffff747
   2e1d4:			; <UNDEFINED> instruction: 0xf7e8bc30
   2e1d8:	strls	fp, [r2, #-3129]	; 0xfffff3c7
   2e1dc:			; <UNDEFINED> instruction: 0xf7e9bc30
   2e1e0:	andcs	fp, r0, r3, asr pc
   2e1e4:			; <UNDEFINED> instruction: 0x4770bc30
   2e1e8:	cfldr32lt	mvfx9, [r0], #-8
   2e1ec:	bllt	1ec194 <ASN1_generate_nconf@plt+0x1d1bf4>
   2e1f0:	svcmi	0x00f0e92d
   2e1f4:	cfstrs	mvf2, [sp, #-0]
   2e1f8:	strtmi	r8, [r6], -r2, lsl #22
   2e1fc:	stmibpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e200:			; <UNDEFINED> instruction: 0xf8df46a2
   2e204:	strtmi	r3, [r3], r8, lsr #19
   2e208:			; <UNDEFINED> instruction: 0xf8df447d
   2e20c:	addslt	r2, r7, r4, lsr #19
   2e210:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e214:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
   2e218:	ldmibpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2e21c:	ldmdavs	fp, {r3, r8, r9, sl, sp}
   2e220:			; <UNDEFINED> instruction: 0xf04f9315
   2e224:	vcgt.s8	d16, d8, d0
   2e228:	stmib	sp, {r0, r2, r8, r9}^
   2e22c:	ldrbtmi	r4, [sp], #-1040	; 0xfffffbf0
   2e230:	tstcc	r2, #3358720	; 0x334000
   2e234:	blx	fedea2ba <ASN1_generate_nconf@plt+0xfedcfd1a>
   2e238:	strls	r9, [r8], #-1030	; 0xfffffbfa
   2e23c:	strmi	lr, [ip], #-2509	; 0xfffff633
   2e240:	strls	r9, [r7], #-1035	; 0xfffffbf5
   2e244:	strmi	lr, [r9], #-2509	; 0xfffff633
   2e248:	stmib	sp, {r0, r1, sl, ip, pc}^
   2e24c:			; <UNDEFINED> instruction: 0xf01f0404
   2e250:			; <UNDEFINED> instruction: 0x4603fed9
   2e254:	suble	r2, sl, r0, lsl #16
   2e258:	vqrdmlah.s<illegal width 8>	d2, d0, d9
   2e25c:	ldfnep	f0, [sl], {98}	; 0x62
   2e260:	movwcc	sp, #7157	; 0x1bf5
   2e264:	ldmle	r2!, {r1, r3, r4, r8, r9, fp, sp}^
   2e268:			; <UNDEFINED> instruction: 0xf852a202
   2e26c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   2e270:	svclt	0x00004710
   2e274:	andeq	r0, r0, sp, ror r2
   2e278:			; <UNDEFINED> instruction: 0xffffffdb
   2e27c:	muleq	r0, fp, r3
   2e280:	andeq	r0, r0, sp, lsl #7
   2e284:	andeq	r0, r0, r5, ror #4
   2e288:	andeq	r0, r0, r5, lsl #7
   2e28c:	andeq	r0, r0, sp, ror r3
   2e290:	andeq	r0, r0, sp, rrx
   2e294:	andeq	r0, r0, r7, ror r3
   2e298:	andeq	r0, r0, r1, ror r3
   2e29c:	andeq	r0, r0, fp, ror #6
   2e2a0:	andeq	r0, r0, r7, ror #6
   2e2a4:	andeq	r0, r0, r3, ror #6
   2e2a8:	andeq	r0, r0, pc, asr r3
   2e2ac:	andeq	r0, r0, r9, asr r3
   2e2b0:	andeq	r0, r0, r3, asr r3
   2e2b4:	andeq	r0, r0, sp, asr #6
   2e2b8:	andeq	r0, r0, r9, lsr #5
   2e2bc:	andeq	r0, r0, r5, asr #6
   2e2c0:	andeq	r0, r0, sp, lsr r3
   2e2c4:	andeq	r0, r0, r5, lsr r3
   2e2c8:	andeq	r0, r0, sp, lsr #6
   2e2cc:	andeq	r0, r0, fp, ror #4
   2e2d0:	andeq	r0, r0, r9, lsl r3
   2e2d4:	andeq	r0, r0, r1, ror #5
   2e2d8:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   2e2dc:	ldrdeq	r0, [r0], -r1
   2e2e0:	mrc2	0, 4, pc, cr0, cr15, {0}
   2e2e4:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e2e8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2e2ec:			; <UNDEFINED> instruction: 0xf020d1b4
   2e2f0:	strmi	pc, [r0], r7, lsl #21
   2e2f4:			; <UNDEFINED> instruction: 0xf0402800
   2e2f8:	mcrcs	0, 0, r8, cr0, cr11, {7}
   2e2fc:	orrshi	pc, r3, r0
   2e300:	blcs	54f1c <ASN1_generate_nconf@plt+0x3a97c>
   2e304:	msrhi	CPSR_fsxc, #0
   2e308:	movweq	pc, #33191	; 0x81a7	; <UNPREDICTABLE>
   2e30c:	svclt	0x00182f08
   2e310:	svcvc	0x0000f5b7
   2e314:			; <UNDEFINED> instruction: 0xf383fab3
   2e318:	b	1412370 <ASN1_generate_nconf@plt+0x13f7dd0>
   2e31c:	movwls	r1, #62291	; 0xf353
   2e320:	movwls	r9, #60178	; 0xeb12
   2e324:	orrshi	pc, r9, r0, asr #32
   2e328:			; <UNDEFINED> instruction: 0x4658ab14
   2e32c:	bcc	469b54 <ASN1_generate_nconf@plt+0x44f5b4>
   2e330:	movwcs	r4, #1562	; 0x61a
   2e334:			; <UNDEFINED> instruction: 0xf01d4619
   2e338:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2e33c:	orrhi	pc, sl, #0
   2e340:	svceq	0x0002f1b9
   2e344:	movwhi	pc, #0	; <UNPREDICTABLE>
   2e348:	svceq	0x0003f1b9
   2e34c:	rschi	pc, ip, #0
   2e350:	svceq	0x0001f1b9
   2e354:	adcshi	pc, pc, #0
   2e358:	svceq	0x0000f1ba
   2e35c:			; <UNDEFINED> instruction: 0x81bbf040
   2e360:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e364:			; <UNDEFINED> instruction: 0xf0002e00
   2e368:	ldrtmi	r8, [r0], -pc, asr #6
   2e36c:	cdp	7, 12, cr15, cr10, cr10, {7}
   2e370:	ldrtmi	fp, [r0], -r8, lsr #18
   2e374:	svc	0x0086f7ea
   2e378:			; <UNDEFINED> instruction: 0xf0002800
   2e37c:	strbmi	r8, [r9], -r4, ror #7
   2e380:	stcl	7, cr15, [r8, #-940]	; 0xfffffc54
   2e384:	mvnscc	pc, #79	; 0x4f
   2e388:	strmi	r9, [r1], r8, lsl #6
   2e38c:	svceq	0x0000f1b9
   2e390:	orrhi	pc, lr, #0
   2e394:	svcvc	0x0080f5b7
   2e398:	movthi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
   2e39c:	bichi	pc, r5, r0, lsl #6
   2e3a0:			; <UNDEFINED> instruction: 0xf0002f10
   2e3a4:	svccs	0x00208340
   2e3a8:			; <UNDEFINED> instruction: 0x81b8f040
   2e3ac:			; <UNDEFINED> instruction: 0xf7e94648
   2e3b0:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   2e3b4:	addhi	pc, r2, #64, 6
   2e3b8:	ubfxne	pc, pc, #17, #29
   2e3bc:	sbcsne	pc, r3, #64, 4
   2e3c0:	ldrbtmi	r9, [r9], #-2068	; 0xfffff7ec
   2e3c4:	stc	7, cr15, [sl], {233}	; 0xe9
   2e3c8:	mvnslt	r9, r6, lsl #22
   2e3cc:	movwcs	r9, #2323	; 0x913
   2e3d0:	ldrmi	r9, [sl], -r3, lsl #28
   2e3d4:			; <UNDEFINED> instruction: 0xf8df2908
   2e3d8:	stmdals	r6, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2e3dc:	svclt	0x000c44fe
   2e3e0:			; <UNDEFINED> instruction: 0x469c46b4
   2e3e4:	vmlsgt.f16	s28, s1, s26	; <UNPREDICTABLE>
   2e3e8:	blx	7ea46a <ASN1_generate_nconf@plt+0x7cfeca>
   2e3ec:	stmdacs	r0, {r1, r7, r9, sl, lr}
   2e3f0:	msrhi	CPSR_c, #0
   2e3f4:	strbmi	r4, [r8], -r1, lsl #12
   2e3f8:	svc	0x0020f7e9
   2e3fc:	ldrbmi	r4, [r0], -r6, lsl #12
   2e400:	b	ff66c3b4 <ASN1_generate_nconf@plt+0xff651e14>
   2e404:	vcge.f32	d18, d0, d0
   2e408:	stfcsd	f0, [r0], {108}	; 0x6c
   2e40c:	orrshi	pc, r9, r0
   2e410:			; <UNDEFINED> instruction: 0xf7eb4620
   2e414:	cdpne	13, 0, cr14, cr6, cr6, {0}
   2e418:	orrshi	pc, r3, r0, asr #6
   2e41c:	bleq	6a560 <ASN1_generate_nconf@plt+0x4ffc0>
   2e420:			; <UNDEFINED> instruction: 0xf10be004
   2e424:	ldrmi	r0, [r3, #2817]!	; 0xb01
   2e428:	orrhi	pc, fp, r0
   2e42c:			; <UNDEFINED> instruction: 0x46204659
   2e430:	ldmib	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e434:	strbmi	r4, [r8], -r2, lsl #13
   2e438:			; <UNDEFINED> instruction: 0xf01d4651
   2e43c:	stmdacs	r0, {r0, r1, sl, fp, ip, sp, lr, pc}
   2e440:			; <UNDEFINED> instruction: 0xf8dfdcef
   2e444:			; <UNDEFINED> instruction: 0x4653077c
   2e448:			; <UNDEFINED> instruction: 0x1778f8df
   2e44c:	bls	137c54 <ASN1_generate_nconf@plt+0x11d6b4>
   2e450:	stmdapl	sp!, {r0, r1, r4, r5, r7, r9, sl, lr}
   2e454:	sxtahmi	r4, r2, r9, ror #8
   2e458:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e45c:			; <UNDEFINED> instruction: 0xf7e86828
   2e460:	stmdavs	r8!, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2e464:	stmda	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e468:			; <UNDEFINED> instruction: 0xf8df4648
   2e46c:			; <UNDEFINED> instruction: 0xf7ea575c
   2e470:	stmdals	r3, {r1, r2, r7, r9, fp, sp, lr, pc}
   2e474:	mcr2	0, 0, pc, cr0, cr12, {0}	; <UNPREDICTABLE>
   2e478:			; <UNDEFINED> instruction: 0x4650447d
   2e47c:	stc	7, cr15, [lr], {235}	; 0xeb
   2e480:			; <UNDEFINED> instruction: 0xf7ea4658
   2e484:	ldmdals	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
   2e488:	vmax.s8	d20, d0, d25
   2e48c:	strls	r1, [r3, #-613]	; 0xfffffd9b
   2e490:	bl	fe96c43c <ASN1_generate_nconf@plt+0xfe951e9c>
   2e494:	ldrtmi	r9, [r0], -r3, lsl #18
   2e498:	adcsvc	pc, r3, #1325400064	; 0x4f000000
   2e49c:	bl	fe7ec448 <ASN1_generate_nconf@plt+0xfe7d1ea8>
   2e4a0:	rsbne	pc, r7, #64, 4
   2e4a4:	ldmdals	r1, {r0, r1, r8, fp, ip, pc}
   2e4a8:	bl	fe66c454 <ASN1_generate_nconf@plt+0xfe651eb4>
   2e4ac:			; <UNDEFINED> instruction: 0xf7eb4620
   2e4b0:			; <UNDEFINED> instruction: 0xf8dfec12
   2e4b4:			; <UNDEFINED> instruction: 0xf8df2718
   2e4b8:	ldrbtmi	r3, [sl], #-1780	; 0xfffff90c
   2e4bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e4c0:	subsmi	r9, sl, r5, lsl fp
   2e4c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e4c8:	msrhi	SPSR_c, #64	; 0x40
   2e4cc:	andslt	r4, r7, r0, asr #12
   2e4d0:	blhi	e97cc <ASN1_generate_nconf@plt+0xcf22c>
   2e4d4:	svchi	0x00f0e8bd
   2e4d8:	beq	aa61c <ASN1_generate_nconf@plt+0x9007c>
   2e4dc:			; <UNDEFINED> instruction: 0xf01fe6b7
   2e4e0:	bge	52e3e4 <ASN1_generate_nconf@plt+0x513e44>
   2e4e4:			; <UNDEFINED> instruction: 0xf01f2112
   2e4e8:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   2e4ec:	mcrge	4, 5, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   2e4f0:			; <UNDEFINED> instruction: 0x36ccf8df
   2e4f4:			; <UNDEFINED> instruction: 0xf8df58eb
   2e4f8:			; <UNDEFINED> instruction: 0x260016d8
   2e4fc:	ldrtmi	r9, [r1], r4, lsl #20
   2e500:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   2e504:	stmib	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e508:			; <UNDEFINED> instruction: 0x46b246b3
   2e50c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e510:			; <UNDEFINED> instruction: 0xf01fe7aa
   2e514:			; <UNDEFINED> instruction: 0xf04fffa5
   2e518:	strmi	r0, [r6], -r0, lsl #18
   2e51c:	strvs	pc, [r0, pc, asr #8]
   2e520:			; <UNDEFINED> instruction: 0xf2a3e695
   2e524:	blcs	834a0 <ASN1_generate_nconf@plt+0x68f00>
   2e528:	mrcge	6, 4, APSR_nzcv, cr1, cr15, {1}
   2e52c:	ldc2	0, cr15, [r0], {27}
   2e530:			; <UNDEFINED> instruction: 0xf47f2800
   2e534:	strmi	sl, [r6], -ip, lsl #29
   2e538:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e53c:	strmi	r4, [r3], r1, lsl #13
   2e540:	ldr	r4, [r1, r2, lsl #13]
   2e544:			; <UNDEFINED> instruction: 0xff8cf01f
   2e548:	tstcs	r0, sl, lsl #4
   2e54c:	stmia	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e550:	ldrbt	r9, [ip], -r5
   2e554:			; <UNDEFINED> instruction: 0xf0002c00
   2e558:			; <UNDEFINED> instruction: 0xf01f80b7
   2e55c:	strmi	pc, [r1], -r1, lsl #31
   2e560:			; <UNDEFINED> instruction: 0xf7ea4620
   2e564:	stmdacs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
   2e568:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {3}
   2e56c:			; <UNDEFINED> instruction: 0x3650f8df
   2e570:			; <UNDEFINED> instruction: 0xf8df2600
   2e574:	ldrtmi	r1, [r1], r0, ror #12
   2e578:			; <UNDEFINED> instruction: 0x46b246b3
   2e57c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2e580:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e584:			; <UNDEFINED> instruction: 0xf7e96818
   2e588:	strb	lr, [sp, -sl, lsr #16]!
   2e58c:			; <UNDEFINED> instruction: 0xff68f01f
   2e590:	tstcs	r2, r2, lsl sl
   2e594:	blx	1fea618 <ASN1_generate_nconf@plt+0x1fd0078>
   2e598:			; <UNDEFINED> instruction: 0xf47f2800
   2e59c:	sbfx	sl, r8, #28, #8
   2e5a0:			; <UNDEFINED> instruction: 0xff5ef01f
   2e5a4:	ldrb	r4, [r2], -r3, lsl #13
   2e5a8:			; <UNDEFINED> instruction: 0xff5af01f
   2e5ac:	strb	r9, [lr], -r6
   2e5b0:			; <UNDEFINED> instruction: 0xff56f01f
   2e5b4:	strb	r9, [sl], -r8
   2e5b8:			; <UNDEFINED> instruction: 0xff52f01f
   2e5bc:	strb	r9, [r6], -r7
   2e5c0:	strvc	pc, [r0, -pc, asr #8]
   2e5c4:	vst1.16	{d30-d32}, [pc], r3
   2e5c8:	strb	r7, [r0], -r0, lsl #15
   2e5cc:	movwls	r2, #54017	; 0xd301
   2e5d0:			; <UNDEFINED> instruction: 0x2720e63d
   2e5d4:			; <UNDEFINED> instruction: 0x2710e63b
   2e5d8:	smladxcs	r8, r9, r6, lr
   2e5dc:	movwcs	lr, #5687	; 0x1637
   2e5e0:	ldrt	r9, [r4], -fp, lsl #6
   2e5e4:	movwls	r2, #49921	; 0xc301
   2e5e8:			; <UNDEFINED> instruction: 0xf04fe631
   2e5ec:	strt	r0, [lr], -r3, lsl #18
   2e5f0:			; <UNDEFINED> instruction: 0xff36f01f
   2e5f4:	strt	r9, [sl], -r9
   2e5f8:			; <UNDEFINED> instruction: 0xff32f01f
   2e5fc:	strt	r9, [r6], -sl
   2e600:			; <UNDEFINED> instruction: 0xff2ef01f
   2e604:			; <UNDEFINED> instruction: 0xf01c2100
   2e608:	mulls	r3, r7, ip
   2e60c:			; <UNDEFINED> instruction: 0xf8dfe61f
   2e610:			; <UNDEFINED> instruction: 0xf04f05c8
   2e614:	strbmi	r0, [r6], -r0, lsl #16
   2e618:	ldrbtmi	r4, [r8], #-1729	; 0xfffff93f
   2e61c:			; <UNDEFINED> instruction: 0xf02046c3
   2e620:			; <UNDEFINED> instruction: 0x46c2f8ff
   2e624:	blls	2682ac <ASN1_generate_nconf@plt+0x24dd0c>
   2e628:			; <UNDEFINED> instruction: 0xf0002b00
   2e62c:	blls	1cefd8 <ASN1_generate_nconf@plt+0x1b4a38>
   2e630:	svclt	0x00182b00
   2e634:	svcvs	0x0080f5b7
   2e638:	andshi	pc, sp, #64	; 0x40
   2e63c:	movweq	pc, #33191	; 0x81a7	; <UNPREDICTABLE>
   2e640:	svclt	0x00182f08
   2e644:	svcvc	0x0000f5b7
   2e648:			; <UNDEFINED> instruction: 0xf383fab3
   2e64c:	b	1413ea4 <ASN1_generate_nconf@plt+0x13f9904>
   2e650:	movwls	r1, #62291	; 0xf353
   2e654:	movwls	r9, #60178	; 0xeb12
   2e658:			; <UNDEFINED> instruction: 0xf5b7d006
   2e65c:			; <UNDEFINED> instruction: 0xf04f6f80
   2e660:	movwls	r0, #62208	; 0xf300
   2e664:	mcrge	4, 3, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   2e668:	movweq	pc, #4537	; 0x11b9	; <UNPREDICTABLE>
   2e66c:	movwcs	fp, #7960	; 0x1f18
   2e670:	svclt	0x00182e00
   2e674:	blcs	3727c <ASN1_generate_nconf@plt+0x1ccdc>
   2e678:	mrcge	4, 2, APSR_nzcv, cr6, cr15, {1}
   2e67c:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2e680:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2e684:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2e688:	movwls	r6, #22552	; 0x5818
   2e68c:	stmia	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e690:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2e694:	sbcsne	pc, r3, #64, 4
   2e698:	ldrbtmi	r9, [r9], #-2068	; 0xfffff7ec
   2e69c:	b	fe7ec648 <ASN1_generate_nconf@plt+0xfe7d20a8>
   2e6a0:			; <UNDEFINED> instruction: 0xf8df9b05
   2e6a4:	strcs	r1, [r0], -r0, asr #10
   2e6a8:	ldrtmi	r9, [r1], r4, lsl #20
   2e6ac:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   2e6b0:			; <UNDEFINED> instruction: 0xf7e89304
   2e6b4:	blls	16898c <ASN1_generate_nconf@plt+0x14e3ec>
   2e6b8:			; <UNDEFINED> instruction: 0x46b246b3
   2e6bc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e6c0:			; <UNDEFINED> instruction: 0xf7eb6818
   2e6c4:			; <UNDEFINED> instruction: 0xe6cfeed8
   2e6c8:	b	aec674 <ASN1_generate_nconf@plt+0xad20d4>
   2e6cc:	stmdacs	r0, {r2, r9, sl, lr}
   2e6d0:	svcge	0x0043f47f
   2e6d4:	cdpcs	7, 0, cr14, cr0, cr10, {2}
   2e6d8:	subshi	pc, fp, #0
   2e6dc:	ldrdls	pc, [ip], -sp
   2e6e0:			; <UNDEFINED> instruction: 0xf8dfe643
   2e6e4:	stmiapl	fp!, {r2, r3, r4, r6, r7, sl, ip, sp}^
   2e6e8:	movwls	r6, #26648	; 0x6818
   2e6ec:	cdp	7, 12, cr15, cr2, cr11, {7}
   2e6f0:	vmlacs.f64	d9, d0, d6
   2e6f4:	mcrge	4, 4, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   2e6f8:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2e6fc:	bls	137f04 <ASN1_generate_nconf@plt+0x11d964>
   2e700:	ldmdavs	r8, {r0, r1, r4, r5, r7, r9, sl, lr}
   2e704:	movwls	r4, #17529	; 0x4479
   2e708:	stm	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e70c:	ldrtmi	r9, [r2], r4, lsl #22
   2e710:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e714:			; <UNDEFINED> instruction: 0xf7eb6818
   2e718:	strt	lr, [r5], lr, lsr #29
   2e71c:			; <UNDEFINED> instruction: 0xf0402f08
   2e720:	strbmi	r8, [r8], -sp, asr #1
   2e724:	cdp	7, 2, cr15, cr10, cr8, {7}
   2e728:			; <UNDEFINED> instruction: 0xf5b7e643
   2e72c:			; <UNDEFINED> instruction: 0xf0007f00
   2e730:			; <UNDEFINED> instruction: 0xf5b78160
   2e734:			; <UNDEFINED> instruction: 0xf0406f80
   2e738:	strbmi	r8, [r8], -r1, asr #1
   2e73c:	svc	0x00c0f7ea
   2e740:			; <UNDEFINED> instruction: 0xf1b7e637
   2e744:	blls	1eff8c <ASN1_generate_nconf@plt+0x1d59ec>
   2e748:			; <UNDEFINED> instruction: 0x2601bf18
   2e74c:	svclt	0x00082b00
   2e750:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
   2e754:	msrhi	CPSR_sx, r0, asr #32
   2e758:	tsteq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   2e75c:	blx	fed14f80 <ASN1_generate_nconf@plt+0xfecfa9e0>
   2e760:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2e764:	bcs	53384 <ASN1_generate_nconf@plt+0x38de4>
   2e768:	movwcs	fp, #3864	; 0xf18
   2e76c:			; <UNDEFINED> instruction: 0xf0402b00
   2e770:			; <UNDEFINED> instruction: 0xf5b78155
   2e774:			; <UNDEFINED> instruction: 0xf0006f80
   2e778:	stmdals	sl, {r0, r1, r4, r8, pc}
   2e77c:	cmncs	r2, r2, lsl #4
   2e780:	mcr2	0, 6, pc, cr12, cr13, {0}	; <UNPREDICTABLE>
   2e784:	stmdacs	r0, {r1, r7, r9, sl, lr}
   2e788:	orrshi	pc, ip, r0
   2e78c:	andcs	r9, r2, #589824	; 0x90000
   2e790:			; <UNDEFINED> instruction: 0xf01d2177
   2e794:	strmi	pc, [r3], r3, asr #29
   2e798:			; <UNDEFINED> instruction: 0xf0002800
   2e79c:	stmdals	r7, {r0, r4, r5, r6, r8, pc}
   2e7a0:			; <UNDEFINED> instruction: 0xf0002800
   2e7a4:			; <UNDEFINED> instruction: 0xf8df80eb
   2e7a8:	ldrbtmi	r1, [r9], #-1092	; 0xfffffbbc
   2e7ac:	b	26c758 <ASN1_generate_nconf@plt+0x2521b8>
   2e7b0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2e7b4:			; <UNDEFINED> instruction: 0x81a9f000
   2e7b8:	tstcs	sl, r8, lsl #22
   2e7bc:	ldmdage	r1, {r1, r9, sl, lr}
   2e7c0:			; <UNDEFINED> instruction: 0xf103fb01
   2e7c4:			; <UNDEFINED> instruction: 0xf9d6f01d
   2e7c8:	ldrtmi	r4, [r0], -r3, lsl #12
   2e7cc:	ldrmi	r9, [lr], -r7, lsl #6
   2e7d0:	b	ff96c784 <ASN1_generate_nconf@plt+0xff9521e4>
   2e7d4:	blle	19b9fdc <ASN1_generate_nconf@plt+0x199fa3c>
   2e7d8:	svceq	0x0000f1ba
   2e7dc:	rscshi	pc, r0, r0
   2e7e0:	tstcs	sl, r8, lsl #22
   2e7e4:			; <UNDEFINED> instruction: 0x4652a810
   2e7e8:			; <UNDEFINED> instruction: 0xf103fb01
   2e7ec:			; <UNDEFINED> instruction: 0xf9c2f01d
   2e7f0:	flteqdp	f0, pc
   2e7f4:	orrshi	pc, ip, r0, asr #5
   2e7f8:	biclt	r9, fp, sp, lsl #22
   2e7fc:	cmpeq	lr, #389120	; 0x5f000
   2e800:	andsle	r9, r5, r4, lsl #6
   2e804:			; <UNDEFINED> instruction: 0xf10e462a
   2e808:			; <UNDEFINED> instruction: 0x462536ff
   2e80c:	ldrmi	r2, [r4], -r0, lsl #6
   2e810:	bne	ffc95058 <ASN1_generate_nconf@plt+0xffc7aab8>
   2e814:	andgt	pc, r1, r2, lsl r8	; <UNPREDICTABLE>
   2e818:			; <UNDEFINED> instruction: 0xf8025cd0
   2e81c:	movwcc	ip, #4099	; 0x1003
   2e820:	ldrbpl	r9, [r0], #-2576	; 0xfffff5f0
   2e824:	addsmi	r9, sl, #4, 20	; 0x4000
   2e828:			; <UNDEFINED> instruction: 0x4623d1f2
   2e82c:	ldrmi	r4, [sp], -ip, lsr #12
   2e830:	svceq	0x0040f1be
   2e834:	cmphi	fp, r0, asr #6	; <UNPREDICTABLE>
   2e838:	bls	415458 <ASN1_generate_nconf@plt+0x3faeb8>
   2e83c:	svclt	0x00084313
   2e840:	ands	pc, r0, sp, asr #17
   2e844:	orrshi	pc, r8, r0, asr #32
   2e848:	blcs	55464 <ASN1_generate_nconf@plt+0x3aec4>
   2e84c:	tsthi	ip, r0	; <UNPREDICTABLE>
   2e850:	stmibmi	r7!, {r2, r4, r8, r9, ip, pc}^
   2e854:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
   2e858:			; <UNDEFINED> instruction: 0xff9ef01b
   2e85c:	ldrtmi	r9, [r9], -r4, lsl #22
   2e860:	cdp	3, 1, cr9, cr8, cr1, {0}
   2e864:			; <UNDEFINED> instruction: 0x46023a10
   2e868:	ldmdals	r0, {r1, r2, r9, sl, lr}
   2e86c:	strbmi	r9, [r8], -r0
   2e870:	ldc2	7, cr15, [r4], {255}	; 0xff
   2e874:	svclt	0x00c42800
   2e878:	movwls	r9, #23316	; 0x5b14
   2e87c:	addhi	pc, r2, r0, lsl #6
   2e880:			; <UNDEFINED> instruction: 0xf5b74bcf
   2e884:	stmiapl	fp!, {r7, r8, r9, sl, fp, sp, lr}^
   2e888:	movwls	r6, #18456	; 0x4818
   2e88c:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
   2e890:	ldrbtmi	r4, [r9], #-2520	; 0xfffff628
   2e894:	cdp	7, 10, cr15, cr2, cr8, {7}
   2e898:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
   2e89c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e8a0:	stcl	7, cr15, [r8, #940]!	; 0x3ac
   2e8a4:	blmi	ff1e802c <ASN1_generate_nconf@plt+0xff1cda8c>
   2e8a8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e8ac:			; <UNDEFINED> instruction: 0x260049d2
   2e8b0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2e8b4:			; <UNDEFINED> instruction: 0xf7e76818
   2e8b8:	ldrb	lr, [r5, #4018]	; 0xfb2
   2e8bc:			; <UNDEFINED> instruction: 0xf7ea4648
   2e8c0:	stmibmi	lr, {r1, r2, r3, r4, r6, fp, sp, lr, pc}^
   2e8c4:	vtst.8	d25, d0, d4
   2e8c8:	ldrbtmi	r1, [r9], #-723	; 0xfffffd2d
   2e8cc:	stmib	r6, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e8d0:	stmiapl	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, lr}^
   2e8d4:	blls	128470 <ASN1_generate_nconf@plt+0x10ded0>
   2e8d8:			; <UNDEFINED> instruction: 0xf8df2200
   2e8dc:	stmdbls	lr, {r2, r5, r8, r9, lr, pc}
   2e8e0:	movwls	r4, #1276	; 0x4fc
   2e8e4:	blls	55490c <ASN1_generate_nconf@plt+0x53a36c>
   2e8e8:	andgt	pc, r4, sp, asr #17
   2e8ec:			; <UNDEFINED> instruction: 0xffbcf01d
   2e8f0:	blls	100304 <ASN1_generate_nconf@plt+0xe5d64>
   2e8f4:	svceq	0x0000f1ba
   2e8f8:			; <UNDEFINED> instruction: 0xf04fbf0c
   2e8fc:	ldrmi	r0, [r9], r0, lsl #18
   2e900:			; <UNDEFINED> instruction: 0xf47f2e00
   2e904:			; <UNDEFINED> instruction: 0xf1bbad32
   2e908:	rsbsle	r0, sp, r0, lsl #30
   2e90c:			; <UNDEFINED> instruction: 0xf7ea4658
   2e910:	strbmi	lr, [r9], -r2, asr #16
   2e914:	ldrbmi	r4, [r8], -r3, lsl #12
   2e918:			; <UNDEFINED> instruction: 0xf7e89308
   2e91c:	strmi	lr, [r1], r8, asr #23
   2e920:			; <UNDEFINED> instruction: 0xf7eb4658
   2e924:	ldr	lr, [r1, #-2120]!	; 0xfffff7b8
   2e928:	stmdbls	lr, {r1, r2, r4, r5, r7, r9, fp, lr}
   2e92c:	ldrbtmi	r9, [sl], #-2056	; 0xfffff7f8
   2e930:	mcr2	0, 0, pc, cr10, cr13, {0}	; <UNPREDICTABLE>
   2e934:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2e938:			; <UNDEFINED> instruction: 0xf7e8d05f
   2e93c:	sxtab16mi	lr, r3, lr, ror #24
   2e940:			; <UNDEFINED> instruction: 0xf7eb4648
   2e944:	ldrb	lr, [r4, r6, ror #22]
   2e948:	movwcs	r9, #2563	; 0xa03
   2e94c:	adcsgt	pc, r8, #14614528	; 0xdf0000
   2e950:	ldrbtmi	r9, [ip], #2318	; 0x90e
   2e954:	stmdals	r8, {r9, ip, pc}
   2e958:			; <UNDEFINED> instruction: 0xf8cd461a
   2e95c:			; <UNDEFINED> instruction: 0xf01ec004
   2e960:	strmi	pc, [r3], r3, ror #16
   2e964:	stmibmi	r9!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   2e968:	bls	1417c4 <ASN1_generate_nconf@plt+0x127224>
   2e96c:	stmiapl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
   2e970:	movwls	r6, #22552	; 0x5818
   2e974:	svc	0x0052f7e7
   2e978:	ldr	r9, [ip, #2821]!	; 0xb05
   2e97c:	mvnscc	pc, #79	; 0x4f
   2e980:	str	r9, [r9, -r7, lsl #6]!
   2e984:	blcs	555bc <ASN1_generate_nconf@plt+0x3b01c>
   2e988:	adchi	pc, r7, r0, asr #32
   2e98c:	ldrtmi	r9, [r1], -fp, lsl #22
   2e990:	ldrbmi	r9, [r8], -r5, lsl #20
   2e994:			; <UNDEFINED> instruction: 0xf0002b00
   2e998:			; <UNDEFINED> instruction: 0xf7e8809d
   2e99c:	strb	lr, [r3, #-2698]!	; 0xfffff576
   2e9a0:	usat	r4, #19, sl, lsl #13
   2e9a4:			; <UNDEFINED> instruction: 0x2600499a
   2e9a8:	bls	1417c4 <ASN1_generate_nconf@plt+0x127224>
   2e9ac:	stmiapl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
   2e9b0:			; <UNDEFINED> instruction: 0x46b246b3
   2e9b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e9b8:			; <UNDEFINED> instruction: 0xf7e76818
   2e9bc:	ldrb	lr, [r3, #-3888]	; 0xfffff0d0
   2e9c0:	andsge	pc, r0, sp, asr #17
   2e9c4:			; <UNDEFINED> instruction: 0xf47f2f10
   2e9c8:	blls	15a6cc <ASN1_generate_nconf@plt+0x14012c>
   2e9cc:	bls	2002f4 <ASN1_generate_nconf@plt+0x1e5d54>
   2e9d0:	movwls	r9, #2321	; 0x911
   2e9d4:			; <UNDEFINED> instruction: 0xf7eb9b10
   2e9d8:	stmdacs	r1, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   2e9dc:	sbchi	pc, r5, r0
   2e9e0:	ldrbmi	r4, [r8], -ip, lsl #19
   2e9e4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e9e8:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   2e9ec:	ldcl	7, cr15, [r6, #928]!	; 0x3a0
   2e9f0:			; <UNDEFINED> instruction: 0x4648e53a
   2e9f4:	stmda	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e9f8:			; <UNDEFINED> instruction: 0xf1bae4db
   2e9fc:			; <UNDEFINED> instruction: 0xf43f0f00
   2ea00:	cdpcs	12, 0, cr10, cr0, cr15, {5}
   2ea04:	mcrge	4, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   2ea08:	vmla.i8	d20, d16, d3
   2ea0c:	ldmdals	r4, {r0, r1, r4, r6, r7, r9, ip}
   2ea10:			; <UNDEFINED> instruction: 0xf7e94479
   2ea14:	blmi	1ae8dac <ASN1_generate_nconf@plt+0x1ace80c>
   2ea18:	strb	r5, [r2], -fp, ror #17
   2ea1c:	blmi	1a41020 <ASN1_generate_nconf@plt+0x1a26a80>
   2ea20:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   2ea24:	strbmi	lr, [r8], -r3, asr #15
   2ea28:	stmdb	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ea2c:	strbmi	lr, [r8], -r1, asr #9
   2ea30:	stc	7, cr15, [r6], {232}	; 0xe8
   2ea34:	blmi	18e7d30 <ASN1_generate_nconf@plt+0x18cd790>
   2ea38:	bls	1c1024 <ASN1_generate_nconf@plt+0x1a6a84>
   2ea3c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2ea40:	movwls	r6, #22552	; 0x5818
   2ea44:	cdp	7, 14, cr15, cr10, cr7, {7}
   2ea48:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
   2ea4c:	ldc	7, cr15, [r2, #-940]	; 0xfffffc54
   2ea50:	ldrb	r9, [r1], -r5, lsl #22
   2ea54:	ldmdbmi	r3!, {r1, r3, r4, r6, r8, r9, fp, lr}^
   2ea58:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2ea5c:	movwls	r6, #22552	; 0x5818
   2ea60:	cdp	7, 13, cr15, cr12, cr7, {7}
   2ea64:	vmul.i8	q10, q0, q8
   2ea68:	ldmdals	r4, {r0, r1, r4, r6, r7, r9, ip}
   2ea6c:			; <UNDEFINED> instruction: 0xf7e94479
   2ea70:	blls	1a8d50 <ASN1_generate_nconf@plt+0x18e7b0>
   2ea74:	stmdbmi	sp!, {r0, r2, r4, r9, sl, sp, lr, pc}^
   2ea78:	bls	1417c4 <ASN1_generate_nconf@plt+0x127224>
   2ea7c:			; <UNDEFINED> instruction: 0xe7764479
   2ea80:			; <UNDEFINED> instruction: 0xf04f4606
   2ea84:	strbt	r0, [pc], #2049	; 2ea8c <ASN1_generate_nconf@plt+0x144ec>
   2ea88:	ldrtmi	r9, [r9], -r4, lsl #20
   2ea8c:			; <UNDEFINED> instruction: 0x46489e10
   2ea90:	bcc	46a2f8 <ASN1_generate_nconf@plt+0x44fd58>
   2ea94:	strls	r9, [r0], -r1, lsl #4
   2ea98:			; <UNDEFINED> instruction: 0xf7ff9a05
   2ea9c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   2eaa0:	blls	565fb8 <ASN1_generate_nconf@plt+0x54ba18>
   2eaa4:	blcs	562c0 <ASN1_generate_nconf@plt+0x3bd20>
   2eaa8:	svcge	0x006cf43f
   2eaac:	ldrb	r9, [r0], r5, lsl #6
   2eab0:	vmul.i8	q10, q0, <illegal reg q7.5>
   2eab4:	ldmdals	r4, {r0, r1, r4, r6, r7, r9, ip}
   2eab8:			; <UNDEFINED> instruction: 0xf7e94479
   2eabc:	blmi	1068d04 <ASN1_generate_nconf@plt+0x104e764>
   2eac0:	strb	r5, [lr, #2283]!	; 0x8eb
   2eac4:	strmi	r4, [r3], r6, lsl #12
   2eac8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2eacc:			; <UNDEFINED> instruction: 0xf8cde4cc
   2ead0:			; <UNDEFINED> instruction: 0xe777e010
   2ead4:	b	1a6ca84 <ASN1_generate_nconf@plt+0x1a524e4>
   2ead8:			; <UNDEFINED> instruction: 0xf04fe4c6
   2eadc:	bls	17b2e0 <ASN1_generate_nconf@plt+0x160d40>
   2eae0:	movwcs	r9, #4352	; 0x1100
   2eae4:			; <UNDEFINED> instruction: 0x46584631
   2eae8:	ldmib	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2eaec:			; <UNDEFINED> instruction: 0xf47f2800
   2eaf0:	blmi	d19de4 <ASN1_generate_nconf@plt+0xcff844>
   2eaf4:	stmiapl	fp!, {r7, r9, sl, lr}^
   2eaf8:			; <UNDEFINED> instruction: 0xf7eb6818
   2eafc:	ldrt	lr, [r3], #3260	; 0xcbc
   2eb00:	blmi	c01038 <ASN1_generate_nconf@plt+0xbe6a98>
   2eb04:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   2eb08:	blmi	ba87d4 <ASN1_generate_nconf@plt+0xb8e234>
   2eb0c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2eb10:	bls	20103c <ASN1_generate_nconf@plt+0x1e6a9c>
   2eb14:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2eb18:			; <UNDEFINED> instruction: 0xf7e76818
   2eb1c:	strt	lr, [r3], #3712	; 0xe80
   2eb20:	ldrbtmi	r4, [r9], #-2374	; 0xfffff6ba
   2eb24:	ldcl	7, cr15, [sl, #-928]	; 0xfffffc60
   2eb28:	ldrt	r9, [r6], r4, lsl #22
   2eb2c:	strt	r9, [r7], r5, lsl #28
   2eb30:			; <UNDEFINED> instruction: 0xf04f4b23
   2eb34:	stmdbmi	r2, {r0, fp}^
   2eb38:	stmiapl	fp!, {r9, sl, sp}^
   2eb3c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2eb40:	cdp	7, 6, cr15, cr12, cr7, {7}
   2eb44:	blmi	7e7d8c <ASN1_generate_nconf@plt+0x7cd7ec>
   2eb48:	ldmdbmi	lr!, {r1, r4, r5, r9, sl, lr}
   2eb4c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2eb50:	movwls	r6, #22552	; 0x5818
   2eb54:	cdp	7, 6, cr15, cr2, cr7, {7}
   2eb58:	vmul.i8	d20, d0, d27
   2eb5c:	ldmdals	r4, {r0, r1, r4, r6, r7, r9, ip}
   2eb60:			; <UNDEFINED> instruction: 0xf7e94479
   2eb64:	blls	1a8c5c <ASN1_generate_nconf@plt+0x18e6bc>
   2eb68:	ldmdbmi	r8!, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}
   2eb6c:			; <UNDEFINED> instruction: 0x26004658
   2eb70:			; <UNDEFINED> instruction: 0xf7e84479
   2eb74:	ldrbt	lr, [r7], #-3380	; 0xfffff2cc
   2eb78:			; <UNDEFINED> instruction: 0xf04f4b11
   2eb7c:	ldmdbmi	r4!, {r0, fp}
   2eb80:	stmiapl	fp!, {r9, sl, sp}^
   2eb84:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2eb88:	cdp	7, 4, cr15, cr8, cr7, {7}
   2eb8c:			; <UNDEFINED> instruction: 0xf7eae46c
   2eb90:	ldmdbmi	r0!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
   2eb94:	sbcsne	pc, r3, #64, 4
   2eb98:	ldrbtmi	r9, [r9], #-2068	; 0xfffff7ec
   2eb9c:	ldmda	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eba0:	stmiapl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
   2eba4:	svclt	0x0000e57d
   2eba8:	andeq	r0, r5, r4, lsl #16
   2ebac:	andeq	r1, r0, r0, ror r5
   2ebb0:	muleq	r4, sl, sp
   2ebb4:	ldrdeq	r0, [r5], -lr
   2ebb8:	andeq	ip, r2, r6, asr ip
   2ebbc:	muleq	r2, ip, ip
   2ebc0:	andeq	r1, r0, r0, lsr #11
   2ebc4:	andeq	ip, r2, ip, ror #24
   2ebc8:	andeq	ip, r2, r0, lsr #23
   2ebcc:	andeq	r0, r5, r2, asr r5
   2ebd0:	strdeq	r3, [r2], -r6
   2ebd4:	andeq	lr, r2, lr, ror fp
   2ebd8:	muleq	r4, r6, r9
   2ebdc:	andeq	ip, r2, r6, ror #18
   2ebe0:	andeq	ip, r2, lr, ror r9
   2ebe4:	andeq	ip, r2, sl, lsr #19
   2ebe8:	muleq	r2, ip, r9
   2ebec:			; <UNDEFINED> instruction: 0x000255be
   2ebf0:			; <UNDEFINED> instruction: 0x0002c9ba
   2ebf4:	andeq	ip, r2, lr, lsl #19
   2ebf8:	andeq	ip, r2, sl, lsr #17
   2ebfc:	andeq	ip, r2, lr, asr #14
   2ec00:	andeq	r7, r2, r8, lsl sl
   2ec04:	strdeq	ip, [r2], -lr
   2ec08:	muleq	r2, sl, r9
   2ec0c:	strdeq	ip, [r2], -r0
   2ec10:	andeq	ip, r2, r4, lsr r7
   2ec14:	andeq	ip, r2, r6, lsl #16
   2ec18:	andeq	ip, r2, r8, lsl #12
   2ec1c:	andeq	ip, r2, lr, ror #13
   2ec20:	andeq	ip, r2, r6, asr #12
   2ec24:	andeq	r3, r2, sl, ror #29
   2ec28:	andeq	ip, r2, ip, lsr #11
   2ec2c:	andeq	ip, r2, r0, asr #10
   2ec30:	andeq	ip, r2, r0, ror #10
   2ec34:	andeq	ip, r2, r6, lsl #9
   2ec38:	andeq	ip, r2, r6, lsr #12
   2ec3c:	andeq	ip, r2, sl, lsl r7
   2ec40:	andeq	ip, r2, r0, asr #12
   2ec44:	andeq	ip, r2, sl, ror #9
   2ec48:			; <UNDEFINED> instruction: 0x0002c4b8
   2ec4c:	andeq	ip, r2, ip, asr r6
   2ec50:	andeq	ip, r2, r4, lsl r6
   2ec54:	andeq	ip, r2, lr, ror r4
   2ec58:	svcmi	0x00f0e92d
   2ec5c:	ldcmi	0, cr11, [r1, #548]	; 0x224
   2ec60:	ldcmi	3, cr2, [r1], {0}
   2ec64:	ldrbtmi	r4, [sp], #-1689	; 0xfffff967
   2ec68:			; <UNDEFINED> instruction: 0x46cb4a90
   2ec6c:	stmdbpl	ip!, {r1, r2, r3, r6, r9, sl, lr}
   2ec70:			; <UNDEFINED> instruction: 0x464d447a
   2ec74:	stmdavs	r4!, {r2, r4, r8, r9, sl, sp}
   2ec78:			; <UNDEFINED> instruction: 0xf04f9407
   2ec7c:	movwls	r0, #25600	; 0x6400
   2ec80:	mrc2	0, 4, pc, cr0, cr14, {0}
   2ec84:	ldrbtmi	r4, [ip], #-3210	; 0xfffff376
   2ec88:			; <UNDEFINED> instruction: 0xf01f4682
   2ec8c:	strhlt	pc, [r0, #155]!	; 0x9b	; <UNPREDICTABLE>
   2ec90:	blcs	1f5da4 <ASN1_generate_nconf@plt+0x1db804>
   2ec94:	andge	sp, r2, #16318464	; 0xf90000
   2ec98:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2ec9c:			; <UNDEFINED> instruction: 0x4710441a
   2eca0:	andeq	r0, r0, r1, lsr #1
   2eca4:			; <UNDEFINED> instruction: 0xffffffeb
   2eca8:	andeq	r0, r0, r1, lsl #2
   2ecac:	andeq	r0, r0, r1, lsr #32
   2ecb0:	strdeq	r0, [r0], -sp
   2ecb4:	andeq	r0, r0, sp, ror #1
   2ecb8:	andeq	r0, r0, r7, ror #1
   2ecbc:	ldrdeq	r0, [r0], -r7
   2ecc0:			; <UNDEFINED> instruction: 0xf01f2501
   2ecc4:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   2ecc8:			; <UNDEFINED> instruction: 0xf01fd1e2
   2eccc:	mulls	r3, r9, sp
   2ecd0:	stc2	0, cr15, [ip, #124]	; 0x7c
   2ecd4:	strmi	r9, [r0], r3, lsl #22
   2ecd8:	rsble	r2, r7, r0, lsl #28
   2ecdc:			; <UNDEFINED> instruction: 0xf0402b00
   2ece0:			; <UNDEFINED> instruction: 0xf1bb80b2
   2ece4:			; <UNDEFINED> instruction: 0xf0000f00
   2ece8:	movwls	r8, #12440	; 0x3098
   2ecec:	stc	7, cr15, [lr, #932]!	; 0x3a4
   2ecf0:	andls	r9, r6, r3, lsl #22
   2ecf4:			; <UNDEFINED> instruction: 0xf0002800
   2ecf8:			; <UNDEFINED> instruction: 0x464a80bb
   2ecfc:	movwls	r4, #5721	; 0x1659
   2ed00:			; <UNDEFINED> instruction: 0xf7e89300
   2ed04:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
   2ed08:	adcshi	pc, sl, r0
   2ed0c:	stccs	8, cr9, [r0, #-24]	; 0xffffffe8
   2ed10:	adchi	pc, sl, r0
   2ed14:	stmda	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ed18:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   2ed1c:	adcshi	pc, r8, r0
   2ed20:	strtmi	r4, [sl], -r4, ror #22
   2ed24:	strcs	r4, [r0], -r4, ror #18
   2ed28:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2ed2c:			; <UNDEFINED> instruction: 0xf7e76818
   2ed30:	stmdbmi	r2!, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
   2ed34:	rsbcs	r4, sl, #40, 12	; 0x2800000
   2ed38:			; <UNDEFINED> instruction: 0xf7e84479
   2ed3c:	and	lr, r8, r0, asr pc
   2ed40:	stmiapl	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   2ed44:			; <UNDEFINED> instruction: 0x4652495f
   2ed48:	strcs	r6, [r1], -r0, lsr #16
   2ed4c:			; <UNDEFINED> instruction: 0xf7e74479
   2ed50:	stmdals	r6, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
   2ed54:	bl	fefecd08 <ASN1_generate_nconf@plt+0xfefd2768>
   2ed58:	blmi	15016cc <ASN1_generate_nconf@plt+0x14e712c>
   2ed5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ed60:	blls	208dd0 <ASN1_generate_nconf@plt+0x1ee830>
   2ed64:			; <UNDEFINED> instruction: 0xf04f405a
   2ed68:			; <UNDEFINED> instruction: 0xf0400300
   2ed6c:			; <UNDEFINED> instruction: 0x46308099
   2ed70:	pop	{r0, r3, ip, sp, pc}
   2ed74:			; <UNDEFINED> instruction: 0xf01f8ff0
   2ed78:	andcs	pc, sl, #117760	; 0x1cc00
   2ed7c:			; <UNDEFINED> instruction: 0xf7e92100
   2ed80:			; <UNDEFINED> instruction: 0x4607ecd0
   2ed84:			; <UNDEFINED> instruction: 0xf04fe781
   2ed88:	ldrb	r0, [lr, -r1, lsl #18]!
   2ed8c:	blx	1a6ae12 <ASN1_generate_nconf@plt+0x1a50872>
   2ed90:	tstcs	r0, sl, lsl #4
   2ed94:	stcl	7, cr15, [r4], {233}	; 0xe9
   2ed98:	ldrb	r4, [r6, -r3, lsl #13]!
   2ed9c:	ldrb	r2, [r4, -r1, lsl #12]!
   2eda0:	strcs	r4, [r0], -sl, asr #16
   2eda4:			; <UNDEFINED> instruction: 0xf01f4478
   2eda8:			; <UNDEFINED> instruction: 0xe7d2fd3b
   2edac:	subsle	r2, r2, r0, lsl #22
   2edb0:	stmdbcs	r0, {r0, fp, sp, lr}
   2edb4:	blmi	11e30f0 <ASN1_generate_nconf@plt+0x11c8b50>
   2edb8:	bleq	66b1f4 <ASN1_generate_nconf@plt+0x650c54>
   2edbc:			; <UNDEFINED> instruction: 0x462f46b9
   2edc0:	movwls	r4, #13435	; 0x347b
   2edc4:	strls	r4, [r5], -r3, asr #22
   2edc8:	movwls	r4, #17531	; 0x447b
   2edcc:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
   2edd0:			; <UNDEFINED> instruction: 0x4658469a
   2edd4:			; <UNDEFINED> instruction: 0xf7e9b34f
   2edd8:	movtlt	lr, #34994	; 0x88b2
   2eddc:	stmdbls	r6, {r0, r2, r4, r5, r8, r9, fp, lr}
   2ede0:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
   2ede4:	bl	196cd94 <ASN1_generate_nconf@plt+0x19527f4>
   2ede8:	ldrmi	r2, [sl], -r0, lsl #6
   2edec:	stmdals	r6, {r0, r3, r6, r9, sl, lr}
   2edf0:	ldrdvs	pc, [r0], -r8
   2edf4:			; <UNDEFINED> instruction: 0xf7e9682d
   2edf8:	ldmib	sp, {r1, r3, r4, r5, r9, fp, sp, lr, pc}^
   2edfc:	ldrbmi	r3, [r1], -r3, lsl #4
   2ee00:	strtmi	r2, [r8], -r0, lsl #16
   2ee04:	ldrmi	fp, [r3], -r8, lsl #30
   2ee08:			; <UNDEFINED> instruction: 0xf7e74632
   2ee0c:			; <UNDEFINED> instruction: 0xf858ed08
   2ee10:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
   2ee14:	mcrls	1, 0, sp, cr5, cr13, {6}
   2ee18:	blmi	aa8c8c <ASN1_generate_nconf@plt+0xa8e6ec>
   2ee1c:	stmiapl	r3!, {r0, r1, r2, r3, r5, r8, fp, lr}^
   2ee20:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2ee24:	ldcl	7, cr15, [sl], #924	; 0x39c
   2ee28:			; <UNDEFINED> instruction: 0xf7ebe793
   2ee2c:	ldrb	lr, [r4, ip, ror #17]
   2ee30:	strcs	r4, [r1], -r3, lsr #22
   2ee34:			; <UNDEFINED> instruction: 0xf8d8492a
   2ee38:	stmiapl	r3!, {sp}^
   2ee3c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2ee40:	stcl	7, cr15, [ip], #924	; 0x39c
   2ee44:	blmi	7e8c60 <ASN1_generate_nconf@plt+0x7ce6c0>
   2ee48:	stmiapl	r4!, {r1, r2, r5, r8, fp, lr}^
   2ee4c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   2ee50:	stcl	7, cr15, [r4], #924	; 0x39c
   2ee54:	blmi	6e8c34 <ASN1_generate_nconf@plt+0x6ce694>
   2ee58:	stmdbmi	r3!, {r1, r4, r6, r9, sl, lr}
   2ee5c:	ldrbtmi	r5, [r9], #-2276	; 0xfffff71c
   2ee60:			; <UNDEFINED> instruction: 0xf7e76820
   2ee64:			; <UNDEFINED> instruction: 0xe76decdc
   2ee68:	bl	ff5ece10 <ASN1_generate_nconf@plt+0xff5d2870>
   2ee6c:	ldrb	r4, [r4, -r5, lsl #12]
   2ee70:	ldmdbmi	lr, {r0, r1, r4, r8, r9, fp, lr}
   2ee74:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2ee78:			; <UNDEFINED> instruction: 0xf7e76818
   2ee7c:			; <UNDEFINED> instruction: 0xe768ecd0
   2ee80:	ldmdbmi	fp, {r0, r1, r2, r3, r8, r9, fp, lr}
   2ee84:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2ee88:			; <UNDEFINED> instruction: 0xf7e76818
   2ee8c:	strb	lr, [r0, -r8, asr #25]!
   2ee90:	ldmdbmi	r8, {r0, r1, r3, r8, r9, fp, lr}
   2ee94:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2ee98:			; <UNDEFINED> instruction: 0xf7e76818
   2ee9c:	ldrb	lr, [r8, -r0, asr #25]
   2eea0:	stmia	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2eea4:	andeq	pc, r4, r6, lsr #27
   2eea8:	andeq	r1, r0, r0, ror r5
   2eeac:	andeq	lr, r4, r4, ror #11
   2eeb0:	andeq	pc, r4, r6, lsl #27
   2eeb4:	andeq	r1, r0, r0, lsl #10
   2eeb8:	andeq	r2, r2, sl, lsl sp
   2eebc:	andeq	ip, r2, r0, ror r8
   2eec0:	andeq	r1, r0, r0, lsr #11
   2eec4:	andeq	r2, r2, ip, lsr #25
   2eec8:			; <UNDEFINED> instruction: 0x0004fcb0
   2eecc:			; <UNDEFINED> instruction: 0x0004e4b0
   2eed0:	andeq	ip, r2, r8, ror r7
   2eed4:	andeq	ip, r2, r4, ror r7
   2eed8:	andeq	ip, r2, sl, lsl #16
   2eedc:	andeq	ip, r2, ip, lsr r7
   2eee0:	andeq	ip, r2, ip, ror r7
   2eee4:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   2eee8:	andeq	ip, r2, r6, ror #13
   2eeec:	andeq	ip, r2, r6, lsl #14
   2eef0:	andeq	ip, r2, r6, lsl #14
   2eef4:	andeq	ip, r2, r6, ror #13
   2eef8:	svcmi	0x00f0e92d
   2eefc:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   2ef00:	umulllt	r4, r7, r1, sp
   2ef04:			; <UNDEFINED> instruction: 0xf50d4c91
   2ef08:	ldrbtmi	r5, [sp], #-896	; 0xfffffc80
   2ef0c:			; <UNDEFINED> instruction: 0xf10d4a90
   2ef10:	tstcc	r4, #24, 18	; 0x60000
   2ef14:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
   2ef18:			; <UNDEFINED> instruction: 0xf04f4e8e
   2ef1c:	stmdavs	r4!, {r9, fp}
   2ef20:			; <UNDEFINED> instruction: 0xf04f601c
   2ef24:			; <UNDEFINED> instruction: 0xf04f0400
   2ef28:			; <UNDEFINED> instruction: 0xf84933ff
   2ef2c:			; <UNDEFINED> instruction: 0xf01e3c08
   2ef30:			; <UNDEFINED> instruction: 0x4657fd39
   2ef34:	strcs	r4, [r2, #-1150]	; 0xfffffb82
   2ef38:			; <UNDEFINED> instruction: 0xf01f4680
   2ef3c:	strmi	pc, [r4], -r3, ror #16
   2ef40:	stccs	3, cr11, [r5], {8}
   2ef44:	addshi	pc, ip, r0, lsl #6
   2ef48:	blle	ffdb60dc <ASN1_generate_nconf@plt+0xffd9bb3c>
   2ef4c:	cfstrscs	mvf3, [r6], {1}
   2ef50:	movwge	sp, #10483	; 0x28f3
   2ef54:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   2ef58:			; <UNDEFINED> instruction: 0x47184413
   2ef5c:	ldrdeq	r0, [r0], -r7
   2ef60:			; <UNDEFINED> instruction: 0xffffffdf
   2ef64:	andeq	r0, r0, r9, asr r1
   2ef68:	andeq	r0, r0, r1, asr r1
   2ef6c:	andeq	r0, r0, r3, asr #2
   2ef70:	ldrdeq	r0, [r0], -r1
   2ef74:	andeq	r0, r0, sp, lsl r0
   2ef78:			; <UNDEFINED> instruction: 0xf844f01f
   2ef7c:	streq	pc, [r1, #-584]	; 0xfffffdb8
   2ef80:	stmdacs	r0, {r2, r9, sl, lr}
   2ef84:			; <UNDEFINED> instruction: 0xf01fd1dd
   2ef88:			; <UNDEFINED> instruction: 0x4683fc3b
   2ef8c:	stc2	0, cr15, [lr], #-124	; 0xffffff84
   2ef90:	svceq	0x0001f1bb
   2ef94:	sbchi	pc, r9, r0
   2ef98:	svceq	0x0000f1bb
   2ef9c:	adcshi	pc, sp, r0, lsl #6
   2efa0:			; <UNDEFINED> instruction: 0x462a4650
   2efa4:			; <UNDEFINED> instruction: 0xf01d2177
   2efa8:			; <UNDEFINED> instruction: 0x4680fab9
   2efac:	rsbsle	r2, r1, r0, lsl #16
   2efb0:	movweq	pc, #12872	; 0x3248	; <UNPREDICTABLE>
   2efb4:			; <UNDEFINED> instruction: 0xf000429d
   2efb8:			; <UNDEFINED> instruction: 0xf8598084
   2efbc:	blcs	3dfe4 <ASN1_generate_nconf@plt+0x23a44>
   2efc0:	bmi	19a6470 <ASN1_generate_nconf@plt+0x198bed0>
   2efc4:	strls	sl, [r3], #-2309	; 0xfffff6fb
   2efc8:	ldrbtmi	r4, [sl], #-1564	; 0xfffff9e4
   2efcc:	strls	r4, [r1, -fp, lsl #13]
   2efd0:			; <UNDEFINED> instruction: 0x96024692
   2efd4:	svcpl	0x0080f5b4
   2efd8:	svclt	0x00a84658
   2efdc:	strpl	pc, [r0], #1103	; 0x44f
   2efe0:			; <UNDEFINED> instruction: 0xf7ea4621
   2efe4:	stmdacs	r0, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
   2efe8:	addshi	pc, r2, r0, asr #6
   2efec:	movweq	pc, #4680	; 0x1248	; <UNPREDICTABLE>
   2eff0:			; <UNDEFINED> instruction: 0xd07f429d
   2eff4:	ldrbmi	r4, [r9], -r2, lsr #12
   2eff8:			; <UNDEFINED> instruction: 0xf7e94640
   2effc:	adcmi	lr, r0, #856	; 0x358
   2f000:	addhi	pc, r6, r0, asr #32
   2f004:	stccc	8, cr15, [r8], {89}	; 0x59
   2f008:			; <UNDEFINED> instruction: 0xf8491b1c
   2f00c:	stccs	12, cr4, [r0], {8}
   2f010:	svcls	0x0001dce0
   2f014:	strvs	lr, [r2], #-2525	; 0xfffff623
   2f018:	movweq	pc, #4680	; 0x1248	; <UNPREDICTABLE>
   2f01c:			; <UNDEFINED> instruction: 0xd15e429d
   2f020:	strbmi	r4, [r0], -lr, asr #18
   2f024:			; <UNDEFINED> instruction: 0xf7e84479
   2f028:	ldrsb	lr, [r8], #-170	; 0xffffff56
   2f02c:	streq	pc, [r3, #-584]	; 0xfffffdb8
   2f030:	blmi	1328e44 <ASN1_generate_nconf@plt+0x130e8a4>
   2f034:	stmdbmi	fp, {r2, r4, r5, r6, r7, fp, ip, lr}^
   2f038:	stmdavs	r0!, {r1, r6, r9, sl, lr}
   2f03c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2f040:			; <UNDEFINED> instruction: 0xf7e74479
   2f044:	stmdavs	r0!, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2f048:			; <UNDEFINED> instruction: 0xf7eb2401
   2f04c:			; <UNDEFINED> instruction: 0x4638ea14
   2f050:			; <UNDEFINED> instruction: 0xf812f01c
   2f054:			; <UNDEFINED> instruction: 0xf7ea4640
   2f058:	stmdbmi	r3, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
   2f05c:			; <UNDEFINED> instruction: 0xf50d4a3b
   2f060:	ldrbtmi	r5, [r9], #-896	; 0xfffffc80
   2f064:	stmpl	sl, {r2, r4, r8, r9, ip, sp}
   2f068:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   2f06c:			; <UNDEFINED> instruction: 0xf04f4051
   2f070:	cmnle	r7, r0, lsl #4
   2f074:			; <UNDEFINED> instruction: 0xf50d4620
   2f078:	andlt	r5, r7, r0, lsl #27
   2f07c:	svchi	0x00f0e8bd
   2f080:	ldrbpl	pc, [sp], #676	; 0x2a4	; <UNPREDICTABLE>
   2f084:			; <UNDEFINED> instruction: 0xf63f2c01
   2f088:			; <UNDEFINED> instruction: 0xf01aaf58
   2f08c:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2f090:	svcge	0x0053f47f
   2f094:			; <UNDEFINED> instruction: 0xf04f4b32
   2f098:	ldmpl	r4!, {fp}^
   2f09c:			; <UNDEFINED> instruction: 0xf01fe7d3
   2f0a0:	ldrdcs	pc, [r0, -pc]
   2f0a4:			; <UNDEFINED> instruction: 0xff48f01b
   2f0a8:	strb	r4, [r6, -r7, lsl #12]
   2f0ac:			; <UNDEFINED> instruction: 0xf9d8f01f
   2f0b0:	strb	r4, [r2, -r2, lsl #13]
   2f0b4:	strcs	r4, [r0], #-2093	; 0xfffff7d3
   2f0b8:	ldrbtmi	r4, [r8], #-1696	; 0xfffff960
   2f0bc:	blx	fec6b142 <ASN1_generate_nconf@plt+0xfec50ba2>
   2f0c0:			; <UNDEFINED> instruction: 0xf7e9e7c5
   2f0c4:			; <UNDEFINED> instruction: 0xf7e8ec8c
   2f0c8:	orrlt	lr, r0, lr, lsr #30
   2f0cc:			; <UNDEFINED> instruction: 0xf7e84641
   2f0d0:			; <UNDEFINED> instruction: 0xf859eb04
   2f0d4:	blcs	3e0fc <ASN1_generate_nconf@plt+0x23b5c>
   2f0d8:			; <UNDEFINED> instruction: 0xf73f4680
   2f0dc:	movwcs	sl, #3954	; 0xf72
   2f0e0:	ldrmi	r2, [sl], -fp, lsl #2
   2f0e4:			; <UNDEFINED> instruction: 0xf7ea4640
   2f0e8:	stmdacs	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
   2f0ec:	blmi	7663b0 <ASN1_generate_nconf@plt+0x74be10>
   2f0f0:			; <UNDEFINED> instruction: 0xe7a858f4
   2f0f4:	streq	lr, [r4, -fp, lsl #22]
   2f0f8:	and	r4, r1, lr, asr r6
   2f0fc:			; <UNDEFINED> instruction: 0xd08142b7
   2f100:	blcs	ad160 <ASN1_generate_nconf@plt+0x92bc0>
   2f104:			; <UNDEFINED> instruction: 0x46404651
   2f108:	bl	fe26d0ac <ASN1_generate_nconf@plt+0xfe252b0c>
   2f10c:	rscsle	r2, r5, r2, lsl #16
   2f110:			; <UNDEFINED> instruction: 0x7601e9dd
   2f114:	ldmpl	r4!, {r1, r4, r8, r9, fp, lr}^
   2f118:	blmi	4a8f74 <ASN1_generate_nconf@plt+0x48e9d4>
   2f11c:	ldmpl	r4!, {r2, r4, r8, fp, lr}^
   2f120:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   2f124:	bl	1eed0c8 <ASN1_generate_nconf@plt+0x1ed2b28>
   2f128:	stmdavs	r0, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   2f12c:	smlatbeq	r8, r9, r1, pc	; <UNPREDICTABLE>
   2f130:	mcr2	0, 2, pc, cr8, cr14, {0}	; <UNPREDICTABLE>
   2f134:	adcle	r2, sp, r0, lsl #16
   2f138:	stccc	8, cr15, [r8], {89}	; 0x59
   2f13c:			; <UNDEFINED> instruction: 0xf73f2b00
   2f140:	str	sl, [r7, pc, lsr #30]!
   2f144:	svc	0x009cf7e9
   2f148:	andeq	pc, r4, r2, lsl #22
   2f14c:	andeq	r1, r0, r0, ror r5
   2f150:	andeq	lr, r4, lr, asr #7
   2f154:	ldrdeq	pc, [r4], -r8
   2f158:	andeq	r6, r2, r2, lsr #16
   2f15c:	andeq	r1, r3, ip, asr r2
   2f160:	andeq	r1, r0, r0, lsr #11
   2f164:			; <UNDEFINED> instruction: 0x000229b8
   2f168:	andeq	pc, r4, sl, lsr #19
   2f16c:	andeq	lr, r4, sl, lsr #4
   2f170:	andeq	r8, r2, r4, lsr #6
   2f174:	vst2.8	{d20,d22}, [pc], r2
   2f178:	ldrbtmi	r7, [r9], #-666	; 0xfffffd66
   2f17c:	stclt	7, cr15, [ip, #-928]!	; 0xfffffc60
   2f180:	andeq	ip, r2, lr, lsl #11
   2f184:	svcmi	0x00f0e92d
   2f188:			; <UNDEFINED> instruction: 0xf64f468b
   2f18c:	bl	4b598 <ASN1_generate_nconf@plt+0x30ff8>
   2f190:			; <UNDEFINED> instruction: 0xf6cf040b
   2f194:	strmi	r7, [r0], r0, lsl #2
   2f198:	addlt	r4, r5, ip, ror #16
   2f19c:	smlatbpl	r4, r1, fp, pc	; <UNPREDICTABLE>
   2f1a0:			; <UNDEFINED> instruction: 0x461e4478
   2f1a4:			; <UNDEFINED> instruction: 0xf0214b6a
   2f1a8:			; <UNDEFINED> instruction: 0x469107ff
   2f1ac:	movwls	r4, #13435	; 0x347b
   2f1b0:	ldrhtcc	pc, [ip], -sp	; <UNPREDICTABLE>
   2f1b4:	tstcs	r1, r7, lsl #22
   2f1b8:	movwls	r1, #10855	; 0x2a67
   2f1bc:	eormi	pc, r7, r0, asr r8	; <UNPREDICTABLE>
   2f1c0:	suble	r2, r2, r0, lsl #24
   2f1c4:	and	r4, r2, sp, asr r6
   2f1c8:	stccs	8, cr6, [r0], {36}	; 0x24
   2f1cc:	bhi	9232c4 <ASN1_generate_nconf@plt+0x908d24>
   2f1d0:	mvnsle	r4, r3, asr #10
   2f1d4:	adcmi	r6, fp, #14876672	; 0xe30000
   2f1d8:			; <UNDEFINED> instruction: 0xf8d4d1f6
   2f1dc:			; <UNDEFINED> instruction: 0xf1bbb004
   2f1e0:	subsle	r0, r5, r0, lsl #30
   2f1e4:	smlsdcs	r0, fp, sl, r4
   2f1e8:	ldrbtmi	r4, [sl], #-1629	; 0xfffff9a3
   2f1ec:	strge	pc, [r4], #-2258	; 0xfffff72e
   2f1f0:			; <UNDEFINED> instruction: 0xf7e7e00e
   2f1f4:			; <UNDEFINED> instruction: 0x4603ecb2
   2f1f8:	blcs	40b20 <ASN1_generate_nconf@plt+0x26580>
   2f1fc:	stmdavs	r9!, {r3, r5, r6, ip, lr, pc}^
   2f200:	ldmda	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f204:	svclt	0x00082800
   2f208:	stmdavs	sp!, {r0, r1, r2, r3, r5, r9, sl, lr}
   2f20c:	eorsle	r2, sp, r0, lsl #26
   2f210:	tsteq	fp, r5, lsl #2	; <UNPREDICTABLE>
   2f214:			; <UNDEFINED> instruction: 0x46304652
   2f218:	mvnle	r2, r0, lsl #28
   2f21c:	strbmi	r6, [r8], -r9, ror #16
   2f220:	stmda	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f224:	mvnsle	r2, r0, lsl #16
   2f228:	ldmdbhi	fp!, {r0, r1, r2, r3, r5, r9, sl, lr}
   2f22c:	addsmi	r9, r3, #8192	; 0x2000
   2f230:	svclt	0x00889b0e
   2f234:	tstlt	r3, sl, lsr r1
   2f238:	vstrcs	s14, [r0, #-756]	; 0xfffffd0c
   2f23c:	strcs	sp, [r0, #-114]	; 0xffffff8e
   2f240:	andlt	r4, r5, r8, lsr #12
   2f244:	svchi	0x00f0e8bd
   2f248:	stmdbmi	r3, {r0, r1, r3, r5, r7, r9, sl, lr}^
   2f24c:	ldrbtmi	r2, [r9], #-20	; 0xffffffec
   2f250:	blx	fe8eb2c4 <ASN1_generate_nconf@plt+0xfe8d0d24>
   2f254:	ldrdgt	pc, [r4, -pc]
   2f258:	ldrd	pc, [r4, -pc]
   2f25c:			; <UNDEFINED> instruction: 0xf10c44fc
   2f260:	ldrbtmi	r0, [lr], #3148	; 0xc4c
   2f264:	eorpl	pc, r7, lr, asr r8	; <UNPREDICTABLE>
   2f268:	strmi	r4, [r2], r4, lsl #12
   2f26c:			; <UNDEFINED> instruction: 0x000fe8bc
   2f270:	eormi	pc, r7, lr, asr #16
   2f274:	ldrdvc	pc, [r0], -ip
   2f278:	andeq	lr, pc, sl, lsr #17
   2f27c:	andvc	pc, r0, sl, asr #17
   2f280:	andshi	pc, r0, r4, lsr #17
   2f284:	andlt	pc, ip, r4, asr #17
   2f288:	str	r6, [r6, r5, lsr #32]!
   2f28c:	bicle	r2, ip, r0, lsl #30
   2f290:	blcs	11c24 <d2i_ECPrivateKey_bio@plt-0x4a88>
   2f294:	ldmdbmi	r3!, {r0, r1, r2, r4, r5, fp, ip, lr, pc}
   2f298:	ldrbtmi	r2, [r9], #-76	; 0xffffffb4
   2f29c:	blx	1f6b310 <ASN1_generate_nconf@plt+0x1f50d70>
   2f2a0:	subcs	r4, ip, #802816	; 0xc4000
   2f2a4:			; <UNDEFINED> instruction: 0x46074479
   2f2a8:	stmia	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f2ac:			; <UNDEFINED> instruction: 0xf64f492f
   2f2b0:			; <UNDEFINED> instruction: 0x464873ff
   2f2b4:	ldrbtmi	r8, [r9], #-315	; 0xfffffec5
   2f2b8:			; <UNDEFINED> instruction: 0xf7e822ab
   2f2bc:	stmiavs	r3!, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   2f2c0:	tstlt	r3, r8, ror r0
   2f2c4:	stmdavs	r3!, {r0, r1, r2, r3, r4, sp, lr}^
   2f2c8:	eorsle	r2, sp, r0, lsl #22
   2f2cc:	str	r6, [ip, r7, lsr #1]!
   2f2d0:	ldrmi	r9, [sp], -r3, lsl #20
   2f2d4:	ldmpl	r3, {r1, r2, r5, r8, r9, fp, lr}^
   2f2d8:			; <UNDEFINED> instruction: 0xf01e681c
   2f2dc:			; <UNDEFINED> instruction: 0x4602fb5d
   2f2e0:	svceq	0x0000f1b8
   2f2e4:	blmi	92331c <ASN1_generate_nconf@plt+0x908d7c>
   2f2e8:	stmdbmi	r3!, {r0, r1, r3, r4, r5, r6, sl, lr}
   2f2ec:			; <UNDEFINED> instruction: 0xf8cd4620
   2f2f0:	ldrbtmi	r9, [r9], #-0
   2f2f4:	b	fe4ed298 <ASN1_generate_nconf@plt+0xfe4d2cf8>
   2f2f8:	andlt	r4, r5, r8, lsr #12
   2f2fc:	svchi	0x00f0e8bd
   2f300:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
   2f304:	bls	1292d0 <ASN1_generate_nconf@plt+0x10ed30>
   2f308:	blmi	678714 <ASN1_generate_nconf@plt+0x65e174>
   2f30c:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f310:	blx	10eb392 <ASN1_generate_nconf@plt+0x10d0df2>
   2f314:			; <UNDEFINED> instruction: 0x464b491a
   2f318:			; <UNDEFINED> instruction: 0x46024479
   2f31c:			; <UNDEFINED> instruction: 0xf7e74620
   2f320:			; <UNDEFINED> instruction: 0xe78dea7e
   2f324:	movwcs	r4, #6679	; 0x1a17
   2f328:			; <UNDEFINED> instruction: 0xf10772bb
   2f32c:	bhi	18ef360 <ASN1_generate_nconf@plt+0x18d4dc0>
   2f330:			; <UNDEFINED> instruction: 0x4631447a
   2f334:			; <UNDEFINED> instruction: 0xf8d23301
   2f338:	rsbhi	r2, r3, #4, 8	; 0x4000000
   2f33c:	ldmda	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f340:	andlt	r4, r5, r8, lsr #12
   2f344:	svchi	0x00f0e8bd
   2f348:	ldr	r6, [pc, r7, rrx]!
   2f34c:	andeq	r7, r5, ip, ror #5
   2f350:	andeq	pc, r4, r0, ror #16
   2f354:	andeq	r7, r5, r2, lsr #5
   2f358:	andeq	ip, r2, sl, lsr r5
   2f35c:	andeq	ip, r2, r0, lsr r7
   2f360:	andeq	r7, r5, sl, lsr #4
   2f364:	ldrdeq	ip, [r2], -sl
   2f368:	andeq	ip, r2, r8, ror #13
   2f36c:	andeq	ip, r2, r2, asr r4
   2f370:	andeq	r1, r0, r0, lsr #11
   2f374:	andeq	ip, r2, r4, lsr r4
   2f378:	andeq	ip, r2, lr, lsr #8
   2f37c:	andeq	r6, r3, r2, ror #16
   2f380:	andeq	ip, r2, r4, lsr r4
   2f384:	andeq	r7, r5, ip, asr r1
   2f388:	mvnsmi	lr, #737280	; 0xb4000
   2f38c:	ldmdbmi	fp!, {r0, r1, r2, r3, r9, sl, lr}
   2f390:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   2f394:	addlt	r4, r5, sl, lsr sl
   2f398:			; <UNDEFINED> instruction: 0xf50d4479
   2f39c:	movwcc	r5, #50048	; 0xc380
   2f3a0:	ldmcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2f3a4:	stclne	8, cr5, [r6, #552]	; 0x228
   2f3a8:	strcs	r4, [r0], #-1541	; 0xfffff9fb
   2f3ac:	andsvs	r6, sl, r2, lsl r8
   2f3b0:	andeq	pc, r0, #79	; 0x4f
   2f3b4:	ldc	7, cr15, [r4, #932]	; 0x3a4
   2f3b8:			; <UNDEFINED> instruction: 0xf8184681
   2f3bc:			; <UNDEFINED> instruction: 0xf8d90f01
   2f3c0:			; <UNDEFINED> instruction: 0xf8333000
   2f3c4:	ldrbeq	r3, [fp], #16
   2f3c8:			; <UNDEFINED> instruction: 0xf7ead552
   2f3cc:	strbmi	lr, [r6, #-2660]	; 0xfffff59c
   2f3d0:	strne	lr, [r4], #-2639	; 0xfffff5b1
   2f3d4:	mvnsle	r4, r4, lsl #8
   2f3d8:	blcs	bcdc8c <ASN1_generate_nconf@plt+0xbb36ec>
   2f3dc:	stmdami	r9!, {r3, r6, r8, ip, lr, pc}
   2f3e0:	tsteq	r9, r5, lsl #2	; <UNPREDICTABLE>
   2f3e4:	cdpge	2, 0, cr2, cr4, cr1, {0}
   2f3e8:			; <UNDEFINED> instruction: 0xf7e94478
   2f3ec:	blmi	9ea77c <ASN1_generate_nconf@plt+0x9d01dc>
   2f3f0:	blx	fec405e4 <ASN1_generate_nconf@plt+0xfec26044>
   2f3f4:	b	142d5fc <ASN1_generate_nconf@plt+0x141305c>
   2f3f8:			; <UNDEFINED> instruction: 0xf8531858
   2f3fc:			; <UNDEFINED> instruction: 0xf7e80028
   2f400:			; <UNDEFINED> instruction: 0xf1a6ef4e
   2f404:	andcs	r0, sl, #8, 2
   2f408:	strtmi	r3, [r8], #-9
   2f40c:	svc	0x00b2f7e8
   2f410:	stccc	8, cr15, [r8], {86}	; 0x56
   2f414:	mulls	r0, r3, r8
   2f418:			; <UNDEFINED> instruction: 0xf1b94605
   2f41c:			; <UNDEFINED> instruction: 0xd1270f00
   2f420:	ldrtmi	r3, [r8], -r4, lsl #28
   2f424:	addpl	pc, r0, #1325400064	; 0x4f000000
   2f428:			; <UNDEFINED> instruction: 0xf7ea4631
   2f42c:			; <UNDEFINED> instruction: 0xf5b0eb1c
   2f430:	strmi	r5, [r7], -r0, lsl #31
   2f434:	adclt	sp, sp, #28, 4	; 0xc0000001
   2f438:	stmib	sp, {r0, r5, r9, sl, lr}^
   2f43c:	strbmi	r9, [r0], -r0, lsl #10
   2f440:	ldrtmi	r4, [r2], -fp, asr #12
   2f444:	andls	pc, r7, r6, lsl #16
   2f448:	mrc2	7, 4, pc, cr12, cr15, {7}
   2f44c:			; <UNDEFINED> instruction: 0xf50d490f
   2f450:	bmi	304258 <ASN1_generate_nconf@plt+0x2e9cb8>
   2f454:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   2f458:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   2f45c:	subsmi	r6, r1, sl, lsl r8
   2f460:	andeq	pc, r0, #79	; 0x4f
   2f464:			; <UNDEFINED> instruction: 0xf50dd107
   2f468:	andlt	r5, r5, r0, lsl #27
   2f46c:	mvnshi	lr, #12386304	; 0xbd0000
   2f470:	rscscc	pc, pc, pc, asr #32
   2f474:			; <UNDEFINED> instruction: 0xf7e9e7ea
   2f478:	svclt	0x0000ee04
   2f47c:	andeq	pc, r4, r4, ror r6	; <UNPREDICTABLE>
   2f480:	andeq	r1, r0, r0, ror r5
   2f484:	andeq	r4, r2, r8, lsr #10
   2f488:	andeq	sl, r4, r0, lsl #27
   2f48c:			; <UNDEFINED> instruction: 0x0004f5b6
   2f490:	svcmi	0x00f0e92d
   2f494:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
   2f498:	tstcs	r2, r4, lsl #22
   2f49c:			; <UNDEFINED> instruction: 0x2734f8df
   2f4a0:			; <UNDEFINED> instruction: 0x3734f8df
   2f4a4:	mcr	4, 0, r4, cr8, cr10, {3}
   2f4a8:	umlalslt	r0, pc, r0, sl	; <UNPREDICTABLE>
   2f4ac:	eorlt	pc, r0, sp, asr #17
   2f4b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f4b4:			; <UNDEFINED> instruction: 0xf04f933d
   2f4b8:	movwcs	r0, #768	; 0x300
   2f4bc:			; <UNDEFINED> instruction: 0xf8df9314
   2f4c0:	ldrbtmi	r3, [fp], #-1820	; 0xfffff8e4
   2f4c4:	ldrmi	r9, [ip], -sp, lsl #6
   2f4c8:	stc2	0, cr15, [ip, #-112]!	; 0xffffff90
   2f4cc:	vmlal.s8	q9, d0, d0
   2f4d0:	cdp	3, 1, cr8, cr8, cr0, {0}
   2f4d4:	vmov	r0, s17
   2f4d8:			; <UNDEFINED> instruction: 0xf7e84a90
   2f4dc:	stmdacs	r0, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
   2f4e0:	orrshi	pc, r7, r0, asr #32
   2f4e4:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   2f4e8:	movwls	r4, #50299	; 0xc47b
   2f4ec:	movwne	pc, #4608	; 0x1200	; <UNPREDICTABLE>
   2f4f0:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   2f4f4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   2f4f8:	bcc	46ad20 <ASN1_generate_nconf@plt+0x450780>
   2f4fc:			; <UNDEFINED> instruction: 0xf94cf01b
   2f500:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   2f504:			; <UNDEFINED> instruction: 0xf8d3447b
   2f508:	strmi	r3, [r1], r8, lsl #8
   2f50c:			; <UNDEFINED> instruction: 0xf0402b00
   2f510:			; <UNDEFINED> instruction: 0xf7e882d1
   2f514:	vmla.f64	d14, d9, d6
   2f518:			; <UNDEFINED> instruction: 0x46070a90
   2f51c:			; <UNDEFINED> instruction: 0xf0002800
   2f520:			; <UNDEFINED> instruction: 0xf8df82e5
   2f524:	ldcge	6, cr5, [r4], {200}	; 0xc8
   2f528:	bhi	fe46ad90 <ASN1_generate_nconf@plt+0xfe4507f0>
   2f52c:	and	r4, pc, sp, ror r4	; <UNPREDICTABLE>
   2f530:	adcsvc	pc, r4, #1325400064	; 0x4f000000
   2f534:			; <UNDEFINED> instruction: 0xf7e84629
   2f538:			; <UNDEFINED> instruction: 0x4606ea7c
   2f53c:			; <UNDEFINED> instruction: 0xf0002800
   2f540:			; <UNDEFINED> instruction: 0x4601829f
   2f544:			; <UNDEFINED> instruction: 0xf7e94638
   2f548:	stmdacs	r0, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
   2f54c:	addshi	pc, r8, #0
   2f550:	strtmi	r4, [r0], -r1, asr #12
   2f554:	mcrr	7, 14, pc, ip, cr9	; <UNPREDICTABLE>
   2f558:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2f55c:	strtmi	sp, [r0], -r8, ror #3
   2f560:	svc	0x00bef7ea
   2f564:	beq	fe46add0 <ASN1_generate_nconf@plt+0xfe450830>
   2f568:	b	ff1ed50c <ASN1_generate_nconf@plt+0xff1d2f6c>
   2f56c:	beq	fe46add8 <ASN1_generate_nconf@plt+0xfe450838>
   2f570:	mrrc	7, 14, pc, r6, cr10	; <UNPREDICTABLE>
   2f574:	mcrne	6, 0, r9, cr3, cr5, {0}
   2f578:	vcgt.u8	d25, d0, d9
   2f57c:			; <UNDEFINED> instruction: 0xf8df80b9
   2f580:			; <UNDEFINED> instruction: 0x46312670
   2f584:			; <UNDEFINED> instruction: 0x366cf8df
   2f588:			; <UNDEFINED> instruction: 0xf8dd447a
   2f58c:	ldrbtmi	sl, [fp], #-52	; 0xffffffcc
   2f590:	cdp	3, 0, cr9, cr9, cr10, {0}
   2f594:	tstcc	r8, #16, 20	; 0x10000
   2f598:	cdp	3, 1, cr9, cr9, cr11, {0}
   2f59c:			; <UNDEFINED> instruction: 0xf7e70a90
   2f5a0:	blls	369910 <ASN1_generate_nconf@plt+0x34f370>
   2f5a4:	bcs	46ae10 <ASN1_generate_nconf@plt+0x450870>
   2f5a8:	bne	46ae10 <ASN1_generate_nconf@plt+0x450870>
   2f5ac:	bmi	46ae14 <ASN1_generate_nconf@plt+0x450874>
   2f5b0:	andcc	lr, r0, sp, asr #19
   2f5b4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx7
   2f5b8:			; <UNDEFINED> instruction: 0x46483a90
   2f5bc:	svc	0x0042f7e9
   2f5c0:	vsubl.s8	q2, d16, d16
   2f5c4:	bge	5cf804 <ASN1_generate_nconf@plt+0x5b5264>
   2f5c8:	andcs	r4, r3, r9, asr #12
   2f5cc:	stcl	7, cr15, [sl], #-924	; 0xfffffc64
   2f5d0:	vmlal.s8	q9, d0, d0
   2f5d4:	blls	6cf7f4 <ASN1_generate_nconf@plt+0x6b5254>
   2f5d8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   2f5dc:	svcmi	0x0020f5b3
   2f5e0:	rsbhi	pc, r0, #0
   2f5e4:	ldrtmi	r2, [r8], -lr, lsr #2
   2f5e8:	stmia	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f5ec:	stmdacs	r0, {r2, r9, sl, lr}
   2f5f0:			; <UNDEFINED> instruction: 0xf8dfd070
   2f5f4:	strcc	r0, [r1], #-1540	; 0xfffff9fc
   2f5f8:	ldrbtmi	r9, [r8], #-2826	; 0xfffff4f6
   2f5fc:			; <UNDEFINED> instruction: 0xf1034621
   2f600:			; <UNDEFINED> instruction: 0xf7e7080c
   2f604:	strmi	lr, [r5], -r2, ror #28
   2f608:	blls	31bb70 <ASN1_generate_nconf@plt+0x3015d0>
   2f60c:			; <UNDEFINED> instruction: 0xf0004543
   2f610:			; <UNDEFINED> instruction: 0xf858822f
   2f614:	strtmi	r0, [r1], -r4, lsl #22
   2f618:	cdp	7, 5, cr15, cr6, cr7, {7}
   2f61c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2f620:			; <UNDEFINED> instruction: 0xf8dfd1f3
   2f624:			; <UNDEFINED> instruction: 0x464815d8
   2f628:			; <UNDEFINED> instruction: 0xf7e84479
   2f62c:	strmi	lr, [r0], sl, asr #21
   2f630:			; <UNDEFINED> instruction: 0xf0002800
   2f634:	strtmi	r8, [fp], -r0, lsl #5
   2f638:	strtmi	r4, [r9], -sl, lsr #12
   2f63c:	cdp	7, 5, cr15, cr6, cr7, {7}
   2f640:	strbmi	r4, [r0], -r4, lsl #12
   2f644:	bl	feaed5f4 <ASN1_generate_nconf@plt+0xfead3054>
   2f648:	suble	r2, r3, r0, lsl #24
   2f64c:			; <UNDEFINED> instruction: 0xf7ea4620
   2f650:	stmdacs	r1, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2f654:			; <UNDEFINED> instruction: 0xf0409007
   2f658:			; <UNDEFINED> instruction: 0x4629825a
   2f65c:			; <UNDEFINED> instruction: 0xf7e74620
   2f660:	stmdavs	r3, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
   2f664:	blcs	4106c <ASN1_generate_nconf@plt+0x26acc>
   2f668:	rsbshi	pc, r5, #0
   2f66c:			; <UNDEFINED> instruction: 0xf10d4618
   2f670:			; <UNDEFINED> instruction: 0xf7ea0bb4
   2f674:			; <UNDEFINED> instruction: 0xf8dfe868
   2f678:	ldrbmi	r1, [sl], -r8, lsl #11
   2f67c:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   2f680:	strne	pc, [ip], #-2257	; 0xfffff72f
   2f684:			; <UNDEFINED> instruction: 0xf8d84684
   2f688:	strbtmi	r0, [r0], r0
   2f68c:	ldc	7, cr15, [r2, #-924]!	; 0xfffffc64
   2f690:			; <UNDEFINED> instruction: 0xf0002800
   2f694:	strls	r8, [r7, #-642]	; 0xfffffd7e
   2f698:	svceq	0x0000f1b8
   2f69c:	blls	26370c <ASN1_generate_nconf@plt+0x24916c>
   2f6a0:	blcs	7e2ac <ASN1_generate_nconf@plt+0x63d0c>
   2f6a4:	addhi	pc, r5, #64, 4
   2f6a8:			; <UNDEFINED> instruction: 0xf0339b08
   2f6ac:	svclt	0x00180302
   2f6b0:	tstle	pc, r6, ror r9	; <UNPREDICTABLE>
   2f6b4:			; <UNDEFINED> instruction: 0xf7e74640
   2f6b8:	ldrtmi	lr, [sl], -r6, ror #29
   2f6bc:	ldclvc	6, cr15, [pc], #316	; 2f800 <ASN1_generate_nconf@plt+0x15260>
   2f6c0:	smlsdcs	r1, fp, r6, r4
   2f6c4:			; <UNDEFINED> instruction: 0x7c00e9cd
   2f6c8:	stmdals	r7, {r0, r9, sl, lr}
   2f6cc:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   2f6d0:	strmi	r4, [r6], #-1064	; 0xfffffbd8
   2f6d4:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   2f6d8:			; <UNDEFINED> instruction: 0xf85a4620
   2f6dc:			; <UNDEFINED> instruction: 0xf7ea1003
   2f6e0:	ldmdbls	r5, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   2f6e4:	tstcc	r1, r9, lsl #22
   2f6e8:	addsmi	r9, r9, #1073741829	; 0x40000005
   2f6ec:	svcge	0x0055f6ff
   2f6f0:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
   2f6f4:			; <UNDEFINED> instruction: 0xf8df46cb
   2f6f8:	ldrbtmi	r3, [sl], #-1300	; 0xfffffaec
   2f6fc:			; <UNDEFINED> instruction: 0xf8df920a
   2f700:	ldrbtmi	r2, [fp], #-1296	; 0xfffffaf0
   2f704:	ldrbtmi	r9, [sl], #-1550	; 0xfffff9f2
   2f708:	svcne	0x001a920f
   2f70c:	orrvs	pc, r0, #12582912	; 0xc00000
   2f710:	tstls	r3, #536870913	; 0x20000001
   2f714:			; <UNDEFINED> instruction: 0xf8529a12
   2f718:	movwls	r3, #48900	; 0xbf04
   2f71c:	blcs	53f6c <ASN1_generate_nconf@plt+0x399cc>
   2f720:	msrhi	CPSR_sx, r0
   2f724:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2f728:	ldmeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2f72c:	strbtge	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2f730:	ldrbtmi	r4, [sl], #1147	; 0x47b
   2f734:	bcc	46af60 <ASN1_generate_nconf@plt+0x4509c0>
   2f738:			; <UNDEFINED> instruction: 0x23209a0b
   2f73c:	strbmi	r2, [r0], -r0, lsl #2
   2f740:			; <UNDEFINED> instruction: 0x46918a55
   2f744:	andls	r6, fp, #1179648	; 0x120000
   2f748:	ldmeq	r2, {r1, r3, r5, r6, r7, r8, sl, fp, ip}^
   2f74c:	cdp	7, 0, cr15, cr14, cr10, {7}
   2f750:	ldrdvs	pc, [r4], -r9
   2f754:			; <UNDEFINED> instruction: 0xf0002e00
   2f758:	ldrtmi	r8, [r4], -r0, lsl #2
   2f75c:	stmdbhi	r3!, {r0, r8, sp}
   2f760:	stmdble	r9, {r0, r2, r3, r4, r7, r9, lr}
   2f764:			; <UNDEFINED> instruction: 0xf00308da
   2f768:	blx	7038c <ASN1_generate_nconf@plt+0x55dec>
   2f76c:			; <UNDEFINED> instruction: 0xf818f303
   2f770:	movwmi	r0, #12290	; 0x3002
   2f774:	andcc	pc, r2, r8, lsl #16
   2f778:	stccs	8, cr6, [r0], {36}	; 0x24
   2f77c:	ldrbmi	sp, [fp], -pc, ror #3
   2f780:	ldrmi	r4, [r9], fp, asr #13
   2f784:	bvc	fed277f0 <ASN1_generate_nconf@plt+0xfed0d250>
   2f788:	cmple	r1, r0, lsl #22
   2f78c:	ldmdavs	fp, {r1, r3, r8, r9, fp, ip, pc}
   2f790:			; <UNDEFINED> instruction: 0xf0402b00
   2f794:	ldmdavs	r0!, {r2, r3, r4, r7, pc}^
   2f798:	sbcsvc	pc, sp, #1325400064	; 0x4f000000
   2f79c:			; <UNDEFINED> instruction: 0xf7e84651
   2f7a0:			; <UNDEFINED> instruction: 0x4630ea1e
   2f7a4:	adcsne	pc, fp, #64, 4
   2f7a8:			; <UNDEFINED> instruction: 0xf7e84651
   2f7ac:			; <UNDEFINED> instruction: 0x9e07ea18
   2f7b0:			; <UNDEFINED> instruction: 0xf0002e00
   2f7b4:			; <UNDEFINED> instruction: 0xf8bb80cf
   2f7b8:	ldmdbhi	r2!, {r1, r4, ip, lr}
   2f7bc:	adcmi	r6, sl, #3342336	; 0x330000
   2f7c0:	rscle	r9, r0, #469762048	; 0x1c000000
   2f7c4:	ldrbpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f7c8:			; <UNDEFINED> instruction: 0xf8db4648
   2f7cc:	andls	r3, r1, #12
   2f7d0:			; <UNDEFINED> instruction: 0xf8bb447d
   2f7d4:			; <UNDEFINED> instruction: 0xf8df7010
   2f7d8:	cdp	4, 1, cr2, cr8, cr8, {2}
   2f7dc:			; <UNDEFINED> instruction: 0xf8551a10
   2f7e0:	ldrbtmi	r5, [sl], #-39	; 0xffffffd9
   2f7e4:			; <UNDEFINED> instruction: 0xf7e99500
   2f7e8:			; <UNDEFINED> instruction: 0xf8dfee2e
   2f7ec:	ldrbtmi	r3, [fp], #-1080	; 0xfffffbc8
   2f7f0:	strcc	pc, [r8], #-2259	; 0xfffff72d
   2f7f4:	sbcle	r2, lr, r0, lsl #22
   2f7f8:	strbmi	r9, [fp], -sp, lsl #26
   2f7fc:	strteq	pc, [r8], #-2271	; 0xfffff721
   2f800:	strtne	pc, [r8], #-2271	; 0xfffff721
   2f804:	stmdapl	r8!, {r1, r4, r5, r6, fp, sp, lr}
   2f808:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   2f80c:	stmda	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f810:	stmdavc	r3!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
   2f814:			; <UNDEFINED> instruction: 0xf0002b00
   2f818:	stmdane	r3!, {r3, r4, r6, r8, pc}
   2f81c:	stccc	8, cr15, [r1], {19}
   2f820:			; <UNDEFINED> instruction: 0xf0402b2f
   2f824:			; <UNDEFINED> instruction: 0xf8df8170
   2f828:	ldrbtmi	r3, [fp], #-1032	; 0xfffffbf8
   2f82c:	ldrb	r9, [sp], -ip, lsl #6
   2f830:			; <UNDEFINED> instruction: 0xf00408e3
   2f834:	andcs	r0, r1, #29360128	; 0x1c00000
   2f838:	tsteq	r3, r8, lsl #22
   2f83c:	andvc	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
   2f840:	vpmax.u8	d15, d5, d2
   2f844:	andsmi	r9, pc, #8, 2
   2f848:	andle	r9, sp, r9, lsl #6
   2f84c:			; <UNDEFINED> instruction: 0xf0043401
   2f850:	stmiaeq	r3!, {r0, r1, r2, r8, sl}^
   2f854:			; <UNDEFINED> instruction: 0xf505fa02
   2f858:	tsteq	r3, r8, lsl #22
   2f85c:	andvc	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
   2f860:	mvnsle	r4, pc, lsr #4
   2f864:	strne	lr, [r8, #-2509]	; 0xfffff633
   2f868:	strls	r4, [r4], #-2290	; 0xfffff70e
   2f86c:			; <UNDEFINED> instruction: 0xc010f8bb
   2f870:	bmi	ffc80a58 <ASN1_generate_nconf@plt+0xffc664b8>
   2f874:	bcc	fe46b0dc <ASN1_generate_nconf@plt+0xfe450b3c>
   2f878:	eoreq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
   2f87c:			; <UNDEFINED> instruction: 0xf10d447a
   2f880:	mrc	12, 0, r0, cr8, cr4, {2}
   2f884:	andls	r1, r3, r0, lsl sl
   2f888:			; <UNDEFINED> instruction: 0xf8db4648
   2f88c:			; <UNDEFINED> instruction: 0xf8cd500c
   2f890:	strls	ip, [r2, #-4]
   2f894:	strls	r9, [r0, #-3340]	; 0xfffff2f4
   2f898:	ldcl	7, cr15, [r4, #932]	; 0x3a4
   2f89c:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
   2f8a0:	strcc	pc, [r8], #-2259	; 0xfffff72d
   2f8a4:			; <UNDEFINED> instruction: 0xf0402b00
   2f8a8:	strbmi	r8, [r8], -ip, asr #1
   2f8ac:	stcl	7, cr15, [sl, #-928]	; 0xfffffc60
   2f8b0:	vmlal.s8	q9, d0, d0
   2f8b4:	ldmdavs	r0!, {r0, r1, r7, pc}^
   2f8b8:			; <UNDEFINED> instruction: 0xf7e84649
   2f8bc:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   2f8c0:	adchi	pc, r4, r0, asr #5
   2f8c4:	vstrls	d9, [r9, #-32]	; 0xffffffe0
   2f8c8:	andsvc	r4, sp, sp, lsr r3
   2f8cc:	andls	lr, r4, #25952256	; 0x18c0000
   2f8d0:			; <UNDEFINED> instruction: 0xf8bb9d0f
   2f8d4:	svcls	0x000c0010
   2f8d8:	bcc	fe46b140 <ASN1_generate_nconf@plt+0xfe450ba0>
   2f8dc:	eorpl	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   2f8e0:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx8
   2f8e4:	vmov	r2, s16
   2f8e8:	strls	r1, [r3, #-2576]	; 0xfffff5f0
   2f8ec:	ldrdpl	pc, [ip], -fp
   2f8f0:	svcge	0x00159700
   2f8f4:	strvc	lr, [r1, #-2509]	; 0xfffff633
   2f8f8:	stc	7, cr15, [r4, #932]!	; 0x3a4
   2f8fc:	ldrbtmi	r4, [fp], #-3024	; 0xfffff430
   2f900:	strcc	pc, [r8], #-2259	; 0xfffff72d
   2f904:			; <UNDEFINED> instruction: 0xf0402b00
   2f908:	strbmi	r8, [r8], -r8, lsr #1
   2f90c:	ldc	7, cr15, [sl, #-928]	; 0xfffffc60
   2f910:			; <UNDEFINED> instruction: 0xf6bf2800
   2f914:			; <UNDEFINED> instruction: 0xf7eaaf40
   2f918:	stmdavs	r3, {r4, r6, r7, sl, fp, sp, lr, pc}
   2f91c:	blcs	c1138 <ASN1_generate_nconf@plt+0xa6b98>
   2f920:	svcge	0x0039f43f
   2f924:	blmi	ff216164 <ASN1_generate_nconf@plt+0xff1fbbc4>
   2f928:	andls	r3, lr, #268435456	; 0x10000000
   2f92c:	ldmpl	r3, {r0, r2, r3, r9, fp, ip, pc}^
   2f930:			; <UNDEFINED> instruction: 0xf01e681f
   2f934:			; <UNDEFINED> instruction: 0x4602f831
   2f938:	andls	r6, r8, #40, 16	; 0x280000
   2f93c:	svc	0x00b0f7e6
   2f940:	bls	24204c <ASN1_generate_nconf@plt+0x227aac>
   2f944:			; <UNDEFINED> instruction: 0x46034479
   2f948:	movwls	r4, #1592	; 0x638
   2f94c:			; <UNDEFINED> instruction: 0xf7e6464b
   2f950:	str	lr, [r0, -r6, ror #30]!
   2f954:	ldrbmi	r4, [r9], fp, asr #12
   2f958:	ldmibmi	ip!, {r0, r1, r3, r4, r7, r9, sl, lr}
   2f95c:	vmax.s8	q10, q0, q4
   2f960:	ldrbtmi	r1, [r9], #-701	; 0xfffffd43
   2f964:	ldmdb	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f968:	blcs	5659c <ASN1_generate_nconf@plt+0x3bffc>
   2f96c:	mcrge	4, 7, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   2f970:	movwcs	r9, #2578	; 0xa12
   2f974:	blls	5079c8 <ASN1_generate_nconf@plt+0x4ed428>
   2f978:			; <UNDEFINED> instruction: 0xf47f4293
   2f97c:	ldrbmi	sl, [r9], fp, asr #29
   2f980:			; <UNDEFINED> instruction: 0xee1949b3
   2f984:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   2f988:	stmdb	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f98c:			; <UNDEFINED> instruction: 0x464849b1
   2f990:	rscvc	pc, r2, #1325400064	; 0x4f000000
   2f994:			; <UNDEFINED> instruction: 0xf7e84479
   2f998:	bmi	fec29e28 <ASN1_generate_nconf@plt+0xfec0f888>
   2f99c:	ldrbtmi	r4, [sl], #-2958	; 0xfffff472
   2f9a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f9a4:	subsmi	r9, sl, sp, lsr fp
   2f9a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f9ac:	rscshi	pc, r3, r0, asr #32
   2f9b0:	eorslt	r9, pc, lr, lsl #16
   2f9b4:	blhi	16acb0 <ASN1_generate_nconf@plt+0x150710>
   2f9b8:	svchi	0x00f0e8bd
   2f9bc:	ldcl	7, cr15, [ip], #-936	; 0xfffffc58
   2f9c0:	andsls	r6, r0, r3, lsl #16
   2f9c4:			; <UNDEFINED> instruction: 0xf43f2b02
   2f9c8:	bls	3db7a8 <ASN1_generate_nconf@plt+0x3c1208>
   2f9cc:	andcc	r4, r1, #160768	; 0x27400
   2f9d0:	bls	394210 <ASN1_generate_nconf@plt+0x379c70>
   2f9d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f9d8:			; <UNDEFINED> instruction: 0xf01d9311
   2f9dc:	ldmdbls	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2f9e0:	stmdavs	r8, {r1, r9, sl, lr}
   2f9e4:			; <UNDEFINED> instruction: 0xf7e69210
   2f9e8:	ldmib	sp, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
   2f9ec:			; <UNDEFINED> instruction: 0x46012310
   2f9f0:	ldmibmi	sl, {r8, ip, pc}
   2f9f4:			; <UNDEFINED> instruction: 0x464b4618
   2f9f8:			; <UNDEFINED> instruction: 0xf7e64479
   2f9fc:	ldmdavs	r0!, {r4, r8, r9, sl, fp, sp, lr, pc}^
   2fa00:			; <UNDEFINED> instruction: 0xf7e84649
   2fa04:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
   2fa08:	svcge	0x005cf6bf
   2fa0c:	blmi	fe39624c <ASN1_generate_nconf@plt+0xfe37bcac>
   2fa10:	andls	r3, lr, #268435456	; 0x10000000
   2fa14:	ldmpl	r3, {r0, r2, r3, r9, fp, ip, pc}^
   2fa18:			; <UNDEFINED> instruction: 0xf01d681d
   2fa1c:	ldmdavs	r3!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2fa20:	andsls	r9, r0, r1, lsl r3
   2fa24:	mcrr	7, 14, pc, r8, cr10	; <UNPREDICTABLE>
   2fa28:			; <UNDEFINED> instruction: 0xf7e66800
   2fa2c:	ldmib	sp, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
   2fa30:			; <UNDEFINED> instruction: 0x46012310
   2fa34:	stmibmi	sl, {r8, ip, pc}
   2fa38:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2fa3c:	cdp	7, 14, cr15, cr14, cr6, {7}
   2fa40:	ldmdbmi	r9!, {r6, r8, r9, sl, sp, lr, pc}^
   2fa44:	blls	595a80 <ASN1_generate_nconf@plt+0x57b4e0>
   2fa48:	stmdapl	r0, {r1, r4, r5, r6, fp, sp, lr}^
   2fa4c:	stmibmi	r5, {r0, r1, r3, r6, sl, lr}
   2fa50:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   2fa54:	cdp	7, 14, cr15, cr2, cr6, {7}
   2fa58:	stmdals	sp, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
   2fa5c:	bls	58282c <ASN1_generate_nconf@plt+0x56828c>
   2fa60:	stmiapl	r3, {r0, r7, r8, fp, lr}^
   2fa64:	ldrbtmi	r4, [r9], #-1098	; 0xfffffbb6
   2fa68:			; <UNDEFINED> instruction: 0xf7e66818
   2fa6c:			; <UNDEFINED> instruction: 0xe74ceed8
   2fa70:	strcs	r4, [r0], #-2916	; 0xfffff49c
   2fa74:			; <UNDEFINED> instruction: 0xf85a4620
   2fa78:			; <UNDEFINED> instruction: 0xf7ea1003
   2fa7c:			; <UNDEFINED> instruction: 0xe630e8f0
   2fa80:			; <UNDEFINED> instruction: 0x4630497a
   2fa84:	adcsvc	pc, r5, #1325400064	; 0x4f000000
   2fa88:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
   2fa8c:			; <UNDEFINED> instruction: 0xf7e8930e
   2fa90:	bls	3a9d30 <ASN1_generate_nconf@plt+0x38f790>
   2fa94:	ldmdbmi	r6!, {r0, r1, r3, r5, r6, r8, r9, fp, lr}^
   2fa98:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   2fa9c:			; <UNDEFINED> instruction: 0xf7e76818
   2faa0:			; <UNDEFINED> instruction: 0xe76ded9e
   2faa4:	ldrtmi	r4, [r8], -r9, asr #12
   2faa8:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   2faac:			; <UNDEFINED> instruction: 0xf47f2800
   2fab0:			; <UNDEFINED> instruction: 0xe616ad99
   2fab4:	blmi	1755af0 <ASN1_generate_nconf@plt+0x173b550>
   2fab8:	vnmla.f16	s8, s16, s29
   2fabc:	stmiapl	r3, {r4, r7, r9, fp, sp}^
   2fac0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2fac4:	cdp	7, 10, cr15, cr10, cr6, {7}
   2fac8:	blmi	1b28f5c <ASN1_generate_nconf@plt+0x1b0e9bc>
   2facc:	movwls	r4, #50299	; 0xc47b
   2fad0:	andcs	lr, r1, ip, lsl #10
   2fad4:	andls	r4, lr, fp, asr fp
   2fad8:	stmdbmi	r8!, {r0, r2, r3, fp, ip, pc}^
   2fadc:	bcs	fe46b344 <ASN1_generate_nconf@plt+0xfe450da4>
   2fae0:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   2fae4:			; <UNDEFINED> instruction: 0xf7e66818
   2fae8:			; <UNDEFINED> instruction: 0xe756ee9a
   2faec:	blmi	1577af8 <ASN1_generate_nconf@plt+0x155d558>
   2faf0:	stmdals	sp, {r1, r2, r3, ip, pc}
   2faf4:	vnmla.f16	s8, s16, s5
   2faf8:	stmiapl	r3, {r4, r7, r9, fp, sp}^
   2fafc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2fb00:	cdp	7, 8, cr15, cr12, cr6, {7}
   2fb04:	blmi	18297fc <ASN1_generate_nconf@plt+0x180f25c>
   2fb08:	movwls	r4, #50299	; 0xc47b
   2fb0c:	blmi	13a8ecc <ASN1_generate_nconf@plt+0x138e92c>
   2fb10:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2fb14:			; <UNDEFINED> instruction: 0xf01d681d
   2fb18:	ldmdbmi	fp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   2fb1c:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
   2fb20:	strtmi	r4, [r8], -r2, lsl #12
   2fb24:	cdp	7, 7, cr15, cr10, cr6, {7}
   2fb28:			; <UNDEFINED> instruction: 0x46204b36
   2fb2c:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2fb30:	ldm	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fb34:	blmi	1129290 <ASN1_generate_nconf@plt+0x110ecf0>
   2fb38:	strbmi	r3, [r4], -r1, lsl #12
   2fb3c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2fb40:			; <UNDEFINED> instruction: 0xf01d681d
   2fb44:	ldmdbmi	r1, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   2fb48:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
   2fb4c:	strtmi	r4, [r8], -r2, lsl #12
   2fb50:	cdp	7, 6, cr15, cr4, cr6, {7}
   2fb54:	stmdavs	r0, {r1, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
   2fb58:	movwls	fp, #58184	; 0xe348
   2fb5c:	svc	0x0044f7e8
   2fb60:			; <UNDEFINED> instruction: 0xf10d494b
   2fb64:	blls	3b2a3c <ASN1_generate_nconf@plt+0x39849c>
   2fb68:			; <UNDEFINED> instruction: 0x465a4479
   2fb6c:	strne	pc, [ip], #-2257	; 0xfffff72f
   2fb70:			; <UNDEFINED> instruction: 0xf8d84684
   2fb74:	strbtmi	r0, [r0], r4
   2fb78:	b	e6db28 <ASN1_generate_nconf@plt+0xe53588>
   2fb7c:			; <UNDEFINED> instruction: 0xf47f2800
   2fb80:	blmi	c5b1b4 <ASN1_generate_nconf@plt+0xc40c14>
   2fb84:	stmdbmi	r3, {r0, r9, sl, ip, sp}^
   2fb88:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2fb8c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2fb90:	cdp	7, 4, cr15, cr4, cr6, {7}
   2fb94:			; <UNDEFINED> instruction: 0xf7e9e59e
   2fb98:	blmi	aea570 <ASN1_generate_nconf@plt+0xacffd0>
   2fb9c:	ldmdbmi	lr!, {r0, r9, sl, ip, sp}
   2fba0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2fba4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2fba8:	cdp	7, 3, cr15, cr8, cr6, {7}
   2fbac:			; <UNDEFINED> instruction: 0x3601e592
   2fbb0:			; <UNDEFINED> instruction: 0x4640e590
   2fbb4:	stc	7, cr15, [ip], {232}	; 0xe8
   2fbb8:			; <UNDEFINED> instruction: 0xf64f2301
   2fbbc:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
   2fbc0:	ldrbmi	r3, [fp], -r0, lsl #4
   2fbc4:			; <UNDEFINED> instruction: 0x4601463a
   2fbc8:			; <UNDEFINED> instruction: 0xf7ff9807
   2fbcc:			; <UNDEFINED> instruction: 0x4605fadb
   2fbd0:	svclt	0x0000e56a
   2fbd4:	andeq	pc, r4, r8, ror #10
   2fbd8:	andeq	r1, r0, r0, ror r5
   2fbdc:	andeq	pc, r4, sl, asr #10
   2fbe0:	andeq	r7, r2, r0, lsr #19
   2fbe4:			; <UNDEFINED> instruction: 0x0002c2ba
   2fbe8:	andeq	r6, r5, r8, lsl #31
   2fbec:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2fbf0:	andeq	ip, r2, r0, ror #4
   2fbf4:	andeq	sl, r4, r2, ror #23
   2fbf8:	andeq	r1, r3, r6, ror #3
   2fbfc:	andeq	r4, r2, r8, ror #5
   2fc00:	andeq	r6, r5, lr, lsl #28
   2fc04:	andeq	r1, r0, r0, lsr r5
   2fc08:			; <UNDEFINED> instruction: 0x000512be
   2fc0c:	andeq	r6, r5, sl, lsl #27
   2fc10:	andeq	sl, r4, sl, ror #20
   2fc14:	andeq	ip, r2, r8, asr r1
   2fc18:	ldrdeq	fp, [r2], -r6
   2fc1c:	andeq	sl, r4, r0, lsr #19
   2fc20:	andeq	ip, r2, sl, lsl #1
   2fc24:	muleq	r5, lr, ip
   2fc28:	andeq	r1, r0, r0, lsl #10
   2fc2c:	andeq	ip, r2, r0, ror r0
   2fc30:	andeq	r7, r2, lr, asr r6
   2fc34:	andeq	sl, r4, r0, lsl #18
   2fc38:	andeq	ip, r2, ip
   2fc3c:	andeq	r6, r5, lr, ror #23
   2fc40:	andeq	r6, r5, lr, lsl #23
   2fc44:	andeq	r1, r0, r0, lsr #11
   2fc48:	andeq	fp, r2, r4, asr pc
   2fc4c:	andeq	fp, r2, r6, lsr #27
   2fc50:			; <UNDEFINED> instruction: 0xfffff7eb
   2fc54:	andeq	fp, r2, r4, ror sp
   2fc58:	andeq	pc, r4, lr, rrx
   2fc5c:	andeq	fp, r2, r0, lsr #29
   2fc60:	andeq	fp, r2, sl, ror lr
   2fc64:	andeq	fp, r2, r6, lsr #28
   2fc68:	andeq	fp, r2, sl, ror #28
   2fc6c:	andeq	fp, r2, lr, ror ip
   2fc70:	andeq	sp, r2, r2, ror #12
   2fc74:	andeq	fp, r2, r0, lsl #26
   2fc78:	andeq	r0, r3, r4, lsl #15
   2fc7c:			; <UNDEFINED> instruction: 0x0002bcb2
   2fc80:	ldrdeq	fp, [r2], -r0
   2fc84:	andeq	r0, r3, r8, asr #14
   2fc88:	strdeq	fp, [r2], -lr
   2fc8c:	andeq	fp, r2, r6, lsr #25
   2fc90:	andeq	r6, r5, r4, lsr #18
   2fc94:	andeq	sp, r2, r0, ror r5
   2fc98:	andeq	sp, r2, r8, asr r5
   2fc9c:	ldrbmi	lr, [r0, sp, lsr #18]!
   2fca0:	mrrcmi	0, 8, fp, r4, cr2
   2fca4:	blmi	15390b0 <ASN1_generate_nconf@plt+0x151eb10>
   2fca8:	ldrbtmi	r4, [ip], #-1706	; 0xfffff956
   2fcac:			; <UNDEFINED> instruction: 0xf8df4a53
   2fcb0:	stmiapl	r3!, {r4, r6, r8, ip, pc}^
   2fcb4:			; <UNDEFINED> instruction: 0xf8df447a
   2fcb8:	ldrbtmi	r8, [r9], #332	; 0x14c
   2fcbc:	movwls	r6, #6171	; 0x181b
   2fcc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fcc4:	mcr2	0, 3, pc, cr14, cr13, {0}	; <UNPREDICTABLE>
   2fcc8:	ldrbtmi	r4, [r8], #3919	; 0xf4f
   2fccc:			; <UNDEFINED> instruction: 0x4606447f
   2fcd0:			; <UNDEFINED> instruction: 0xf998f01e
   2fcd4:	bicslt	r4, r8, r4, lsl #12
   2fcd8:	cfstrscs	mvf3, [r6], {1}
   2fcdc:	movwge	sp, #10488	; 0x28f8
   2fce0:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   2fce4:			; <UNDEFINED> instruction: 0x47184413
   2fce8:	muleq	r0, r7, r0
   2fcec:			; <UNDEFINED> instruction: 0xffffffe9
   2fcf0:	andeq	r0, r0, r1, ror r0
   2fcf4:	andeq	r0, r0, sp, lsl r0
   2fcf8:	andeq	r0, r0, sp, rrx
   2fcfc:	andeq	r0, r0, r5, rrx
   2fd00:	andeq	r0, r0, pc, asr r0
   2fd04:			; <UNDEFINED> instruction: 0xf97ef01e
   2fd08:	strmi	r2, [r4], -r2, lsl #10
   2fd0c:	mvnle	r2, r0, lsl #16
   2fd10:	ldc2l	0, cr15, [r6, #-120]!	; 0xffffff88
   2fd14:			; <UNDEFINED> instruction: 0xf01e4f3d
   2fd18:	ldrbtmi	pc, [pc], #-3433	; 2fd20 <ASN1_generate_nconf@plt+0x15780>	; <UNPREDICTABLE>
   2fd1c:			; <UNDEFINED> instruction: 0xf7e84606
   2fd20:			; <UNDEFINED> instruction: 0xf8c7ee1c
   2fd24:			; <UNDEFINED> instruction: 0xf7e7040c
   2fd28:	ldmdavs	r3!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   2fd2c:	streq	pc, [r4], #-2247	; 0xfffff739
   2fd30:			; <UNDEFINED> instruction: 0x4618b37b
   2fd34:			; <UNDEFINED> instruction: 0xf7ff4629
   2fd38:			; <UNDEFINED> instruction: 0xf856fbab
   2fd3c:	strmi	r3, [r4], #-3844	; 0xfffff0fc
   2fd40:	mvnsle	r2, r0, lsl #22
   2fd44:			; <UNDEFINED> instruction: 0xf8c9e00d
   2fd48:	strb	sl, [r1, r8, lsl #8]
   2fd4c:			; <UNDEFINED> instruction: 0xf8c82300
   2fd50:	ldr	r3, [sp, r0]!
   2fd54:	ldr	r2, [fp, r0, lsl #10]!
   2fd58:	strcs	r4, [r0], #-2093	; 0xfffff7d3
   2fd5c:			; <UNDEFINED> instruction: 0xf01e4478
   2fd60:	bmi	b6f2e4 <ASN1_generate_nconf@plt+0xb54d44>
   2fd64:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   2fd68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fd6c:	subsmi	r9, sl, r1, lsl #22
   2fd70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fd74:			; <UNDEFINED> instruction: 0x4620d13b
   2fd78:	pop	{r1, ip, sp, pc}
   2fd7c:	blmi	9d1d44 <ASN1_generate_nconf@plt+0x9b77a4>
   2fd80:	stmdbmi	r6!, {r1, r4, r5, r9, sl, lr}
   2fd84:	ldmpl	fp!, {sl, sp}^
   2fd88:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2fd8c:	stcl	7, cr15, [r6, #-920]	; 0xfffffc68
   2fd90:			; <UNDEFINED> instruction: 0xf7e9e7e7
   2fd94:			; <UNDEFINED> instruction: 0xf7e7e96a
   2fd98:	movwlt	lr, #35324	; 0x89fc
   2fd9c:	vmla.i8	d20, d0, d16
   2fda0:	teqcs	sl, #1342177280	; 0x50000000
   2fda4:	andcc	pc, r0, sp, lsr #17
   2fda8:			; <UNDEFINED> instruction: 0x466e4479
   2fdac:	cdp	7, 4, cr15, cr0, cr7, {7}
   2fdb0:			; <UNDEFINED> instruction: 0x46074631
   2fdb4:	b	feeedd60 <ASN1_generate_nconf@plt+0xfeed37c0>
   2fdb8:			; <UNDEFINED> instruction: 0x4629b150
   2fdbc:	blx	1a6ddc2 <ASN1_generate_nconf@plt+0x1a53822>
   2fdc0:			; <UNDEFINED> instruction: 0x46034631
   2fdc4:	ldrmi	r2, [ip], #-0
   2fdc8:	b	fec6dd74 <ASN1_generate_nconf@plt+0xfec537d4>
   2fdcc:	mvnsle	r2, r0, lsl #16
   2fdd0:			; <UNDEFINED> instruction: 0x46384914
   2fdd4:	andvc	pc, r2, #1325400064	; 0x4f000000
   2fdd8:			; <UNDEFINED> instruction: 0xf7e74479
   2fddc:	strb	lr, [r0, r0, lsl #30]
   2fde0:	b	fe56dd90 <ASN1_generate_nconf@plt+0xfe5537f0>
   2fde4:			; <UNDEFINED> instruction: 0xf7ff4629
   2fde8:			; <UNDEFINED> instruction: 0x4604fb53
   2fdec:			; <UNDEFINED> instruction: 0xf7e9e7b9
   2fdf0:	svclt	0x0000e948
   2fdf4:	andeq	lr, r4, r2, ror #26
   2fdf8:	andeq	r1, r0, r0, ror r5
   2fdfc:	ldrdeq	sp, [r4], -r0
   2fe00:	ldrdeq	r6, [r5], -r2
   2fe04:	andeq	r0, r5, lr, ror #25
   2fe08:	andeq	lr, r4, r0, asr #26
   2fe0c:	andeq	r6, r5, r2, ror r7
   2fe10:	andeq	sp, r4, r8, lsr #12
   2fe14:	andeq	lr, r4, r6, lsr #25
   2fe18:	andeq	r1, r0, r0, lsr #11
   2fe1c:	andeq	r1, r2, r0, ror ip
   2fe20:	andeq	fp, r2, r0, ror #18
   2fe24:	andeq	fp, r2, r0, lsr r9
   2fe28:	blt	1eddd8 <ASN1_generate_nconf@plt+0x1d3838>
   2fe2c:	adccs	r4, r8, #32768	; 0x8000
   2fe30:			; <UNDEFINED> instruction: 0xf7e74479
   2fe34:	svclt	0x0000bed1
   2fe38:			; <UNDEFINED> instruction: 0x0002bbbc
   2fe3c:	blmi	9026cc <ASN1_generate_nconf@plt+0x8e812c>
   2fe40:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2fe44:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   2fe48:	strtcs	r4, [sl], -r5, lsl #12
   2fe4c:	movwls	r6, #6171	; 0x181b
   2fe50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fe54:	andvs	pc, r3, sp, lsl #17
   2fe58:	bl	ff66ddfc <ASN1_generate_nconf@plt+0xff65385c>
   2fe5c:	strmi	r2, [r4], -r0, lsl #2
   2fe60:			; <UNDEFINED> instruction: 0xf7e84628
   2fe64:	ldmiblt	r8, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
   2fe68:			; <UNDEFINED> instruction: 0xf88d232e
   2fe6c:			; <UNDEFINED> instruction: 0xf10d3003
   2fe70:	andcs	r0, r1, #-1073741824	; 0xc0000000
   2fe74:			; <UNDEFINED> instruction: 0xf7e94620
   2fe78:	movwcs	lr, #2200	; 0x898
   2fe7c:			; <UNDEFINED> instruction: 0x4620461a
   2fe80:			; <UNDEFINED> instruction: 0xf7e9210b
   2fe84:	bmi	4ebc24 <ASN1_generate_nconf@plt+0x4d1684>
   2fe88:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   2fe8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fe90:	subsmi	r9, sl, r1, lsl #22
   2fe94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fe98:	andcs	sp, r1, r3, lsl r1
   2fe9c:	ldcllt	0, cr11, [r0, #-8]!
   2fea0:	svclt	0x00042801
   2fea4:			; <UNDEFINED> instruction: 0xf88d232b
   2fea8:	rscle	r3, r0, r3
   2feac:	svclt	0x00082802
   2feb0:	andvs	pc, r3, sp, lsl #17
   2feb4:	stmdacs	r3, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
   2feb8:	movwcs	fp, #44804	; 0xaf04
   2febc:	andcc	pc, r3, sp, lsl #17
   2fec0:			; <UNDEFINED> instruction: 0xf7e9e7d5
   2fec4:	svclt	0x0000e8de
   2fec8:	andeq	lr, r4, ip, asr #23
   2fecc:	andeq	r1, r0, r0, ror r5
   2fed0:	andeq	lr, r4, r2, lsl #23
   2fed4:	ldclt	7, cr15, [ip, #-920]	; 0xfffffc68
   2fed8:	addlt	fp, r3, r0, lsr r5
   2fedc:	strmi	r4, [r8], -r4, lsl #12
   2fee0:			; <UNDEFINED> instruction: 0xf7e89101
   2fee4:			; <UNDEFINED> instruction: 0x4605e9dc
   2fee8:			; <UNDEFINED> instruction: 0xf7e84620
   2feec:	addmi	lr, r5, #216, 18	; 0x360000
   2fef0:	blne	1125f14 <ASN1_generate_nconf@plt+0x110b974>
   2fef4:	stmiane	r0!, {r0, r8, fp, ip, pc}^
   2fef8:	pop	{r0, r1, ip, sp, pc}
   2fefc:			; <UNDEFINED> instruction: 0xf7ea4030
   2ff00:	mulcs	r1, fp, r9
   2ff04:	ldclt	0, cr11, [r0, #-12]!
   2ff08:	svcmi	0x00f0e92d
   2ff0c:	bmi	fef01770 <ASN1_generate_nconf@plt+0xfeee71d0>
   2ff10:	blmi	fef01978 <ASN1_generate_nconf@plt+0xfeee73d8>
   2ff14:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   2ff18:	rscge	pc, r8, #14614528	; 0xdf0000
   2ff1c:	strmi	r4, [r5], -lr, lsl #12
   2ff20:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   2ff24:	ldrdlt	pc, [r8], #-141	; 0xffffff73
   2ff28:	movwls	r6, #30747	; 0x781b
   2ff2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ff30:			; <UNDEFINED> instruction: 0xf0002800
   2ff34:	stmdavc	r3, {r1, r3, r4, r5, r7, pc}
   2ff38:	blcs	27ec00 <ASN1_generate_nconf@plt+0x264660>
   2ff3c:	ldmibmi	r2!, {r1, r2, r3, r4, r6, r8, fp, ip, lr, pc}
   2ff40:			; <UNDEFINED> instruction: 0xf1052206
   2ff44:	ldrbtmi	r0, [r9], #-2310	; 0xfffff6fa
   2ff48:	stmda	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ff4c:	teqcs	sl, r0, asr #6
   2ff50:			; <UNDEFINED> instruction: 0xf7e74628
   2ff54:	blne	10ea554 <ASN1_generate_nconf@plt+0x10cffb4>
   2ff58:	stmdacs	r0, {r0, r7, r9, sl, lr}
   2ff5c:	sbchi	pc, r1, r0
   2ff60:	strtmi	sl, [r9], -r6, lsl #16
   2ff64:			; <UNDEFINED> instruction: 0xf7e99203
   2ff68:	bls	12bcf8 <ASN1_generate_nconf@plt+0x111758>
   2ff6c:	stmdacs	r0, {r2, r9, sl, lr}
   2ff70:	teqhi	r8, r0	; <UNPREDICTABLE>
   2ff74:	ldrtmi	r2, [r1], -r0, lsl #10
   2ff78:	strtmi	r4, [sl], -fp, lsr #12
   2ff7c:	andpl	lr, r0, sp, asr #19
   2ff80:			; <UNDEFINED> instruction: 0xf7e84628
   2ff84:	stmdals	r6, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
   2ff88:	cdp	7, 14, cr15, cr14, cr8, {7}
   2ff8c:	stmdbcs	r6, {r0, r4, r5, fp, sp, lr}
   2ff90:	addshi	pc, sl, r0
   2ff94:	svceq	0x0000f1b9
   2ff98:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   2ff9c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2ffa0:			; <UNDEFINED> instruction: 0x4648499a
   2ffa4:			; <UNDEFINED> instruction: 0xf7e74479
   2ffa8:	strmi	lr, [r4], -ip, lsl #28
   2ffac:			; <UNDEFINED> instruction: 0xf0002800
   2ffb0:	tstcs	r0, pc, lsl #2
   2ffb4:	cdp	7, 13, cr15, cr14, cr7, {7}
   2ffb8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2ffbc:	sbchi	pc, sp, r0
   2ffc0:			; <UNDEFINED> instruction: 0xf7e94620
   2ffc4:			; <UNDEFINED> instruction: 0xf8d6eeec
   2ffc8:	strtmi	r9, [r8], -r0
   2ffcc:	svccc	0x00fff1b9
   2ffd0:			; <UNDEFINED> instruction: 0xf7e7d075
   2ffd4:	strmi	lr, [r1, #2916]	; 0xb64
   2ffd8:	ldmdavs	r1!, {r2, r8, r9, sl, fp, ip, sp, pc}
   2ffdc:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2ffe0:	blmi	fe324040 <ASN1_generate_nconf@plt+0xfe309aa0>
   2ffe4:	stmibmi	fp, {sl, sp}
   2ffe8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2ffec:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2fff0:	ldc	7, cr15, [r4], {230}	; 0xe6
   2fff4:			; <UNDEFINED> instruction: 0xf7e94628
   2fff8:	ldrd	lr, [r7], #-206	; 0xffffff32
   2fffc:	andcs	r2, sl, #402653184	; 0x18000000
   30000:	tstcs	r0, fp
   30004:	bl	fe36dfac <ASN1_generate_nconf@plt+0xfe353a0c>
   30008:	ldmdavs	r1!, {r8, sl, sp}
   3000c:	eorsvs	r4, r8, r1, lsl #13
   30010:			; <UNDEFINED> instruction: 0xf7eaa805
   30014:	strmi	lr, [r4], -r2, lsr #21
   30018:			; <UNDEFINED> instruction: 0xf0002800
   3001c:	movwcs	r8, #208	; 0xd0
   30020:	ldrmi	r9, [sl], -r1, lsl #8
   30024:			; <UNDEFINED> instruction: 0x46184619
   30028:	strls	sl, [r0], #-3078	; 0xfffff3fa
   3002c:	b	56dfd4 <ASN1_generate_nconf@plt+0x553a34>
   30030:	vmul.i8	q10, q0, <illegal reg q12.5>
   30034:	stmdals	r6, {r0, r1, r4, r9, sp, lr}
   30038:			; <UNDEFINED> instruction: 0xf7e74479
   3003c:			; <UNDEFINED> instruction: 0x4603ecfa
   30040:			; <UNDEFINED> instruction: 0xf8c89805
   30044:			; <UNDEFINED> instruction: 0xf7e83000
   30048:			; <UNDEFINED> instruction: 0x4659ee90
   3004c:			; <UNDEFINED> instruction: 0x4628b395
   30050:	stmda	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30054:	strtmi	r4, [r8], -r4, lsl #12
   30058:	stcl	7, cr15, [r0], #920	; 0x398
   3005c:	strtmi	r4, [r8], -r3, lsl #12
   30060:			; <UNDEFINED> instruction: 0xf7e9603b
   30064:	stccs	12, cr14, [r0], {168}	; 0xa8
   30068:			; <UNDEFINED> instruction: 0x4620d05b
   3006c:	cdp	7, 10, cr15, cr0, cr7, {7}
   30070:	stclle	8, cr2, [r2, #-0]
   30074:			; <UNDEFINED> instruction: 0xf1b96833
   30078:			; <UNDEFINED> instruction: 0xf1a33fff
   3007c:	blx	fecf0c9c <ASN1_generate_nconf@plt+0xfecd66fc>
   30080:	b	142ce94 <ASN1_generate_nconf@plt+0x14128f4>
   30084:	svclt	0x00081353
   30088:	bllt	1ef8c90 <ASN1_generate_nconf@plt+0x1ede6f0>
   3008c:	blmi	1742a20 <ASN1_generate_nconf@plt+0x1728480>
   30090:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30094:	blls	20a104 <ASN1_generate_nconf@plt+0x1efb64>
   30098:			; <UNDEFINED> instruction: 0xf04f405a
   3009c:			; <UNDEFINED> instruction: 0xf0400300
   300a0:	strtmi	r8, [r0], -fp, lsr #1
   300a4:	pop	{r0, r3, ip, sp, pc}
   300a8:			; <UNDEFINED> instruction: 0xf8d78ff0
   300ac:	mrscs	r9, (UNDEF: 6)
   300b0:			; <UNDEFINED> instruction: 0xe7ad6031
   300b4:			; <UNDEFINED> instruction: 0xf7e96830
   300b8:	strmi	lr, [r4], -lr, lsr #29
   300bc:			; <UNDEFINED> instruction: 0xf7e7e7d3
   300c0:			; <UNDEFINED> instruction: 0x4601eb1e
   300c4:			; <UNDEFINED> instruction: 0xe7a36030
   300c8:	svceq	0x0000f1b9
   300cc:			; <UNDEFINED> instruction: 0xf109d06b
   300d0:	strtmi	r0, [r9], -r1
   300d4:			; <UNDEFINED> instruction: 0xf7e8220a
   300d8:	ldmdavs	r1!, {r2, r5, r8, r9, fp, sp, lr, pc}
   300dc:	eorsvs	r4, r8, r1, lsl #13
   300e0:			; <UNDEFINED> instruction: 0x4628e796
   300e4:	ldm	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   300e8:	ldr	r4, [r9, -r2, lsl #12]!
   300ec:	strbmi	r2, [fp], -r0, lsl #10
   300f0:	andeq	pc, r3, #268435460	; 0x10000004
   300f4:	strtmi	r2, [r0], -r4, lsl #2
   300f8:			; <UNDEFINED> instruction: 0xf7e69500
   300fc:	adcmi	lr, r8, #248, 24	; 0xf800
   30100:	blmi	1127418 <ASN1_generate_nconf@plt+0x110ce78>
   30104:			; <UNDEFINED> instruction: 0xf85a4946
   30108:	ldrbtmi	r6, [r9], #-3
   3010c:			; <UNDEFINED> instruction: 0xf7e76830
   30110:	ldmdavs	r0!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
   30114:	stmib	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30118:			; <UNDEFINED> instruction: 0xf7e84620
   3011c:			; <UNDEFINED> instruction: 0x462cec30
   30120:	blmi	f29ff8 <ASN1_generate_nconf@plt+0xf0fa58>
   30124:			; <UNDEFINED> instruction: 0xf85a493f
   30128:	ldrbtmi	r5, [r9], #-3
   3012c:			; <UNDEFINED> instruction: 0xf7e76828
   30130:	stmdavs	r8!, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   30134:	ldmib	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30138:	blmi	da9fe0 <ASN1_generate_nconf@plt+0xd8fa40>
   3013c:			; <UNDEFINED> instruction: 0xf85a493a
   30140:	ldrbtmi	r5, [r9], #-3
   30144:			; <UNDEFINED> instruction: 0xf7e76828
   30148:	stmdavs	r8!, {r1, r3, r6, r9, fp, sp, lr, pc}
   3014c:	ldmib	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30150:			; <UNDEFINED> instruction: 0xf7e84620
   30154:	strcs	lr, [r0], #-3092	; 0xfffff3ec
   30158:			; <UNDEFINED> instruction: 0x4603e798
   3015c:	tstcs	r1, r2, lsl #12
   30160:			; <UNDEFINED> instruction: 0xf7e94620
   30164:			; <UNDEFINED> instruction: 0x462bedf6
   30168:	strtmi	r4, [r9], -sl, lsr #12
   3016c:			; <UNDEFINED> instruction: 0xf7e94620
   30170:	strmi	lr, [r5], -ip, lsl #25
   30174:			; <UNDEFINED> instruction: 0xf7e7b1d8
   30178:	strmi	lr, [r3], -r0, ror #16
   3017c:	ldrmi	r4, [sp], -r8, lsr #12
   30180:	svc	0x0046f7e9
   30184:			; <UNDEFINED> instruction: 0xf7e94620
   30188:	stccs	14, cr14, [r0, #-40]	; 0xffffffd8
   3018c:	svcge	0x001bf47f
   30190:			; <UNDEFINED> instruction: 0x464a4b1f
   30194:	strcs	r4, [r0], #-2341	; 0xfffff6db
   30198:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3019c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   301a0:	bl	f6e140 <ASN1_generate_nconf@plt+0xf53ba0>
   301a4:			; <UNDEFINED> instruction: 0x464de772
   301a8:	ldrdls	pc, [r0], -r7
   301ac:			; <UNDEFINED> instruction: 0x4620e730
   301b0:	ldcl	7, cr15, [r4, #932]!	; 0x3a4
   301b4:	strbmi	lr, [sp], -ip, ror #15
   301b8:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   301bc:	blmi	569e64 <ASN1_generate_nconf@plt+0x54f8c4>
   301c0:			; <UNDEFINED> instruction: 0xf85a491b
   301c4:	ldrbtmi	r3, [r9], #-3
   301c8:			; <UNDEFINED> instruction: 0xf7e76818
   301cc:	ldrb	lr, [sp, -r8, lsl #20]
   301d0:	strbmi	r4, [sl], -pc, lsl #22
   301d4:			; <UNDEFINED> instruction: 0xf85a4917
   301d8:	ldrbtmi	r3, [r9], #-3
   301dc:			; <UNDEFINED> instruction: 0xf7e66818
   301e0:	smmla	r3, lr, fp, lr
   301e4:	strtmi	r4, [fp], -sl, lsl #16
   301e8:			; <UNDEFINED> instruction: 0xf85a4913
   301ec:	ldrbtmi	r0, [r9], #-0
   301f0:			; <UNDEFINED> instruction: 0xf7e66800
   301f4:	smlald	lr, r9, r4, fp
   301f8:	svc	0x0042f7e8
   301fc:	strdeq	lr, [r4], -r6
   30200:	andeq	r1, r0, r0, ror r5
   30204:	andeq	lr, r4, sl, ror #21
   30208:			; <UNDEFINED> instruction: 0x0002bab6
   3020c:	andeq	r3, r2, ip, ror #18
   30210:	andeq	r1, r0, r0, lsr #11
   30214:	andeq	fp, r2, r0, lsr sl
   30218:			; <UNDEFINED> instruction: 0x0002b9b4
   3021c:	andeq	lr, r4, ip, ror r9
   30220:	andeq	fp, r2, sl, lsr #19
   30224:	andeq	fp, r2, r2, asr #18
   30228:	andeq	fp, r2, lr, asr #18
   3022c:	andeq	r7, r2, r0, lsl #27
   30230:	andeq	fp, r2, sl, ror r8
   30234:	andeq	r7, r2, r2, lsr #26
   30238:	andeq	fp, r2, r6, lsl r8
   3023c:			; <UNDEFINED> instruction: 0x460cb538
   30240:	ldrmi	r4, [r1], -r5, lsl #12
   30244:	ldrmi	r4, [sl], -r0, lsr #12
   30248:	blx	1fec2be <ASN1_generate_nconf@plt+0x1fd1d1e>
   3024c:	cmplt	r8, r4, lsl #12
   30250:	strtmi	r4, [r1], -r8, lsr #12
   30254:	bl	12ee1fc <ASN1_generate_nconf@plt+0x12d3c5c>
   30258:	strtmi	r4, [r0], -r5, lsl #12
   3025c:	strcs	fp, [r1, #-261]	; 0xfffffefb
   30260:	ldcl	7, cr15, [r4], {232}	; 0xe8
   30264:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   30268:	strtmi	r4, [r8], -r5, lsl #12
   3026c:	svclt	0x0000bd38
   30270:	mvnsmi	lr, sp, lsr #18
   30274:	bmi	ac1cbc <ASN1_generate_nconf@plt+0xaa771c>
   30278:	blmi	ac1af8 <ASN1_generate_nconf@plt+0xaa7558>
   3027c:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   30280:	ldmpl	r3, {r0, r3, r5, r8, r9, sl, fp, lr}^
   30284:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   30288:			; <UNDEFINED> instruction: 0xf04f9305
   3028c:	movwcs	r0, #768	; 0x300
   30290:	orrlt	r9, r0, r3, lsl #6
   30294:	strmi	r4, [r4], -sp, lsl #12
   30298:	strtmi	sl, [r8], -r4, lsl #18
   3029c:	ldm	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   302a0:	eorle	r2, r9, r2, lsl #16
   302a4:	stmdbge	r3, {r5, r9, sl, lr}
   302a8:	movwcs	r4, #1602	; 0x642
   302ac:	strcs	r9, [r0], #-1280	; 0xfffffb00
   302b0:	ldm	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   302b4:	andcs	fp, r0, r8, asr #19
   302b8:	blmi	6c2b30 <ASN1_generate_nconf@plt+0x6a8590>
   302bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   302c0:	blls	18a330 <ASN1_generate_nconf@plt+0x16fd90>
   302c4:			; <UNDEFINED> instruction: 0xf04f405a
   302c8:			; <UNDEFINED> instruction: 0xd1270300
   302cc:	pop	{r1, r2, ip, sp, pc}
   302d0:			; <UNDEFINED> instruction: 0x462181f0
   302d4:			; <UNDEFINED> instruction: 0xf7e64630
   302d8:			; <UNDEFINED> instruction: 0x4605ea3e
   302dc:	strtmi	r9, [r9], -r3, lsl #16
   302e0:	ldc2	0, cr15, [r0], #108	; 0x6c
   302e4:	stcle	8, cr2, [sp, #-0]
   302e8:	ldrtmi	r3, [r0], -r1, lsl #8
   302ec:	ldc	7, cr15, [r8, #932]	; 0x3a4
   302f0:	blle	ffbc0d08 <ASN1_generate_nconf@plt+0xffba6768>
   302f4:	ldrb	r2, [pc, r1]
   302f8:	blcs	56f10 <ASN1_generate_nconf@plt+0x3c970>
   302fc:			; <UNDEFINED> instruction: 0xf04fbf08
   30300:	strb	r0, [pc, r0, lsl #16]
   30304:	strtmi	r4, [sl], -sl, lsl #22
   30308:	ldmpl	ip!, {r1, r3, r8, fp, lr}^
   3030c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   30310:	b	fe16e2b0 <ASN1_generate_nconf@plt+0xfe153d10>
   30314:			; <UNDEFINED> instruction: 0xf7ea6820
   30318:	strb	lr, [ip, lr, lsr #17]
   3031c:	cdp	7, 11, cr15, cr0, cr8, {7}
   30320:	andeq	lr, r4, lr, lsl #15
   30324:	andeq	r1, r0, r0, ror r5
   30328:	andeq	lr, r4, r8, lsl #15
   3032c:	andeq	lr, r4, r0, asr r7
   30330:	andeq	r1, r0, r0, lsr #11
   30334:	strdeq	r5, [r2], -r0
   30338:	mvnsmi	lr, #737280	; 0xb4000
   3033c:	ldrmi	r4, [r0], -r0, lsl #13
   30340:	pkhbtmi	r4, r9, lr, lsl #12
   30344:			; <UNDEFINED> instruction: 0xf7e74615
   30348:	strmi	lr, [r4], -sl, lsr #31
   3034c:			; <UNDEFINED> instruction: 0xf7e74630
   30350:	stmdane	r3!, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   30354:	movwcc	r4, #5639	; 0x1607
   30358:	strbmi	r4, [fp, #-2062]	; 0xfffff7f2
   3035c:	stmdale	sp, {r3, r4, r5, r6, sl, lr}
   30360:	strtmi	r4, [r2], -r9, lsr #12
   30364:			; <UNDEFINED> instruction: 0xf7e84640
   30368:	ldclne	8, cr14, [sl], #-408	; 0xfffffe68
   3036c:	andeq	lr, r4, r8, lsl #22
   30370:			; <UNDEFINED> instruction: 0xf7e84631
   30374:	andcs	lr, r1, r0, ror #16
   30378:	mvnshi	lr, #12386304	; 0xbd0000
   3037c:	strtmi	r4, [fp], -r6, lsl #24
   30380:	bls	2427a0 <ASN1_generate_nconf@plt+0x228200>
   30384:	ldrbtmi	r5, [r9], #-2304	; 0xfffff700
   30388:			; <UNDEFINED> instruction: 0xf7e66800
   3038c:	andcs	lr, r0, r8, asr #20
   30390:	mvnshi	lr, #12386304	; 0xbd0000
   30394:			; <UNDEFINED> instruction: 0x0004e6b0
   30398:	andeq	r1, r0, r0, lsr #11
   3039c:	andeq	fp, r2, sl, asr #14
   303a0:	svcmi	0x00f0e92d
   303a4:			; <UNDEFINED> instruction: 0xf8df4688
   303a8:	addlt	fp, r3, r0, asr #2
   303ac:	strmi	r4, [r2], pc, asr #24
   303b0:	ldrbtmi	r4, [fp], #3663	; 0xe4f
   303b4:	svcls	0x000c447c
   303b8:			; <UNDEFINED> instruction: 0x46994615
   303bc:	andvs	pc, r6, fp, asr r8	; <UNPREDICTABLE>
   303c0:	stcls	8, cr6, [sp], {33}	; 0x21
   303c4:	stmdbcs	r0, {r4, r5, fp, sp, lr}
   303c8:	movwcs	sp, #65	; 0x41
   303cc:	ldrmi	r2, [sl], -fp, lsl #2
   303d0:	ldc	7, cr15, [lr], #932	; 0x3a4
   303d4:	suble	r2, r8, r0, lsl #26
   303d8:	strtmi	r9, [sl], -lr, lsl #22
   303dc:	orrvs	pc, r0, pc, asr #8
   303e0:	movwls	r4, #1568	; 0x620
   303e4:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
   303e8:			; <UNDEFINED> instruction: 0xffa6f7ff
   303ec:	suble	r2, ip, r0, lsl #16
   303f0:	strtmi	r4, [sl], -r1, asr #18
   303f4:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   303f8:	b	46e398 <ASN1_generate_nconf@plt+0x453df8>
   303fc:	blcs	4e490 <ASN1_generate_nconf@plt+0x33ef0>
   30400:	blcs	2e4514 <ASN1_generate_nconf@plt+0x2c9f74>
   30404:	blcs	be4528 <ASN1_generate_nconf@plt+0xbc9f88>
   30408:			; <UNDEFINED> instruction: 0x4620d058
   3040c:	svc	0x0046f7e7
   30410:	stcpl	8, cr3, [r3], #-4
   30414:	cmple	pc, sl, lsl #22
   30418:	mvnvc	lr, #32, 20	; 0x20000
   3041c:	ldrmi	r2, [r9, #512]	; 0x200
   30420:	cfstrsle	mvf5, [r8], {34}	; 0x22
   30424:	svclt	0x00a82f00
   30428:	svclt	0x00d842b8
   3042c:	mcrrle	0, 0, r2, ip, cr2
   30430:	pop	{r0, r1, ip, sp, pc}
   30434:	ldmdbmi	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30438:	ldmdavs	r0!, {r1, r3, r6, r9, sl, lr}
   3043c:			; <UNDEFINED> instruction: 0xf7e64479
   30440:	blmi	c2ac00 <ASN1_generate_nconf@plt+0xc10660>
   30444:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   30448:	tstle	lr, fp, lsr #6
   3044c:	pushmi	{r4, r5, fp, sp, lr}
   30450:	ldrbmi	r4, [r2], -r3, asr #12
   30454:			; <UNDEFINED> instruction: 0xf7e64479
   30458:	movwcs	lr, #2530	; 0x9e2
   3045c:			; <UNDEFINED> instruction: 0x461a6830
   30460:			; <UNDEFINED> instruction: 0xf7e9210b
   30464:	stccs	12, cr14, [r0, #-472]	; 0xfffffe28
   30468:	blmi	a24b48 <ASN1_generate_nconf@plt+0xa0a5a8>
   3046c:	ldrbtmi	r7, [fp], #-37	; 0xffffffdb
   30470:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
   30474:			; <UNDEFINED> instruction: 0xf44f4b25
   30478:	strtmi	r6, [r0], -r0, lsl #3
   3047c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   30480:			; <UNDEFINED> instruction: 0xf7e6681a
   30484:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   30488:			; <UNDEFINED> instruction: 0x2000d1b8
   3048c:	pop	{r0, r1, ip, sp, pc}
   30490:	movwcs	r8, #45040	; 0xaff0
   30494:			; <UNDEFINED> instruction: 0xf1b88023
   30498:	andsle	r0, r2, r0, lsl #30
   3049c:	mulcc	r0, r8, r8
   304a0:	blls	41ca94 <ASN1_generate_nconf@plt+0x4024f4>
   304a4:	vst1.16	{d20-d22}, [pc], r2
   304a8:	strtmi	r6, [r0], -r0, lsl #3
   304ac:	blmi	6550b4 <ASN1_generate_nconf@plt+0x63ab14>
   304b0:			; <UNDEFINED> instruction: 0xf7ff447b
   304b4:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   304b8:	strb	sp, [r6, r7, lsr #3]!
   304bc:	blcs	2ce650 <ASN1_generate_nconf@plt+0x2b40b0>
   304c0:	andcs	sp, r1, r3, lsr #3
   304c4:	pop	{r0, r1, ip, sp, pc}
   304c8:	ldmdbmi	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   304cc:	ldmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
   304d0:			; <UNDEFINED> instruction: 0xf7e64479
   304d4:	ldr	lr, [r4, r4, lsr #19]!
   304d8:	ldmdavs	r0!, {r0, r1, r2, r3, r8, fp, lr}
   304dc:			; <UNDEFINED> instruction: 0xf7e64479
   304e0:	mulcs	r0, lr, r9
   304e4:	svclt	0x0000e7d2
   304e8:	andeq	lr, r4, sl, asr r6
   304ec:	andeq	r6, r5, r8, ror #9
   304f0:	andeq	r1, r0, r0, lsr #11
   304f4:	muleq	r2, sl, lr
   304f8:	andeq	r1, r2, lr, asr #12
   304fc:	andeq	fp, r2, r8, asr #13
   30500:	andeq	r6, r5, r8, asr r4
   30504:	muleq	r2, r0, r6
   30508:	andeq	r6, r5, lr, lsr #8
   3050c:	andeq	r1, r0, r4, lsl #11
   30510:	ldrdeq	pc, [r2], -r0
   30514:	andeq	fp, r2, r0, ror r6
   30518:	andeq	fp, r2, r4, lsl r6
   3051c:	addlt	fp, r4, r0, ror r5
   30520:	stmib	sp, {r1, r2, r9, sl, lr}^
   30524:	movwls	r2, #4354	; 0x1102
   30528:	stmda	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3052c:	andcc	lr, r1, #3620864	; 0x374000
   30530:	strmi	r9, [r5], -r3, lsl #18
   30534:	mrc2	7, 4, pc, cr12, cr15, {7}
   30538:	stcle	14, cr1, [r4, #-16]
   3053c:			; <UNDEFINED> instruction: 0x46294630
   30540:	stcl	7, cr15, [r2], #-932	; 0xfffffc5c
   30544:	strtmi	r4, [r8], -r4, lsl #12
   30548:	stmdb	r6!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3054c:	svclt	0x00d42c00
   30550:	andcs	r2, r1, r0
   30554:	ldcllt	0, cr11, [r0, #-16]!
   30558:	addlt	fp, r4, r0, ror r5
   3055c:	stmib	sp, {r1, r2, r9, sl, lr}^
   30560:	movwls	r2, #4354	; 0x1102
   30564:	stmda	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30568:	andcc	lr, r1, #3620864	; 0x374000
   3056c:	strmi	r9, [r5], -r3, lsl #18
   30570:	mrc2	7, 3, pc, cr14, cr15, {7}
   30574:	stcle	14, cr1, [r4, #-16]
   30578:			; <UNDEFINED> instruction: 0x46294630
   3057c:	b	fe2ee528 <ASN1_generate_nconf@plt+0xfe2d3f88>
   30580:	strtmi	r4, [r8], -r4, lsl #12
   30584:	stmdb	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30588:	svclt	0x00d42c00
   3058c:	andcs	r2, r1, r0
   30590:	ldcllt	0, cr11, [r0, #-16]!
   30594:	svcmi	0x00f0e92d
   30598:	blhi	36ba54 <ASN1_generate_nconf@plt+0x3514b4>
   3059c:	stcgt	8, cr15, [r0], #-892	; 0xfffffc84
   305a0:	stcmi	8, cr15, [r0], #-892	; 0xfffffc84
   305a4:			; <UNDEFINED> instruction: 0xf8df44fc
   305a8:	vmull.s32	q5, d13, d16
   305ac:			; <UNDEFINED> instruction: 0xf8df5d84
   305b0:	bge	cff628 <ASN1_generate_nconf@plt+0xce5088>
   305b4:	andls	sl, fp, #3392	; 0xd40
   305b8:	ldrls	sl, [r3, #-3638]	; 0xfffff1ca
   305bc:			; <UNDEFINED> instruction: 0x960faf37
   305c0:			; <UNDEFINED> instruction: 0x971044fa
   305c4:	ldmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   305c8:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   305cc:	vldmdbge	ip!, {s20-s80}
   305d0:	stmdavs	r4!, {r3, r4, r5, r8, r9, sl, fp, sp, pc}
   305d4:	ldrbmi	pc, [ip, #-2253]!	; 0xfffff733	; <UNPREDICTABLE>
   305d8:	streq	pc, [r0], #-79	; 0xffffffb1
   305dc:	eorls	r2, r8, #0, 8
   305e0:	ldrtls	sl, [r3], #-3641	; 0xfffff1c7
   305e4:	bmi	fe46be0c <ASN1_generate_nconf@plt+0xfe45186c>
   305e8:	andmi	pc, r0, r9, asr #17
   305ec:	bmi	46be18 <ASN1_generate_nconf@plt+0x451878>
   305f0:	ldrtmi	lr, [r5], #-2509	; 0xfffff633
   305f4:	ldrtls	r4, [r7], #-1699	; 0xfffff95d
   305f8:			; <UNDEFINED> instruction: 0xf85a972d
   305fc:	ldrls	r3, [r2, #-3]
   30600:	strls	sl, [ip, #-3386]	; 0xfffff2c6
   30604:	ldmdbls	r2, {r0, r2, r3, r9, sl, lr}
   30608:	cfmsuba32ge	mvax0, mvax9, mvfx11, mvfx9
   3060c:			; <UNDEFINED> instruction: 0xf04f6014
   30610:			; <UNDEFINED> instruction: 0x932c32ff
   30614:	ldmdavs	fp, {r1, r3, sp, lr}
   30618:	bls	294f00 <ASN1_generate_nconf@plt+0x27a960>
   3061c:	vcge.s8	d25, d8, d1
   30620:	strls	r0, [lr], -r5, lsl #6
   30624:	andsvs	r4, r3, r6, lsl #12
   30628:	andsvs	r9, r3, ip, lsl #20
   3062c:	bls	3d56b4 <ASN1_generate_nconf@plt+0x3bb114>
   30630:			; <UNDEFINED> instruction: 0xf7e86013
   30634:			; <UNDEFINED> instruction: 0xf8dfec14
   30638:			; <UNDEFINED> instruction: 0x46292b98
   3063c:			; <UNDEFINED> instruction: 0x4603447a
   30640:			; <UNDEFINED> instruction: 0x932e4630
   30644:			; <UNDEFINED> instruction: 0xf9aef01d
   30648:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   3064c:			; <UNDEFINED> instruction: 0xf8df9327
   30650:	strtmi	r3, [r6], -r4, lsl #23
   30654:	ldrbtmi	r9, [fp], #-1067	; 0xfffffbd5
   30658:	strtls	r9, [r4], #-1066	; 0xfffffbd6
   3065c:	strtls	r9, [r9], #-1057	; 0xfffffbdf
   30660:	ldrls	r9, [ip], #-1058	; 0xfffffbde
   30664:	ldrls	r9, [r6], #-1045	; 0xfffffbeb
   30668:	strls	r9, [r4], #-1044	; 0xfffffbec
   3066c:	stmib	sp, {r0, r1, r2, r3, r4, sl, ip, pc}^
   30670:	stmib	sp, {r0, r2, r3, r4, sl, lr}^
   30674:	stmib	sp, {r0, r3, r4, sl, lr}^
   30678:	ldrls	r4, [r7], #-1061	; 0xfffffbdb
   3067c:	strtls	r9, [r3], #-1051	; 0xfffffbe5
   30680:	strmi	lr, [r6], #-2509	; 0xfffff633
   30684:	strls	r9, [sp], #-1034	; 0xfffffbf6
   30688:	movwls	r9, #33797	; 0x8405
   3068c:			; <UNDEFINED> instruction: 0xf01d9018
   30690:			; <UNDEFINED> instruction: 0x4603fcb9
   30694:	rsble	r2, r7, r0, lsl #16
   30698:	vqrdmulh.s<illegal width 8>	d2, d0, d24
   3069c:	lfmne	f0, 3, [r8], {174}	; 0xae
   306a0:	movwcc	sp, #7157	; 0x1bf5
   306a4:	ldmle	r2!, {r0, r3, r5, r8, r9, fp, sp}^
   306a8:			; <UNDEFINED> instruction: 0xf852a202
   306ac:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   306b0:	svclt	0x00004710
   306b4:	andeq	r0, r0, r5, lsr r4
   306b8:			; <UNDEFINED> instruction: 0xffffffdb
   306bc:	andeq	r0, r0, fp, ror #15
   306c0:	ldrdeq	r0, [r0], -r7
   306c4:	andeq	r0, r0, r3, asr #15
   306c8:			; <UNDEFINED> instruction: 0x000007b5
   306cc:	andeq	r0, r0, pc, lsl #15
   306d0:	andeq	r0, r0, r7, lsl #15
   306d4:	andeq	r0, r0, r1, lsr #8
   306d8:	andeq	r0, r0, r9, lsr #1
   306dc:	andeq	r0, r0, pc, ror r7
   306e0:	andeq	r0, r0, r9, ror #14
   306e4:	andeq	r0, r0, r1, ror #14
   306e8:	andeq	r0, r0, r9, asr r7
   306ec:	andeq	r0, r0, r1, asr r7
   306f0:	andeq	r0, r0, r9, asr #14
   306f4:	andeq	r0, r0, r1, asr #14
   306f8:	andeq	r0, r0, r7, lsr r7
   306fc:	andeq	r0, r0, fp, lsl r7
   30700:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   30704:	strdeq	r0, [r0], -r3
   30708:	andeq	r0, r0, sp, ror #13
   3070c:	andeq	r0, r0, r7, ror #13
   30710:	andeq	r0, r0, r1, ror #13
   30714:	ldrdeq	r0, [r0], -fp
   30718:	ldrdeq	r0, [r0], -r5
   3071c:	andeq	r0, r0, pc, asr #13
   30720:	andeq	r0, r0, r7, asr #13
   30724:			; <UNDEFINED> instruction: 0x000006b7
   30728:	andeq	r0, r0, r3, lsr #13
   3072c:	muleq	r0, fp, r6
   30730:	muleq	r0, r5, r6
   30734:	andeq	r0, r0, pc, lsl #13
   30738:	andeq	r0, r0, r9, ror r6
   3073c:	andeq	r0, r0, r3, ror r6
   30740:	andeq	r0, r0, pc, ror r6
   30744:	andeq	r0, r0, r5, asr r6
   30748:	andeq	r0, r0, r5, lsr #11
   3074c:	muleq	r0, sp, r5
   30750:	muleq	r0, r5, r5
   30754:	andeq	r0, r0, pc, lsl #11
   30758:	andeq	r0, r0, r7, ror r5
   3075c:	mrrc2	0, 1, pc, r2, cr13	; <UNPREDICTABLE>
   30760:	strmi	r2, [r3], -r1, lsl #12
   30764:	orrsle	r2, r7, r0, lsl #16
   30768:			; <UNDEFINED> instruction: 0xf84af01e
   3076c:	stmdacs	r0, {r3, ip, pc}
   30770:			; <UNDEFINED> instruction: 0x81baf040
   30774:			; <UNDEFINED> instruction: 0xf0829a14
   30778:	bls	5b1384 <ASN1_generate_nconf@plt+0x596de4>
   3077c:	teqls	r1, #-1140850688	; 0xbc000000
   30780:	svclt	0x00082a00
   30784:	blcs	3938c <ASN1_generate_nconf@plt+0x1edec>
   30788:			; <UNDEFINED> instruction: 0x83baf040
   3078c:	bls	6173e4 <ASN1_generate_nconf@plt+0x5fce44>
   30790:	bcs	55458 <ASN1_generate_nconf@plt+0x3aeb8>
   30794:	movwcs	fp, #3864	; 0xf18
   30798:	blcs	42200 <ASN1_generate_nconf@plt+0x27c60>
   3079c:			; <UNDEFINED> instruction: 0x83a2f040
   307a0:	stcls	6, cr4, [fp, #-704]	; 0xfffffd40
   307a4:			; <UNDEFINED> instruction: 0x1019e9dd
   307a8:	movwcs	lr, #63965	; 0xf9dd
   307ac:	ldrls	r6, [r9, #-2093]	; 0xfffff7d3
   307b0:	ldc2l	0, cr15, [r8, #-108]	; 0xffffff94
   307b4:			; <UNDEFINED> instruction: 0xf0002800
   307b8:	blls	591dbc <ASN1_generate_nconf@plt+0x57781c>
   307bc:			; <UNDEFINED> instruction: 0xf0402b00
   307c0:	ldmdals	r1, {r0, r4, r6, r7, sl, pc}
   307c4:	mcr2	0, 5, pc, cr12, cr11, {0}	; <UNPREDICTABLE>
   307c8:	bcc	36eb4c <ASN1_generate_nconf@plt+0x3545ac>
   307cc:			; <UNDEFINED> instruction: 0x4607447b
   307d0:	stmdacs	r0, {r3, r4, r6, sp, lr}
   307d4:	orrhi	pc, r8, #0
   307d8:	bcc	fe46c040 <ASN1_generate_nconf@plt+0xfe451aa0>
   307dc:			; <UNDEFINED> instruction: 0xf0002b00
   307e0:	blls	591688 <ASN1_generate_nconf@plt+0x5770e8>
   307e4:			; <UNDEFINED> instruction: 0xf0402b00
   307e8:	mrc	5, 0, r8, cr8, cr11, {3}
   307ec:			; <UNDEFINED> instruction: 0x21000a90
   307f0:			; <UNDEFINED> instruction: 0xff14f019
   307f4:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   307f8:			; <UNDEFINED> instruction: 0x4607447b
   307fc:	stmdacs	r0, {r3, r4, r7, sp, lr}
   30800:	cmnhi	r2, #0	; <UNPREDICTABLE>
   30804:	ldmdavs	pc, {r2, r3, r5, r9, fp, ip, pc}^	; <UNPREDICTABLE>
   30808:	ldmdavs	r2, {r0, r4, r8, r9, fp, ip, pc}
   3080c:	mulle	r9, sl, r2
   30810:			; <UNDEFINED> instruction: 0xf01c4638
   30814:	stmdacs	r0, {r0, r2, r5, sl, fp, ip, sp, lr, pc}
   30818:	mvnshi	pc, r0
   3081c:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   30820:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   30824:			; <UNDEFINED> instruction: 0xf0402f00
   30828:	ldrtmi	r8, [r8], -sl, lsl #7
   3082c:			; <UNDEFINED> instruction: 0xff5ef019
   30830:			; <UNDEFINED> instruction: 0xf0002800
   30834:			; <UNDEFINED> instruction: 0xf8d981ec
   30838:	blcs	3c840 <ASN1_generate_nconf@plt+0x222a0>
   3083c:			; <UNDEFINED> instruction: 0x83a9f000
   30840:	blcs	574b4 <ASN1_generate_nconf@plt+0x3cf14>
   30844:	orrshi	pc, r5, #0
   30848:	ldmibpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3084c:	ldmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   30850:	strcs	r2, [r1, -r0, lsl #6]
   30854:			; <UNDEFINED> instruction: 0x461a447d
   30858:	movwls	r4, #1561	; 0x619
   3085c:	strls	r4, [r1, -r8, asr #12]
   30860:	stmib	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30864:	strbmi	r6, [r8], -r9, ror #16
   30868:	ldmdb	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3086c:	stmdavs	r8!, {r0, r1, r3, r4, r9, fp, ip, pc}^
   30870:	strbmi	r2, [r9], -r0, lsl #6
   30874:	ldc	7, cr15, [r2], #-920	; 0xfffffc68
   30878:			; <UNDEFINED> instruction: 0xf0002800
   3087c:			; <UNDEFINED> instruction: 0xf8df8697
   30880:	ldrbtmi	r5, [sp], #-2408	; 0xfffff698
   30884:	biclt	r6, fp, fp, lsr #17
   30888:	ldmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   3088c:	ldrmi	r2, [sl], -r0, lsl #6
   30890:	movwls	r4, #1561	; 0x619
   30894:	strcs	r4, [r1, -r8, asr #12]
   30898:			; <UNDEFINED> instruction: 0xf7e79701
   3089c:	stmiavs	r9!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
   308a0:			; <UNDEFINED> instruction: 0xf7e64648
   308a4:			; <UNDEFINED> instruction: 0xf8dfe91e
   308a8:	stmiavs	r8!, {r2, r6, r8, fp, sp}
   308ac:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   308b0:			; <UNDEFINED> instruction: 0xf7e64649
   308b4:	stmdacs	r0, {r2, r4, sl, fp, sp, lr, pc}
   308b8:	strhi	pc, [lr], r0
   308bc:			; <UNDEFINED> instruction: 0xf8df9b0f
   308c0:	ldmdavs	fp, {r4, r5, r8, fp, ip, lr}
   308c4:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   308c8:			; <UNDEFINED> instruction: 0xf0002b00
   308cc:	movwcs	r8, #1586	; 0x632
   308d0:	blls	45551c <ASN1_generate_nconf@plt+0x43af7c>
   308d4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   308d8:	blcs	4a94c <ASN1_generate_nconf@plt+0x303ac>
   308dc:	ldrhi	pc, [r5], -r0
   308e0:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   308e4:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   308e8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   308ec:	stc	7, cr15, [ip, #-928]	; 0xfffffc60
   308f0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   308f4:	strhi	pc, [r5], -r0
   308f8:	stcl	7, cr15, [sl], {231}	; 0xe7
   308fc:			; <UNDEFINED> instruction: 0xf0002800
   30900:	blls	a12738 <ASN1_generate_nconf@plt+0x9f8198>
   30904:	svcpl	0x0080f5b3
   30908:	ldrbthi	pc, [r6], #0	; <UNPREDICTABLE>
   3090c:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   30910:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   30914:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   30918:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   3091c:	ldrbtmi	r6, [r9], #-2136	; 0xfffff7a8
   30920:	ldcl	7, cr15, [r2], #928	; 0x3a0
   30924:			; <UNDEFINED> instruction: 0xf0002800
   30928:			; <UNDEFINED> instruction: 0xf8df87ee
   3092c:	ldrbtmi	r1, [r9], #-2268	; 0xfffff724
   30930:	stc	7, cr15, [r4], {233}	; 0xe9
   30934:			; <UNDEFINED> instruction: 0xf0002800
   30938:	vqshl.s8	q12, <illegal reg q7.5>, <illegal reg q8.5>
   3093c:	cdp	3, 0, cr0, cr9, cr1, {0}
   30940:	blls	7bf388 <ASN1_generate_nconf@plt+0x7a4de8>
   30944:			; <UNDEFINED> instruction: 0xf0002b00
   30948:			; <UNDEFINED> instruction: 0xf8df8605
   3094c:	movwcs	r5, #2240	; 0x8c0
   30950:			; <UNDEFINED> instruction: 0x4619461a
   30954:	ldmdage	pc!, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   30958:	strcs	r9, [r1, -r0, lsl #6]
   3095c:	andsls	r9, r8, r1, lsl #14
   30960:	stmdb	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30964:	stmdavs	r9!, {r3, r4, fp, ip, pc}^
   30968:	ldm	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3096c:	bls	7d69d4 <ASN1_generate_nconf@plt+0x7bc434>
   30970:	strmi	r2, [r1], -r0, lsl #6
   30974:			; <UNDEFINED> instruction: 0xf7e66868
   30978:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   3097c:	strhi	pc, [r0, -r0]!
   30980:	bicslt	r9, r8, r5, lsr #16
   30984:	stmdbls	lr, {r0, r2, r3, r9, fp, ip, pc}
   30988:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3098c:	andcs	r9, r0, #0, 4
   30990:	ldrbtmi	r6, [fp], #-2057	; 0xfffff7f7
   30994:	blls	4155a0 <ASN1_generate_nconf@plt+0x3fb000>
   30998:			; <UNDEFINED> instruction: 0xf01b681b
   3099c:	blls	330738 <ASN1_generate_nconf@plt+0x316198>
   309a0:	andsvs	r4, r8, r7, lsl #12
   309a4:			; <UNDEFINED> instruction: 0xf0002800
   309a8:			; <UNDEFINED> instruction: 0xf8df85f5
   309ac:			; <UNDEFINED> instruction: 0xf8df3868
   309b0:	ldrbtmi	r1, [fp], #-2152	; 0xfffff798
   309b4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   309b8:			; <UNDEFINED> instruction: 0xf9e4f019
   309bc:	ldmdavs	pc, {r0, r1, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   309c0:	svclt	0x000c2f00
   309c4:	movwcs	r4, #1603	; 0x643
   309c8:			; <UNDEFINED> instruction: 0xf0402b00
   309cc:	cdpcs	4, 0, cr8, cr0, cr1, {5}
   309d0:	rscshi	pc, r5, #0
   309d4:			; <UNDEFINED> instruction: 0xf0002f00
   309d8:			; <UNDEFINED> instruction: 0xf7e987a6
   309dc:			; <UNDEFINED> instruction: 0x9009e8bc
   309e0:			; <UNDEFINED> instruction: 0xf0012800
   309e4:			; <UNDEFINED> instruction: 0xf8df85a6
   309e8:			; <UNDEFINED> instruction: 0xf8df3834
   309ec:	ldrbtmi	r2, [fp], #-2100	; 0xfffff7cc
   309f0:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   309f4:	ldmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}^
   309f8:	blls	301be4 <ASN1_generate_nconf@plt+0x2e7644>
   309fc:	mcr	8, 0, r6, cr10, cr11, {0}
   30a00:			; <UNDEFINED> instruction: 0xf7e83a10
   30a04:	strmi	lr, [r6], -r2, lsl #25
   30a08:			; <UNDEFINED> instruction: 0xf0012800
   30a0c:			; <UNDEFINED> instruction: 0xf8df858d
   30a10:	ldrbtmi	r1, [r9], #-2072	; 0xfffff7e8
   30a14:	ldc	7, cr15, [r2], {233}	; 0xe9
   30a18:			; <UNDEFINED> instruction: 0xf380fab0
   30a1c:	movwls	r0, #18779	; 0x495b
   30a20:	stmdavc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   30a24:	stmdapl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   30a28:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   30a2c:	ldrbtmi	r4, [sp], #-1151	; 0xfffffb81
   30a30:			; <UNDEFINED> instruction: 0x4639447a
   30a34:	andls	r6, lr, #104, 16	; 0x680000
   30a38:	stcl	7, cr15, [r6], #-928	; 0xfffffc60
   30a3c:	strmi	r9, [r6], -lr, lsl #20
   30a40:			; <UNDEFINED> instruction: 0xf0012800
   30a44:			; <UNDEFINED> instruction: 0x46018550
   30a48:			; <UNDEFINED> instruction: 0xf7e96868
   30a4c:	vmla.f16	s28, s22, s28
   30a50:	stmdacs	r0, {r4, r9, fp}
   30a54:	ldrhi	pc, [ip, #-1]!
   30a58:			; <UNDEFINED> instruction: 0x27dcf8df
   30a5c:	stmdavs	r8!, {r0, r3, r4, r5, r9, sl, lr}^
   30a60:			; <UNDEFINED> instruction: 0xf7e8447a
   30a64:	pkhtbmi	lr, r0, r2, asr #24
   30a68:			; <UNDEFINED> instruction: 0xf0012800
   30a6c:	stmdavs	r8!, {r0, r1, r3, r5, r8, sl, pc}^
   30a70:			; <UNDEFINED> instruction: 0xf7e94641
   30a74:	mcr	8, 0, lr, cr10, cr10, {7}
   30a78:	stmdacs	r0, {r4, r7, r9, fp}
   30a7c:	ldrhi	pc, [r7, #-1]
   30a80:	tstcs	r0, r9, lsl #16
   30a84:	svc	0x009cf7e8
   30a88:	blls	79d0f0 <ASN1_generate_nconf@plt+0x782b50>
   30a8c:			; <UNDEFINED> instruction: 0xf0012b00
   30a90:			; <UNDEFINED> instruction: 0x4619813d
   30a94:	bcs	fe46c300 <ASN1_generate_nconf@plt+0xfe451d60>
   30a98:	stmdals	r9, {r1, r5, r8, r9, fp, ip, pc}
   30a9c:	blx	ff3eeaa2 <ASN1_generate_nconf@plt+0xff3d4502>
   30aa0:	mrc	1, 0, fp, cr10, cr8, {1}
   30aa4:	stmdals	r9, {r4, r9, fp, ip}
   30aa8:	svc	0x00aaf7e7
   30aac:			; <UNDEFINED> instruction: 0xf0402800
   30ab0:			; <UNDEFINED> instruction: 0xf8df85a7
   30ab4:			; <UNDEFINED> instruction: 0xf85a3788
   30ab8:			; <UNDEFINED> instruction: 0xf8df5003
   30abc:	strcs	r1, [r0], -r4, lsl #15
   30ac0:	ldrtmi	r6, [r0], r8, lsr #16
   30ac4:			; <UNDEFINED> instruction: 0x96044479
   30ac8:			; <UNDEFINED> instruction: 0xf7e54637
   30acc:	movwcs	lr, #7848	; 0x1ea8
   30ad0:	eor	r9, r1, r8, lsl #6
   30ad4:	bleq	acc18 <ASN1_generate_nconf@plt+0x92678>
   30ad8:			; <UNDEFINED> instruction: 0xf8dfe5d9
   30adc:	strbmi	r1, [r0], -r8, ror #14
   30ae0:	ldrbtmi	r2, [r9], #-709	; 0xfffffd3b
   30ae4:	ldmda	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30ae8:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
   30aec:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   30af0:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
   30af4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30af8:			; <UNDEFINED> instruction: 0x464e9a18
   30afc:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   30b00:	strbmi	r4, [pc], -r8, asr #13
   30b04:	cdp	7, 8, cr15, cr10, cr5, {7}
   30b08:			; <UNDEFINED> instruction: 0xf8cd2301
   30b0c:			; <UNDEFINED> instruction: 0xf8cd9044
   30b10:			; <UNDEFINED> instruction: 0xf8cd9024
   30b14:	movwls	r9, #32784	; 0x8010
   30b18:			; <UNDEFINED> instruction: 0xf7e96828
   30b1c:			; <UNDEFINED> instruction: 0xf8dfecac
   30b20:			; <UNDEFINED> instruction: 0xf8df572c
   30b24:	ldrbtmi	r4, [sp], #-1836	; 0xfffff8d4
   30b28:	stmdavs	r8!, {r2, r3, r4, r5, r6, sl, lr}^
   30b2c:	stmib	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30b30:			; <UNDEFINED> instruction: 0xf7e668a8
   30b34:	vnmls.f16	s28, s17, s4
   30b38:			; <UNDEFINED> instruction: 0xf7e90a90
   30b3c:			; <UNDEFINED> instruction: 0x4638e930
   30b40:	stmdb	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30b44:			; <UNDEFINED> instruction: 0xf7e84640
   30b48:	blls	32b7e8 <ASN1_generate_nconf@plt+0x311248>
   30b4c:			; <UNDEFINED> instruction: 0xf7e86818
   30b50:	stmdals	r4, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   30b54:	svc	0x0012f7e7
   30b58:			; <UNDEFINED> instruction: 0xf7e99806
   30b5c:	stmdals	r7, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
   30b60:	ldm	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30b64:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   30b68:	beq	46c3d4 <ASN1_generate_nconf@plt+0x451e34>
   30b6c:			; <UNDEFINED> instruction: 0xf7e94479
   30b70:			; <UNDEFINED> instruction: 0xee19e97c
   30b74:			; <UNDEFINED> instruction: 0xf7e60a10
   30b78:	stmdals	sl, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
   30b7c:	stmdb	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30b80:			; <UNDEFINED> instruction: 0x46219b13
   30b84:	sbcscc	pc, r1, #64, 4
   30b88:			; <UNDEFINED> instruction: 0xf7e76818
   30b8c:	stmdals	r9, {r3, r5, fp, sp, lr, pc}
   30b90:	b	ff5eeb34 <ASN1_generate_nconf@plt+0xff5d4594>
   30b94:			; <UNDEFINED> instruction: 0xf7e94630
   30b98:	stmdals	r5, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
   30b9c:	b	1f6eb40 <ASN1_generate_nconf@plt+0x1f545a0>
   30ba0:			; <UNDEFINED> instruction: 0xf01a980d
   30ba4:	blls	42f550 <ASN1_generate_nconf@plt+0x414fb0>
   30ba8:	blls	48ac10 <ASN1_generate_nconf@plt+0x470670>
   30bac:	mulle	r4, r8, r2
   30bb0:	vmax.s8	d20, d0, d17
   30bb4:			; <UNDEFINED> instruction: 0xf7e732d7
   30bb8:	blls	46ac08 <ASN1_generate_nconf@plt+0x450668>
   30bbc:	strbmi	r6, [r8, #-2072]	; 0xfffff7e8
   30bc0:			; <UNDEFINED> instruction: 0xf8dfd006
   30bc4:	vmin.s8	d17, d16, d4
   30bc8:	ldrbtmi	r3, [r9], #-729	; 0xfffffd27
   30bcc:	stmda	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30bd0:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
   30bd4:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   30bd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30bdc:			; <UNDEFINED> instruction: 0xf8dd681a
   30be0:	subsmi	r3, sl, ip, ror r5
   30be4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30be8:	subshi	pc, sl, r1, asr #32
   30bec:	vadd.i8	d9, d13, d8
   30bf0:	ldc	13, cr5, [sp], #528	; 0x210
   30bf4:	pop	{r2, r3, r8, r9, fp, pc}
   30bf8:			; <UNDEFINED> instruction: 0xf2a38ff0
   30bfc:	blcs	85b78 <ASN1_generate_nconf@plt+0x6b5d8>
   30c00:	stclge	6, cr15, [r5, #-252]	; 0xffffff04
   30c04:			; <UNDEFINED> instruction: 0xf924f019
   30c08:			; <UNDEFINED> instruction: 0xf47f2800
   30c0c:			; <UNDEFINED> instruction: 0xf8dfad40
   30c10:	strmi	r3, [r1], ip, lsr #12
   30c14:	strmi	r9, [r7], -r4
   30c18:	pkhbtmi	r9, r0, r1
   30c1c:	strmi	r9, [r6], -r9
   30c20:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   30c24:	movwls	r2, #33537	; 0x8301
   30c28:			; <UNDEFINED> instruction: 0xf01de776
   30c2c:			; <UNDEFINED> instruction: 0x4649fdd9
   30c30:			; <UNDEFINED> instruction: 0xf820f01d
   30c34:			; <UNDEFINED> instruction: 0xf43f2800
   30c38:			; <UNDEFINED> instruction: 0xf8d9af57
   30c3c:			; <UNDEFINED> instruction: 0x93233000
   30c40:	strcs	lr, [r1], #-1317	; 0xfffffadb
   30c44:	str	r4, [r2, #-1574]!	; 0xfffff9da
   30c48:	stc2	0, cr15, [sl], {29}
   30c4c:	ldr	r9, [lr, #-30]	; 0xffffffe2
   30c50:	stc2	0, cr15, [r6], {29}
   30c54:	ldr	r9, [sl, #-27]	; 0xffffffe5
   30c58:	stc2	0, cr15, [r2], {29}
   30c5c:	bcc	46c4c8 <ASN1_generate_nconf@plt+0x451f28>
   30c60:	blcs	42668 <ASN1_generate_nconf@plt+0x280c8>
   30c64:	msrhi	CPSR_fc, r0
   30c68:	mulvc	r0, r8, r8
   30c6c:	and	fp, fp, pc, lsr #18
   30c70:	svcvc	0x0001f818
   30c74:			; <UNDEFINED> instruction: 0xf43f2f00
   30c78:			; <UNDEFINED> instruction: 0xf7e8af37
   30c7c:	stmdavs	r3, {r1, r4, r5, r8, fp, sp, lr, pc}
   30c80:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   30c84:	ldrbtle	r0, [r3], #1177	; 0x499
   30c88:			; <UNDEFINED> instruction: 0x4640213d
   30c8c:	b	ff86ec2c <ASN1_generate_nconf@plt+0xff85468c>
   30c90:	stmdacs	r0, {r0, r1, r9, sl, lr}
   30c94:	svcge	0x0028f43f
   30c98:	stmdbls	r8, {r6, r9, sl, lr}
   30c9c:	bl	fe8f9798 <ASN1_generate_nconf@plt+0xfe8df1f8>
   30ca0:			; <UNDEFINED> instruction: 0xf7e60808
   30ca4:	strmi	lr, [r7], -r6, asr #29
   30ca8:			; <UNDEFINED> instruction: 0xf0002800
   30cac:	strmi	r8, [r0], #285	; 0x11d
   30cb0:	andle	r4, pc, #64, 10	; 0x10000000
   30cb4:	ldmdb	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30cb8:	stmdavs	r1, {r0, r1, r6, r9, sl, lr}
   30cbc:	adcsmi	lr, fp, #2
   30cc0:	msrhi	CPSR_sxc, r0
   30cc4:	blcc	8272c <ASN1_generate_nconf@plt+0x6818c>
   30cc8:	stccs	8, cr15, [r1], {24}
   30ccc:	andscs	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
   30cd0:	ldrbtle	r0, [r4], #1170	; 0x492
   30cd4:			; <UNDEFINED> instruction: 0xf43f45b8
   30cd8:	movwcs	sl, #3840	; 0xf00
   30cdc:	beq	46c548 <ASN1_generate_nconf@plt+0x451fa8>
   30ce0:	andcc	pc, r0, r8, lsl #17
   30ce4:			; <UNDEFINED> instruction: 0xf7e84639
   30ce8:	pkhbtmi	lr, r0, r6, lsl #19
   30cec:			; <UNDEFINED> instruction: 0xf0002800
   30cf0:			; <UNDEFINED> instruction: 0xf8df8244
   30cf4:	sbccs	r1, sp, #108, 10	; 0x1b000000
   30cf8:			; <UNDEFINED> instruction: 0xf7e64479
   30cfc:			; <UNDEFINED> instruction: 0xf8dfef70
   30d00:			; <UNDEFINED> instruction: 0xf85a353c
   30d04:	ldrbt	r5, [r3], r3
   30d08:	blcs	57924 <ASN1_generate_nconf@plt+0x3d384>
   30d0c:	ldrthi	pc, [r6], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   30d10:	blx	fe9ecd8e <ASN1_generate_nconf@plt+0xfe9d27ee>
   30d14:	stmdals	r5, {r0, r9, sl, lr}
   30d18:	svc	0x00daf7e5
   30d1c:	stmdacs	r0, {r0, r2, ip, pc}
   30d20:	cfldrsge	mvf15, [r5], #508	; 0x1fc
   30d24:	movwcs	lr, #5856	; 0x16e0
   30d28:	ldrt	r9, [r0], #802	; 0x322
   30d2c:	tstls	r4, #67108864	; 0x4000000
   30d30:			; <UNDEFINED> instruction: 0xf01de4ad
   30d34:	andcs	pc, sl, #152576	; 0x25400
   30d38:			; <UNDEFINED> instruction: 0xf7e72100
   30d3c:			; <UNDEFINED> instruction: 0x9016ecf2
   30d40:	movwcs	lr, #5285	; 0x14a5
   30d44:	strt	r9, [r2], #804	; 0x324
   30d48:			; <UNDEFINED> instruction: 0x93202301
   30d4c:			; <UNDEFINED> instruction: 0xf01de49f
   30d50:	andsls	pc, sp, r7, lsl #23
   30d54:			; <UNDEFINED> instruction: 0xf01de49b
   30d58:	strmi	pc, [r1], -r3, lsl #23
   30d5c:			; <UNDEFINED> instruction: 0xf0199828
   30d60:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   30d64:	cfldrsge	mvf15, [r3], {127}	; 0x7f
   30d68:			; <UNDEFINED> instruction: 0xf01de6be
   30d6c:			; <UNDEFINED> instruction: 0xf019fb79
   30d70:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   30d74:	cfstrsge	mvf15, [fp], {127}	; 0x7f
   30d78:	vst1.32	{d30-d32}, [pc :256], r6
   30d7c:			; <UNDEFINED> instruction: 0x93275380
   30d80:	movwcs	lr, #5253	; 0x1485
   30d84:	str	r9, [r2], #789	; 0x315
   30d88:			; <UNDEFINED> instruction: 0x93212301
   30d8c:	movwcs	lr, #5247	; 0x147f
   30d90:	ldrbt	r9, [ip], #-810	; 0xfffffcd6
   30d94:			; <UNDEFINED> instruction: 0x93292301
   30d98:	movwcs	lr, #5241	; 0x1479
   30d9c:	ldrbt	r9, [r6], #-796	; 0xfffffce4
   30da0:			; <UNDEFINED> instruction: 0x932b2301
   30da4:			; <UNDEFINED> instruction: 0xf8dfe473
   30da8:	andcs	r3, r1, #188, 8	; 0xbc000000
   30dac:	andsvs	r4, sl, fp, ror r4
   30db0:	blls	229f6c <ASN1_generate_nconf@plt+0x20f9cc>
   30db4:			; <UNDEFINED> instruction: 0xf0002b00
   30db8:			; <UNDEFINED> instruction: 0xf01d80b5
   30dbc:			; <UNDEFINED> instruction: 0x4601fb51
   30dc0:			; <UNDEFINED> instruction: 0xf7e89807
   30dc4:	stmdacs	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
   30dc8:	cfstrdge	mvd15, [r1], #-508	; 0xfffffe04
   30dcc:	blls	1ea804 <ASN1_generate_nconf@plt+0x1d0264>
   30dd0:			; <UNDEFINED> instruction: 0xf0002b00
   30dd4:			; <UNDEFINED> instruction: 0xf01d80a0
   30dd8:	strmi	pc, [r1], -r3, asr #22
   30ddc:			; <UNDEFINED> instruction: 0xf7e89806
   30de0:	stmdacs	r0, {r1, r2, r6, r9, fp, sp, lr, pc}
   30de4:	cfldrdge	mvd15, [r3], {127}	; 0x7f
   30de8:			; <UNDEFINED> instruction: 0xf01de67e
   30dec:			; <UNDEFINED> instruction: 0x2601fb39
   30df0:	strb	r9, [ip], #-4
   30df4:	blx	d6ce72 <ASN1_generate_nconf@plt+0xd528d2>
   30df8:	strb	r9, [r8], #-25	; 0xffffffe7
   30dfc:	blx	c6ce7a <ASN1_generate_nconf@plt+0xc528da>
   30e00:	strb	r9, [r4], #-26	; 0xffffffe6
   30e04:	blx	b6ce82 <ASN1_generate_nconf@plt+0xb528e2>
   30e08:	strb	r9, [r0], #-31	; 0xffffffe1
   30e0c:	blx	a6ce8a <ASN1_generate_nconf@plt+0xa528ea>
   30e10:	ldrt	r9, [ip], #-38	; 0xffffffda
   30e14:	blx	96ce92 <ASN1_generate_nconf@plt+0x9528f2>
   30e18:	ldrt	r9, [r8], #-23	; 0xffffffe9
   30e1c:	blx	86ce9a <ASN1_generate_nconf@plt+0x8528fa>
   30e20:	vpmax.s8	d25, d0, d14
   30e24:			; <UNDEFINED> instruction: 0xf01c71be
   30e28:	stmdacs	r0, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   30e2c:	cfstrsge	mvf15, [pc], #-508	; 30c38 <ASN1_generate_nconf@plt+0x16698>
   30e30:			; <UNDEFINED> instruction: 0xf01de65a
   30e34:	andsls	pc, r1, r5, lsl fp	; <UNPREDICTABLE>
   30e38:			; <UNDEFINED> instruction: 0xf01de429
   30e3c:	eorls	pc, r5, r1, lsl fp	; <UNPREDICTABLE>
   30e40:			; <UNDEFINED> instruction: 0xf01de425
   30e44:			; <UNDEFINED> instruction: 0xf7e8fb0d
   30e48:	andls	lr, sl, r2, ror #26
   30e4c:			; <UNDEFINED> instruction: 0xf47f2800
   30e50:	blmi	ffedbed0 <ASN1_generate_nconf@plt+0xffec1930>
   30e54:			; <UNDEFINED> instruction: 0xf8df682a
   30e58:			; <UNDEFINED> instruction: 0xf85a1410
   30e5c:	ldrbtmi	r5, [r9], #-3
   30e60:			; <UNDEFINED> instruction: 0xf7e56828
   30e64:			; <UNDEFINED> instruction: 0xe643ecdc
   30e68:	blx	ffeecee4 <ASN1_generate_nconf@plt+0xffed2944>
   30e6c:			; <UNDEFINED> instruction: 0xf01a2100
   30e70:	andls	pc, sp, r3, ror #16
   30e74:			; <UNDEFINED> instruction: 0xf01de40b
   30e78:	bls	36fa4c <ASN1_generate_nconf@plt+0x3554ac>
   30e7c:			; <UNDEFINED> instruction: 0xf01c2102
   30e80:	stmdacs	r0, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
   30e84:	cfstrsge	mvf15, [r3], {127}	; 0x7f
   30e88:			; <UNDEFINED> instruction: 0xf01de62e
   30e8c:	bls	2afa38 <ASN1_generate_nconf@plt+0x295498>
   30e90:			; <UNDEFINED> instruction: 0xf01c2102
   30e94:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   30e98:	blge	ffeae09c <ASN1_generate_nconf@plt+0xffe93afc>
   30e9c:	ldmmi	r3!, {r2, r5, r9, sl, sp, lr, pc}^
   30ea0:	ldrmi	r2, [pc], -r0, lsl #6
   30ea4:	ldrbtmi	r9, [r8], #-776	; 0xfffffcf8
   30ea8:			; <UNDEFINED> instruction: 0xf01d46b9
   30eac:			; <UNDEFINED> instruction: 0x463efcb9
   30eb0:			; <UNDEFINED> instruction: 0x971146b8
   30eb4:	strls	r9, [r4, -r9, lsl #14]
   30eb8:	stmibmi	sp!, {r0, r4, r5, r9, sl, sp, lr, pc}^
   30ebc:	ldrbtmi	r4, [r9], #-2285	; 0xfffff713
   30ec0:			; <UNDEFINED> instruction: 0xf7e64478
   30ec4:			; <UNDEFINED> instruction: 0x4607ee34
   30ec8:	bl	18eee6c <ASN1_generate_nconf@plt+0x18d48cc>
   30ecc:	stmda	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30ed0:	svclt	0x00182800
   30ed4:	cdp	15, 0, cr2, cr8, cr0, {0}
   30ed8:			; <UNDEFINED> instruction: 0xf0000a90
   30edc:	cfmadd32	mvax4, mvfx8, mvfx9, mvfx13
   30ee0:			; <UNDEFINED> instruction: 0xe6c17a10
   30ee4:	ldrb	r2, [ip], #-1537	; 0xfffff9ff
   30ee8:	ssatmi	r4, #25, r4, asr #23
   30eec:	ldrtmi	r9, [r9], r4, lsl #14
   30ef0:			; <UNDEFINED> instruction: 0x463e9711
   30ef4:			; <UNDEFINED> instruction: 0xf85a9709
   30ef8:	movwcs	r5, #4099	; 0x1003
   30efc:	str	r9, [fp], -r8, lsl #6
   30f00:	ldmibmi	sp, {r1, r2, r3, r6, r7, r8, r9, fp, lr}^
   30f04:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   30f08:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   30f0c:	stc	7, cr15, [r6], {229}	; 0xe5
   30f10:			; <UNDEFINED> instruction: 0x46b8e43c
   30f14:			; <UNDEFINED> instruction: 0xf7e6e6de
   30f18:	andls	lr, r6, r4, lsl #28
   30f1c:			; <UNDEFINED> instruction: 0xf47f2800
   30f20:	strb	sl, [r1, #3930]!	; 0xf5a
   30f24:	ldcl	7, cr15, [ip, #920]!	; 0x398
   30f28:	stmdacs	r0, {r0, r1, r2, ip, pc}
   30f2c:	svcge	0x0045f47f
   30f30:	blls	b6a6a0 <ASN1_generate_nconf@plt+0xb50100>
   30f34:	ldmdavs	fp, {r0, r4, r9, fp, ip, pc}
   30f38:			; <UNDEFINED> instruction: 0xf47f429a
   30f3c:	bmi	ff41c0e8 <ASN1_generate_nconf@plt+0xff401b48>
   30f40:	tstcs	r0, r8, lsr r6
   30f44:			; <UNDEFINED> instruction: 0xf7e8447a
   30f48:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr, pc}
   30f4c:	sbcshi	pc, r1, #0
   30f50:	ldrbtmi	r4, [r9], #-2507	; 0xfffff635
   30f54:	cdp	7, 3, cr15, cr4, cr6, {7}
   30f58:	stmdacs	r0, {r0, r2, r9, sl, lr}
   30f5c:	bicshi	pc, r2, r0
   30f60:	ldmdb	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30f64:			; <UNDEFINED> instruction: 0xf7e84628
   30f68:	blmi	ff1ecbd8 <ASN1_generate_nconf@plt+0xff1d2638>
   30f6c:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   30f70:	blmi	ff1aa0e4 <ASN1_generate_nconf@plt+0xff18fb44>
   30f74:	ldrbtmi	r4, [fp], #-2757	; 0xfffff53b
   30f78:	ldrbtmi	r4, [sl], #-2501	; 0xfffff63b
   30f7c:	ldrbtmi	r6, [r9], #-2136	; 0xfffff7a8
   30f80:	stmib	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30f84:	stmdacs	r0, {r0, r1, r3, r4, ip, pc}
   30f88:	cfldrdge	mvd15, [lr], {127}	; 0x7f
   30f8c:	ldmda	r0!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30f90:	blmi	ff06a16c <ASN1_generate_nconf@plt+0xff04fbcc>
   30f94:	stmibmi	r1, {r6, r7, r9, fp, lr}^
   30f98:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   30f9c:	ldrbtmi	r6, [r9], #-2136	; 0xfffff7a8
   30fa0:	ldmib	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30fa4:			; <UNDEFINED> instruction: 0xf0002800
   30fa8:	strbmi	r8, [r9], -ip, asr #8
   30fac:	mcr2	0, 3, pc, cr2, cr12, {0}	; <UNPREDICTABLE>
   30fb0:			; <UNDEFINED> instruction: 0xf43f2800
   30fb4:			; <UNDEFINED> instruction: 0xf8d9ad99
   30fb8:			; <UNDEFINED> instruction: 0x93233000
   30fbc:	cfstrsls	mvf14, [r9, #-256]	; 0xffffff00
   30fc0:	ldmdals	r7, {r1, r4, r5, r6, r8, sp}
   30fc4:			; <UNDEFINED> instruction: 0xf01b682a
   30fc8:	strmi	pc, [r7], -r9, lsr #21
   30fcc:			; <UNDEFINED> instruction: 0xf0002800
   30fd0:	stmdavs	fp!, {r2, r3, r4, r5, r7, sl, pc}
   30fd4:			; <UNDEFINED> instruction: 0xf0002b04
   30fd8:	ldrtmi	r8, [r3], -r8, lsl #11
   30fdc:			; <UNDEFINED> instruction: 0x46314632
   30fe0:	ldmdb	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30fe4:	blls	295010 <ASN1_generate_nconf@plt+0x27aa70>
   30fe8:			; <UNDEFINED> instruction: 0xf0012b00
   30fec:	blls	5518e4 <ASN1_generate_nconf@plt+0x537344>
   30ff0:			; <UNDEFINED> instruction: 0xf0002b00
   30ff4:	blls	3120a4 <ASN1_generate_nconf@plt+0x2f7b04>
   30ff8:	blcs	4b06c <ASN1_generate_nconf@plt+0x30acc>
   30ffc:	ldrhi	pc, [r4], #0
   31000:	bl	feb6efa4 <ASN1_generate_nconf@plt+0xfeb54a04>
   31004:	stmdacs	r0, {r1, r2, r9, sl, lr}
   31008:	mvnshi	pc, #0
   3100c:	blcs	57c80 <ASN1_generate_nconf@plt+0x3d6e0>
   31010:	strbhi	pc, [sp, #-0]	; <UNPREDICTABLE>
   31014:	ldrtmi	r2, [r0], -r2, lsl #2
   31018:	svc	0x006ef7e7
   3101c:			; <UNDEFINED> instruction: 0xf0002800
   31020:	blls	191fec <ASN1_generate_nconf@plt+0x177a4c>
   31024:			; <UNDEFINED> instruction: 0xf0002b00
   31028:	stmdbls	r5, {r0, r1, r5, r6, r7, r8, r9, pc}
   3102c:			; <UNDEFINED> instruction: 0xf7e84630
   31030:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   31034:	mvnhi	pc, #0
   31038:			; <UNDEFINED> instruction: 0xf7e69809
   3103c:			; <UNDEFINED> instruction: 0x4601ef32
   31040:			; <UNDEFINED> instruction: 0xf7e84630
   31044:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   31048:	bicshi	pc, ip, #0
   3104c:	andcs	r9, r0, #22528	; 0x5800
   31050:			; <UNDEFINED> instruction: 0x46304611
   31054:	svclt	0x00082b00
   31058:			; <UNDEFINED> instruction: 0xf01c231e
   3105c:	stmdacs	r0, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
   31060:	bicshi	pc, r0, #0
   31064:			; <UNDEFINED> instruction: 0xf7e69809
   31068:			; <UNDEFINED> instruction: 0x4601ef1c
   3106c:			; <UNDEFINED> instruction: 0xf7e84630
   31070:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   31074:	bichi	pc, r6, #0
   31078:			; <UNDEFINED> instruction: 0xf7e79809
   3107c:	strmi	lr, [r1], -lr, lsl #23
   31080:			; <UNDEFINED> instruction: 0xf0002800
   31084:			; <UNDEFINED> instruction: 0x463083bf
   31088:	bl	fe06f02c <ASN1_generate_nconf@plt+0xfe054a8c>
   3108c:			; <UNDEFINED> instruction: 0xf0002800
   31090:			; <UNDEFINED> instruction: 0xf8df83b9
   31094:	lfmge	f0, 1, [pc, #-48]!	; 3106c <ASN1_generate_nconf@plt+0x16acc>
   31098:	ldrtmi	r2, [r2], -r0, lsl #6
   3109c:			; <UNDEFINED> instruction: 0x462844f8
   310a0:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
   310a4:			; <UNDEFINED> instruction: 0xf7e63300
   310a8:			; <UNDEFINED> instruction: 0xf8d8eda0
   310ac:	strtmi	r1, [r8], -r4
   310b0:	ldc	7, cr15, [r6, #-916]	; 0xfffffc6c
   310b4:	cmplt	r2, fp, lsl sl
   310b8:	ldrdeq	pc, [r4], -r8
   310bc:			; <UNDEFINED> instruction: 0x46294633
   310c0:	stmda	ip, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   310c4:			; <UNDEFINED> instruction: 0xf0012800
   310c8:	blmi	1dd1960 <ASN1_generate_nconf@plt+0x1db73c0>
   310cc:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   310d0:	bmi	1d9d5d8 <ASN1_generate_nconf@plt+0x1d83038>
   310d4:	ldrtmi	r4, [r3], -r9, lsr #12
   310d8:			; <UNDEFINED> instruction: 0xf7e6447a
   310dc:	stmdacs	r0, {fp, sp, lr, pc}
   310e0:	strhi	pc, [r2, #0]!
   310e4:	andcs	fp, r0, #84, 2
   310e8:	vst2.8	{d18-d21}, [pc], r1
   310ec:	ldrtmi	r7, [r0], -lr, ror #2
   310f0:			; <UNDEFINED> instruction: 0xf7e79200
   310f4:	stmdacs	r1, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   310f8:	strhi	pc, [sp, #64]!	; 0x40
   310fc:	ldrtmi	r9, [r0], -fp, lsl #18
   31100:	blls	217994 <ASN1_generate_nconf@plt+0x1fd3f4>
   31104:			; <UNDEFINED> instruction: 0xf7ff6809
   31108:	stmdacs	r0, {r0, r3, r9, fp, ip, sp, lr, pc}
   3110c:	ldrhi	pc, [ip]
   31110:	bls	c57d8c <ASN1_generate_nconf@plt+0xc3d7ec>
   31114:	svclt	0x00183b00
   31118:	andsmi	r2, sl, #67108864	; 0x4000000
   3111c:	strhi	pc, [sp, #64]	; 0x40
   31120:	andsmi	r9, sl, pc, lsr #20
   31124:	blcs	42978 <ASN1_generate_nconf@plt+0x283d8>
   31128:	adchi	pc, r4, #0
   3112c:	blcs	57d88 <ASN1_generate_nconf@plt+0x3d7e8>
   31130:	strhi	pc, [sl, #-64]!	; 0xffffffc0
   31134:	bcs	fe46c9a0 <ASN1_generate_nconf@plt+0xfe452400>
   31138:	ldmdbls	sp, {r1, r5, r8, r9, fp, ip, pc}
   3113c:			; <UNDEFINED> instruction: 0xf7ff9809
   31140:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   31144:	addshi	pc, r6, #64	; 0x40
   31148:			; <UNDEFINED> instruction: 0xf85a4b3c
   3114c:	ldmdbmi	r7, {r0, r1, ip, lr}^
   31150:	stmdavs	r8!, {r8, r9, sp}
   31154:	ldrbtmi	r4, [r9], #-1688	; 0xfffff968
   31158:			; <UNDEFINED> instruction: 0xf7e59304
   3115c:	movwcs	lr, #7008	; 0x1b60
   31160:	ldrb	r9, [r9], #776	; 0x308
   31164:	ldmdbmi	r2, {r0, r2, r4, r5, r8, r9, fp, lr}^
   31168:			; <UNDEFINED> instruction: 0xf85a9a11
   3116c:	ldrbtmi	r5, [r9], #-3
   31170:			; <UNDEFINED> instruction: 0xf7e56828
   31174:			; <UNDEFINED> instruction: 0xf7ffeb54
   31178:	vnmls.f64	d11, d9, d20
   3117c:			; <UNDEFINED> instruction: 0xf7e80a10
   31180:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   31184:			; <UNDEFINED> instruction: 0x81a8f040
   31188:			; <UNDEFINED> instruction: 0xf96af01d
   3118c:	ldrbtmi	r4, [r9], #-2377	; 0xfffff6b7
   31190:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
   31194:			; <UNDEFINED> instruction: 0xf7e50a90
   31198:	stmdacs	r0, {r1, r6, r8, r9, fp, sp, lr, pc}
   3119c:	bge	1e2eca0 <ASN1_generate_nconf@plt+0x1e14700>
   311a0:	strbmi	r4, [r7], -r6, lsr #22
   311a4:	andshi	pc, r0, sp, asr #17
   311a8:	subhi	pc, r4, sp, asr #17
   311ac:			; <UNDEFINED> instruction: 0xf8cd46c1
   311b0:	strbmi	r8, [r6], -r4, lsr #32
   311b4:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   311b8:	movwls	r2, #33537	; 0x8301
   311bc:	svclt	0x0000e4ac
   311c0:	andeq	lr, r4, r8, ror #8
   311c4:	andeq	r1, r0, r0, ror r5
   311c8:	andeq	lr, r4, ip, asr #8
   311cc:	andeq	r1, r0, r8, asr r5
   311d0:	ldrdeq	ip, [r4], -r8
   311d4:	muleq	r2, r6, r3
   311d8:	ldrdeq	r6, [r5], -r0
   311dc:	andeq	r6, r5, r4, lsr #1
   311e0:	andeq	r6, r5, ip, ror r0
   311e4:	andeq	r6, r5, r8, asr #32
   311e8:	andeq	r6, r5, sl, lsl r0
   311ec:	andeq	r0, r3, r6, lsl #11
   311f0:	ldrdeq	r5, [r5], -r8
   311f4:	andeq	r1, r2, ip, asr #30
   311f8:	andeq	r9, r2, r2, lsl #3
   311fc:	andeq	r5, r5, r4, lsl #31
   31200:	andeq	r1, r2, lr, asr #30
   31204:	andeq	r9, r2, lr, asr #2
   31208:	andeq	r1, r2, r2, asr #30
   3120c:	andeq	r5, r5, r8, asr #30
   31210:	andeq	r5, r2, r6, ror #18
   31214:	andeq	r5, r5, sl, ror #29
   31218:	strheq	r9, [r2], -r8
   3121c:	andeq	r5, r5, lr, lsr #29
   31220:	andeq	fp, r2, r0, lsr r5
   31224:	andeq	r9, r2, r4, ror r0
   31228:	andeq	r2, r2, sl, lsl #5
   3122c:	andeq	r9, r2, r0, asr #32
   31230:	andeq	r5, r5, lr, ror #28
   31234:	strdeq	fp, [r2], -ip
   31238:	andeq	fp, r2, ip, lsl r5
   3123c:	andeq	r1, r0, r0, lsr #11
   31240:	andeq	fp, r2, ip, asr #14
   31244:	andeq	sl, r2, sl, lsl #30
   31248:	strdeq	r0, [r2], -sl
   3124c:	andeq	r5, r5, r6, ror sp
   31250:	andeq	sl, r2, r4, asr #29
   31254:			; <UNDEFINED> instruction: 0xfffff2bd
   31258:	andeq	sl, r2, r2, lsr #28
   3125c:	andeq	sp, r4, r4, lsr lr
   31260:	strdeq	sl, [r2], -r4
   31264:	strdeq	r5, [r5], -r0
   31268:	andeq	sl, r2, r2, lsr #26
   3126c:	andeq	ip, r4, lr, ror #10
   31270:			; <UNDEFINED> instruction: 0xffffef67
   31274:			; <UNDEFINED> instruction: 0xfffff011
   31278:			; <UNDEFINED> instruction: 0x0002acb8
   3127c:	andeq	r1, r2, r4, ror #17
   31280:			; <UNDEFINED> instruction: 0x000229be
   31284:	andeq	r5, r5, r0, lsr r9
   31288:	andeq	r5, r5, r6, lsr #18
   3128c:	andeq	r1, r2, sl, asr sp
   31290:	andeq	r8, r2, lr, ror #21
   31294:	andeq	r5, r5, r4, lsl #18
   31298:	ldrdeq	r1, [r2], -r6
   3129c:	andeq	r8, r2, lr, asr #21
   312a0:	andeq	r5, r5, r0, lsl #16
   312a4:	ldrdeq	r5, [r5], -r0
   312a8:	andeq	pc, r2, ip, asr sp	; <UNPREDICTABLE>
   312ac:	andeq	fp, r2, r6, asr r1
   312b0:	andeq	r1, r2, lr, lsl #13
   312b4:			; <UNDEFINED> instruction: 0x000208b6
   312b8:	stccc	8, cr15, [ip], {223}	; 0xdf
   312bc:	andls	r4, r4, r1, lsl #13
   312c0:			; <UNDEFINED> instruction: 0xf8df4607
   312c4:	strmi	r1, [r0], r8, lsl #24
   312c8:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   312cc:	andsls	r4, r1, r6, lsl #12
   312d0:	andls	r4, r9, r9, ror r4
   312d4:			; <UNDEFINED> instruction: 0xf7e56828
   312d8:	movwcs	lr, #6818	; 0x1aa2
   312dc:	ldr	r9, [fp], #-776	; 0xfffffcf8
   312e0:	blcc	ff96f664 <ASN1_generate_nconf@plt+0xff9550c4>
   312e4:	blne	ffa6f668 <ASN1_generate_nconf@plt+0xffa550c8>
   312e8:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   312ec:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   312f0:	b	fe56f28c <ASN1_generate_nconf@plt+0xfe554cec>
   312f4:	blt	1eaf2f8 <ASN1_generate_nconf@plt+0x1e94d58>
   312f8:	orrpl	pc, r0, #1325400064	; 0x4f000000
   312fc:	bcc	fe46cb28 <ASN1_generate_nconf@plt+0xfe452588>
   31300:	bllt	82f304 <ASN1_generate_nconf@plt+0x814d64>
   31304:	blcc	ff36f688 <ASN1_generate_nconf@plt+0xff3550e8>
   31308:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   3130c:	blt	fe3af310 <ASN1_generate_nconf@plt+0xfe394d70>
   31310:	blpl	ff16f694 <ASN1_generate_nconf@plt+0xff1550f4>
   31314:	blne	ff16f698 <ASN1_generate_nconf@plt+0xff1550f8>
   31318:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   3131c:	stmdavs	r8!, {r0, r3, r8, ip, pc}^
   31320:	ldc2	0, cr15, [r0, #-96]!	; 0xffffffa0
   31324:			; <UNDEFINED> instruction: 0xf8df9e12
   31328:	stmdbls	r9, {r3, r4, r5, r7, r8, r9, fp, sp}
   3132c:	ldrbtmi	r6, [sl], #-2152	; 0xfffff798
   31330:			; <UNDEFINED> instruction: 0xf7e64633
   31334:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   31338:	subshi	pc, r5, #64	; 0x40
   3133c:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   31340:	blls	149414 <ASN1_generate_nconf@plt+0x12ee74>
   31344:			; <UNDEFINED> instruction: 0xf0002b00
   31348:	blls	2d1d6c <ASN1_generate_nconf@plt+0x2b77cc>
   3134c:	pushls	{r2, fp, ip, pc}
   31350:	ldmib	sp, {r8, r9, ip, pc}^
   31354:			; <UNDEFINED> instruction: 0xf7fe2312
   31358:	ldrdls	pc, [r4], -r7
   3135c:			; <UNDEFINED> instruction: 0xf0002800
   31360:	blls	b9224c <ASN1_generate_nconf@plt+0xb77cac>
   31364:	blls	4cb3d0 <ASN1_generate_nconf@plt+0x4b0e30>
   31368:	andeq	pc, r6, #1073741864	; 0x40000028
   3136c:			; <UNDEFINED> instruction: 0xf282fab2
   31370:	ldmdbeq	r2, {r0, r1, r3, r4, fp, sp, lr}^
   31374:	svcvc	0x0000f5b3
   31378:	movthi	pc, #17024	; 0x4280	; <UNPREDICTABLE>
   3137c:	svclt	0x00082974
   31380:	andeq	pc, r1, #66	; 0x42
   31384:	blcc	106f708 <ASN1_generate_nconf@plt+0x1055168>
   31388:			; <UNDEFINED> instruction: 0xf0402a00
   3138c:			; <UNDEFINED> instruction: 0xf85a8320
   31390:	blls	1453a4 <ASN1_generate_nconf@plt+0x12ae04>
   31394:			; <UNDEFINED> instruction: 0xf0002b00
   31398:	blls	1d1fb8 <ASN1_generate_nconf@plt+0x1b7a18>
   3139c:	strls	fp, [r9, #-467]	; 0xfffffe2d
   313a0:	strtmi	r2, [r5], -r0, lsl #12
   313a4:			; <UNDEFINED> instruction: 0x8018f8dd
   313a8:	and	r9, ip, r4, lsl #24
   313ac:			; <UNDEFINED> instruction: 0x46404631
   313b0:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   313b4:	strtmi	r4, [r0], -r7, lsl #12
   313b8:			; <UNDEFINED> instruction: 0xf01a4639
   313bc:	stmdacs	r0, {r0, r1, r6, sl, fp, ip, sp, lr, pc}
   313c0:	addhi	pc, sp, #64, 6
   313c4:	strbmi	r3, [r0], -r1, lsl #12
   313c8:	stc	7, cr15, [sl, #-928]!	; 0xfffffc60
   313cc:	blle	ffb81dec <ASN1_generate_nconf@plt+0xffb6784c>
   313d0:	stcls	6, cr4, [r9, #-176]	; 0xffffff50
   313d4:	stmdavs	r8!, {r0, r2, r3, r5, r8, r9, fp, ip, pc}
   313d8:			; <UNDEFINED> instruction: 0xf5b3681b
   313dc:			; <UNDEFINED> instruction: 0xf0007fcc
   313e0:	blls	511f58 <ASN1_generate_nconf@plt+0x4f79b8>
   313e4:	bne	fff6f768 <ASN1_generate_nconf@plt+0xfff551c8>
   313e8:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   313ec:	b	5ef388 <ASN1_generate_nconf@plt+0x5d4de8>
   313f0:			; <UNDEFINED> instruction: 0xf8df9e04
   313f4:			; <UNDEFINED> instruction: 0x46301af4
   313f8:			; <UNDEFINED> instruction: 0xf7e84479
   313fc:	stmdavs	r9!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   31400:			; <UNDEFINED> instruction: 0xf7e84630
   31404:	stmdbls	fp, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   31408:			; <UNDEFINED> instruction: 0xf7e74630
   3140c:	stmdacs	r0, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
   31410:	adcshi	pc, r4, #64, 6
   31414:			; <UNDEFINED> instruction: 0xf7e79804
   31418:	blls	82bee8 <ASN1_generate_nconf@plt+0x811948>
   3141c:			; <UNDEFINED> instruction: 0xf0002b00
   31420:			; <UNDEFINED> instruction: 0xf8df8456
   31424:	bls	7f7f4c <ASN1_generate_nconf@plt+0x7dd9ac>
   31428:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   3142c:	ldmib	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31430:	ldmdals	pc, {r0, r3, r4, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   31434:			; <UNDEFINED> instruction: 0xf283fab3
   31438:	ldmdbeq	r2, {r2, r3, r8, r9, fp, ip, pc}^
   3143c:			; <UNDEFINED> instruction: 0xf01b6819
   31440:	pkhtbmi	pc, r0, r9, asr #26	; <UNPREDICTABLE>
   31444:			; <UNDEFINED> instruction: 0xf0002800
   31448:			; <UNDEFINED> instruction: 0xf8df8291
   3144c:			; <UNDEFINED> instruction: 0xf8df6aa4
   31450:			; <UNDEFINED> instruction: 0xf8df1aa4
   31454:	ldrbtmi	r2, [lr], #-2724	; 0xfffff55c
   31458:	tstls	r4, r9, ror r4
   3145c:	ldrbtmi	r6, [sl], #-2160	; 0xfffff790
   31460:	svc	0x0052f7e7
   31464:			; <UNDEFINED> instruction: 0xf0012800
   31468:	stmdavc	r3, {r1, r3, r7, pc}
   3146c:	tstle	r8, lr, ror #22
   31470:	blcs	1c0f584 <ASN1_generate_nconf@plt+0x1bf4fe4>
   31474:	stmvc	r3, {r0, r2, r8, ip, lr, pc}
   31478:	blls	bbc080 <ASN1_generate_nconf@plt+0xba1ae0>
   3147c:	movwcs	fp, #3848	; 0xf08
   31480:	blls	ad6140 <ASN1_generate_nconf@plt+0xabbba0>
   31484:	ldrtmi	r2, [r7], -r0, lsl #12
   31488:	blls	bbc090 <ASN1_generate_nconf@plt+0xba1af0>
   3148c:	shadd16mi	fp, r3, r8
   31490:	blls	456150 <ASN1_generate_nconf@plt+0x43bbb0>
   31494:	bls	bc2d9c <ASN1_generate_nconf@plt+0xba87fc>
   31498:	movwcs	r6, #2073	; 0x819
   3149c:	strls	r9, [r0, -r1, lsl #14]
   314a0:	stmdbls	fp, {r1, r8, ip, pc}
   314a4:			; <UNDEFINED> instruction: 0xf7e96809
   314a8:	stmdacs	r0, {r2, r3, r6, fp, sp, lr, pc}
   314ac:	eorhi	pc, r5, r1, asr #32
   314b0:	stc	7, cr15, [r4, #-924]	; 0xfffffc64
   314b4:	vmull.p8	q9, d0, d3
   314b8:			; <UNDEFINED> instruction: 0xf1a0000b
   314bc:	blx	fec31678 <ASN1_generate_nconf@plt+0xfec170d8>
   314c0:	b	142d6c8 <ASN1_generate_nconf@plt+0x1413128>
   314c4:	svclt	0x00081050
   314c8:	stmdacs	r0, {sp}
   314cc:	bicshi	pc, fp, r0
   314d0:	stcl	7, cr15, [lr, #916]	; 0x394
   314d4:	ldrb	r3, [ip, r1, lsl #12]
   314d8:	bne	86f85c <ASN1_generate_nconf@plt+0x8552bc>
   314dc:	sbcscs	r4, r0, #56, 12	; 0x3800000
   314e0:	andshi	pc, r0, sp, asr #17
   314e4:			; <UNDEFINED> instruction: 0x46474479
   314e8:	bl	1e6f488 <ASN1_generate_nconf@plt+0x1e54ee8>
   314ec:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   314f0:			; <UNDEFINED> instruction: 0xf7e5e65a
   314f4:			; <UNDEFINED> instruction: 0xf8dfedbe
   314f8:	ldrbtmi	r3, [fp], #-2568	; 0xfffff5f8
   314fc:			; <UNDEFINED> instruction: 0xf7ff685f
   31500:			; <UNDEFINED> instruction: 0xf7e5b994
   31504:			; <UNDEFINED> instruction: 0xf7ffedb6
   31508:			; <UNDEFINED> instruction: 0xf8dfb9fc
   3150c:			; <UNDEFINED> instruction: 0xf8df29f8
   31510:	ldrbtmi	r1, [sl], #-2552	; 0xfffff608
   31514:			; <UNDEFINED> instruction: 0xf7e74479
   31518:	blls	46d100 <ASN1_generate_nconf@plt+0x452b60>
   3151c:	andsvs	r4, r8, r1, lsl #13
   31520:			; <UNDEFINED> instruction: 0xf0002800
   31524:			; <UNDEFINED> instruction: 0xf8df8362
   31528:	ldrbtmi	r3, [fp], #-2532	; 0xfffff61c
   3152c:			; <UNDEFINED> instruction: 0xf7ff6858
   31530:			; <UNDEFINED> instruction: 0xf8dfb9d7
   31534:			; <UNDEFINED> instruction: 0xf8df29dc
   31538:	ldrbtmi	r1, [sl], #-2524	; 0xfffff624
   3153c:			; <UNDEFINED> instruction: 0xf7e74479
   31540:	bls	42d0d8 <ASN1_generate_nconf@plt+0x412b38>
   31544:	andsvs	r9, r0, r1, lsl r0
   31548:			; <UNDEFINED> instruction: 0xf0002800
   3154c:	stmdavs	r8!, {r2, r5, r6, r7, r8, pc}^
   31550:	ldmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   31554:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   31558:	stmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3155c:			; <UNDEFINED> instruction: 0xf8df447b
   31560:	ldrbtmi	r1, [sl], #-2496	; 0xfffff640
   31564:	ldrbtmi	r6, [r9], #-2136	; 0xfffff7a8
   31568:	cdp	7, 12, cr15, cr14, cr7, {7}
   3156c:	stmdacs	r0, {r1, r2, r3, r4, ip, pc}
   31570:	stmibge	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   31574:	ldcl	7, cr15, [ip, #-916]!	; 0xfffffc6c
   31578:	blt	ef57c <ASN1_generate_nconf@plt+0xd4fdc>
   3157c:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   31580:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   31584:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   31588:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3158c:	stmdb	r6, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31590:	blt	febef594 <ASN1_generate_nconf@plt+0xfebd4ff4>
   31594:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   31598:	andls	r2, r4, r1, lsl #4
   3159c:	andls	r4, r9, r0, lsl #13
   315a0:	andls	r4, r8, #6291456	; 0x600000
   315a4:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   315a8:	blt	fedef5ac <ASN1_generate_nconf@plt+0xfedd500c>
   315ac:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   315b0:	andls	r4, r4, r1, lsl #13
   315b4:	strls	r4, [r8, -r0, lsl #13]
   315b8:			; <UNDEFINED> instruction: 0xf85a4607
   315bc:	strbmi	r5, [lr], -r3
   315c0:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   315c4:	bls	715610 <ASN1_generate_nconf@plt+0x6fb070>
   315c8:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   315cc:	stmdb	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   315d0:	eorls	pc, r4, sp, asr #17
   315d4:	blt	fe86f5d8 <ASN1_generate_nconf@plt+0xfe855038>
   315d8:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   315dc:	andls	r4, r4, r1, lsl #13
   315e0:	strls	r4, [r8, -r0, lsl #13]
   315e4:			; <UNDEFINED> instruction: 0xf85a4607
   315e8:	strbmi	r5, [lr], -r3
   315ec:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   315f0:	andls	r9, r9, r1, lsl r0
   315f4:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   315f8:	ldmdb	r0, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   315fc:	blt	fe36f600 <ASN1_generate_nconf@plt+0xfe355060>
   31600:	blcs	58258 <ASN1_generate_nconf@plt+0x3dcb8>
   31604:	andhi	pc, sp, #64	; 0x40
   31608:	ldcge	14, cr9, [pc, #-36]!	; 315ec <ASN1_generate_nconf@plt+0x1704c>
   3160c:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   31610:	ldrmi	r2, [r1], -r0, lsl #4
   31614:	andcs	lr, r0, #3358720	; 0x334000
   31618:			; <UNDEFINED> instruction: 0x4633447c
   3161c:			; <UNDEFINED> instruction: 0xf7e64628
   31620:	stmdavs	r1!, {r2, r5, r6, r7, r9, fp, sp, lr, pc}^
   31624:			; <UNDEFINED> instruction: 0xf7e54628
   31628:	bls	7ebfa0 <ASN1_generate_nconf@plt+0x7d1a00>
   3162c:	stmdavs	r0!, {r1, r3, r4, r5, r8, ip, sp, pc}^
   31630:			; <UNDEFINED> instruction: 0x46294633
   31634:	ldcl	7, cr15, [r4], {232}	; 0xe8
   31638:			; <UNDEFINED> instruction: 0xf0002800
   3163c:			; <UNDEFINED> instruction: 0xf8df8583
   31640:	ldrbtmi	r3, [fp], #-2292	; 0xfffff70c
   31644:			; <UNDEFINED> instruction: 0xb1486898
   31648:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3164c:	blls	282ef8 <ASN1_generate_nconf@plt+0x268958>
   31650:			; <UNDEFINED> instruction: 0xf7e8447a
   31654:	stmdacs	r0, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
   31658:	movthi	pc, #61440	; 0xf000	; <UNPREDICTABLE>
   3165c:	strcs	r9, [r0, -fp, lsl #18]
   31660:	ldrtmi	r9, [lr], -r3, lsr #20
   31664:	stmdavs	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
   31668:			; <UNDEFINED> instruction: 0xf7fe9809
   3166c:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   31670:	rscshi	pc, sl, #0
   31674:	bls	c98320 <ASN1_generate_nconf@plt+0xc7dd80>
   31678:	streq	lr, [r2], #-2579	; 0xfffff5ed
   3167c:	blls	3256f4 <ASN1_generate_nconf@plt+0x30b154>
   31680:	ldrdhi	pc, [r0], -r3
   31684:	svceq	0x0000f1b8
   31688:	bicshi	pc, r9, r0
   3168c:	strbmi	r9, [r1], -r9, lsl #16
   31690:	cdp	7, 13, cr15, cr14, cr7, {7}
   31694:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   31698:	vmlal.s8	q9, d0, d0
   3169c:			; <UNDEFINED> instruction: 0xf85a81c7
   316a0:	stmdavs	r8!, {r0, r1, ip, lr}
   316a4:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   316a8:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   316ac:			; <UNDEFINED> instruction: 0xf7e54479
   316b0:	stmdavs	r8!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
   316b4:	cdp	7, 13, cr15, cr14, cr8, {7}
   316b8:	bls	898350 <ASN1_generate_nconf@plt+0x87ddb0>
   316bc:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   316c0:	andle	r4, r6, r3, lsl r2
   316c4:	bls	85833c <ASN1_generate_nconf@plt+0x83dd9c>
   316c8:	movweq	lr, #47683	; 0xba43
   316cc:			; <UNDEFINED> instruction: 0xf0004313
   316d0:	stmdbls	r6!, {r0, r2, r5, r8, pc}
   316d4:	stmdacs	r0, {r0, r1, r2, r3, r4, fp, ip, pc}
   316d8:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   316dc:	cmncs	r7, r8, lsl #30
   316e0:			; <UNDEFINED> instruction: 0xf7e8d005
   316e4:	stmdacs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   316e8:	cmncs	r7, r4, lsl pc
   316ec:	blls	339c78 <ASN1_generate_nconf@plt+0x31f6d8>
   316f0:	ldmdavs	sl, {r1, r2, r5, fp, ip, pc}
   316f4:			; <UNDEFINED> instruction: 0xff12f01a
   316f8:	stmdacs	r0, {r7, r9, sl, lr}
   316fc:	andhi	pc, r7, #0
   31700:	svceq	0x0000f1bb
   31704:	mvnshi	pc, r0, asr #32
   31708:	blcs	583a0 <ASN1_generate_nconf@plt+0x3de00>
   3170c:	sbchi	pc, r3, r0
   31710:	blcs	58368 <ASN1_generate_nconf@plt+0x3ddc8>
   31714:			; <UNDEFINED> instruction: 0x81b1f000
   31718:			; <UNDEFINED> instruction: 0xff30f018
   3171c:	ldrtmi	r9, [r1], -r8, lsr #22
   31720:			; <UNDEFINED> instruction: 0x4602681b
   31724:			; <UNDEFINED> instruction: 0xf7e74640
   31728:			; <UNDEFINED> instruction: 0x4604ee5e
   3172c:			; <UNDEFINED> instruction: 0xf0002800
   31730:	blls	85221c <ASN1_generate_nconf@plt+0x837c7c>
   31734:			; <UNDEFINED> instruction: 0xf0402b00
   31738:	blls	751f08 <ASN1_generate_nconf@plt+0x737968>
   3173c:			; <UNDEFINED> instruction: 0xf0002b00
   31740:	ldrtmi	r8, [r0], -r0, lsl #4
   31744:	bl	fe46f6e8 <ASN1_generate_nconf@plt+0xfe455148>
   31748:			; <UNDEFINED> instruction: 0xf8df9004
   3174c:	bls	13f724 <ASN1_generate_nconf@plt+0x125184>
   31750:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   31754:	bcs	4b808 <ASN1_generate_nconf@plt+0x31268>
   31758:	ldrhi	pc, [sp], r0
   3175c:	ubfxeq	pc, pc, #17, #5
   31760:	tstcs	r1, r8, lsl #4
   31764:			; <UNDEFINED> instruction: 0xf7e74478
   31768:	stmdals	r4, {r2, r6, r7, r9, fp, sp, lr, pc}
   3176c:	svc	0x0096f7e5
   31770:			; <UNDEFINED> instruction: 0xf0002806
   31774:			; <UNDEFINED> instruction: 0xf8df86ef
   31778:	andscs	r0, r4, #208, 14	; 0x3400000
   3177c:	tstcs	r1, fp, lsr #16
   31780:			; <UNDEFINED> instruction: 0xf7e74478
   31784:	stmdavs	r9!, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
   31788:			; <UNDEFINED> instruction: 0xf7e7200a
   3178c:	blls	56cdcc <ASN1_generate_nconf@plt+0x55282c>
   31790:	tstmi	r3, #135168	; 0x21000
   31794:	bicshi	pc, r5, r0, asr #32
   31798:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
   3179c:			; <UNDEFINED> instruction: 0xf0002b04
   317a0:	blls	b132f4 <ASN1_generate_nconf@plt+0xaf8d54>
   317a4:	stmdbls	r9, {r6, r9, sl, lr}
   317a8:			; <UNDEFINED> instruction: 0xf0002b00
   317ac:			; <UNDEFINED> instruction: 0xf7e686e4
   317b0:	stmdacs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
   317b4:	rsbhi	pc, r6, #0
   317b8:	movwls	r2, #17152	; 0x4300
   317bc:	stmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   317c0:			; <UNDEFINED> instruction: 0x3704f8df
   317c4:	andls	r4, r9, r6, lsl #12
   317c8:	andls	r4, r4, r0, lsl #13
   317cc:	strmi	r9, [r7], -r8, lsl #14
   317d0:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   317d4:			; <UNDEFINED> instruction: 0x1774f8df
   317d8:	stmdavs	r8!, {r1, r2, r3, r4, r9, fp, ip, pc}
   317dc:			; <UNDEFINED> instruction: 0xf7e54479
   317e0:			; <UNDEFINED> instruction: 0xf7ffe81e
   317e4:	blls	15fe50 <ASN1_generate_nconf@plt+0x1458b0>
   317e8:			; <UNDEFINED> instruction: 0xf47f2b00
   317ec:	ldr	sl, [r8, #3502]!	; 0xdae
   317f0:			; <UNDEFINED> instruction: 0xf7e74630
   317f4:	strmi	lr, [r1], -r0, lsl #18
   317f8:			; <UNDEFINED> instruction: 0xf0199805
   317fc:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   31800:	cfldrsge	mvf15, [sl], {127}	; 0x7f
   31804:			; <UNDEFINED> instruction: 0x36c0f8df
   31808:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3180c:	andcs	r2, r1, #0, 6
   31810:	movwls	r4, #18072	; 0x4698
   31814:			; <UNDEFINED> instruction: 0xf7ff9208
   31818:			; <UNDEFINED> instruction: 0xf8dfb97f
   3181c:	strtmi	r3, [sl], -ip, lsr #13
   31820:	strmi	r9, [r6], -r9
   31824:	strmi	r9, [r7], -r4
   31828:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3182c:			; <UNDEFINED> instruction: 0xf8df4680
   31830:	stmdavs	r8!, {r5, r8, r9, sl, ip}
   31834:			; <UNDEFINED> instruction: 0xf7e44479
   31838:	movwcs	lr, #8178	; 0x1ff2
   3183c:			; <UNDEFINED> instruction: 0xf7ff9308
   31840:			; <UNDEFINED> instruction: 0xf7e5b96b
   31844:			; <UNDEFINED> instruction: 0xf7feec16
   31848:	blls	c2183c <ASN1_generate_nconf@plt+0xc0729c>
   3184c:			; <UNDEFINED> instruction: 0x9e149a1d
   31850:	svclt	0x00082a00
   31854:	strbt	r2, [r6], #-768	; 0xfffffd00
   31858:	ldmdavs	fp, {r0, r2, r3, r5, r8, r9, fp, ip, pc}
   3185c:			; <UNDEFINED> instruction: 0xf8df2b74
   31860:			; <UNDEFINED> instruction: 0xf85a3668
   31864:			; <UNDEFINED> instruction: 0xf0405003
   31868:	blls	4d1ae8 <ASN1_generate_nconf@plt+0x4b7548>
   3186c:	andsvc	pc, r0, #536870916	; 0x20000004
   31870:	addsmi	r6, r3, #1769472	; 0x1b0000
   31874:	stcge	7, cr15, [sp, #508]	; 0x1fc
   31878:			; <UNDEFINED> instruction: 0x16d8f8df
   3187c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   31880:	svc	0x00ccf7e4
   31884:	movwcs	lr, #5509	; 0x1585
   31888:	strmi	r4, [r6], -r7, lsl #12
   3188c:	movwls	r9, #32777	; 0x8009
   31890:			; <UNDEFINED> instruction: 0xf7ff9004
   31894:	blls	85fda0 <ASN1_generate_nconf@plt+0x845800>
   31898:			; <UNDEFINED> instruction: 0xf0002b00
   3189c:	ldflsd	f0, [r4], {17}
   318a0:			; <UNDEFINED> instruction: 0xf0402c00
   318a4:	stflsd	f0, [r0], #-240	; 0xffffff10
   318a8:			; <UNDEFINED> instruction: 0xf7e69809
   318ac:	strdls	lr, [r4], -sl
   318b0:	mcr2	0, 3, pc, cr4, cr8, {0}	; <UNPREDICTABLE>
   318b4:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   318b8:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   318bc:	strbmi	r4, [r0], -r3, lsl #12
   318c0:			; <UNDEFINED> instruction: 0xf9aef019
   318c4:	blcs	5853c <ASN1_generate_nconf@plt+0x3df9c>
   318c8:	rschi	pc, ip, r0, asr #32
   318cc:	blcs	58558 <ASN1_generate_nconf@plt+0x3dfb8>
   318d0:	svcge	0x0062f43f
   318d4:	movwls	r9, #35612	; 0x8b1c
   318d8:			; <UNDEFINED> instruction: 0xf7ff9304
   318dc:	vstrls.16	s22, [r9, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   318e0:			; <UNDEFINED> instruction: 0xf8df2300
   318e4:			; <UNDEFINED> instruction: 0x463a1678
   318e8:	ldrmi	r9, [pc], -r9, lsl #6
   318ec:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   318f0:	svc	0x0094f7e4
   318f4:			; <UNDEFINED> instruction: 0xf7e86828
   318f8:			; <UNDEFINED> instruction: 0x463eedbe
   318fc:	ldrtmi	r2, [r8], r1, lsl #6
   31900:			; <UNDEFINED> instruction: 0xf7ff9308
   31904:			; <UNDEFINED> instruction: 0xf7e5b909
   31908:	vpadd.i8	d30, d17, d20
   3190c:	cdp	3, 0, cr0, cr9, cr1, {0}
   31910:			; <UNDEFINED> instruction: 0xf7ff3a90
   31914:			; <UNDEFINED> instruction: 0xf7e5b816
   31918:	ldr	lr, [r8], -ip, lsr #23
   3191c:	movwls	r4, #34456	; 0x8698
   31920:			; <UNDEFINED> instruction: 0xf7ff9304
   31924:			; <UNDEFINED> instruction: 0x9709b8fc
   31928:			; <UNDEFINED> instruction: 0x1634f8df
   3192c:			; <UNDEFINED> instruction: 0xf8df2600
   31930:	ssatmi	r3, #17, r8, lsl #11
   31934:			; <UNDEFINED> instruction: 0x96044479
   31938:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3193c:	movwls	r2, #33537	; 0x8301
   31940:			; <UNDEFINED> instruction: 0xf7e46828
   31944:			; <UNDEFINED> instruction: 0xf7ffef6c
   31948:			; <UNDEFINED> instruction: 0xf8dfb8e7
   3194c:	andcs	r3, r1, #124, 10	; 0x1f000000
   31950:	ldrtmi	r9, [r0], r9, lsl #12
   31954:	andls	r9, r8, #4, 12	; 0x400000
   31958:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3195c:	ldmlt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31960:			; <UNDEFINED> instruction: 0x1600f8df
   31964:			; <UNDEFINED> instruction: 0xf7e44479
   31968:	ssat	lr, #6, sl, asr #30
   3196c:	strmi	r2, [r6], -r1, lsl #6
   31970:	andls	r4, r9, r7, lsl #12
   31974:	movwls	r9, #32772	; 0x8004
   31978:	stmialt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3197c:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   31980:	ldrmi	r2, [pc], -r0, lsl #6
   31984:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   31988:	movwls	r4, #38430	; 0x961e
   3198c:			; <UNDEFINED> instruction: 0xf7e546b8
   31990:	movwcs	lr, #7718	; 0x1e26
   31994:			; <UNDEFINED> instruction: 0xf7ff9308
   31998:			; <UNDEFINED> instruction: 0xf8dfb8bf
   3199c:	ldrbtmi	r1, [r9], #-1488	; 0xfffffa30
   319a0:	svc	0x003cf7e4
   319a4:	blls	2eae3c <ASN1_generate_nconf@plt+0x2d089c>
   319a8:	stmfdls	sp!, {sp}
   319ac:	ldmib	sp, {r8, r9, ip, pc}^
   319b0:			; <UNDEFINED> instruction: 0xf7fe2312
   319b4:	andls	pc, r4, r9, lsr #21
   319b8:			; <UNDEFINED> instruction: 0xf47f2800
   319bc:	svcls	0x0004acee
   319c0:	movwls	r2, #33537	; 0x8301
   319c4:			; <UNDEFINED> instruction: 0x46b8463e
   319c8:			; <UNDEFINED> instruction: 0xf7ff9709
   319cc:	andcs	fp, r0, #10813440	; 0xa50000
   319d0:			; <UNDEFINED> instruction: 0xf85a9209
   319d4:	ldrmi	r5, [r7], -r3
   319d8:	ldrne	pc, [r4, #2271]	; 0x8df
   319dc:			; <UNDEFINED> instruction: 0x46904616
   319e0:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   319e4:	svc	0x001af7e4
   319e8:			; <UNDEFINED> instruction: 0xf8df9b12
   319ec:	vst3.32	{d17,d19,d21}, [pc], r8
   319f0:	stmdavs	r8!, {r9, ip, sp, lr}
   319f4:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
   319f8:	svc	0x0010f7e4
   319fc:	movwls	r2, #33537	; 0x8301
   31a00:	stmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31a04:	svcmi	0x0080f5b3
   31a08:	andcs	fp, r0, #212, 30	; 0x350
   31a0c:	andeq	pc, r1, #2
   31a10:			; <UNDEFINED> instruction: 0xf8dfbb22
   31a14:			; <UNDEFINED> instruction: 0xf85a34b4
   31a18:	ldmdbcs	r4!, {r0, r1, ip, lr}^
   31a1c:	svcge	0x0025f43f
   31a20:	movwcs	lr, #1207	; 0x4b7
   31a24:			; <UNDEFINED> instruction: 0x461f931d
   31a28:	blt	ffaefa2c <ASN1_generate_nconf@plt+0xffad548c>
   31a2c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   31a30:			; <UNDEFINED> instruction: 0xf8cd9408
   31a34:			; <UNDEFINED> instruction: 0xf85a8010
   31a38:			; <UNDEFINED> instruction: 0xf7ff5003
   31a3c:	stmdals	r9, {r0, r2, r3, r5, r6, fp, ip, sp, pc}
   31a40:	cdp	7, 10, cr15, cr10, cr6, {7}
   31a44:	stmdacs	r0, {r7, r9, sl, lr}
   31a48:	mcrge	4, 1, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   31a4c:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31a50:	andls	r9, r4, r8, lsl #8
   31a54:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   31a58:	ldmdalt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31a5c:	strbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31a60:	addmi	pc, r0, #1325400064	; 0x4f000000
   31a64:	ldrne	pc, [r0, #-2271]	; 0xfffff721
   31a68:	andpl	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   31a6c:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   31a70:	cdp	7, 13, cr15, cr4, cr4, {7}
   31a74:	ldmdavs	r9, {r0, r2, r3, r5, r8, r9, fp, ip, pc}
   31a78:			; <UNDEFINED> instruction: 0xf018e7cf
   31a7c:	blls	a71080 <ASN1_generate_nconf@plt+0xa56ae0>
   31a80:	ldmdavs	fp, {r0, r3, r8, fp, ip, pc}
   31a84:	strbmi	r4, [r0], -r2, lsl #12
   31a88:	b	4efa2c <ASN1_generate_nconf@plt+0x4d548c>
   31a8c:	stmdacs	r0, {r2, r9, sl, lr}
   31a90:	strbthi	pc, [r0], #0	; <UNPREDICTABLE>
   31a94:	blcs	5871c <ASN1_generate_nconf@plt+0x3e17c>
   31a98:	svcge	0x0006f47f
   31a9c:	blcs	58714 <ASN1_generate_nconf@plt+0x3e174>
   31aa0:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {1}
   31aa4:			; <UNDEFINED> instruction: 0xf7e69809
   31aa8:	andls	lr, r4, r8, ror lr
   31aac:			; <UNDEFINED> instruction: 0xf8dfe64d
   31ab0:	ldrbtmi	r3, [fp], #-1228	; 0xfffffb34
   31ab4:	blcs	4bd28 <ASN1_generate_nconf@plt+0x31788>
   31ab8:	bge	feb6ecbc <ASN1_generate_nconf@plt+0xfeb5471c>
   31abc:	blt	fecafac0 <ASN1_generate_nconf@plt+0xfec95520>
   31ac0:	blcs	58738 <ASN1_generate_nconf@plt+0x3e198>
   31ac4:	rschi	pc, sl, r0
   31ac8:	stccs	12, cr9, [r0], {20}
   31acc:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {3}
   31ad0:			; <UNDEFINED> instruction: 0xe7e79c1c
   31ad4:	andcs	r9, r1, #4, 30
   31ad8:	andls	r4, r8, #257024	; 0x3ec00
   31adc:	ldrtmi	r9, [lr], -r9, lsl #14
   31ae0:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   31ae4:			; <UNDEFINED> instruction: 0xf7ff46b8
   31ae8:			; <UNDEFINED> instruction: 0x4631b817
   31aec:	stmdb	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31af0:			; <UNDEFINED> instruction: 0xf7ff9009
   31af4:	stmdals	r9, {r3, r4, r5, r6, r9, fp, ip, sp, pc}
   31af8:	cdp	7, 4, cr15, cr14, cr6, {7}
   31afc:	stmdacs	r0, {r2, ip, pc}
   31b00:	ldrthi	pc, [sl], #0	; <UNPREDICTABLE>
   31b04:	strbmi	r9, [r0], -r4, lsl #18
   31b08:	cdp	7, 15, cr15, cr12, cr6, {7}
   31b0c:	blmi	ffbeb304 <ASN1_generate_nconf@plt+0xffbd0d64>
   31b10:	andls	r2, r4, r1, lsl #4
   31b14:			; <UNDEFINED> instruction: 0xf85a9208
   31b18:			; <UNDEFINED> instruction: 0xf7fe5003
   31b1c:	shsub8mi	fp, r0, sp
   31b20:	cdp	7, 1, cr15, cr0, cr7, {7}
   31b24:			; <UNDEFINED> instruction: 0xf0189004
   31b28:			; <UNDEFINED> instruction: 0xf8dffd29
   31b2c:	bls	136c84 <ASN1_generate_nconf@plt+0x11c6e4>
   31b30:			; <UNDEFINED> instruction: 0x46034479
   31b34:			; <UNDEFINED> instruction: 0xf0194640
   31b38:	blls	76fd0c <ASN1_generate_nconf@plt+0x75576c>
   31b3c:			; <UNDEFINED> instruction: 0xf47f2b00
   31b40:	blls	89d348 <ASN1_generate_nconf@plt+0x882da8>
   31b44:			; <UNDEFINED> instruction: 0xf0839a14
   31b48:	andsmi	r0, r3, r1, lsl #6
   31b4c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   31b50:			; <UNDEFINED> instruction: 0xf0002e00
   31b54:	blls	351e40 <ASN1_generate_nconf@plt+0x3378a0>
   31b58:			; <UNDEFINED> instruction: 0x46404631
   31b5c:	blcs	14bbd0 <ASN1_generate_nconf@plt+0x131630>
   31b60:	adchi	pc, pc, r0
   31b64:	ldcl	7, cr15, [r4, #916]!	; 0x394
   31b68:			; <UNDEFINED> instruction: 0xf47f2800
   31b6c:	blmi	ff5dd408 <ASN1_generate_nconf@plt+0xff5c2e68>
   31b70:	strls	r9, [r8], #-4
   31b74:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   31b78:	strne	pc, [r8], #-2271	; 0xfffff721
   31b7c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   31b80:	cdp	7, 4, cr15, cr12, cr4, {7}
   31b84:	svclt	0x00c8f7fe
   31b88:	ldmibmi	pc!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   31b8c:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   31b90:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   31b94:	cdp	7, 4, cr15, cr2, cr4, {7}
   31b98:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   31b9c:	strbmi	r6, [r0], -ip, lsr #16
   31ba0:	ldmdb	lr!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31ba4:			; <UNDEFINED> instruction: 0xf0189004
   31ba8:	ldmibmi	r8!, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   31bac:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   31bb0:	strtmi	r4, [r0], -r3, lsl #12
   31bb4:			; <UNDEFINED> instruction: 0xf834f019
   31bb8:	bcs	fe46d424 <ASN1_generate_nconf@plt+0xfe452e84>
   31bbc:	strbmi	r9, [r0], -r2, lsr #22
   31bc0:			; <UNDEFINED> instruction: 0xf7fe991d
   31bc4:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   31bc8:	bge	ff0aeccc <ASN1_generate_nconf@plt+0xff09472c>
   31bcc:	stmdavs	ip!, {r0, r3, fp, ip, pc}
   31bd0:	stmdb	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31bd4:			; <UNDEFINED> instruction: 0xf0189004
   31bd8:	stmibmi	sp!, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
   31bdc:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   31be0:	strtmi	r4, [r0], -r3, lsl #12
   31be4:			; <UNDEFINED> instruction: 0xf81cf019
   31be8:			; <UNDEFINED> instruction: 0xf7e5e544
   31bec:	blmi	ffaac4fc <ASN1_generate_nconf@plt+0xffa91f5c>
   31bf0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   31bf4:	mrclt	7, 3, APSR_nzcv, cr4, cr14, {7}
   31bf8:	bls	4ad234 <ASN1_generate_nconf@plt+0x492c94>
   31bfc:	bmi	fecc34f0 <ASN1_generate_nconf@plt+0xfeca8f50>
   31c00:	bls	2ad23c <ASN1_generate_nconf@plt+0x292c9c>
   31c04:	bls	16d240 <ASN1_generate_nconf@plt+0x152ca0>
   31c08:	bls	46d474 <ASN1_generate_nconf@plt+0x452ed4>
   31c0c:	andpl	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   31c10:	cdp	2, 1, cr2, cr9, cr1, {0}
   31c14:	vmov	r6, s18
   31c18:	vmov	r8, s18
   31c1c:	andls	r7, r8, #16, 20	; 0x10000
   31c20:	bcc	46d44c <ASN1_generate_nconf@plt+0x452eac>
   31c24:	svclt	0x0078f7fe
   31c28:	ldmibmi	fp, {r0, r1, r2, r5, r7, r8, r9, fp, lr}^
   31c2c:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   31c30:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   31c34:	ldcl	7, cr15, [r2, #912]!	; 0x390
   31c38:	ldmibmi	r8, {r3, r5, r6, r7, r8, sl, sp, lr, pc}^
   31c3c:	blmi	fe8ba444 <ASN1_generate_nconf@plt+0xfe89fea4>
   31c40:	ldrbtmi	r4, [r9], #-1680	; 0xfffff970
   31c44:	ldrbt	r9, [r7], -r4, lsl #4
   31c48:			; <UNDEFINED> instruction: 0xf85a4b9f
   31c4c:	stmdavs	r8!, {r0, r1, ip, lr}
   31c50:	ldc	7, cr15, [r0], {232}	; 0xe8
   31c54:	blmi	fe76b3c4 <ASN1_generate_nconf@plt+0xfe750e24>
   31c58:			; <UNDEFINED> instruction: 0xf85a49d1
   31c5c:	ldrbtmi	r5, [r9], #-3
   31c60:			; <UNDEFINED> instruction: 0xf7e46828
   31c64:	ldrb	lr, [r1, #3548]	; 0xddc
   31c68:			; <UNDEFINED> instruction: 0xf85a4b97
   31c6c:	stmdavs	r8!, {r0, r1, ip, lr}
   31c70:	stc	7, cr15, [r0], {232}	; 0xe8
   31c74:	movwcs	r2, #5632	; 0x1600
   31c78:			; <UNDEFINED> instruction: 0x463746b0
   31c7c:	strls	r9, [r4], -r8, lsl #6
   31c80:	svclt	0x004af7fe
   31c84:	mulls	r4, r0, fp
   31c88:			; <UNDEFINED> instruction: 0xf85a9408
   31c8c:	stmibmi	r5, {r0, r1, ip, lr}^
   31c90:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   31c94:	stcl	7, cr15, [r2, #912]	; 0x390
   31c98:	svclt	0x003ef7fe
   31c9c:	ldrb	r2, [r6, #-1025]!	; 0xfffffbff
   31ca0:	stmib	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31ca4:	stmibmi	r0, {r3, r7, r8, r9, fp, lr}^
   31ca8:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   31cac:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   31cb0:	ldc	7, cr15, [r4, #912]!	; 0x390
   31cb4:	movwcs	r6, #2088	; 0x828
   31cb8:			; <UNDEFINED> instruction: 0xf7e89304
   31cbc:			; <UNDEFINED> instruction: 0xf7feebdc
   31cc0:			; <UNDEFINED> instruction: 0xf7e7bf2e
   31cc4:	smlaldx	lr, pc, lr, ip	; <UNPREDICTABLE>
   31cc8:			; <UNDEFINED> instruction: 0xf7fe9604
   31ccc:	blmi	fee21974 <ASN1_generate_nconf@plt+0xfee073d4>
   31cd0:	ldrbtmi	r4, [fp], #-2743	; 0xfffff549
   31cd4:	ldrbtmi	r4, [sl], #-2487	; 0xfffff649
   31cd8:	ldrbtmi	r6, [r9], #-2136	; 0xfffff7a8
   31cdc:	bl	56fc80 <ASN1_generate_nconf@plt+0x5556e0>
   31ce0:	stmdacs	r0, {r0, r1, r2, r3, r4, ip, pc}
   31ce4:	blge	fe7aeee8 <ASN1_generate_nconf@plt+0xfe794948>
   31ce8:	stmib	r2, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31cec:	stmdavs	r8!, {r1, r4, r5, r7, r8, fp, lr}
   31cf0:			; <UNDEFINED> instruction: 0xf7e44479
   31cf4:			; <UNDEFINED> instruction: 0xf7ffed94
   31cf8:	blmi	1d20b6c <ASN1_generate_nconf@plt+0x1d065cc>
   31cfc:			; <UNDEFINED> instruction: 0xf85a49af
   31d00:	ldrbtmi	r5, [r9], #-3
   31d04:			; <UNDEFINED> instruction: 0xf7e46828
   31d08:	ldr	lr, [r3, sl, lsl #27]!
   31d0c:	stmdals	r9, {r2, r8, r9, fp, ip, pc}
   31d10:	rsbsle	r2, ip, r0, lsl #22
   31d14:			; <UNDEFINED> instruction: 0xf7e69d1d
   31d18:	cdp	8, 1, cr14, cr11, cr4, {6}
   31d1c:			; <UNDEFINED> instruction: 0xf04f8a10
   31d20:			; <UNDEFINED> instruction: 0x460637ff
   31d24:			; <UNDEFINED> instruction: 0xf7e84640
   31d28:	addmi	lr, r5, #124, 16	; 0x7c0000
   31d2c:	strtmi	sp, [r9], -pc, lsr #20
   31d30:			; <UNDEFINED> instruction: 0xf7e44640
   31d34:	stmdavs	r1, {r4, r8, sl, fp, sp, lr, pc}^
   31d38:	stmdavc	fp, {r2, r7, r9, sl, lr}
   31d3c:	strmi	fp, [sl], -r3, asr #3
   31d40:	cmnlt	r3, r0
   31d44:	rscseq	pc, sp, r3
   31d48:	svclt	0x00182b3a
   31d4c:			; <UNDEFINED> instruction: 0xf812282c
   31d50:	svclt	0x000c3f01
   31d54:	andcs	r2, r0, r1
   31d58:	rscsle	r2, r2, r0, lsl #16
   31d5c:	svclt	0x00182b00
   31d60:	stmdavc	fp, {r0, r4, r9, sl, lr}
   31d64:	svclt	0x00062b2b
   31d68:			; <UNDEFINED> instruction: 0xf04f3101
   31d6c:	movwcs	r3, #1023	; 0x3ff
   31d70:	movwvc	lr, #6605	; 0x19cd
   31d74:	smladxls	r0, r0, r6, r4
   31d78:	bcs	fe46d5e4 <ASN1_generate_nconf@plt+0xfe453044>
   31d7c:	ldrdcc	pc, [r8], -ip
   31d80:	stmia	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31d84:			; <UNDEFINED> instruction: 0xf43e2800
   31d88:	strcc	sl, [r1, #-3732]	; 0xfffff16c
   31d8c:	ldrtmi	lr, [r0], -sl, asr #15
   31d90:	b	7efd34 <ASN1_generate_nconf@plt+0x7d5794>
   31d94:	blls	55ebbc <ASN1_generate_nconf@plt+0x54461c>
   31d98:	vnmls.f64	d11, d10, d19
   31d9c:			; <UNDEFINED> instruction: 0xf04f6a90
   31da0:	cfldr32ls	mvfx3, [r4], {255}	; 0xff
   31da4:	strtmi	lr, [r1], -pc
   31da8:			; <UNDEFINED> instruction: 0xf7e44630
   31dac:	strls	lr, [r0, #-3284]	; 0xfffff32c
   31db0:	bcs	fe46d61c <ASN1_generate_nconf@plt+0xfe45307c>
   31db4:	movwne	lr, #6608	; 0x19d0
   31db8:			; <UNDEFINED> instruction: 0xf7e69809
   31dbc:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
   31dc0:	mrcge	4, 3, APSR_nzcv, cr7, cr14, {1}
   31dc4:	ldrtmi	r3, [r0], -r1, lsl #8
   31dc8:	stmda	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31dcc:	blle	ffac27e4 <ASN1_generate_nconf@plt+0xffaa8244>
   31dd0:	bne	46d640 <ASN1_generate_nconf@plt+0x4530a0>
   31dd4:			; <UNDEFINED> instruction: 0xf7e69809
   31dd8:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
   31ddc:	cfldrsge	mvf15, [r4], {127}	; 0x7f
   31de0:	mcrlt	7, 3, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
   31de4:	bne	46d654 <ASN1_generate_nconf@plt+0x4530b4>
   31de8:	stmdals	r9, {r8, r9, sl, sp}
   31dec:	cdp	7, 0, cr15, cr8, cr6, {7}
   31df0:			; <UNDEFINED> instruction: 0xf47f2800
   31df4:			; <UNDEFINED> instruction: 0xf7fea905
   31df8:	blmi	d21770 <ASN1_generate_nconf@plt+0xd071d0>
   31dfc:			; <UNDEFINED> instruction: 0xf85a4970
   31e00:	ldrbtmi	r5, [r9], #-3
   31e04:			; <UNDEFINED> instruction: 0xf7e46828
   31e08:			; <UNDEFINED> instruction: 0xf7feed0a
   31e0c:			; <UNDEFINED> instruction: 0xf7e6be56
   31e10:	blmi	1b6bf38 <ASN1_generate_nconf@plt+0x1b51998>
   31e14:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   31e18:	beq	fe46d64c <ASN1_generate_nconf@plt+0xfe4530ac>
   31e1c:			; <UNDEFINED> instruction: 0xf0002b00
   31e20:	mrc	2, 0, r8, cr11, cr2, {7}
   31e24:			; <UNDEFINED> instruction: 0xf7e70a10
   31e28:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   31e2c:	rschi	pc, r1, #0
   31e30:	vmls.f64	d4, d8, d21
   31e34:	stmib	sp, {r4, r9, fp, pc}^
   31e38:	ldrbtmi	fp, [fp], #-1047	; 0xfffffbe9
   31e3c:	andsls	pc, r0, sp, asr #17
   31e40:	eorsge	pc, r8, sp, asr #17
   31e44:	bcc	46d67c <ASN1_generate_nconf@plt+0x4530dc>
   31e48:	mvnscc	pc, #79	; 0x4f
   31e4c:	blmi	1816a9c <ASN1_generate_nconf@plt+0x17fc4fc>
   31e50:	mcr	4, 0, r4, cr12, cr11, {3}
   31e54:	blmi	17c089c <ASN1_generate_nconf@plt+0x17a62fc>
   31e58:	mcr	4, 0, r4, cr13, cr11, {3}
   31e5c:	ldmdbls	r2, {r4, r9, fp, ip, sp}
   31e60:	beq	46d6d4 <ASN1_generate_nconf@plt+0x453134>
   31e64:	tstls	r2, r1, lsl #2
   31e68:			; <UNDEFINED> instruction: 0xf7e7460c
   31e6c:	addmi	lr, r4, #872	; 0x368
   31e70:	cmnhi	r4, r0, lsl #5	; <UNPREDICTABLE>
   31e74:	cfmsub32	mvax1, mvfx4, mvfx11, mvfx1
   31e78:			; <UNDEFINED> instruction: 0xf7e40a10
   31e7c:	cdp	12, 1, cr14, cr12, cr12, {3}
   31e80:	stmdavs	r7, {r4, r9, fp, ip}^
   31e84:	ldrtmi	r4, [r8], -r5, lsl #12
   31e88:			; <UNDEFINED> instruction: 0xf826f7fe
   31e8c:	rscle	r2, r6, r0, lsl #16
   31e90:	bne	fe46d708 <ASN1_generate_nconf@plt+0xfe453168>
   31e94:			; <UNDEFINED> instruction: 0xf7fe4638
   31e98:	stmdacs	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
   31e9c:	mrc	0, 0, sp, cr13, cr15, {6}
   31ea0:			; <UNDEFINED> instruction: 0x46381a10
   31ea4:			; <UNDEFINED> instruction: 0xf818f7fe
   31ea8:	sbcsle	r2, r8, r0, lsl #16
   31eac:	ldrtmi	r4, [r8], -r9, asr #18
   31eb0:			; <UNDEFINED> instruction: 0xf7fe4479
   31eb4:	stmdacs	r0, {r0, r4, fp, ip, sp, lr, pc}
   31eb8:	ldmdavc	ip!, {r0, r4, r6, r7, ip, lr, pc}
   31ebc:			; <UNDEFINED> instruction: 0xf0002c00
   31ec0:	ldrtmi	r8, [fp], -r2, lsr #1
   31ec4:	svclt	0x0000e089
   31ec8:	andeq	r1, r0, r0, lsr #11
   31ecc:	strdeq	r4, [r2], -r0
   31ed0:	andeq	sl, r2, r4, lsl #18
   31ed4:	muleq	r5, r4, r5
   31ed8:	andeq	r5, r5, r4, lsl #11
   31edc:	andeq	r8, r2, r2, asr r7
   31ee0:	andeq	sl, r2, sl, ror r9
   31ee4:	andeq	sl, r2, r6, ror #20
   31ee8:			; <UNDEFINED> instruction: 0xffffea41
   31eec:	andeq	sl, r2, lr, lsl #31
   31ef0:	andeq	r5, r5, r6, asr #8
   31ef4:	andeq	r8, r2, r4, lsl r6
   31ef8:	andeq	sl, r2, lr, asr sl
   31efc:	andeq	sl, r2, r8, lsl #10
   31f00:	andeq	r5, r5, r2, lsr #7
   31f04:	andeq	sl, r2, sl, asr #14
   31f08:	andeq	r8, r2, r8, asr r5
   31f0c:	andeq	r5, r5, r2, ror r3
   31f10:	andeq	sl, r2, r2, lsl r7
   31f14:	andeq	r8, r2, r0, lsr r5
   31f18:	andeq	r5, r5, r0, asr #6
   31f1c:	andeq	sl, r2, sl, lsl #14
   31f20:	andeq	r8, r2, r6, lsl #10
   31f24:	andeq	sl, r2, r8, lsl r6
   31f28:	andeq	r1, r2, ip, lsl r7
   31f2c:	andeq	sl, r2, r0, lsr r6
   31f30:	andeq	r5, r5, r4, lsl #5
   31f34:	andeq	r5, r5, sl, asr r2
   31f38:	andeq	pc, r2, r4, ror #15
   31f3c:	andeq	r0, r3, r8, ror #18
   31f40:	muleq	r0, ip, r5
   31f44:	andeq	sl, r2, ip, ror #23
   31f48:	ldrdeq	sl, [r2], -ip
   31f4c:	andeq	sl, r2, r0, lsr #9
   31f50:	andeq	r1, r2, ip
   31f54:	andeq	sl, r2, lr, lsl r5
   31f58:	andeq	sl, r2, r6, ror #19
   31f5c:	andeq	r4, r2, r0, lsl r0
   31f60:	andeq	sl, r2, ip, asr #11
   31f64:	andeq	r3, r2, ip, lsr #18
   31f68:	andeq	sl, r2, sl, ror #9
   31f6c:	muleq	r2, r2, r4
   31f70:	ldrdeq	sl, [r2], -r8
   31f74:	andeq	sl, r2, r6, ror #5
   31f78:	muleq	r2, ip, r2
   31f7c:	andeq	r4, r5, sl, ror #27
   31f80:	andeq	sl, r2, r0, ror r7
   31f84:	andeq	sl, r2, r6, lsl r8
   31f88:	andeq	sl, r2, ip, ror #13
   31f8c:	andeq	sl, r2, lr, ror #13
   31f90:	andeq	sl, r2, lr, ror #13
   31f94:	andeq	r4, r5, ip, lsr #25
   31f98:	strdeq	r9, [r2], -r4
   31f9c:	andeq	sl, r2, r6, lsl r6
   31fa0:	ldrdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   31fa4:	andeq	sl, r2, r2, ror #13
   31fa8:	andeq	sl, r2, ip, asr #12
   31fac:	andeq	r4, r5, sl, asr #23
   31fb0:			; <UNDEFINED> instruction: 0x0002a1b2
   31fb4:	muleq	r2, r2, sp
   31fb8:	andeq	sl, r2, r8, lsr #3
   31fbc:	andeq	r9, r2, r2, lsr #30
   31fc0:	andeq	sl, r2, r6, lsl #3
   31fc4:	andeq	r4, r5, r8, lsl #21
   31fc8:	ldrdeq	sl, [r2], -r6
   31fcc:	andeq	sl, r2, r8, asr #5
   31fd0:	andeq	sl, r2, r8, asr #5
   31fd4:	andeq	sl, r2, ip, ror r2
   31fd8:			; <UNDEFINED> instruction: 0xf004b174
   31fdc:	lfmcs	f0, 4, [sl], #-1012	; 0xfffffc0c
   31fe0:	bcs	b61c48 <ASN1_generate_nconf@plt+0xb476a8>
   31fe4:	svcmi	0x0001f813
   31fe8:	andcs	fp, r1, #12, 30	; 0x30
   31fec:	bcs	3a7f4 <ASN1_generate_nconf@plt+0x20254>
   31ff0:	stccs	0, cr13, [r0], {242}	; 0xf2
   31ff4:	sadd16mi	fp, pc, r8	; <UNPREDICTABLE>
   31ff8:	blcs	b100ec <ASN1_generate_nconf@plt+0xaf5b4c>
   31ffc:	strcc	fp, [r1, -r6, lsl #30]
   32000:	ldrbtcc	pc, [pc], #79	; 32008 <ASN1_generate_nconf@plt+0x17a68>	; <UNPREDICTABLE>
   32004:	ldrtmi	r2, [r8], -r0, lsl #8
   32008:	ldmdb	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3200c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   32010:	svcge	0x0025f43f
   32014:	strcs	pc, [r4, #2271]	; 0x8df
   32018:			; <UNDEFINED> instruction: 0xf8dfaf46
   3201c:	cmncs	r4, r4, lsl #11
   32020:			; <UNDEFINED> instruction: 0x4638447a
   32024:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
   32028:			; <UNDEFINED> instruction: 0xf7fe686a
   3202c:	stmdacs	r0, {r0, r2, r7, r8, fp, ip, sp, lr, pc}
   32030:	orrhi	pc, r8, r0
   32034:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   32038:			; <UNDEFINED> instruction: 0x4631463a
   3203c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   32040:	stmdb	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32044:	stmdacs	r0, {r0, r7, r9, sl, lr}
   32048:			; <UNDEFINED> instruction: 0x81b8f000
   3204c:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   32050:			; <UNDEFINED> instruction: 0xf8df2164
   32054:			; <UNDEFINED> instruction: 0x46383558
   32058:	andls	r4, r0, #2046820352	; 0x7a000000
   3205c:	stmdavs	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   32060:			; <UNDEFINED> instruction: 0xf96af7fe
   32064:			; <UNDEFINED> instruction: 0xf0002800
   32068:			; <UNDEFINED> instruction: 0xf8df816d
   3206c:	ldrtmi	r3, [sl], -r4, asr #10
   32070:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   32074:			; <UNDEFINED> instruction: 0xf7e76858
   32078:	strmi	lr, [r3], r8, asr #18
   3207c:			; <UNDEFINED> instruction: 0xf0002800
   32080:			; <UNDEFINED> instruction: 0xf8df819a
   32084:	cmncs	r4, r0, lsr r5
   32088:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   3208c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   32090:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
   32094:			; <UNDEFINED> instruction: 0xf7fe686a
   32098:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   3209c:	cmphi	r2, r0	; <UNPREDICTABLE>
   320a0:	ldreq	pc, [r8, #-2271]	; 0xfffff721
   320a4:	ldmeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   320a8:			; <UNDEFINED> instruction: 0x4631463a
   320ac:			; <UNDEFINED> instruction: 0x46434478
   320b0:			; <UNDEFINED> instruction: 0xf7e56840
   320b4:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   320b8:	cmnhi	r6, r0	; <UNPREDICTABLE>
   320bc:	strcs	pc, [r0, #-2271]	; 0xfffff721
   320c0:			; <UNDEFINED> instruction: 0xf8df2164
   320c4:	ldrtmi	r3, [r8], -r0, lsl #10
   320c8:	andls	r4, r0, #2046820352	; 0x7a000000
   320cc:	stmdavs	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   320d0:			; <UNDEFINED> instruction: 0xf932f7fe
   320d4:			; <UNDEFINED> instruction: 0xf0002800
   320d8:			; <UNDEFINED> instruction: 0xf8df8135
   320dc:	blge	ff3494 <ASN1_generate_nconf@plt+0xfd8ef4>
   320e0:			; <UNDEFINED> instruction: 0x4631463a
   320e4:	tstls	r9, #120, 8	; 0x78000000
   320e8:			; <UNDEFINED> instruction: 0xf7e56840
   320ec:	blls	6ad974 <ASN1_generate_nconf@plt+0x6933d4>
   320f0:			; <UNDEFINED> instruction: 0xf0002800
   320f4:	ldmdavs	fp, {r1, r4, r6, r8, pc}
   320f8:			; <UNDEFINED> instruction: 0xf8df465a
   320fc:			; <UNDEFINED> instruction: 0x464974d0
   32100:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   32104:	ldrbtmi	r9, [pc], #-768	; 3210c <ASN1_generate_nconf@plt+0x17b6c>
   32108:	ldrdcc	pc, [r0], -r8
   3210c:	smlsdxls	r3, r8, r4, r4
   32110:	stmib	sp, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   32114:	stmiavs	r8!, {r0, ip, sp, lr}
   32118:			; <UNDEFINED> instruction: 0xf942f7fe
   3211c:	vadd.i8	d18, d0, d1
   32120:			; <UNDEFINED> instruction: 0xf04f8138
   32124:	mrc	0, 0, r3, cr9, cr15, {7}
   32128:	stmib	sp, {r4, r7, r9, fp, sp}^
   3212c:	ldrtmi	r0, [fp], -r0
   32130:	beq	fe46d9a4 <ASN1_generate_nconf@plt+0xfe453404>
   32134:	strls	r4, [r2], #-1617	; 0xfffff9af
   32138:	stcl	7, cr15, [r0, #916]	; 0x394
   3213c:			; <UNDEFINED> instruction: 0xf47f2800
   32140:	rscs	sl, pc, lr, lsl #29
   32144:	strcc	pc, [ip], #2271	; 0x8df
   32148:	strne	pc, [ip], #2271	; 0x8df
   3214c:			; <UNDEFINED> instruction: 0xf85a9a1e
   32150:	ldrbtmi	r5, [r9], #-3
   32154:			; <UNDEFINED> instruction: 0xf7e46828
   32158:	str	lr, [fp, #2914]	; 0xb62
   3215c:	beq	fe46d9d0 <ASN1_generate_nconf@plt+0xfe453430>
   32160:	bhi	46d9c8 <ASN1_generate_nconf@plt+0x453428>
   32164:	ldrlt	lr, [r7], #-2525	; 0xfffff623
   32168:			; <UNDEFINED> instruction: 0x9010f8dd
   3216c:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   32170:	stmda	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32174:			; <UNDEFINED> instruction: 0xf0002800
   32178:	blls	5524e0 <ASN1_generate_nconf@plt+0x537f40>
   3217c:			; <UNDEFINED> instruction: 0xf47f2b00
   32180:	mrc	14, 0, sl, cr10, cr1, {1}
   32184:	stmdacs	r0, {r4, r7, r9, fp}
   32188:	mcrge	4, 1, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   3218c:	cdp	7, 4, cr15, cr8, cr7, {7}
   32190:	stcle	8, cr2, [r6, #-0]
   32194:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   32198:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3219c:			; <UNDEFINED> instruction: 0xf0002b00
   321a0:			; <UNDEFINED> instruction: 0xf8df80ea
   321a4:			; <UNDEFINED> instruction: 0xf8cd343c
   321a8:	ldrbtmi	r9, [fp], #-16
   321ac:	eorsge	pc, r8, sp, asr #17
   321b0:	bcc	46d9d8 <ASN1_generate_nconf@plt+0x453438>
   321b4:	mvnscc	pc, #79	; 0x4f
   321b8:			; <UNDEFINED> instruction: 0xf8df9312
   321bc:	ldrbtmi	r3, [fp], #-1064	; 0xfffffbd8
   321c0:			; <UNDEFINED> instruction: 0xf8df9315
   321c4:	ldrbtmi	r3, [fp], #-1060	; 0xfffffbdc
   321c8:	blcc	5ec904 <ASN1_generate_nconf@plt+0x5d2364>
   321cc:			; <UNDEFINED> instruction: 0xee1a9912
   321d0:			; <UNDEFINED> instruction: 0x31010a90
   321d4:			; <UNDEFINED> instruction: 0x460c9112
   321d8:	cdp	7, 2, cr15, cr2, cr7, {7}
   321dc:	vsubl.s8	q2, d16, d4
   321e0:			; <UNDEFINED> instruction: 0x462180ba
   321e4:	beq	fe46da54 <ASN1_generate_nconf@plt+0xfe4534b4>
   321e8:	b	fed70180 <ASN1_generate_nconf@plt+0xfed55be0>
   321ec:	strmi	r6, [r2], r6, asr #16
   321f0:			; <UNDEFINED> instruction: 0xf7e64630
   321f4:			; <UNDEFINED> instruction: 0x4607e87e
   321f8:	rscle	r2, r7, r0, lsl #16
   321fc:	vmovge	d5, r9, r6
   32200:	cmncs	r4, r2, lsr r6
   32204:	movwls	r4, #1568	; 0x620
   32208:	bcc	46da70 <ASN1_generate_nconf@plt+0x4534d0>
   3220c:			; <UNDEFINED> instruction: 0xf894f7fe
   32210:			; <UNDEFINED> instruction: 0xf0002800
   32214:	blls	5d2478 <ASN1_generate_nconf@plt+0x5b7ed8>
   32218:	strbmi	r4, [r1], -r2, lsr #12
   3221c:			; <UNDEFINED> instruction: 0xf7e76858
   32220:			; <UNDEFINED> instruction: 0x4605e874
   32224:			; <UNDEFINED> instruction: 0xf0002800
   32228:			; <UNDEFINED> instruction: 0xf8df80df
   3222c:	ldrtmi	ip, [r2], -r0, asr #7
   32230:	cmncs	r4, pc, ror #23
   32234:			; <UNDEFINED> instruction: 0x462044fc
   32238:			; <UNDEFINED> instruction: 0xf8cd447b
   3223c:			; <UNDEFINED> instruction: 0xf7fec000
   32240:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   32244:	blmi	ffb26444 <ASN1_generate_nconf@plt+0xffb0bea4>
   32248:	strbmi	r4, [r1], -r2, lsr #12
   3224c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   32250:	ldmda	sl, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32254:	stmdacs	r0, {r0, r7, r9, sl, lr}
   32258:	sbchi	pc, r3, r0
   3225c:	orrsgt	pc, r8, #14614528	; 0xdf0000
   32260:	blmi	ff9c3b30 <ASN1_generate_nconf@plt+0xff9a9590>
   32264:	ldrbtmi	r2, [ip], #356	; 0x164
   32268:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   3226c:	andgt	pc, r0, sp, asr #17
   32270:			; <UNDEFINED> instruction: 0xf862f7fe
   32274:	rsble	r2, r5, r0, lsl #16
   32278:			; <UNDEFINED> instruction: 0xf10d48e1
   3227c:			; <UNDEFINED> instruction: 0x46220bf8
   32280:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   32284:	stmdavs	r0, {r0, r1, r3, r4, r6, r9, sl, lr}^
   32288:	ldcl	7, cr15, [r0, #-916]	; 0xfffffc6c
   3228c:			; <UNDEFINED> instruction: 0xf0002800
   32290:			; <UNDEFINED> instruction: 0xf8df80a1
   32294:			; <UNDEFINED> instruction: 0x4632c370
   32298:	ldrdcs	r4, [r4, #-187]!	; 0xffffff45
   3229c:			; <UNDEFINED> instruction: 0x462044fc
   322a0:			; <UNDEFINED> instruction: 0xf8cd447b
   322a4:			; <UNDEFINED> instruction: 0xf7fec000
   322a8:	stmdacs	r0, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
   322ac:	ldmmi	r7, {r1, r3, r6, ip, lr, pc}^
   322b0:			; <UNDEFINED> instruction: 0x4622ae3f
   322b4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   322b8:	stmdavs	r0, {r0, r1, r4, r5, r9, sl, lr}^
   322bc:	ldc	7, cr15, [r6, #-916]!	; 0xfffffc6c
   322c0:			; <UNDEFINED> instruction: 0xf0002800
   322c4:	ldmdavs	r3!, {r0, r7, pc}
   322c8:	ldclmi	6, cr4, [r1], {74}	; 0x4a
   322cc:	ldmmi	r1, {r0, r3, r5, r9, sl, lr}^
   322d0:	ldrbtmi	r9, [ip], #-768	; 0xfffffd00
   322d4:	ldrdcc	pc, [r0], -fp
   322d8:	strls	r4, [r3], #-1144	; 0xfffffb88
   322dc:	stmib	sp, {r0, r1, r2, r3, r4, r6, sl, fp, sp, pc}^
   322e0:			; <UNDEFINED> instruction: 0xf8da4001
   322e4:			; <UNDEFINED> instruction: 0xf7fe0008
   322e8:	stmdacs	r1, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
   322ec:			; <UNDEFINED> instruction: 0xf04fd927
   322f0:	mrc	0, 0, r3, cr9, cr15, {7}
   322f4:	mulls	r0, r0, sl
   322f8:	stmdals	r9, {r0, r1, r5, r9, sl, lr}
   322fc:			; <UNDEFINED> instruction: 0xf7e54639
   32300:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
   32304:	svcge	0x0062f47f
   32308:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   3230c:	stmibmi	r2, {r0, r4, r5, r7, r8, r9, fp, lr}^
   32310:			; <UNDEFINED> instruction: 0x9010f8dd
   32314:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   32318:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3231c:	b	1ff02b4 <ASN1_generate_nconf@plt+0x1fd5d14>
   32320:			; <UNDEFINED> instruction: 0xf7e86828
   32324:			; <UNDEFINED> instruction: 0xf7fee8a8
   32328:	blmi	feae1250 <ASN1_generate_nconf@plt+0xfeac6cb0>
   3232c:			; <UNDEFINED> instruction: 0xf85a49bb
   32330:	ldrbtmi	r5, [r9], #-3
   32334:			; <UNDEFINED> instruction: 0xf7e46828
   32338:			; <UNDEFINED> instruction: 0xf7feea72
   3233c:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}
   32340:	svcge	0x0044f47f
   32344:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   32348:			; <UNDEFINED> instruction: 0xf8dd4ba2
   3234c:			; <UNDEFINED> instruction: 0xf85a9010
   32350:			; <UNDEFINED> instruction: 0xf7fe5003
   32354:	vmov.s16	fp, d26[0]
   32358:	stmdals	r9, {r4, r9, fp, ip}
   3235c:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   32360:			; <UNDEFINED> instruction: 0x9010f8dd
   32364:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   32368:	bl	12f0308 <ASN1_generate_nconf@plt+0x12d5d68>
   3236c:			; <UNDEFINED> instruction: 0xf47f2800
   32370:			; <UNDEFINED> instruction: 0xf7fea94b
   32374:	blmi	fe6211f4 <ASN1_generate_nconf@plt+0xfe606c54>
   32378:			; <UNDEFINED> instruction: 0xf85a49a9
   3237c:	ldrbtmi	r5, [r9], #-3
   32380:			; <UNDEFINED> instruction: 0xf7e46828
   32384:	stmibmi	r7!, {r2, r3, r6, r9, fp, sp, lr, pc}
   32388:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   3238c:	b	11f0324 <ASN1_generate_nconf@plt+0x11d5d84>
   32390:	stmdacs	r0, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
   32394:	cfstrdge	mvd15, [r3, #-508]!	; 0xfffffe04
   32398:			; <UNDEFINED> instruction: 0xf7e4e7d4
   3239c:	blls	6add4c <ASN1_generate_nconf@plt+0x6937ac>
   323a0:	rscscc	pc, pc, #79	; 0x4f
   323a4:	ssat	r6, #7, sl
   323a8:	cdp	7, 6, cr15, cr2, cr4, {7}
   323ac:	mvnscc	pc, #79	; 0x4f
   323b0:	andcc	pc, r0, r8, asr #17
   323b4:			; <UNDEFINED> instruction: 0xf7e4e682
   323b8:			; <UNDEFINED> instruction: 0xe662ee5c
   323bc:	rsbls	pc, r8, #14614528	; 0xdf0000
   323c0:	cdp	7, 5, cr15, cr6, cr4, {7}
   323c4:			; <UNDEFINED> instruction: 0xe64144f9
   323c8:	cdp	7, 5, cr15, cr2, cr4, {7}
   323cc:	mvnscc	pc, #79	; 0x4f
   323d0:			; <UNDEFINED> instruction: 0xe7786033
   323d4:	cdp	7, 4, cr15, cr12, cr4, {7}
   323d8:	mvnscc	pc, #79	; 0x4f
   323dc:	andcc	pc, r0, fp, asr #17
   323e0:			; <UNDEFINED> instruction: 0xf7e4e757
   323e4:	ldr	lr, [r9, -r6, asr #28]!
   323e8:			; <UNDEFINED> instruction: 0xf7e44d90
   323ec:	ldrbtmi	lr, [sp], #-3650	; 0xfffff1be
   323f0:	blmi	1e6c064 <ASN1_generate_nconf@plt+0x1e51ac4>
   323f4:			; <UNDEFINED> instruction: 0xf85a498e
   323f8:	ldrbtmi	r5, [r9], #-3
   323fc:			; <UNDEFINED> instruction: 0xf7e46828
   32400:			; <UNDEFINED> instruction: 0xf7feea0e
   32404:	blmi	1d21174 <ASN1_generate_nconf@plt+0x1d06bd4>
   32408:			; <UNDEFINED> instruction: 0xf85a498a
   3240c:	ldrbtmi	r5, [r9], #-3
   32410:			; <UNDEFINED> instruction: 0xf7e46828
   32414:	stmibmi	r8, {r2, r9, fp, sp, lr, pc}
   32418:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   3241c:	ldmib	lr!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32420:	stmdavs	r8!, {r1, r2, r7, r8, fp, lr}
   32424:			; <UNDEFINED> instruction: 0xf7e44479
   32428:	stmibmi	r5, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   3242c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   32430:	ldmib	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32434:	stmdavs	r8!, {r0, r1, r7, r8, fp, lr}
   32438:			; <UNDEFINED> instruction: 0xf7e44479
   3243c:	stmibmi	r2, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
   32440:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   32444:	stmib	sl!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32448:	stmdavs	r8!, {r7, r8, fp, lr}
   3244c:			; <UNDEFINED> instruction: 0xf7e44479
   32450:	strbt	lr, [r6], #2534	; 0x9e6
   32454:	ldmdbmi	lr!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   32458:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3245c:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   32460:	ldmib	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32464:	bls	2ab504 <ASN1_generate_nconf@plt+0x290f64>
   32468:	blmi	16c4a58 <ASN1_generate_nconf@plt+0x16aa4b8>
   3246c:			; <UNDEFINED> instruction: 0x46164479
   32470:	andls	r4, r4, #144, 12	; 0x9000000
   32474:	blt	1870478 <ASN1_generate_nconf@plt+0x1855ed8>
   32478:			; <UNDEFINED> instruction: 0xf8cd4b56
   3247c:	ldmdbmi	r6!, {r5, ip, sp, pc}^
   32480:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   32484:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   32488:	stmib	r8, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3248c:			; <UNDEFINED> instruction: 0xf7e76828
   32490:			; <UNDEFINED> instruction: 0xf7feeff2
   32494:	ldmdami	r1!, {r0, r6, r8, r9, fp, ip, sp, pc}^
   32498:	tstcs	r1, r4, lsl r2
   3249c:			; <UNDEFINED> instruction: 0xf7e64478
   324a0:	blmi	136d548 <ASN1_generate_nconf@plt+0x1352fa8>
   324a4:			; <UNDEFINED> instruction: 0xf85a9408
   324a8:			; <UNDEFINED> instruction: 0xf7fe5003
   324ac:	blmi	12a1188 <ASN1_generate_nconf@plt+0x1286be8>
   324b0:	stmdbmi	fp!, {r1, r6, r9, sl, lr}^
   324b4:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   324b8:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   324bc:	stmib	lr!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   324c0:	blt	fff304c0 <ASN1_generate_nconf@plt+0xfff15f20>
   324c4:	ldcl	7, cr15, [r4, #912]	; 0x390
   324c8:	bhi	fe46dcf8 <ASN1_generate_nconf@plt+0xfe453758>
   324cc:	blt	ff6704cc <ASN1_generate_nconf@plt+0xff655f2c>
   324d0:	ldrtmi	r4, [r2], -r0, asr #22
   324d4:			; <UNDEFINED> instruction: 0xf85a4963
   324d8:	ldrbtmi	r5, [r9], #-3
   324dc:			; <UNDEFINED> instruction: 0xf7e46828
   324e0:			; <UNDEFINED> instruction: 0xf7fee99e
   324e4:	blmi	f21094 <ASN1_generate_nconf@plt+0xf06af4>
   324e8:			; <UNDEFINED> instruction: 0xf85a495f
   324ec:	ldrbtmi	r5, [r9], #-3
   324f0:			; <UNDEFINED> instruction: 0xf7e46828
   324f4:			; <UNDEFINED> instruction: 0xf7fee994
   324f8:	strbmi	fp, [r0], -r0, ror #21
   324fc:	mcrr	7, 14, pc, lr, cr7	; <UNPREDICTABLE>
   32500:	stmdavs	r8!, {r1, r3, r4, r6, r8, fp, lr}
   32504:			; <UNDEFINED> instruction: 0xf7e44479
   32508:	blls	32cb38 <ASN1_generate_nconf@plt+0x312598>
   3250c:			; <UNDEFINED> instruction: 0xf7fe681f
   32510:	blmi	c60e9c <ASN1_generate_nconf@plt+0xc468fc>
   32514:	bls	704a74 <ASN1_generate_nconf@plt+0x6ea4d4>
   32518:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3251c:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   32520:	ldmdb	ip!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32524:	ldmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32528:	stc	7, cr15, [r2, #912]!	; 0x390
   3252c:			; <UNDEFINED> instruction: 0xf7fe9604
   32530:	svcls	0x0009ba77
   32534:	blmi	9fad40 <ASN1_generate_nconf@plt+0x9e07a0>
   32538:	strls	r9, [r4, -r8, lsl #4]
   3253c:			; <UNDEFINED> instruction: 0xf85a463e
   32540:	ldrtmi	r5, [r8], r3
   32544:	blt	ffa70544 <ASN1_generate_nconf@plt+0xffa55fa4>
   32548:	strbmi	r9, [r0], -r9, lsl #18
   3254c:	ldmda	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32550:	stmdblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   32554:	bleq	fff6e990 <ASN1_generate_nconf@plt+0xfff543f0>
   32558:			; <UNDEFINED> instruction: 0xf7e49804
   3255c:	movwcs	lr, #2638	; 0xa4e
   32560:			; <UNDEFINED> instruction: 0x461a4659
   32564:	cdp	7, 15, cr15, cr0, cr7, {7}
   32568:	ldrdne	pc, [r0], -fp
   3256c:			; <UNDEFINED> instruction: 0xf7e64640
   32570:			; <UNDEFINED> instruction: 0xf7ffefa0
   32574:			; <UNDEFINED> instruction: 0xf7e7b908
   32578:			; <UNDEFINED> instruction: 0xf7ffef96
   3257c:			; <UNDEFINED> instruction: 0xf7e4b91a
   32580:	bmi	f6db68 <ASN1_generate_nconf@plt+0xf535c8>
   32584:	ldmdavs	r0!, {r2, r8, fp, ip, pc}^
   32588:			; <UNDEFINED> instruction: 0xf7e6447a
   3258c:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   32590:	svcge	0x006bf47e
   32594:	stcl	7, cr15, [ip, #-912]!	; 0xfffffc70
   32598:	svclt	0x0073f7fe
   3259c:	andeq	sl, r2, r4, lsl r1
   325a0:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   325a4:	andeq	r4, r5, r0, ror #16
   325a8:	ldrdeq	sl, [r2], -ip
   325ac:	ldrdeq	sl, [r2], -r0
   325b0:	andeq	r4, r5, sl, lsr #16
   325b4:	andeq	sl, r2, r6, lsr #1
   325b8:	andeq	sl, r2, lr, ror r0
   325bc:	strdeq	r4, [r5], -r0
   325c0:	andeq	sl, r2, ip, rrx
   325c4:	andeq	sl, r2, ip, asr #32
   325c8:			; <UNDEFINED> instruction: 0x000547b8
   325cc:	andeq	sl, r2, r6, lsr r0
   325d0:	andeq	sl, r2, ip, lsr r0
   325d4:	andeq	r1, r0, r0, lsr #11
   325d8:	muleq	r2, r2, fp
   325dc:	andeq	r4, r5, r4, lsl #14
   325e0:	andeq	r9, r2, r6, ror pc
   325e4:	andeq	r9, r2, r6, ror pc
   325e8:	ldrdeq	r4, [r5], -r6
   325ec:	andeq	r9, r2, r0, lsl #30
   325f0:	strdeq	r9, [r2], -r4
   325f4:	andeq	r4, r5, r0, asr r6
   325f8:	andeq	r9, r2, lr, asr #29
   325fc:	andeq	r9, r2, r6, lsr #29
   32600:	andeq	r4, r5, sl, lsl r6
   32604:	muleq	r2, r8, lr
   32608:	andeq	r9, r2, r8, ror lr
   3260c:	andeq	r4, r5, r6, ror #11
   32610:	ldrdeq	r9, [r2], -lr
   32614:	andeq	r9, r2, ip, ror #29
   32618:			; <UNDEFINED> instruction: 0x00029ebc
   3261c:	andeq	r9, r2, r6, asr ip
   32620:	ldrdeq	r9, [r2], -r6
   32624:	strdeq	r9, [r2], -sl
   32628:	andeq	r4, r2, r4, asr #21
   3262c:	muleq	r2, sl, sl
   32630:	strdeq	r9, [r2], -r2
   32634:	andeq	r9, r2, r6, lsr #23
   32638:	andeq	r9, r2, r6, ror #23
   3263c:	strdeq	r9, [r2], -ip
   32640:	andeq	r9, r2, r2, asr #24
   32644:	andeq	r9, r2, r4, ror ip
   32648:	muleq	r2, sl, ip
   3264c:	andeq	r9, r2, ip, lsl #21
   32650:			; <UNDEFINED> instruction: 0x00029eb8
   32654:	andeq	r9, r2, r4, ror sl
   32658:	andeq	r9, r2, r8, asr lr
   3265c:	muleq	r2, ip, lr
   32660:	andeq	r9, r2, r8, lsr #21
   32664:	andeq	r9, r2, r6, lsl #21
   32668:	andeq	r9, r2, r2, asr sl
   3266c:	ldrdeq	r9, [r2], -r4
   32670:	andeq	r0, r2, r8, asr #15
   32674:	andeq	r9, r2, r4, asr #18
   32678:	addlt	fp, r4, r0, ror r5
   3267c:	stmib	sp, {r1, r2, r9, sl, lr}^
   32680:	movwls	r2, #4354	; 0x1102
   32684:	svc	0x0078f7e5
   32688:	andcc	lr, r1, #3620864	; 0x374000
   3268c:	strmi	r9, [r5], -r3, lsl #18
   32690:	stc2l	7, cr15, [lr, #1012]!	; 0x3f4
   32694:	stcle	14, cr1, [r4, #-16]
   32698:			; <UNDEFINED> instruction: 0x46294630
   3269c:	b	ffff063c <ASN1_generate_nconf@plt+0xfffd609c>
   326a0:	strtmi	r4, [r8], -r4, lsl #12
   326a4:	ldmda	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   326a8:	svclt	0x00d42c00
   326ac:	andcs	r2, r1, r0
   326b0:	ldcllt	0, cr11, [r0, #-16]!
   326b4:	svcmi	0x00f0e92d
   326b8:			; <UNDEFINED> instruction: 0xf8dfb095
   326bc:	movwcs	r5, #1276	; 0x4fc
   326c0:	ldrbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   326c4:	ldrbtmi	sl, [sp], #-3597	; 0xfffff1f3
   326c8:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   326cc:	ldrbtls	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   326d0:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
   326d4:	stmdavs	r4!, {r0, r3, r4, r5, r6, r7, sl, lr}
   326d8:			; <UNDEFINED> instruction: 0xf04f9413
   326dc:	ldrmi	r0, [ip], -r0, lsl #8
   326e0:	movwcc	lr, #55757	; 0xd9cd
   326e4:	movwls	r4, #63013	; 0xf625
   326e8:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   326ec:	ssatmi	r9, #4, r0, lsl #6
   326f0:			; <UNDEFINED> instruction: 0xf01b9311
   326f4:	ssatmi	pc, #3, r7, asr #18	; <UNPREDICTABLE>
   326f8:	movwcs	r4, #9888	; 0x26a0
   326fc:	stmib	sp, {r1, r3, sl, ip, pc}^
   32700:	strls	r4, [r5], #-1030	; 0xfffffbfa
   32704:	strmi	lr, [r8], #-2509	; 0xfffff633
   32708:	strmi	r9, [r7], -fp, lsl #6
   3270c:	ldc2l	0, cr15, [sl], #-108	; 0xffffff94
   32710:	mcrrne	3, 12, fp, r3, cr8
   32714:	ldmle	r9!, {r0, r2, r4, r8, r9, fp, sp}^
   32718:			; <UNDEFINED> instruction: 0xf852a202
   3271c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   32720:	svclt	0x00004710
   32724:			; <UNDEFINED> instruction: 0x000001b1
   32728:			; <UNDEFINED> instruction: 0xffffffe9
   3272c:	muleq	r0, r9, r2
   32730:	andeq	r0, r0, r3, lsl #5
   32734:	muleq	r0, sp, r1
   32738:	andeq	r0, r0, r5, ror r2
   3273c:	andeq	r0, r0, sp, ror #4
   32740:	andeq	r0, r0, r5, ror #4
   32744:	andeq	r0, r0, r9, asr r0
   32748:	andeq	r0, r0, r1, ror #4
   3274c:	andeq	r0, r0, r9, asr r2
   32750:	andeq	r0, r0, r1, asr r2
   32754:	andeq	r0, r0, sp, asr #4
   32758:	andeq	r0, r0, r9, asr #4
   3275c:	andeq	r0, r0, r1, asr #4
   32760:	andeq	r0, r0, r1, asr #4
   32764:	andeq	r0, r0, r1, asr #4
   32768:	andeq	r0, r0, fp, lsr r2
   3276c:	andeq	r0, r0, r5, lsr r2
   32770:	andeq	r0, r0, pc, lsr #4
   32774:	andeq	r0, r0, r9, lsr #4
   32778:	andeq	r0, r0, r7, lsl r2
   3277c:			; <UNDEFINED> instruction: 0xf01b2501
   32780:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
   32784:			; <UNDEFINED> instruction: 0xf01cd1c5
   32788:			; <UNDEFINED> instruction: 0x4606f83b
   3278c:			; <UNDEFINED> instruction: 0xf0402800
   32790:	blls	192a1c <ASN1_generate_nconf@plt+0x17847c>
   32794:	svclt	0x00182d00
   32798:	ldrmi	r2, [pc], -r0, lsl #6
   3279c:			; <UNDEFINED> instruction: 0xf0402b00
   327a0:	blls	212bfc <ASN1_generate_nconf@plt+0x1f865c>
   327a4:	bge	3c40ec <ASN1_generate_nconf@plt+0x3a9b4c>
   327a8:			; <UNDEFINED> instruction: 0x43234659
   327ac:	svclt	0x000cab0f
   327b0:	beq	ae8f4 <ASN1_generate_nconf@plt+0x94354>
   327b4:	beq	6e8f8 <ASN1_generate_nconf@plt+0x54358>
   327b8:	ldc2l	0, cr15, [r4, #-100]	; 0xffffff9c
   327bc:			; <UNDEFINED> instruction: 0xf0002800
   327c0:	blls	1d2bf8 <ASN1_generate_nconf@plt+0x1b8658>
   327c4:	svclt	0x00082d00
   327c8:	blcs	3b3d0 <ASN1_generate_nconf@plt+0x20e30>
   327cc:	msrhi	CPSR_c, r0, asr #32
   327d0:			; <UNDEFINED> instruction: 0x460b9910
   327d4:			; <UNDEFINED> instruction: 0xf0002d00
   327d8:	stfcsd	f0, [r2, #-60]	; 0xffffffc4
   327dc:	msrhi	CPSR_fc, r0
   327e0:	andcs	r4, r1, #996	; 0x3e4
   327e4:	blls	3d880c <ASN1_generate_nconf@plt+0x3be26c>
   327e8:			; <UNDEFINED> instruction: 0xf8cd447f
   327ec:	strls	r8, [r1, -r0]
   327f0:			; <UNDEFINED> instruction: 0xf91af01a
   327f4:	ldrbmi	r4, [r8], -r3, lsl #13
   327f8:	svceq	0x0000f1bb
   327fc:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   32800:	bl	fe1f07a4 <ASN1_generate_nconf@plt+0xfe1d6204>
   32804:	ldrbmi	r4, [r8], -r7, lsl #12
   32808:	ldm	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3280c:			; <UNDEFINED> instruction: 0xf0002f00
   32810:	ldrbmi	r8, [r2], -r6, lsl #2
   32814:	stmdals	r9, {r0, r4, r8, fp, ip, pc}
   32818:	blx	1b6e88a <ASN1_generate_nconf@plt+0x1b542ea>
   3281c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   32820:	msrhi	SPSR_s, r0
   32824:	blcs	59440 <ASN1_generate_nconf@plt+0x3eea0>
   32828:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   3282c:	blcs	5945c <ASN1_generate_nconf@plt+0x3eebc>
   32830:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   32834:	blcs	59454 <ASN1_generate_nconf@plt+0x3eeb4>
   32838:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
   3283c:	blcs	59460 <ASN1_generate_nconf@plt+0x3eec0>
   32840:	blmi	ff8e6d98 <ASN1_generate_nconf@plt+0xff8cc7f8>
   32844:			; <UNDEFINED> instruction: 0xf85949e2
   32848:	ldrbtmi	r9, [r9], #-3
   3284c:	ldrdeq	pc, [r0], -r9
   32850:	svc	0x00e4f7e3
   32854:	blcs	1594a0 <ASN1_generate_nconf@plt+0x13ef00>
   32858:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
   3285c:	andeq	pc, r5, #72, 4	; 0x80000004
   32860:			; <UNDEFINED> instruction: 0xf0004293
   32864:	blcc	312dd8 <ASN1_generate_nconf@plt+0x2f8838>
   32868:	vqdmulh.s<illegal width 8>	d2, d0, d1
   3286c:			; <UNDEFINED> instruction: 0xf7e48162
   32870:	pkhbtmi	lr, r3, r6, lsl #25
   32874:			; <UNDEFINED> instruction: 0xf0002800
   32878:			; <UNDEFINED> instruction: 0x46398139
   3287c:	b	fe4f0818 <ASN1_generate_nconf@plt+0xfe4d6278>
   32880:	blcs	3594cc <ASN1_generate_nconf@plt+0x33ef2c>
   32884:	cmnhi	ip, r0	; <UNPREDICTABLE>
   32888:	movweq	lr, #19029	; 0x4a55
   3288c:			; <UNDEFINED> instruction: 0x46504659
   32890:	orrhi	pc, r1, r0
   32894:	stcl	7, cr15, [r6, #912]	; 0x390
   32898:	ldrbmi	r4, [r8], -r4, lsl #12
   3289c:	stm	sl, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   328a0:	svclt	0x00c82c00
   328a4:	stcle	6, cr2, [r1], #-0
   328a8:	strcs	r4, [r1], -sl, asr #19
   328ac:	ldrdeq	pc, [r0], -r9
   328b0:			; <UNDEFINED> instruction: 0xf7e34479
   328b4:			; <UNDEFINED> instruction: 0xf8d9efb4
   328b8:			; <UNDEFINED> instruction: 0xf7e70000
   328bc:			; <UNDEFINED> instruction: 0xe015eddc
   328c0:	stc2l	0, cr15, [lr, #108]	; 0x6c
   328c4:	vpmin.s8	d26, d0, d1
   328c8:			; <UNDEFINED> instruction: 0xf01b71be
   328cc:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
   328d0:	svcge	0x001cf47f
   328d4:			; <UNDEFINED> instruction: 0x463a4bbd
   328d8:			; <UNDEFINED> instruction: 0x270049bf
   328dc:			; <UNDEFINED> instruction: 0x260146ba
   328e0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   328e4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   328e8:	svc	0x0098f7e3
   328ec:			; <UNDEFINED> instruction: 0x46404cbb
   328f0:	blx	ff0ee95a <ASN1_generate_nconf@plt+0xff0d43ba>
   328f4:	ldrbtmi	r4, [ip], #-1616	; 0xfffff9b0
   328f8:	mcrr	7, 14, pc, ip, cr6	; <UNPREDICTABLE>
   328fc:			; <UNDEFINED> instruction: 0xf7e74638
   32900:	stmdals	lr, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
   32904:	vst1.8	{d20-d22}, [pc :128], r1
   32908:	strls	r7, [r5], #-668	; 0xfffffd64
   3290c:	stmdb	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32910:	eorsne	pc, r9, #64, 4
   32914:	stmdals	pc, {r0, r2, r8, fp, ip, pc}	; <UNPREDICTABLE>
   32918:	stmdb	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3291c:	blmi	fea053e4 <ASN1_generate_nconf@plt+0xfe9eae44>
   32920:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32924:	blls	50c994 <ASN1_generate_nconf@plt+0x4f23f4>
   32928:			; <UNDEFINED> instruction: 0xf04f405a
   3292c:			; <UNDEFINED> instruction: 0xf0400300
   32930:	ldrtmi	r8, [r0], -r1, asr #2
   32934:	pop	{r0, r2, r4, ip, sp, pc}
   32938:			; <UNDEFINED> instruction: 0xf01b8ff0
   3293c:	shsaxmi	pc, r1, r1	; <UNPREDICTABLE>
   32940:			; <UNDEFINED> instruction: 0xf978f01b
   32944:			; <UNDEFINED> instruction: 0xf47f2800
   32948:	strb	sl, [r3, r1, ror #29]
   3294c:	movwls	r2, #25345	; 0x6301
   32950:	movwcs	lr, #5852	; 0x16dc
   32954:	ldrb	r9, [r9], sl, lsl #6
   32958:	movwls	r2, #21249	; 0x5301
   3295c:	movwcs	lr, #5846	; 0x16d6
   32960:	ldrb	r9, [r3], r7, lsl #6
   32964:	movweq	pc, #53664	; 0xd1a0	; <UNPREDICTABLE>
   32968:	strb	r9, [pc], fp, lsl #6
   3296c:	strb	r2, [sp], r2, lsl #8
   32970:	strb	r2, [fp], r2, lsl #10
   32974:	ldc2l	0, cr15, [r4, #-108]!	; 0xffffff94
   32978:	strb	r4, [r7], r2, lsl #13
   3297c:	ldc2l	0, cr15, [r0, #-108]!	; 0xffffff94
   32980:	strb	r4, [r3], r3, lsl #13
   32984:	strb	r2, [r1], r1, lsl #8
   32988:	stc2l	0, cr15, [sl, #-108]!	; 0xffffff94
   3298c:	ldrt	r9, [sp], r9
   32990:	stc2l	0, cr15, [r6, #-108]!	; 0xffffff94
   32994:	ldrt	r9, [r9], r8
   32998:	stc2l	0, cr15, [r2, #-108]!	; 0xffffff94
   3299c:			; <UNDEFINED> instruction: 0xf0182100
   329a0:	strmi	pc, [r0], fp, asr #21
   329a4:			; <UNDEFINED> instruction: 0xf01be6b2
   329a8:	bge	471f1c <ASN1_generate_nconf@plt+0x45797c>
   329ac:			; <UNDEFINED> instruction: 0x71bef240
   329b0:			; <UNDEFINED> instruction: 0xf870f01b
   329b4:			; <UNDEFINED> instruction: 0xf47f2800
   329b8:	str	sl, [fp, r9, lsr #29]
   329bc:	strcs	r4, [r0], -r9, lsl #17
   329c0:			; <UNDEFINED> instruction: 0x46b24637
   329c4:			; <UNDEFINED> instruction: 0xf01b4478
   329c8:	str	pc, [pc, fp, lsr #30]
   329cc:	bge	3dd610 <ASN1_generate_nconf@plt+0x3c3070>
   329d0:			; <UNDEFINED> instruction: 0x46504659
   329d4:	mcrr2	0, 1, pc, r6, cr9	; <UNPREDICTABLE>
   329d8:	stmibmi	r3, {r3, r4, r6, r8, fp, ip, sp, pc}
   329dc:	blmi	1efc5e4 <ASN1_generate_nconf@plt+0x1ee2044>
   329e0:			; <UNDEFINED> instruction: 0xf8594479
   329e4:	ldrtmi	r3, [sl], r3
   329e8:	ldmdavs	r8, {r0, r9, sl, sp}
   329ec:	svc	0x0016f7e3
   329f0:	blls	46c7e8 <ASN1_generate_nconf@plt+0x452248>
   329f4:	beq	aeb38 <ASN1_generate_nconf@plt+0x94598>
   329f8:	ssub16mi	r4, r9, ip
   329fc:	andcs	r9, r1, #8, 16	; 0x80000
   32a00:	ldrbtmi	r9, [pc], #-2830	; 32a08 <ASN1_generate_nconf@plt+0x18468>
   32a04:	andhi	pc, r0, sp, asr #17
   32a08:			; <UNDEFINED> instruction: 0xf0199701
   32a0c:	strmi	pc, [r3], sp, lsr #30
   32a10:	ldmdbmi	r7!, {r0, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   32a14:	ldrbtmi	r4, [r9], #-2925	; 0xfffff493
   32a18:			; <UNDEFINED> instruction: 0xf7e6e7e3
   32a1c:	blmi	1b2e954 <ASN1_generate_nconf@plt+0x1b143b4>
   32a20:	ldrtmi	r2, [sl], r0, lsl #14
   32a24:			; <UNDEFINED> instruction: 0xf8592601
   32a28:	ldmdavs	r8, {r0, r1, ip, sp}
   32a2c:	stc	7, cr15, [r2, #-924]!	; 0xfffffc64
   32a30:	vaba.s8	q15, q4, q6
   32a34:	addsmi	r0, r9, #335544320	; 0x14000000
   32a38:	vmax.f32	d27, d8, d8
   32a3c:			; <UNDEFINED> instruction: 0xf43f0109
   32a40:	stmdbcs	r4, {r0, r1, r2, r3, r6, r7, r9, sl, fp, sp, pc}
   32a44:	tstcs	sl, ip, lsl #30
   32a48:	mvnscc	pc, pc, asr #32
   32a4c:	andcs	lr, r0, #200, 12	; 0xc800000
   32a50:			; <UNDEFINED> instruction: 0xf7e74639
   32a54:	stmdacs	r0, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
   32a58:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   32a5c:	cdpls	8, 0, cr9, cr5, cr9, {0}
   32a60:	cdp	7, 14, cr15, cr2, cr4, {7}
   32a64:			; <UNDEFINED> instruction: 0xf8594b59
   32a68:	ldmdavs	r8, {r0, r1, ip, sp}
   32a6c:	stc	7, cr15, [r2, #-924]	; 0xfffffc64
   32a70:	tstcs	r0, ip, lsr r7
   32a74:			; <UNDEFINED> instruction: 0xf7e64638
   32a78:	stmdacs	r1, {r5, r6, r7, r8, fp, sp, lr, pc}
   32a7c:	stmdacs	r0, {r0, r5, r6, ip, lr, pc}
   32a80:			; <UNDEFINED> instruction: 0xf8dfd141
   32a84:	ldrbtmi	fp, [fp], #368	; 0x170
   32a88:	mcreq	0, 0, lr, cr2, cr6, {0}
   32a8c:			; <UNDEFINED> instruction: 0xf47f2a04
   32a90:			; <UNDEFINED> instruction: 0xf3c0aed5
   32a94:	bcs	fe83f2c8 <ASN1_generate_nconf@plt+0xfe824d28>
   32a98:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
   32a9c:	movweq	pc, #46016	; 0xb3c0	; <UNPREDICTABLE>
   32aa0:			; <UNDEFINED> instruction: 0xf43f2b41
   32aa4:			; <UNDEFINED> instruction: 0xf7e3aecb
   32aa8:			; <UNDEFINED> instruction: 0x4659ee98
   32aac:	ldrbmi	r4, [r0], -r2, lsl #12
   32ab0:	cdp	7, 11, cr15, cr4, cr3, {7}
   32ab4:	svc	0x00f6f7e3
   32ab8:	b	70a58 <ASN1_generate_nconf@plt+0x564b8>
   32abc:	mvnle	r2, r0, lsl #16
   32ac0:	movwcs	lr, #1724	; 0x6bc
   32ac4:			; <UNDEFINED> instruction: 0x461aa912
   32ac8:			; <UNDEFINED> instruction: 0xf7e74638
   32acc:	stmdbmi	sl, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}^
   32ad0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   32ad4:	cdp	7, 10, cr15, cr2, cr3, {7}
   32ad8:			; <UNDEFINED> instruction: 0x46509912
   32adc:	stcl	7, cr15, [r8], #920	; 0x398
   32ae0:	ldrbmi	r4, [r0], -r6, asr #18
   32ae4:			; <UNDEFINED> instruction: 0xf7e34479
   32ae8:	ssat	lr, #4, sl, lsl #29
   32aec:	ldrbt	r2, [sp], r1, lsl #12
   32af0:	movweq	lr, #19029	; 0x4a55
   32af4:			; <UNDEFINED> instruction: 0x46504639
   32af8:	stccs	0, cr13, [r2], {41}	; 0x29
   32afc:			; <UNDEFINED> instruction: 0xf7e5d038
   32b00:			; <UNDEFINED> instruction: 0x4604ee94
   32b04:	andcc	lr, r1, ip, asr #13
   32b08:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
   32b0c:	vmlals.f64	d4, d6, d31
   32b10:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   32b14:			; <UNDEFINED> instruction: 0xf7e76818
   32b18:	strbt	lr, [r7], lr, lsr #25
   32b1c:	movweq	lr, #19029	; 0x4a55
   32b20:	stccs	0, cr13, [r2], {25}
   32b24:			; <UNDEFINED> instruction: 0x46504639
   32b28:			; <UNDEFINED> instruction: 0xf7e4d026
   32b2c:	strmi	lr, [r4], -ip, asr #30
   32b30:	ldmdbmi	r3!, {r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}
   32b34:			; <UNDEFINED> instruction: 0xf8d92601
   32b38:	ldrbtmi	r0, [r9], #-0
   32b3c:	cdp	7, 6, cr15, cr14, cr3, {7}
   32b40:	ldmdbmi	r0!, {r2, r4, r6, r7, r9, sl, sp, lr, pc}
   32b44:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   32b48:	cdp	7, 6, cr15, cr8, cr3, {7}
   32b4c:			; <UNDEFINED> instruction: 0xf7e6e676
   32b50:	strmi	lr, [r4], -r0, lsr #30
   32b54:	stmdals	r7, {r2, r5, r7, r9, sl, sp, lr, pc}
   32b58:	bls	404444 <ASN1_generate_nconf@plt+0x3e9ea4>
   32b5c:	andls	r4, r1, r3, lsl #12
   32b60:	ldrbmi	r9, [r0], -r0
   32b64:	bls	397374 <ASN1_generate_nconf@plt+0x37cdd4>
   32b68:	bl	feaf0b08 <ASN1_generate_nconf@plt+0xfead6568>
   32b6c:	ldr	r4, [r7], r4, lsl #12
   32b70:	svc	0x007ef7e5
   32b74:	ldr	r4, [r3], r4, lsl #12
   32b78:	stcl	7, cr15, [ip, #916]	; 0x394
   32b7c:	str	r4, [pc], r4, lsl #12
   32b80:			; <UNDEFINED> instruction: 0x9c0fb96d
   32b84:	bls	304438 <ASN1_generate_nconf@plt+0x2e9e98>
   32b88:			; <UNDEFINED> instruction: 0x46504659
   32b8c:			; <UNDEFINED> instruction: 0xf7e49400
   32b90:			; <UNDEFINED> instruction: 0x4604ea94
   32b94:			; <UNDEFINED> instruction: 0xf7e7e681
   32b98:	strmi	lr, [r4], -ip, lsr #18
   32b9c:	ldmdbmi	sl, {r0, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
   32ba0:			; <UNDEFINED> instruction: 0xf8d92601
   32ba4:	ldrbtmi	r0, [r9], #-0
   32ba8:	cdp	7, 3, cr15, cr8, cr3, {7}
   32bac:			; <UNDEFINED> instruction: 0xf7e64658
   32bb0:	ldr	lr, [fp], r2, lsl #30
   32bb4:	b	1970b54 <ASN1_generate_nconf@plt+0x19565b4>
   32bb8:	andeq	ip, r4, r6, asr #6
   32bbc:	andeq	r1, r0, r0, ror r5
   32bc0:			; <UNDEFINED> instruction: 0x00047ab6
   32bc4:	andeq	ip, r4, r8, lsr r3
   32bc8:	andeq	r3, r2, r4, lsl #22
   32bcc:	andeq	r1, r0, r0, lsr #11
   32bd0:	andeq	r9, r2, lr, lsl #31
   32bd4:	andeq	r9, r2, ip, lsr pc
   32bd8:	andeq	pc, r1, r4, lsl r1	; <UNPREDICTABLE>
   32bdc:	andeq	r9, r2, lr, lsl #30
   32be0:	andeq	ip, r4, ip, ror #1
   32be4:	andeq	r7, r4, r4, asr #15
   32be8:	andeq	r3, r2, r0, ror #17
   32bec:	strdeq	r3, [r2], -r6
   32bf0:	andeq	r9, r2, lr, ror sp
   32bf4:	andeq	r9, r2, lr, lsr sp
   32bf8:	andeq	r9, r2, lr, ror r8
   32bfc:	muleq	r2, ip, r7
   32c00:	andeq	r3, r2, sl, lsr #16
   32c04:	andeq	r9, r2, r2, ror ip
   32c08:	muleq	r2, r2, r7
   32c0c:	svcmi	0x00f0e92d
   32c10:			; <UNDEFINED> instruction: 0xf8dfb08f
   32c14:	strcs	r4, [r0, #-1156]	; 0xfffffb7c
   32c18:	strcc	pc, [r0], #2271	; 0x8df
   32c1c:	ldrbtmi	r4, [ip], #-1704	; 0xfffff958
   32c20:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   32c24:	strtmi	r4, [fp], lr, lsr #12
   32c28:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   32c2c:	ldmdavs	fp, {r0, sl, sp}
   32c30:			; <UNDEFINED> instruction: 0xf04f930d
   32c34:	vcgt.s8	d16, d8, d0
   32c38:	strls	r0, [fp, #-773]	; 0xfffffcfb
   32c3c:	movwls	r4, #50849	; 0xc6a1
   32c40:			; <UNDEFINED> instruction: 0xf01a9402
   32c44:			; <UNDEFINED> instruction: 0xf8dffeaf
   32c48:	andcs	r3, r2, #92, 8	; 0x5c000000
   32c4c:	ldrbtmi	r9, [fp], #-1285	; 0xfffffafb
   32c50:	stmib	sp, {r0, r1, r2, r8, sl, ip, pc}^
   32c54:	strls	r5, [r4, #-1288]	; 0xfffffaf8
   32c58:	andls	r9, r3, #402653184	; 0x18000000
   32c5c:			; <UNDEFINED> instruction: 0xf01b4682
   32c60:			; <UNDEFINED> instruction: 0x4604f9d1
   32c64:	suble	r2, r2, r0, lsl #16
   32c68:	vqrdmlsh.s<illegal width 8>	d2, d0, d5
   32c6c:	stclne	0, cr8, [r3], #-892	; 0xfffffc84
   32c70:	strcc	sp, [r1], #-3061	; 0xfffff40b
   32c74:	ldmle	r2!, {r1, r2, r4, sl, fp, sp}^
   32c78:			; <UNDEFINED> instruction: 0xf853a302
   32c7c:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   32c80:	svclt	0x00004718
   32c84:	ldrdeq	r0, [r0], -sp
   32c88:			; <UNDEFINED> instruction: 0xffffffdb
   32c8c:	ldrdeq	r0, [r0], -r7
   32c90:	andeq	r0, r0, r9, asr #5
   32c94:	andeq	r0, r0, r1, asr #5
   32c98:			; <UNDEFINED> instruction: 0x000002b9
   32c9c:	andeq	r0, r0, r5, lsr #3
   32ca0:	andeq	r0, r0, sp, asr r0
   32ca4:			; <UNDEFINED> instruction: 0x000002b3
   32ca8:	andeq	r0, r0, sp, lsr #5
   32cac:	andeq	r0, r0, r7, lsr #5
   32cb0:	andeq	r0, r0, r1, lsr #5
   32cb4:	muleq	r0, fp, r2
   32cb8:	muleq	r0, r1, r2
   32cbc:	andeq	r0, r0, fp, lsl #5
   32cc0:	andeq	r0, r0, r7, lsl #5
   32cc4:	andeq	r0, r0, r1, lsl #5
   32cc8:	andeq	r0, r0, r7, ror r2
   32ccc:	andeq	r0, r0, r1, ror r2
   32cd0:	andeq	r0, r0, fp, ror #4
   32cd4:	andeq	r0, r0, r3, ror #4
   32cd8:	andeq	r0, r0, fp, asr r2
   32cdc:	andeq	r0, r0, fp, asr #3
   32ce0:			; <UNDEFINED> instruction: 0xf990f01b
   32ce4:	bleq	aee28 <ASN1_generate_nconf@plt+0x94888>
   32ce8:	stmdacs	r0, {r2, r9, sl, lr}
   32cec:			; <UNDEFINED> instruction: 0xf01bd1bc
   32cf0:	strmi	pc, [r7], -r7, lsl #27
   32cf4:			; <UNDEFINED> instruction: 0xf0402800
   32cf8:			; <UNDEFINED> instruction: 0xf1b980b3
   32cfc:	svclt	0x000c0f01
   32d00:			; <UNDEFINED> instruction: 0xf0082300
   32d04:	blcs	33910 <ASN1_generate_nconf@plt+0x19370>
   32d08:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
   32d0c:	bge	318d28 <ASN1_generate_nconf@plt+0x2fe788>
   32d10:			; <UNDEFINED> instruction: 0x4639463b
   32d14:	blx	fe9eed80 <ASN1_generate_nconf@plt+0xfe9d47e0>
   32d18:			; <UNDEFINED> instruction: 0xf0002800
   32d1c:			; <UNDEFINED> instruction: 0xf1b98151
   32d20:	stmdbls	ip, {r1, r8, r9, sl, fp}
   32d24:	teqhi	r0, r0	; <UNPREDICTABLE>
   32d28:	svceq	0x0003f1b9
   32d2c:	msrhi	CPSR_, r0, asr #32
   32d30:	stmdals	r7, {r0, r2, r3, r4, r6, r7, r9, fp, lr}
   32d34:			; <UNDEFINED> instruction: 0xf019447a
   32d38:	strmi	pc, [r0], r7, lsl #24
   32d3c:			; <UNDEFINED> instruction: 0xf0002800
   32d40:			; <UNDEFINED> instruction: 0xf7e4813d
   32d44:			; <UNDEFINED> instruction: 0x4604ea7a
   32d48:			; <UNDEFINED> instruction: 0xf7e74640
   32d4c:			; <UNDEFINED> instruction: 0x2c00e962
   32d50:	teqhi	r4, r0	; <UNPREDICTABLE>
   32d54:			; <UNDEFINED> instruction: 0xf7e74620
   32d58:	pkhtbmi	lr, r0, ip, asr #17
   32d5c:			; <UNDEFINED> instruction: 0xf7e64620
   32d60:			; <UNDEFINED> instruction: 0xf1b8ee2a
   32d64:			; <UNDEFINED> instruction: 0xf0000f00
   32d68:	stmdals	r8, {r1, r2, r4, r5, r8, pc}
   32d6c:	cmncs	r2, r2, lsl #4
   32d70:	blx	ff56edde <ASN1_generate_nconf@plt+0xff55483e>
   32d74:	stmdacs	r0, {r0, r2, ip, pc}
   32d78:	msrhi	CPSR_sxc, r0
   32d7c:	andcs	r9, r2, #589824	; 0x90000
   32d80:			; <UNDEFINED> instruction: 0xf0192177
   32d84:	strmi	pc, [r1], fp, asr #23
   32d88:			; <UNDEFINED> instruction: 0xf0002800
   32d8c:			; <UNDEFINED> instruction: 0x46408136
   32d90:	svc	0x00acf7e4
   32d94:	ldrbtmi	r4, [r9], #-2501	; 0xfffff63b
   32d98:	strmi	r0, [r4], -r2, asr #32
   32d9c:	ldrmi	r9, [r0], -r7, lsl #4
   32da0:	ldc2l	0, cr15, [sl], #92	; 0x5c
   32da4:	ldrbtmi	r4, [r9], #-2498	; 0xfffff63e
   32da8:	strtmi	r4, [r0], -r2, lsl #13
   32dac:	ldc2l	0, cr15, [r4], #92	; 0x5c
   32db0:	ldrbmi	r9, [r1], -r7, lsl #20
   32db4:	stmdals	r5, {r2, r9, sl, lr}
   32db8:	b	d70d58 <ASN1_generate_nconf@plt+0xd567b8>
   32dbc:	vmlal.s8	q9, d0, d0
   32dc0:	cmnlt	sp, r7, lsr r1
   32dc4:			; <UNDEFINED> instruction: 0x0c60ea5f
   32dc8:			; <UNDEFINED> instruction: 0xf10ad00c
   32dcc:	bl	2bfdd0 <ASN1_generate_nconf@plt+0x2a5830>
   32dd0:	ldrmi	r0, [ip], #512	; 0x200
   32dd4:	svcne	0x0001f813
   32dd8:	stcpl	8, cr15, [r1, #-72]	; 0xffffffb8
   32ddc:	andsvc	r4, sp, r3, ror #10
   32de0:	mvnsle	r7, r1, lsl r0
   32de4:	blcs	1199f8 <ASN1_generate_nconf@plt+0xff458>
   32de8:	teqhi	lr, r0	; <UNPREDICTABLE>
   32dec:			; <UNDEFINED> instruction: 0xf0002b04
   32df0:	blcs	d32c0 <ASN1_generate_nconf@plt+0xb8d20>
   32df4:	msrhi	CPSR_sx, r0
   32df8:	strtmi	r9, [r2], -r2, lsl #22
   32dfc:	movwls	r4, #1617	; 0x651
   32e00:			; <UNDEFINED> instruction: 0xf7e44643
   32e04:			; <UNDEFINED> instruction: 0x4602e87a
   32e08:	vmlsl.s8	q9, d0, d0
   32e0c:	mcrcs	1, 0, r8, cr0, cr6, {1}
   32e10:	rscshi	pc, fp, r0, asr #32
   32e14:	strbmi	r4, [r8], -r1, lsr #12
   32e18:	svceq	0x0000f1bb
   32e1c:	rscshi	pc, r1, r0
   32e20:			; <UNDEFINED> instruction: 0xf7e44637
   32e24:	eor	lr, sl, r6, asr #16
   32e28:	ldr	r2, [r8, -r1, lsl #12]
   32e2c:	ldrbpl	pc, [sp], #676	; 0x2a4	; <UNPREDICTABLE>
   32e30:			; <UNDEFINED> instruction: 0xf63f2c01
   32e34:			; <UNDEFINED> instruction: 0xf017af14
   32e38:	stmdacs	r0, {r0, r1, r3, fp, ip, sp, lr, pc}
   32e3c:	svcge	0x000ff47f
   32e40:	strcs	r4, [r1, -r4, lsl #12]
   32e44:	strmi	r4, [r0], r2, lsl #13
   32e48:	andls	r4, r5, r1, lsl #13
   32e4c:			; <UNDEFINED> instruction: 0xf01be017
   32e50:	bge	371a74 <ASN1_generate_nconf@plt+0x3574d4>
   32e54:			; <UNDEFINED> instruction: 0xf01a2112
   32e58:	stmdacs	r0, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   32e5c:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {3}
   32e60:	ldrbmi	r9, [r2], -r6, lsl #16
   32e64:	strcs	r4, [r0], #-2963	; 0xfffff46d
   32e68:	ssatmi	r4, #3, r3, lsl #19
   32e6c:	strtmi	r4, [r1], r0, lsr #13
   32e70:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   32e74:	strcs	r9, [r1, -r5, lsl #8]
   32e78:			; <UNDEFINED> instruction: 0xf7e36818
   32e7c:			; <UNDEFINED> instruction: 0x4640ecd0
   32e80:			; <UNDEFINED> instruction: 0xf7e64d8e
   32e84:	stmdals	r4, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   32e88:			; <UNDEFINED> instruction: 0xf8f6f018
   32e8c:	stmdals	r5, {r0, r2, r3, r4, r5, r6, sl, lr}
   32e90:	svc	0x0084f7e6
   32e94:			; <UNDEFINED> instruction: 0xf7e64648
   32e98:			; <UNDEFINED> instruction: 0x4650e97e
   32e9c:	vmax.s8	d20, d0, d25
   32ea0:	strls	r1, [r2, #-533]	; 0xfffffdeb
   32ea4:	cdp	7, 9, cr15, cr10, cr4, {7}
   32ea8:	strtmi	r9, [r0], -r2, lsl #18
   32eac:	addvc	pc, fp, #1325400064	; 0x4f000000
   32eb0:	cdp	7, 9, cr15, cr4, cr4, {7}
   32eb4:	stmdals	fp, {r1, r8, fp, ip, pc}
   32eb8:	andsne	pc, r7, #64, 4
   32ebc:	cdp	7, 8, cr15, cr14, cr4, {7}
   32ec0:	blmi	1dc58c4 <ASN1_generate_nconf@plt+0x1dab324>
   32ec4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32ec8:	blls	38cf38 <ASN1_generate_nconf@plt+0x372998>
   32ecc:			; <UNDEFINED> instruction: 0xf04f405a
   32ed0:			; <UNDEFINED> instruction: 0xf0400300
   32ed4:			; <UNDEFINED> instruction: 0x463880df
   32ed8:	pop	{r0, r1, r2, r3, ip, sp, pc}
   32edc:			; <UNDEFINED> instruction: 0xf01b8ff0
   32ee0:			; <UNDEFINED> instruction: 0x9005fabf
   32ee4:			; <UNDEFINED> instruction: 0xf01be6bb
   32ee8:			; <UNDEFINED> instruction: 0x9007fabb
   32eec:			; <UNDEFINED> instruction: 0xf04fe6b7
   32ef0:	ldrt	r0, [r4], r3, lsl #18
   32ef4:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   32ef8:	movwcs	lr, #18097	; 0x46b1
   32efc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   32f00:	strt	r9, [ip], r3, lsl #6
   32f04:	movwls	r2, #13059	; 0x3303
   32f08:	strcs	lr, [r1, #-1705]	; 0xfffff957
   32f0c:	movwcs	lr, #9895	; 0x26a7
   32f10:	strt	r9, [r4], r3, lsl #6
   32f14:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   32f18:	andhi	pc, ip, sp, asr #17
   32f1c:	movwcs	lr, #22175	; 0x569f
   32f20:	ldr	r9, [ip], r2, lsl #6
   32f24:	movwls	r2, #8961	; 0x2301
   32f28:	movwcs	lr, #9881	; 0x2699
   32f2c:	ldr	r9, [r6], r2, lsl #6
   32f30:	movwls	r2, #8964	; 0x2304
   32f34:	movwcs	lr, #13971	; 0x3693
   32f38:	ldr	r9, [r0], r2, lsl #6
   32f3c:	blx	fe46efb0 <ASN1_generate_nconf@plt+0xfe454a10>
   32f40:	str	r9, [ip], r9
   32f44:	blx	fe36efb8 <ASN1_generate_nconf@plt+0xfe354a18>
   32f48:	str	r9, [r8], r8
   32f4c:	blx	fe26efc0 <ASN1_generate_nconf@plt+0xfe254a20>
   32f50:			; <UNDEFINED> instruction: 0xf0172100
   32f54:	strdls	pc, [r4], -r1
   32f58:	ldmdami	sl, {r0, r7, r9, sl, sp, lr, pc}^
   32f5c:	ldrtmi	r2, [ip], -r0, lsl #14
   32f60:	ldrbtmi	r4, [r8], #-1722	; 0xfffff946
   32f64:			; <UNDEFINED> instruction: 0xf01b46b8
   32f68:	ssatmi	pc, #26, fp, asr #24	; <UNPREDICTABLE>
   32f6c:	str	r9, [r6, r5, lsl #14]
   32f70:	ldrtmi	r9, [sl], -r4, lsl #22
   32f74:	stmdals	r7, {r2, r4, r6, sl, fp, lr}
   32f78:	movwls	r4, #1148	; 0x47c
   32f7c:	blls	317f88 <ASN1_generate_nconf@plt+0x2fd9e8>
   32f80:	ldc2l	0, cr15, [r2], #-100	; 0xffffff9c
   32f84:	strbt	r4, [r2], r4, lsl #12
   32f88:	ldrtmi	r9, [sl], -r4, lsl #22
   32f8c:	stmdals	r7, {r0, r1, r2, r3, r6, sl, fp, lr}
   32f90:	movwls	r4, #1148	; 0x47c
   32f94:	ldrtmi	r9, [fp], -r1, lsl #8
   32f98:	stc2l	0, cr15, [r6, #-100]	; 0xffffff9c
   32f9c:	ldrb	r4, [r6], r4, lsl #12
   32fa0:	blmi	11454d4 <ASN1_generate_nconf@plt+0x112af34>
   32fa4:	bls	1c4190 <ASN1_generate_nconf@plt+0x1a9bf0>
   32fa8:	strtmi	r4, [r0], r2, lsr #13
   32fac:	strcs	r4, [r1, -r1, lsr #13]
   32fb0:	strls	r5, [r5], #-2259	; 0xfffff72d
   32fb4:			; <UNDEFINED> instruction: 0xf7e36818
   32fb8:			; <UNDEFINED> instruction: 0xe760ec32
   32fbc:	ldrb	r2, [pc, -r1, lsl #14]!
   32fc0:	strmi	r4, [r4], -r4, asr #18
   32fc4:	ldrbtmi	r4, [r9], #-2875	; 0xfffff4c5
   32fc8:			; <UNDEFINED> instruction: 0xf8dde7ed
   32fcc:	smladcs	r1, r4, r0, r9
   32fd0:	strbmi	r4, [sl], ip, asr #12
   32fd4:	blmi	e2cd28 <ASN1_generate_nconf@plt+0xe12788>
   32fd8:	bls	1c48f0 <ASN1_generate_nconf@plt+0x1aa350>
   32fdc:	ldmdbmi	lr!, {r1, r6, r7, r9, sl, lr}
   32fe0:	strcs	r4, [r1, -r1, asr #13]
   32fe4:	ldrbtmi	r5, [r9], #-2261	; 0xfffff72b
   32fe8:	andshi	pc, r4, sp, asr #17
   32fec:			; <UNDEFINED> instruction: 0xf7e36828
   32ff0:	stmdavs	r8!, {r1, r2, r4, sl, fp, sp, lr, pc}
   32ff4:	b	ff0f98 <ASN1_generate_nconf@plt+0xfd69f8>
   32ff8:	strmi	lr, [r4], -r1, asr #14
   32ffc:	strcs	r4, [r1, -r2, lsl #13]
   33000:			; <UNDEFINED> instruction: 0x465fe73d
   33004:	svc	0x00d0f7e5
   33008:			; <UNDEFINED> instruction: 0xf04fe739
   3300c:	movwcs	r3, #4607	; 0x11ff
   33010:	strbmi	r9, [r8], -r0, lsl #2
   33014:			; <UNDEFINED> instruction: 0xf7e44621
   33018:	stmdacs	r0, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   3301c:	svcge	0x002ff47f
   33020:	strmi	r9, [r7], -r6, lsl #20
   33024:	ldmpl	r3, {r0, r1, r5, r8, r9, fp, lr}^
   33028:			; <UNDEFINED> instruction: 0xf7e76818
   3302c:	str	lr, [r6, -r4, lsr #20]!
   33030:	strcs	r9, [r1, -r6, lsl #20]
   33034:	stmdbmi	r9!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
   33038:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   3303c:			; <UNDEFINED> instruction: 0xf7e36818
   33040:	ldr	lr, [ip, -lr, ror #23]
   33044:	strtmi	r9, [r2], -r2, lsl #22
   33048:	movwls	r4, #1617	; 0x651
   3304c:			; <UNDEFINED> instruction: 0xf7e54643
   33050:			; <UNDEFINED> instruction: 0x4602eb1a
   33054:	blls	ecbbc <ASN1_generate_nconf@plt+0xd261c>
   33058:	ldrbmi	r4, [r1], -r2, lsr #12
   3305c:	strbmi	r9, [r3], -r0, lsl #6
   33060:	ldm	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33064:	strb	r4, [pc], r2, lsl #12
   33068:	strtmi	r9, [r2], -r2, lsl #22
   3306c:	movwls	r4, #1617	; 0x651
   33070:			; <UNDEFINED> instruction: 0xf7e64643
   33074:			; <UNDEFINED> instruction: 0x4602ec7c
   33078:	blmi	3ecb98 <ASN1_generate_nconf@plt+0x3d25f8>
   3307c:	bls	1bcc88 <ASN1_generate_nconf@plt+0x1a26e8>
   33080:	ldmpl	r5, {r0, r1, r2, r4, r8, fp, lr}^
   33084:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   33088:	bl	ff27101c <ASN1_generate_nconf@plt+0xff256a7c>
   3308c:			; <UNDEFINED> instruction: 0xf7e76828
   33090:			; <UNDEFINED> instruction: 0xe6f4e9f2
   33094:	svc	0x00f4f7e5
   33098:	andeq	fp, r4, lr, ror #27
   3309c:	andeq	r1, r0, r0, ror r5
   330a0:	andeq	r7, r4, lr, lsr #13
   330a4:			; <UNDEFINED> instruction: 0x0004bdbe
   330a8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   330ac:	andeq	r9, r2, lr, ror fp
   330b0:	andeq	r9, r2, lr, ror fp
   330b4:	andeq	r1, r0, r0, lsr #11
   330b8:	andeq	lr, r1, r6, lsl #23
   330bc:	andeq	r9, r2, r0, asr #21
   330c0:	andeq	fp, r4, r8, asr #22
   330c4:	andeq	r7, r4, r6, ror r3
   330c8:	andeq	r3, r2, r0, lsl #7
   330cc:	andeq	r3, r2, ip, asr r3
   330d0:	andeq	r8, r2, r8, asr #32
   330d4:	andeq	pc, r1, lr, ror r9	; <UNPREDICTABLE>
   330d8:	andeq	r9, r2, r6, lsl r9
   330dc:	andeq	r8, r2, r2, asr #2
   330e0:			; <UNDEFINED> instruction: 0x000298b0
   330e4:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
   330e8:	ldrblt	r2, [r0, #-512]!	; 0xfffffe00
   330ec:	mcrmi	4, 1, r4, cr10, cr12, {7}
   330f0:	strmi	fp, [sp], -r2, lsl #1
   330f4:	strbtmi	r2, [ip], -r6, asr #2
   330f8:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   330fc:	ldmdavs	r6!, {r0, r1, r5, r9, sl, lr}
   33100:			; <UNDEFINED> instruction: 0xf04f9601
   33104:			; <UNDEFINED> instruction: 0xf7e60600
   33108:	stmdbmi	r4!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
   3310c:			; <UNDEFINED> instruction: 0x46064479
   33110:			; <UNDEFINED> instruction: 0xf7e44628
   33114:	blls	6daac <ASN1_generate_nconf@plt+0x5350c>
   33118:	strtmi	fp, [r1], -fp, lsr #6
   3311c:	andcs	r4, r0, r2, lsr r6
   33120:	ldmib	r8!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33124:			; <UNDEFINED> instruction: 0xb3284604
   33128:			; <UNDEFINED> instruction: 0x4628491d
   3312c:			; <UNDEFINED> instruction: 0xf7e44479
   33130:	andcs	lr, r0, #352256	; 0x56000
   33134:	strtmi	r4, [r8], -r1, lsr #12
   33138:	cdp	7, 5, cr15, cr2, cr4, {7}
   3313c:			; <UNDEFINED> instruction: 0x46284919
   33140:			; <UNDEFINED> instruction: 0xf7e44479
   33144:	strtmi	lr, [r0], -ip, asr #20
   33148:	ldmda	lr!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3314c:	bmi	5bb158 <ASN1_generate_nconf@plt+0x5a0bb8>
   33150:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   33154:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33158:	subsmi	r9, sl, r1, lsl #22
   3315c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33160:	andlt	sp, r2, r5, lsl r1
   33164:	ldmdbmi	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   33168:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   3316c:	b	df1104 <ASN1_generate_nconf@plt+0xdd6b64>
   33170:	strb	r2, [ip, r1]!
   33174:	strtmi	r4, [r8], -lr, lsl #18
   33178:			; <UNDEFINED> instruction: 0xf7e44479
   3317c:	stmdbls	r0, {r4, r5, r9, fp, sp, lr, pc}
   33180:			; <UNDEFINED> instruction: 0x46284632
   33184:			; <UNDEFINED> instruction: 0xf7e32304
   33188:			; <UNDEFINED> instruction: 0x4620ec50
   3318c:			; <UNDEFINED> instruction: 0xf7e5e7df
   33190:	svclt	0x0000ef78
   33194:	andeq	fp, r4, r0, lsr #18
   33198:	andeq	r1, r0, r0, ror r5
   3319c:	andeq	r9, r2, r4, lsr #19
   331a0:	andeq	r9, r2, r0, asr #19
   331a4:	ldrdeq	r9, [r2], -r8
   331a8:			; <UNDEFINED> instruction: 0x0004b8ba
   331ac:	andeq	r9, r2, r6, asr r9
   331b0:	andeq	r9, r2, ip, asr r9
   331b4:	ldrbmi	lr, [r0, sp, lsr #18]!
   331b8:	strmi	fp, [r8], r2, lsl #1
   331bc:			; <UNDEFINED> instruction: 0xf7e64605
   331c0:	svcmi	0x005dedba
   331c4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   331c8:			; <UNDEFINED> instruction: 0x4604d034
   331cc:			; <UNDEFINED> instruction: 0xf7e64628
   331d0:	strmi	lr, [r5], -ip, asr #21
   331d4:			; <UNDEFINED> instruction: 0xf8d8b370
   331d8:	ldmdblt	fp, {r2, r3, ip, sp}
   331dc:	ldrdcc	pc, [r8], -r8
   331e0:	suble	r2, r5, r0, lsl #22
   331e4:	ldmdbmi	r6, {r0, r2, r4, r6, r8, r9, fp, lr}^
   331e8:	ldrbtmi	r5, [r9], #-2302	; 0xfffff702
   331ec:			; <UNDEFINED> instruction: 0xf7e36830
   331f0:	ldmdbmi	r4, {r1, r2, r4, r8, r9, fp, sp, lr, pc}^
   331f4:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   331f8:	bl	47118c <ASN1_generate_nconf@plt+0x456bec>
   331fc:	ldmdavs	r0!, {r0, r5, r9, sl, lr}
   33200:	ldmdb	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33204:	ldmdavs	r0!, {r4, r6, r8, fp, lr}
   33208:			; <UNDEFINED> instruction: 0xf7e34479
   3320c:	strtmi	lr, [r9], -r8, lsl #22
   33210:			; <UNDEFINED> instruction: 0xf7e66830
   33214:	stmdbmi	sp, {r1, r2, r3, r6, r8, fp, sp, lr, pc}^
   33218:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   3321c:	b	ffff11b0 <ASN1_generate_nconf@plt+0xfffd6c10>
   33220:	strtmi	r4, [r8], -r1, lsr #12
   33224:	cdp	7, 2, cr15, cr10, cr4, {7}
   33228:	cmplt	r0, r1, lsl #12
   3322c:	andlt	r4, r2, r0, lsr r6
   33230:			; <UNDEFINED> instruction: 0x87f0e8bd
   33234:	ldrtmi	r2, [r0], -r0, lsl #12
   33238:	pop	{r1, ip, sp, pc}
   3323c:			; <UNDEFINED> instruction: 0xf8d887f0
   33240:	blcs	7f288 <ASN1_generate_nconf@plt+0x64ce8>
   33244:			; <UNDEFINED> instruction: 0xf8d8d108
   33248:	blcs	3f280 <ASN1_generate_nconf@plt+0x24ce0>
   3324c:	strtmi	sp, [r8], -ip, ror #2
   33250:	b	ffc711e8 <ASN1_generate_nconf@plt+0xffc56c48>
   33254:	ldcle	8, cr2, [r0, #-256]	; 0xffffff00
   33258:			; <UNDEFINED> instruction: 0x26004b38
   3325c:	ldmpl	fp!, {r2, r3, r4, r5, r8, fp, lr}^
   33260:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   33264:	b	ff6f11f8 <ASN1_generate_nconf@plt+0xff6d6c58>
   33268:	andlt	r4, r2, r0, lsr r6
   3326c:			; <UNDEFINED> instruction: 0x87f0e8bd
   33270:			; <UNDEFINED> instruction: 0x3010f8d8
   33274:	bicsle	r2, r3, r1, lsl #22
   33278:			; <UNDEFINED> instruction: 0xf7e5e7b4
   3327c:			; <UNDEFINED> instruction: 0x4680ec3e
   33280:	b	ff97121c <ASN1_generate_nconf@plt+0xff956c7c>
   33284:			; <UNDEFINED> instruction: 0xf7e54682
   33288:	strmi	lr, [r1], r2, ror #21
   3328c:	svceq	0x0000f1b8
   33290:	strtmi	sp, [r0], -r4
   33294:	ldcl	7, cr15, [lr], #-908	; 0xfffffc74
   33298:	strbmi	fp, [r8], -r8, asr #18
   3329c:	ldmdb	sl, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   332a0:			; <UNDEFINED> instruction: 0xf7e74650
   332a4:			; <UNDEFINED> instruction: 0x4640e918
   332a8:	stcl	7, cr15, [r8], {227}	; 0xe3
   332ac:	movwcs	lr, #2004	; 0x7d4
   332b0:	cmpcs	r0, r2, asr #12
   332b4:			; <UNDEFINED> instruction: 0xf7e44620
   332b8:	stmdacs	r1, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   332bc:			; <UNDEFINED> instruction: 0xf1bad1ed
   332c0:	rscle	r0, sl, r0, lsl #30
   332c4:	ldrbmi	r4, [r0], -r1, lsr #12
   332c8:	stc	7, cr15, [sl, #-920]	; 0xfffffc68
   332cc:	rscle	r2, r4, r0, lsl #16
   332d0:	strbmi	r2, [r2], -r0, lsl #6
   332d4:	ldrbmi	r2, [r0], -r0, asr #2
   332d8:	svc	0x00c8f7e4
   332dc:	strmi	r2, [r6], -r1, lsl #16
   332e0:			; <UNDEFINED> instruction: 0xf1b9d1db
   332e4:	sbcsle	r0, r8, r0, lsl #30
   332e8:	strtmi	r4, [r3], -r9, lsr #12
   332ec:			; <UNDEFINED> instruction: 0x46484652
   332f0:	andhi	pc, r0, sp, asr #17
   332f4:	ldc	7, cr15, [lr], #920	; 0x398
   332f8:	sbcle	r2, lr, r0, lsl #16
   332fc:			; <UNDEFINED> instruction: 0x46484631
   33300:	ldc	7, cr15, [ip], {228}	; 0xe4
   33304:	sbcle	r2, r8, r0, lsl #16
   33308:	strbmi	r4, [r8], -r1, lsr #12
   3330c:	mcrr	7, 14, pc, r0, cr4	; <UNPREDICTABLE>
   33310:	bicle	r2, r2, r0, lsl #16
   33314:			; <UNDEFINED> instruction: 0xf7e74648
   33318:			; <UNDEFINED> instruction: 0x4650e8de
   3331c:	ldm	sl, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33320:			; <UNDEFINED> instruction: 0xf7e34640
   33324:	str	lr, [r1, ip, lsl #25]
   33328:	stmdbmi	sl, {r2, r8, r9, fp, lr}
   3332c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   33330:			; <UNDEFINED> instruction: 0xf7e36818
   33334:			; <UNDEFINED> instruction: 0xe78aea74
   33338:	andeq	fp, r4, r8, asr #16
   3333c:	andeq	r1, r0, r0, lsr #11
   33340:	andeq	r9, r2, r6, asr r9
   33344:	andeq	r9, r2, lr, asr r9
   33348:	andeq	r9, r2, r0, asr r9
   3334c:	andeq	sp, r2, r6, rrx
   33350:	andeq	r9, r2, r0, asr #18
   33354:	andeq	r9, r2, r2, lsr r8
   33358:	vpmax.s8	d20, d0, d17
   3335c:	blmi	883368 <ASN1_generate_nconf@plt+0x868dc8>
   33360:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   33364:	stmdbmi	r0!, {r0, r2, r3, r9, sl, lr}
   33368:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   3336c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   33370:			; <UNDEFINED> instruction: 0xf04f9303
   33374:			; <UNDEFINED> instruction: 0xf0170300
   33378:	stmdavs	r9!, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
   3337c:	vldrmi	d10, [fp, #-4]
   33380:	mrsls	r2, R9_usr
   33384:	orrvs	pc, r0, pc, asr #8
   33388:	strls	r4, [r2, #-1149]	; 0xfffffb83
   3338c:			; <UNDEFINED> instruction: 0xf0174604
   33390:	blmi	631e44 <ASN1_generate_nconf@plt+0x6178a4>
   33394:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   33398:	movwcs	fp, #4004	; 0xfa4
   3339c:	blle	348430 <ASN1_generate_nconf@plt+0x32de90>
   333a0:	blmi	445bf8 <ASN1_generate_nconf@plt+0x42b658>
   333a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   333a8:	blls	10d418 <ASN1_generate_nconf@plt+0xf2e78>
   333ac:			; <UNDEFINED> instruction: 0xf04f405a
   333b0:	tstle	r2, r0, lsl #6
   333b4:	andlt	r4, r5, r0, lsr #12
   333b8:	bmi	422880 <ASN1_generate_nconf@plt+0x4082e0>
   333bc:	ldmpl	fp, {r0, r1, r2, r3, r8, fp, lr}
   333c0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   333c4:	b	af1358 <ASN1_generate_nconf@plt+0xad6db8>
   333c8:	strtmi	r4, [r0], -sp, lsl #18
   333cc:	adcsvc	pc, r5, #1325400064	; 0x4f000000
   333d0:	strcs	r4, [r0], #-1145	; 0xfffffb87
   333d4:	stc	7, cr15, [r2], {228}	; 0xe4
   333d8:			; <UNDEFINED> instruction: 0xf7e5e7e2
   333dc:	svclt	0x0000ee52
   333e0:	andeq	fp, r4, ip, lsr #13
   333e4:	andeq	r1, r0, r0, ror r5
   333e8:	andeq	r9, r2, r4, asr r8
   333ec:	andeq	r9, r2, ip, asr #16
   333f0:	andeq	fp, r4, r8, ror r6
   333f4:	andeq	fp, r4, r8, ror #12
   333f8:	andeq	r1, r0, r0, lsr #11
   333fc:	andeq	r7, r2, r4, lsr r0
   33400:	andeq	r9, r2, r0, lsl r8
   33404:	mvnsmi	lr, #737280	; 0xb4000
   33408:	cfstr32cc	mvfx15, [r0, #692]	; 0x2b4
   3340c:			; <UNDEFINED> instruction: 0x9094f8df
   33410:			; <UNDEFINED> instruction: 0xf8dfb09f
   33414:	addslt	lr, ip, #148	; 0x94
   33418:			; <UNDEFINED> instruction: 0xf50d44f9
   3341c:			; <UNDEFINED> instruction: 0xf10c3c80
   33420:			; <UNDEFINED> instruction: 0x460d0c74
   33424:	and	pc, lr, r9, asr r8	; <UNPREDICTABLE>
   33428:	blt	1704c74 <ASN1_generate_nconf@plt+0x16ea6d4>
   3342c:			; <UNDEFINED> instruction: 0xf8de4622
   33430:			; <UNDEFINED> instruction: 0xf8cce000
   33434:			; <UNDEFINED> instruction: 0xf04fe000
   33438:	ldmdage	sp, {r9, sl, fp}
   3343c:	rsbscc	pc, r2, sp, lsr #17
   33440:			; <UNDEFINED> instruction: 0xf8adba6b
   33444:	vst4.16	{d19-d22}, [pc :256], r0
   33448:			; <UNDEFINED> instruction: 0xf7e43380
   3344c:	svcge	0x0003ed12
   33450:			; <UNDEFINED> instruction: 0x462b4a16
   33454:	ldrtmi	r2, [r8], -r4, ror #2
   33458:			; <UNDEFINED> instruction: 0xf10d447a
   3345c:			; <UNDEFINED> instruction: 0xf7e50870
   33460:	bmi	52f430 <ASN1_generate_nconf@plt+0x514e90>
   33464:	strls	r3, [r0], #-1028	; 0xfffffbfc
   33468:			; <UNDEFINED> instruction: 0x4643447a
   3346c:	ldmdavs	r0, {r0, r3, r4, r5, r9, sl, lr}
   33470:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   33474:	b	fe071414 <ASN1_generate_nconf@plt+0xfe056e74>
   33478:	bmi	3058bc <ASN1_generate_nconf@plt+0x2eb31c>
   3347c:	orrcc	pc, r0, #54525952	; 0x3400000
   33480:	cmncc	r4, #2030043136	; 0x79000000
   33484:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   33488:	subsmi	r6, r1, sl, lsl r8
   3348c:	andeq	pc, r0, #79	; 0x4f
   33490:	andcs	sp, r1, r5, lsl #2
   33494:	cfstr32cc	mvfx15, [r0, #52]	; 0x34
   33498:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   3349c:			; <UNDEFINED> instruction: 0xf7e583f0
   334a0:	svclt	0x0000edf0
   334a4:	strdeq	fp, [r4], -r4
   334a8:	andeq	r1, r0, r0, ror r5
   334ac:	muleq	r2, ip, r7
   334b0:	andeq	r3, r5, r0, asr #8
   334b4:	andeq	r3, r2, r6, lsl sl
   334b8:	andeq	fp, r4, ip, lsl #11
   334bc:	svcmi	0x00f0e92d
   334c0:			; <UNDEFINED> instruction: 0xf8dfb083
   334c4:	pkhbtmi	sl, r8, r0, lsl #1
   334c8:			; <UNDEFINED> instruction: 0x670ce9dd
   334cc:	ldrbtmi	r4, [sl], #1681	; 0x691
   334d0:			; <UNDEFINED> instruction: 0xf8da461d
   334d4:	cmnlt	ip, r4
   334d8:			; <UNDEFINED> instruction: 0x4633687c
   334dc:			; <UNDEFINED> instruction: 0x462a683e
   334e0:	strbmi	r4, [r0], -r9, asr #12
   334e4:	strvs	lr, [r0], #-2509	; 0xfffff633
   334e8:	bl	1371480 <ASN1_generate_nconf@plt+0x1356ee0>
   334ec:	andcs	r4, r0, r3, lsl #12
   334f0:	strhlt	r6, [r3], -fp
   334f4:	svchi	0x00f0e8bd
   334f8:			; <UNDEFINED> instruction: 0xf8da4917
   334fc:	ldrbtmi	r0, [r9], #-0
   33500:	stmib	ip, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33504:			; <UNDEFINED> instruction: 0xf8dab1e6
   33508:			; <UNDEFINED> instruction: 0xf8df0000
   3350c:			; <UNDEFINED> instruction: 0xf8dfb050
   33510:	ldrbtmi	sl, [fp], #80	; 0x50
   33514:	cfstrdne	mvd4, [r1], #-1000	; 0xfffffc18
   33518:	strtmi	r5, [r9], #-3370	; 0xfffff2d6
   3351c:	stcl	7, cr15, [r4, #-916]	; 0xfffffc6c
   33520:	movwcc	r5, #7467	; 0x1d2b
   33524:	adcmi	r4, r6, #28, 8	; 0x1c000000
   33528:			; <UNDEFINED> instruction: 0xf8dad90a
   3352c:	stccs	0, cr0, [r0], {-0}
   33530:	andcs	sp, r2, #241	; 0xf1
   33534:			; <UNDEFINED> instruction: 0xf7e54659
   33538:			; <UNDEFINED> instruction: 0xf8daed38
   3353c:	strb	r0, [sl, r0]!
   33540:	andcs	r4, r1, #8, 22	; 0x2000
   33544:	ldrbtmi	r4, [fp], #-2312	; 0xfffff6f8
   33548:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3354c:	stc	7, cr15, [ip, #-916]!	; 0xfffffc6c
   33550:	svclt	0x0000e7c2
   33554:	ldrdeq	r3, [r5], -sl
   33558:	andeq	r9, r2, r2, lsl r7
   3355c:	andeq	r4, r2, r2, ror #11
   33560:	muleq	r5, r4, r3
   33564:	andeq	r3, r5, r2, ror #6
   33568:	andeq	ip, r2, r8, lsr sp
   3356c:	ldrbmi	lr, [r0, sp, lsr #18]!
   33570:			; <UNDEFINED> instruction: 0xf8df4617
   33574:			; <UNDEFINED> instruction: 0x461c915c
   33578:	addlt	r4, r2, r6, asr sl
   3357c:	ldrbtmi	r4, [r9], #2902	; 0xb56
   33580:	cfldrdmi	mvd4, [r6, #-488]	; 0xfffffe18
   33584:	ldrdeq	pc, [r8], -r9
   33588:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   3358c:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   33590:	ldmdavs	fp, {r0, r1, r3, r9, sl, fp, ip, pc}
   33594:			; <UNDEFINED> instruction: 0xf04f9301
   33598:	stmdacs	r0, {r8, r9}
   3359c:	blmi	1467b38 <ASN1_generate_nconf@plt+0x144d598>
   335a0:	bmi	1444e2c <ASN1_generate_nconf@plt+0x142a88c>
   335a4:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
   335a8:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   335ac:	svc	0x004af7e5
   335b0:	svclt	0x009442a0
   335b4:	strcs	r2, [r1], #-1024	; 0xfffffc00
   335b8:	bicsvc	lr, r0, #84, 20	; 0x54000
   335bc:	stmdbmi	sl, {r0, r1, r2, r6, r8, ip, lr, pc}^
   335c0:	stmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
   335c4:	teqle	sl, r0, lsl #22
   335c8:	strbtmi	r4, [r9], -r8, asr #22
   335cc:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
   335d0:	cdp	7, 12, cr15, cr0, cr5, {7}
   335d4:	stmdacs	r0, {r2, r9, sl, lr}
   335d8:	cdpcs	0, 0, cr13, cr0, cr14, {3}
   335dc:	blle	9a1e4 <ASN1_generate_nconf@plt+0x7fc44>
   335e0:	ble	704060 <ASN1_generate_nconf@plt+0x6e9ac0>
   335e4:	ldrtmi	r4, [r2], -r2, asr #16
   335e8:	stmdapl	r8!, {r1, r6, r8, fp, lr}
   335ec:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   335f0:	ldmdb	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   335f4:	strtmi	r4, [r0], -r0, asr #18
   335f8:	ldrbtmi	r2, [r9], #-672	; 0xfffffd60
   335fc:	b	ffbf1594 <ASN1_generate_nconf@plt+0xffbd6ff4>
   33600:	bmi	fbb608 <ASN1_generate_nconf@plt+0xfa1068>
   33604:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   33608:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3360c:	subsmi	r9, sl, r1, lsl #22
   33610:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33614:	andlt	sp, r2, sl, asr r1
   33618:			; <UNDEFINED> instruction: 0x87f0e8bd
   3361c:			; <UNDEFINED> instruction: 0x4621461a
   33620:			; <UNDEFINED> instruction: 0xf7e44640
   33624:	ldmdbmi	r6!, {r3, r8, r9, sl, fp, sp, lr, pc}
   33628:	strtmi	r2, [r0], -r5, lsr #5
   3362c:			; <UNDEFINED> instruction: 0xf7e44479
   33630:	blmi	d6e190 <ASN1_generate_nconf@plt+0xd53bf0>
   33634:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   33638:	stmdals	r0, {r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}
   3363c:	strmi	lr, [r3], -r1, ror #15
   33640:	ldmdbmi	r1!, {r3, fp, sp, lr}
   33644:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   33648:	stmia	r8!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3364c:	blmi	c2d544 <ASN1_generate_nconf@plt+0xc12fa4>
   33650:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   33654:	sbcsle	r2, r4, r0, lsl #16
   33658:	pushmi	{r0, r2, r5, r8, r9, fp, lr}
   3365c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   33660:			; <UNDEFINED> instruction: 0xf7e36818
   33664:	ldrdcs	lr, [r0], -ip
   33668:	strmi	lr, [sl], fp, asr #15
   3366c:			; <UNDEFINED> instruction: 0xf8d94929
   33670:	ldrbtmi	r0, [r9], #-0
   33674:	ldm	r2, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33678:	ldrdcc	pc, [r8], -r9
   3367c:	svceq	0x0000f1ba
   33680:	blcs	676c8 <ASN1_generate_nconf@plt+0x4d128>
   33684:	stmdbmi	r4!, {r0, r1, r3, r7, ip, lr, pc}
   33688:			; <UNDEFINED> instruction: 0xf8d94652
   3368c:	ldrbtmi	r0, [r9], #-0
   33690:	stmia	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33694:	stmdbmi	r1!, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
   33698:	bls	4d700 <ASN1_generate_nconf@plt+0x33160>
   3369c:			; <UNDEFINED> instruction: 0xf7e34479
   336a0:			; <UNDEFINED> instruction: 0xe7cae8be
   336a4:			; <UNDEFINED> instruction: 0xf43f2b00
   336a8:	ldmdbmi	sp, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   336ac:	ldrdeq	pc, [r0], -r9
   336b0:			; <UNDEFINED> instruction: 0xf7e34479
   336b4:			; <UNDEFINED> instruction: 0xe772e8b4
   336b8:	ldmdbmi	sl, {r0, r2, r3, r8, r9, fp, lr}
   336bc:	stmiapl	fp!, {r1, r3, r4, r5, fp, sp, lr}^
   336c0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   336c4:	stmia	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   336c8:	ldr	r4, [sl, r0, lsr #12]
   336cc:	ldcl	7, cr15, [r8], {229}	; 0xe5
   336d0:	andeq	r3, r5, sl, lsr #6
   336d4:	andeq	fp, r4, ip, lsl #9
   336d8:	andeq	r1, r0, r0, ror r5
   336dc:	andeq	fp, r4, r2, lsl #9
   336e0:	andeq	sp, r4, r6, lsr #9
   336e4:	andeq	r4, r2, r4, lsr #28
   336e8:	andeq	r3, r5, r8, ror #5
   336ec:	ldrdeq	r1, [r0], -r0
   336f0:	andeq	r1, r0, r0, lsr #11
   336f4:	strdeq	r9, [r2], -ip
   336f8:	andeq	r9, r2, r6, ror #11
   336fc:	andeq	fp, r4, r6, lsl #8
   33700:			; <UNDEFINED> instruction: 0x000295b4
   33704:	andeq	r3, r5, r4, ror r2
   33708:	andeq	r9, r2, r6, asr r6
   3370c:	andeq	r3, r5, r8, asr r2
   33710:	ldrdeq	r9, [r2], -sl
   33714:	andeq	r9, r2, r2, asr #11
   33718:	andeq	r9, r2, sl, ror #11
   3371c:	andeq	r9, r2, r4, lsl #13
   33720:	muleq	r2, r4, r5
   33724:	strdeq	r9, [r2], -ip
   33728:	svcmi	0x00f0e92d
   3372c:	svcmi	0x004b4616
   33730:	bmi	1304fac <ASN1_generate_nconf@plt+0x12eaa0c>
   33734:	blmi	130513c <ASN1_generate_nconf@plt+0x12eab9c>
   33738:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
   3373c:	ldmvs	r8!, {r0, r1, r7, ip, sp, pc}^
   33740:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   33744:	ldrdlt	pc, [r0, -pc]!	; <UNPREDICTABLE>
   33748:	movwls	r6, #6171	; 0x181b
   3374c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33750:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   33754:	cmnlt	r0, #-83886080	; 0xfb000000
   33758:	stmdb	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3375c:			; <UNDEFINED> instruction: 0x463868ff
   33760:	cdp	7, 13, cr15, cr4, cr4, {7}
   33764:	suble	r2, sl, r0, lsl #16
   33768:			; <UNDEFINED> instruction: 0xf7e5b16c
   3376c:	addmi	lr, r4, #228, 28	; 0xe40
   33770:	movwcs	sp, #9
   33774:	eorsvs	r4, r3, r8, lsr r6
   33778:			; <UNDEFINED> instruction: 0xf8c9602b
   3377c:			; <UNDEFINED> instruction: 0xf7e33000
   33780:	mulcs	r1, ip, r8
   33784:	blmi	eab7b4 <ASN1_generate_nconf@plt+0xe91214>
   33788:	andvc	pc, r0, r9, asr #17
   3378c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   33790:			; <UNDEFINED> instruction: 0xf7e46030
   33794:	strmi	lr, [r3], -r4, lsl #27
   33798:	eorvs	r2, fp, r1
   3379c:	blmi	c86074 <ASN1_generate_nconf@plt+0xc6bad4>
   337a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   337a4:	blls	8d814 <ASN1_generate_nconf@plt+0x73274>
   337a8:			; <UNDEFINED> instruction: 0xf04f405a
   337ac:	cmple	r2, r0, lsl #6
   337b0:	pop	{r0, r1, ip, sp, pc}
   337b4:	blmi	c1777c <ASN1_generate_nconf@plt+0xbfd1dc>
   337b8:			; <UNDEFINED> instruction: 0xf85b4669
   337bc:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
   337c0:	stcl	7, cr15, [r8, #916]	; 0x394
   337c4:	mvnslt	r4, r2, lsl #13
   337c8:	strbmi	r4, [r0], -fp, lsr #18
   337cc:			; <UNDEFINED> instruction: 0xf7e34479
   337d0:	strmi	lr, [r0], r6, lsl #28
   337d4:			; <UNDEFINED> instruction: 0xf7e3b380
   337d8:	strmi	lr, [r7], -r4, ror #24
   337dc:	bls	5fd04 <ASN1_generate_nconf@plt+0x45764>
   337e0:			; <UNDEFINED> instruction: 0xf7e64651
   337e4:			; <UNDEFINED> instruction: 0xb120eb30
   337e8:	ldrtmi	r4, [r8], -r1, asr #12
   337ec:	b	16f178c <ASN1_generate_nconf@plt+0x16d71ec>
   337f0:	stmdbmi	r2!, {r5, r7, r8, fp, ip, sp, pc}
   337f4:	sbcscs	r4, r6, #80, 12	; 0x5000000
   337f8:			; <UNDEFINED> instruction: 0xf7e44479
   337fc:			; <UNDEFINED> instruction: 0x4638e9f0
   33800:	ldmda	sl, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33804:	strb	r2, [r9, r0]
   33808:	ldmdbmi	lr, {r0, r2, r3, r4, r8, r9, fp, lr}
   3380c:			; <UNDEFINED> instruction: 0xf85b683a
   33810:	ldrbtmi	r3, [r9], #-3
   33814:			; <UNDEFINED> instruction: 0xf7e36818
   33818:	ldrb	lr, [r3, r2, lsl #16]!
   3381c:	cmpvc	r1, pc, asr #8	; <UNPREDICTABLE>
   33820:			; <UNDEFINED> instruction: 0xf7e64638
   33824:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   33828:	ldmdbmi	r7, {r0, r1, r5, r6, r7, ip, lr, pc}
   3382c:	sbcscs	r4, r9, #80, 12	; 0x5000000
   33830:			; <UNDEFINED> instruction: 0xf7e44479
   33834:			; <UNDEFINED> instruction: 0xe792e9d4
   33838:	ldmdbmi	r4, {r0, r4, r8, r9, fp, lr}
   3383c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   33840:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   33844:	svc	0x00eaf7e2
   33848:			; <UNDEFINED> instruction: 0x46504911
   3384c:	ldrbtmi	r2, [r9], #-717	; 0xfffffd33
   33850:	stmib	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33854:			; <UNDEFINED> instruction: 0xf7e5e7d6
   33858:	svclt	0x0000ec14
   3385c:	andeq	r3, r5, r0, ror r1
   33860:	ldrdeq	fp, [r4], -r2
   33864:	andeq	r1, r0, r0, ror r5
   33868:			; <UNDEFINED> instruction: 0x0004b2b8
   3386c:	andeq	sp, r4, r0, asr #5
   33870:	andeq	fp, r4, ip, ror #4
   33874:	ldrdeq	r1, [r0], -r0
   33878:	andeq	ip, r2, r4, asr #7
   3387c:	andeq	r9, r2, r8, ror #7
   33880:	andeq	r1, r0, r0, lsr #11
   33884:	andeq	r9, r2, sl, lsr #9
   33888:			; <UNDEFINED> instruction: 0x000293b0
   3388c:	andeq	r9, r2, r8, lsl r5
   33890:	muleq	r2, r2, r3
   33894:	blmi	c46158 <ASN1_generate_nconf@plt+0xc2bbb8>
   33898:	push	{r1, r3, r4, r5, r6, sl, lr}
   3389c:	strdlt	r4, [r3], r0
   338a0:			; <UNDEFINED> instruction: 0x460658d3
   338a4:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   338a8:			; <UNDEFINED> instruction: 0xf04f9301
   338ac:			; <UNDEFINED> instruction: 0xf7e60300
   338b0:			; <UNDEFINED> instruction: 0xf8d6ed04
   338b4:	andcs	r8, r0, #0
   338b8:	strbtmi	r4, [r9], -r8, lsr #22
   338bc:			; <UNDEFINED> instruction: 0xf8d0447b
   338c0:	strmi	r9, [r4], -r0
   338c4:	strbmi	r6, [r0], -r2, lsr #32
   338c8:			; <UNDEFINED> instruction: 0xf8c3220a
   338cc:			; <UNDEFINED> instruction: 0xf7e49010
   338d0:	stmdavs	r3!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
   338d4:	andls	pc, r0, r4, asr #17
   338d8:	msreq	CPSR_x, #-1073741784	; 0xc0000028
   338dc:			; <UNDEFINED> instruction: 0xf383fab3
   338e0:			; <UNDEFINED> instruction: 0xf100095b
   338e4:	bcc	840ec <ASN1_generate_nconf@plt+0x69b4c>
   338e8:	svclt	0x00983203
   338ec:	stmiblt	r3, {r8, r9, sp}^
   338f0:	strbmi	r9, [r4, #-3072]	; 0xfffff400
   338f4:			; <UNDEFINED> instruction: 0x4605d015
   338f8:	b	ffcf1894 <ASN1_generate_nconf@plt+0xffcd72f4>
   338fc:	stmdavs	r3, {r1, r5, fp, ip, sp, lr}
   33900:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   33904:	strle	r0, [ip, #-1179]	; 0xfffffb65
   33908:	mvnseq	pc, #53	; 0x35
   3390c:	tstle	r8, sp, lsr r0
   33910:	stmdavc	r2!, {r0, r1, fp, sp, lr}
   33914:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   33918:	ldrle	r0, [r1], #-1169	; 0xfffffb6f
   3391c:	eorsvs	r2, r4, r1
   33920:			; <UNDEFINED> instruction: 0xf04fe001
   33924:	bmi	3bfd28 <ASN1_generate_nconf@plt+0x3a5788>
   33928:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   3392c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33930:	subsmi	r9, sl, r1, lsl #22
   33934:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33938:	andlt	sp, r3, r9, lsl #2
   3393c:	mvnshi	lr, #12386304	; 0xbd0000
   33940:	svccs	0x0001f814
   33944:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   33948:	ldrbtle	r0, [r9], #1170	; 0x492
   3394c:			; <UNDEFINED> instruction: 0xf7e5e7e6
   33950:	svclt	0x0000eb98
   33954:	andeq	fp, r4, r4, ror r1
   33958:	andeq	r1, r0, r0, ror r5
   3395c:	andeq	r2, r5, ip, ror #31
   33960:	andeq	fp, r4, r2, ror #1
   33964:	svcmi	0x00f0e92d
   33968:	stmdavs	r6, {r0, r1, r7, ip, sp, pc}
   3396c:	smlabteq	r0, sp, r9, lr
   33970:			; <UNDEFINED> instruction: 0xf7e44630
   33974:	stmdbmi	pc!, {r2, r4, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   33978:	stmdaeq	r0, {r0, r3, r4, r5, r6, sl, lr}^
   3397c:			; <UNDEFINED> instruction: 0xff0cf016
   33980:	subsle	r2, r3, r0, lsl #16
   33984:			; <UNDEFINED> instruction: 0x46077834
   33988:	suble	r2, sp, r0, lsl #24
   3398c:	b	fea71928 <ASN1_generate_nconf@plt+0xfea57388>
   33990:	bleq	6fad4 <ASN1_generate_nconf@plt+0x55534>
   33994:	ssatmi	r4, #27, r9, asr #13
   33998:	and	r4, r7, r0, lsl #13
   3399c:			; <UNDEFINED> instruction: 0xf04f0109
   339a0:	blx	17f65ac <ASN1_generate_nconf@plt+0x17dc00c>
   339a4:			; <UNDEFINED> instruction: 0xf816f981
   339a8:	bicslt	r4, ip, r1, lsl #30
   339ac:	ldrdcc	pc, [r0], -r8
   339b0:			; <UNDEFINED> instruction: 0xf8334620
   339b4:			; <UNDEFINED> instruction: 0xf4155014
   339b8:	mvnsle	r5, r0, lsl #10
   339bc:	svc	0x006af7e5
   339c0:	b	127d9c8 <ASN1_generate_nconf@plt+0x1263428>
   339c4:	blle	6739cc <ASN1_generate_nconf@plt+0x65942c>
   339c8:			; <UNDEFINED> instruction: 0xf1bbb2c1
   339cc:	rscle	r0, r5, r0, lsl #30
   339d0:	ssatmi	r4, #12, r0, asr #12
   339d4:	blne	b19dc <ASN1_generate_nconf@plt+0x9743c>
   339d8:			; <UNDEFINED> instruction: 0xf81646a9
   339dc:	strmi	r4, [r2], r1, lsl #30
   339e0:	mvnle	r2, r0, lsl #24
   339e4:	andeq	lr, r7, sl, lsr #23
   339e8:	svceq	0x0000f1bb
   339ec:	blls	67e38 <ASN1_generate_nconf@plt+0x4d898>
   339f0:	blls	8ba70 <ASN1_generate_nconf@plt+0x714d0>
   339f4:	andlt	r6, r3, pc, lsl r0
   339f8:	svchi	0x00f0e8bd
   339fc:	ldrtmi	r4, [r8], -lr, lsl #18
   33a00:	sbcne	pc, r3, #64, 4
   33a04:			; <UNDEFINED> instruction: 0xf7e44479
   33a08:	strtmi	lr, [r8], -sl, ror #17
   33a0c:	pop	{r0, r1, ip, sp, pc}
   33a10:	stmdbmi	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33a14:	vmin.s8	d20, d0, d24
   33a18:	ldrbtmi	r1, [r9], #-719	; 0xfffffd31
   33a1c:	ldm	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33a20:	andlt	r4, r3, r0, lsr #12
   33a24:	svchi	0x00f0e8bd
   33a28:	strb	r4, [r0, r0, lsr #12]!
   33a2c:	rscscc	pc, pc, pc, asr #32
   33a30:	svclt	0x0000e7e1
   33a34:	andeq	r9, r2, r4, lsl #8
   33a38:	ldrdeq	r9, [r2], -ip
   33a3c:	andeq	r9, r2, r6, asr #3
   33a40:			; <UNDEFINED> instruction: 0x4604b510
   33a44:			; <UNDEFINED> instruction: 0xf7e54620
   33a48:	mcrne	13, 0, lr, cr1, cr4, {4}
   33a4c:	vldrlt	d13, [r0, #-0]
   33a50:			; <UNDEFINED> instruction: 0xf7e64620
   33a54:	stmdacs	r3, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   33a58:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
   33a5c:	stmdacs	r1, {r1, sl, fp, ip, lr, pc}
   33a60:	ldclt	12, cr13, [r0, #-960]	; 0xfffffc40
   33a64:	stmible	sp!, {r0, r8, r9, fp, sp}^
   33a68:	svclt	0x0000bd10
   33a6c:	svcmi	0x00f0e92d
   33a70:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   33a74:	strmi	r8, [r4], -r4, lsl #22
   33a78:			; <UNDEFINED> instruction: 0x26d0f8df
   33a7c:			; <UNDEFINED> instruction: 0xf8df4608
   33a80:			; <UNDEFINED> instruction: 0x460d36d0
   33a84:	addlt	r4, sp, sl, ror r4
   33a88:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   33a8c:			; <UNDEFINED> instruction: 0xf04f930b
   33a90:			; <UNDEFINED> instruction: 0xf7e30300
   33a94:	strmi	lr, [r3], -r4, asr #20
   33a98:	movwls	r4, #26152	; 0x6628
   33a9c:	svc	0x00b6f7e5
   33aa0:			; <UNDEFINED> instruction: 0xf0402f00
   33aa4:	strtmi	r8, [r1], -ip, ror #2
   33aa8:			; <UNDEFINED> instruction: 0xf01c4628
   33aac:			; <UNDEFINED> instruction: 0x4628fd75
   33ab0:	ldc	7, cr15, [r2, #-908]	; 0xfffffc74
   33ab4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   33ab8:			; <UNDEFINED> instruction: 0x81bdf000
   33abc:			; <UNDEFINED> instruction: 0x1694f8df
   33ac0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33ac4:	cdp	7, 10, cr15, cr10, cr2, {7}
   33ac8:			; <UNDEFINED> instruction: 0xf7e34628
   33acc:	strmi	lr, [r6], -r4, lsl #20
   33ad0:	stmia	r8!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33ad4:	ldrtmi	r4, [r0], -r2, lsl #12
   33ad8:			; <UNDEFINED> instruction: 0xf7e39205
   33adc:			; <UNDEFINED> instruction: 0xf8dfefec
   33ae0:			; <UNDEFINED> instruction: 0x463e1678
   33ae4:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   33ae8:	strtmi	r4, [r0], -r3, lsl #12
   33aec:	cdp	7, 9, cr15, cr6, cr2, {7}
   33af0:	mrscs	r2, SPSR_mon
   33af4:			; <UNDEFINED> instruction: 0x4628461a
   33af8:	svc	0x00d2f7e5
   33afc:			; <UNDEFINED> instruction: 0xf0402800
   33b00:			; <UNDEFINED> instruction: 0xf8df8118
   33b04:	ldrbtmi	r2, [sl], #-1624	; 0xfffff9a8
   33b08:			; <UNDEFINED> instruction: 0x1654f8df
   33b0c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33b10:	cdp	7, 8, cr15, cr4, cr2, {7}
   33b14:			; <UNDEFINED> instruction: 0xf7e44628
   33b18:	strmi	lr, [r0], lr, asr #26
   33b1c:			; <UNDEFINED> instruction: 0xf7e64628
   33b20:	strmi	lr, [r7], -ip, asr #21
   33b24:	svceq	0x0000f1b8
   33b28:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
   33b2c:			; <UNDEFINED> instruction: 0xf7e44640
   33b30:			; <UNDEFINED> instruction: 0x4602ecf4
   33b34:			; <UNDEFINED> instruction: 0x162cf8df
   33b38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33b3c:	cdp	7, 6, cr15, cr14, cr2, {7}
   33b40:			; <UNDEFINED> instruction: 0xf0002f00
   33b44:			; <UNDEFINED> instruction: 0x463880fa
   33b48:	stcl	7, cr15, [r6], #912	; 0x390
   33b4c:			; <UNDEFINED> instruction: 0xf8df4602
   33b50:			; <UNDEFINED> instruction: 0x46209618
   33b54:			; <UNDEFINED> instruction: 0x1614f8df
   33b58:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   33b5c:	svcge	0x000944f9
   33b60:			; <UNDEFINED> instruction: 0xf7e24479
   33b64:			; <UNDEFINED> instruction: 0xf8d9ee5c
   33b68:	movwcc	r3, #4128	; 0x1020
   33b6c:			; <UNDEFINED> instruction: 0x4628d018
   33b70:	ldrtmi	r4, [r9], -r2, asr #12
   33b74:	svc	0x0008f7e3
   33b78:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   33b7c:	ldrdcs	pc, [r0], -r9	; <UNPREDICTABLE>
   33b80:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33b84:	cdp	7, 4, cr15, cr10, cr2, {7}
   33b88:	andne	lr, r9, #3620864	; 0x374000
   33b8c:			; <UNDEFINED> instruction: 0xf7e54620
   33b90:			; <UNDEFINED> instruction: 0xf8dfea0c
   33b94:	andcs	r1, r1, #224, 10	; 0x38000000
   33b98:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33b9c:	b	171b38 <ASN1_generate_nconf@plt+0x157598>
   33ba0:	ldrtmi	r4, [r9], -r2, asr #12
   33ba4:			; <UNDEFINED> instruction: 0xf7e34628
   33ba8:	blls	2ef390 <ASN1_generate_nconf@plt+0x2d4df0>
   33bac:			; <UNDEFINED> instruction: 0xf0002b00
   33bb0:			; <UNDEFINED> instruction: 0xf8df80b9
   33bb4:	strtmi	r1, [r0], -r4, asr #11
   33bb8:			; <UNDEFINED> instruction: 0xf7e24479
   33bbc:	ldmib	sp, {r4, r5, r9, sl, fp, sp, lr, pc}^
   33bc0:	strtmi	r1, [r0], -r9, lsl #4
   33bc4:	ldmib	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33bc8:	ldrne	pc, [r0, #2271]!	; 0x8df
   33bcc:	strtmi	r2, [r0], -r1, lsl #4
   33bd0:			; <UNDEFINED> instruction: 0xf7e54479
   33bd4:	strtmi	lr, [r8], -sl, ror #19
   33bd8:	bl	f71b74 <ASN1_generate_nconf@plt+0xf575d4>
   33bdc:			; <UNDEFINED> instruction: 0xf8dfb130
   33be0:	stmdavs	r2, {r5, r7, r8, sl, ip}
   33be4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33be8:	cdp	7, 1, cr15, cr8, cr2, {7}
   33bec:	strtmi	r9, [r8], -r6, lsl #22
   33bf0:	svcvc	0x0041f5b3
   33bf4:	adchi	pc, r9, r0
   33bf8:	bl	febf1b8c <ASN1_generate_nconf@plt+0xfebd75ec>
   33bfc:	strtmi	r4, [r0], -r1, lsl #12
   33c00:	cdp	7, 8, cr15, cr12, cr3, {7}
   33c04:			; <UNDEFINED> instruction: 0xf7e34628
   33c08:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   33c0c:			; <UNDEFINED> instruction: 0xf8dfd069
   33c10:	ldrbtmi	r7, [pc], #-1396	; 33c18 <ASN1_generate_nconf@plt+0x19678>
   33c14:	blcs	4e608 <ASN1_generate_nconf@plt+0x34068>
   33c18:			; <UNDEFINED> instruction: 0xf8dfd063
   33c1c:	strtmi	r1, [r0], -ip, ror #10
   33c20:	strbls	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   33c24:			; <UNDEFINED> instruction: 0xf7e24479
   33c28:			; <UNDEFINED> instruction: 0xf8dfedfa
   33c2c:	bvs	1eb91c4 <ASN1_generate_nconf@plt+0x1e9ec24>
   33c30:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33c34:			; <UNDEFINED> instruction: 0xf7e244f9
   33c38:			; <UNDEFINED> instruction: 0xf8dfedf2
   33c3c:			; <UNDEFINED> instruction: 0xf8d91558
   33c40:	strtmi	r2, [r0], -r0
   33c44:			; <UNDEFINED> instruction: 0xf7e24479
   33c48:			; <UNDEFINED> instruction: 0xf8dfedea
   33c4c:			; <UNDEFINED> instruction: 0xf8d9154c
   33c50:	ldrbtmi	r0, [r9], #-0
   33c54:	stc2	0, cr15, [r0, #88]!	; 0x58
   33c58:	movwls	r6, #23163	; 0x5a7b
   33c5c:	ldrmi	r4, [r8], -r0, lsl #13
   33c60:	bl	771bf8 <ASN1_generate_nconf@plt+0x757658>
   33c64:	ldrdcs	pc, [r0], -r9
   33c68:	strbmi	r9, [r1], -r5, lsl #22
   33c6c:	strtmi	r9, [r8], -r0
   33c70:	stmib	sp, {r8, sl, sp}^
   33c74:	strls	r5, [r1, #-1282]	; 0xfffffafe
   33c78:	ldcl	7, cr15, [r2], {228}	; 0xe4
   33c7c:			; <UNDEFINED> instruction: 0xf8dfb318
   33c80:			; <UNDEFINED> instruction: 0x4620151c
   33c84:			; <UNDEFINED> instruction: 0xf7e24479
   33c88:			; <UNDEFINED> instruction: 0xf8d9edca
   33c8c:	blcs	3fc94 <ASN1_generate_nconf@plt+0x256f4>
   33c90:			; <UNDEFINED> instruction: 0xf8dfdd12
   33c94:			; <UNDEFINED> instruction: 0xf108a50c
   33c98:	ldrbtmi	r3, [sl], #2047	; 0x7ff
   33c9c:			; <UNDEFINED> instruction: 0x4651463d
   33ca0:	svccs	0x0001f817
   33ca4:			; <UNDEFINED> instruction: 0xf7e24620
   33ca8:	strcc	lr, [r2, #-3514]	; 0xfffff246
   33cac:	ldrdcc	pc, [r0], -r9
   33cb0:	streq	lr, [r8, #-2981]	; 0xfffff45b
   33cb4:	lfmle	f4, 2, [r1], #684	; 0x2ac
   33cb8:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   33cbc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33cc0:	stc	7, cr15, [ip, #904]!	; 0x388
   33cc4:			; <UNDEFINED> instruction: 0xf8dfe005
   33cc8:	strtmi	r1, [r0], -r0, ror #9
   33ccc:			; <UNDEFINED> instruction: 0xf7e24479
   33cd0:			; <UNDEFINED> instruction: 0xf8dfeda6
   33cd4:			; <UNDEFINED> instruction: 0x464014d8
   33cd8:	eorpl	pc, r1, #64, 12	; 0x4000000
   33cdc:			; <UNDEFINED> instruction: 0xf7e34479
   33ce0:			; <UNDEFINED> instruction: 0xf8dfef7e
   33ce4:	strtmi	r1, [r0], -ip, asr #9
   33ce8:			; <UNDEFINED> instruction: 0xf7e24479
   33cec:			; <UNDEFINED> instruction: 0x4630ed98
   33cf0:	stmib	lr, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33cf4:	ldrmi	r2, [sl], -r0, lsl #6
   33cf8:	tstcs	fp, r0, lsr #12
   33cfc:	stmda	r8!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33d00:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   33d04:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   33d08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33d0c:	blls	30dd7c <ASN1_generate_nconf@plt+0x2f37dc>
   33d10:			; <UNDEFINED> instruction: 0xf04f405a
   33d14:			; <UNDEFINED> instruction: 0xf0400300
   33d18:	strdlt	r8, [sp], -lr
   33d1c:	blhi	16f018 <ASN1_generate_nconf@plt+0x154a78>
   33d20:	svchi	0x00f0e8bd
   33d24:	ldrne	pc, [r0], #2271	; 0x8df
   33d28:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33d2c:	ldcl	7, cr15, [r6, #-904]!	; 0xfffffc78
   33d30:			; <UNDEFINED> instruction: 0xf8dfe751
   33d34:	ldrbtmi	r2, [sl], #-1160	; 0xfffffb78
   33d38:			; <UNDEFINED> instruction: 0xf8dfe6e6
   33d3c:	ldrbtmi	r2, [sl], #-1156	; 0xfffffb7c
   33d40:			; <UNDEFINED> instruction: 0xf8dfe705
   33d44:	ldrbtmi	r2, [sl], #-1152	; 0xfffffb80
   33d48:			; <UNDEFINED> instruction: 0xf7e4e6f4
   33d4c:	stmdacs	r1, {r5, r6, r9, sl, fp, sp, lr, pc}
   33d50:	cmnhi	sl, r0	; <UNPREDICTABLE>
   33d54:			; <UNDEFINED> instruction: 0xf0002802
   33d58:	stmdacs	r0, {r0, r4, r5, r6, r8, pc}
   33d5c:	msrhi	SPSR_f, r0
   33d60:			; <UNDEFINED> instruction: 0xf7e54628
   33d64:	mulls	r5, ip, sl
   33d68:	ldcl	7, cr15, [sl], {229}	; 0xe5
   33d6c:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   33d70:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   33d74:	strtmi	r4, [r0], -r3, lsl #12
   33d78:	ldcl	7, cr15, [r0, #-904]	; 0xfffffc78
   33d7c:	strmi	lr, [r1], r2, asr #14
   33d80:			; <UNDEFINED> instruction: 0xf7e54628
   33d84:			; <UNDEFINED> instruction: 0x4607e890
   33d88:	rsble	r2, ip, r0, lsl #16
   33d8c:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   33d90:			; <UNDEFINED> instruction: 0xf8df4620
   33d94:			; <UNDEFINED> instruction: 0x2600b43c
   33d98:	ldrthi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   33d9c:			; <UNDEFINED> instruction: 0xf8df4479
   33da0:			; <UNDEFINED> instruction: 0xf7e2a438
   33da4:	ldrbtmi	lr, [fp], #3388	; 0xd3c
   33da8:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   33dac:	strcc	lr, [r1], -r0
   33db0:			; <UNDEFINED> instruction: 0xf7e64638
   33db4:	addmi	lr, r6, #3538944	; 0x360000
   33db8:	sbcshi	pc, sl, r0, lsl #5
   33dbc:			; <UNDEFINED> instruction: 0x46594632
   33dc0:			; <UNDEFINED> instruction: 0xf7e24620
   33dc4:	ldrtmi	lr, [r1], -ip, lsr #26
   33dc8:			; <UNDEFINED> instruction: 0xf7e24638
   33dcc:			; <UNDEFINED> instruction: 0xf7e5ecc4
   33dd0:			; <UNDEFINED> instruction: 0x9005ecba
   33dd4:	blx	ff4efe36 <ASN1_generate_nconf@plt+0xff4d5896>
   33dd8:	stmdbls	r5, {r9, sp}
   33ddc:	strtmi	r4, [r0], -r3, lsl #12
   33de0:	stmia	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33de4:	strtmi	r4, [r0], -r1, asr #12
   33de8:	bl	ffe71d7c <ASN1_generate_nconf@plt+0xffe577dc>
   33dec:			; <UNDEFINED> instruction: 0x46204651
   33df0:	ldc	7, cr15, [r4, #-904]	; 0xfffffc78
   33df4:			; <UNDEFINED> instruction: 0x46384631
   33df8:	stc	7, cr15, [ip], #904	; 0x388
   33dfc:	svc	0x0030f7e2
   33e00:			; <UNDEFINED> instruction: 0xf0169005
   33e04:	stmdbls	r5, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   33e08:	strmi	r2, [r3], -r0, lsl #4
   33e0c:			; <UNDEFINED> instruction: 0xf7e64620
   33e10:	strbmi	lr, [r1], -ip, lsl #17
   33e14:			; <UNDEFINED> instruction: 0xf7e34620
   33e18:	blmi	ffc6eda8 <ASN1_generate_nconf@plt+0xffc54808>
   33e1c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   33e20:	sbcle	r2, r4, r0, lsl #22
   33e24:			; <UNDEFINED> instruction: 0x46384631
   33e28:	ldc	7, cr15, [r4], {226}	; 0xe2
   33e2c:	strtmi	r4, [r0], -r1, lsl #12
   33e30:	stc	7, cr15, [lr], {227}	; 0xe3
   33e34:	stmibmi	sl!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   33e38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33e3c:	stcl	7, cr15, [lr], #904	; 0x388
   33e40:			; <UNDEFINED> instruction: 0xf7e34628
   33e44:	strmi	lr, [r7], -r8, asr #16
   33e48:	cdp	7, 14, cr15, cr12, cr2, {7}
   33e4c:	ldrtmi	r4, [r8], -r2, lsl #12
   33e50:			; <UNDEFINED> instruction: 0xf7e39205
   33e54:	stmibmi	r3!, {r4, r5, r9, sl, fp, sp, lr, pc}^
   33e58:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   33e5c:	strtmi	r4, [r0], -r3, lsl #12
   33e60:	ldcl	7, cr15, [ip], {226}	; 0xe2
   33e64:	stmibmi	r0!, {r2, r6, r9, sl, sp, lr, pc}^
   33e68:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33e6c:	ldcl	7, cr15, [r6], {226}	; 0xe2
   33e70:			; <UNDEFINED> instruction: 0xf7e54628
   33e74:	strmi	lr, [r6], -r6, asr #19
   33e78:			; <UNDEFINED> instruction: 0xf0002800
   33e7c:	ldmibmi	fp, {r0, r1, r2, r3, r7, pc}^
   33e80:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33e84:	stcl	7, cr15, [sl], {226}	; 0xe2
   33e88:			; <UNDEFINED> instruction: 0x46204631
   33e8c:	stcl	7, cr15, [r0], #-908	; 0xfffffc74
   33e90:			; <UNDEFINED> instruction: 0x46204631
   33e94:			; <UNDEFINED> instruction: 0xff06f016
   33e98:	strtmi	r4, [r0], -r9, lsr #12
   33e9c:	mrc2	0, 4, pc, cr14, cr12, {0}
   33ea0:	strtmi	r4, [r0], -r9, lsr #12
   33ea4:	stc2	0, cr15, [lr], #-108	; 0xffffff94
   33ea8:	strtmi	r4, [r0], -r9, lsr #12
   33eac:	mcr2	0, 0, pc, cr8, cr11, {0}	; <UNPREDICTABLE>
   33eb0:			; <UNDEFINED> instruction: 0xf7e34628
   33eb4:			; <UNDEFINED> instruction: 0x4607eb12
   33eb8:			; <UNDEFINED> instruction: 0xf0002800
   33ebc:	strtmi	r8, [r8], -fp, asr #1
   33ec0:	ldc	7, cr15, [r4, #-904]!	; 0xfffffc78
   33ec4:	cdp	7, 10, cr15, cr14, cr4, {7}
   33ec8:	strtmi	r4, [r8], -r2, lsl #12
   33ecc:	tstls	r5, r7, lsl #4
   33ed0:	ldcl	7, cr15, [r4], #-912	; 0xfffffc70
   33ed4:	ldm	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33ed8:	blls	19a6fc <ASN1_generate_nconf@plt+0x18015c>
   33edc:	smlabteq	r0, sp, r9, lr
   33ee0:	stmibmi	r3, {r5, r9, sl, lr}^
   33ee4:			; <UNDEFINED> instruction: 0xf7e24479
   33ee8:			; <UNDEFINED> instruction: 0x4628ec9a
   33eec:			; <UNDEFINED> instruction: 0xf01c4621
   33ef0:			; <UNDEFINED> instruction: 0x4628fb53
   33ef4:	b	ffc71e88 <ASN1_generate_nconf@plt+0xffc578e8>
   33ef8:	ldmibmi	lr!, {r4, r8, r9, ip, sp, pc}
   33efc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   33f00:	stc	7, cr15, [ip], {226}	; 0xe2
   33f04:			; <UNDEFINED> instruction: 0xf7e24628
   33f08:	strmi	lr, [r7], -r6, ror #31
   33f0c:	cdp	7, 8, cr15, cr10, cr2, {7}
   33f10:	ldrtmi	r4, [r8], -r2, lsl #12
   33f14:			; <UNDEFINED> instruction: 0xf7e39205
   33f18:	ldmibmi	r7!, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   33f1c:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   33f20:	strtmi	r4, [r0], -r3, lsl #12
   33f24:	ldcl	7, cr15, [sl], #-904	; 0xfffffc78
   33f28:			; <UNDEFINED> instruction: 0xf7e44630
   33f2c:			; <UNDEFINED> instruction: 0xf7e2ef9e
   33f30:	ldmibmi	r2!, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   33f34:			; <UNDEFINED> instruction: 0x46024479
   33f38:			; <UNDEFINED> instruction: 0xf7e24620
   33f3c:	ldrb	lr, [r7, #3184]	; 0xc70
   33f40:	strtmi	r4, [r0], -pc, lsr #19
   33f44:			; <UNDEFINED> instruction: 0xf7e24479
   33f48:	strtmi	lr, [r8], -sl, ror #24
   33f4c:	svc	0x00c2f7e2
   33f50:			; <UNDEFINED> instruction: 0xf7e24607
   33f54:	strmi	lr, [r2], -r8, ror #28
   33f58:	andls	r4, r5, #56, 12	; 0x3800000
   33f5c:	stc	7, cr15, [sl, #908]!	; 0x38c
   33f60:	bls	186608 <ASN1_generate_nconf@plt+0x16c068>
   33f64:			; <UNDEFINED> instruction: 0x46034479
   33f68:			; <UNDEFINED> instruction: 0xf7e24620
   33f6c:			; <UNDEFINED> instruction: 0xe7dbec58
   33f70:	strtmi	r4, [r0], -r5, lsr #19
   33f74:			; <UNDEFINED> instruction: 0xf7e24479
   33f78:			; <UNDEFINED> instruction: 0x4628ec52
   33f7c:	stmdb	r0, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33f80:	cmplt	r8, r6, lsl #12
   33f84:	strtmi	r4, [r0], -r1, lsr #19
   33f88:			; <UNDEFINED> instruction: 0xf7e24479
   33f8c:	blmi	fe86f0b4 <ASN1_generate_nconf@plt+0xfe854b14>
   33f90:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   33f94:			; <UNDEFINED> instruction: 0xf47f2b00
   33f98:			; <UNDEFINED> instruction: 0xe775af7b
   33f9c:			; <UNDEFINED> instruction: 0x4620499d
   33fa0:			; <UNDEFINED> instruction: 0xf7e24479
   33fa4:			; <UNDEFINED> instruction: 0x4629ec3c
   33fa8:			; <UNDEFINED> instruction: 0xf01c4620
   33fac:			; <UNDEFINED> instruction: 0x4629fe17
   33fb0:			; <UNDEFINED> instruction: 0xf01b4620
   33fb4:	strtmi	pc, [r9], -r7, lsr #23
   33fb8:			; <UNDEFINED> instruction: 0xf01b4620
   33fbc:	strtmi	pc, [r8], -r1, lsl #27
   33fc0:	ldc	7, cr15, [r4], #904	; 0x388
   33fc4:	cdp	7, 2, cr15, cr14, cr4, {7}
   33fc8:	strtmi	r4, [r8], -r2, lsl #12
   33fcc:	tstls	r5, r7, lsl #4
   33fd0:	bl	ffd71f68 <ASN1_generate_nconf@plt+0xffd579c8>
   33fd4:	ldmda	lr!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33fd8:	blls	19a7fc <ASN1_generate_nconf@plt+0x18025c>
   33fdc:	smlabteq	r0, sp, r9, lr
   33fe0:	stmibmi	sp, {r5, r9, sl, lr}
   33fe4:			; <UNDEFINED> instruction: 0xf7e24479
   33fe8:			; <UNDEFINED> instruction: 0x4621ec1a
   33fec:			; <UNDEFINED> instruction: 0xf01c4628
   33ff0:			; <UNDEFINED> instruction: 0x4628fad3
   33ff4:	b	1c71f88 <ASN1_generate_nconf@plt+0x1c579e8>
   33ff8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   33ffc:	addhi	pc, sp, r0, asr #32
   34000:	strtmi	r4, [r0], -r6, lsl #19
   34004:			; <UNDEFINED> instruction: 0xf7e24479
   34008:	strtmi	lr, [r8], -sl, lsl #24
   3400c:	svc	0x0062f7e2
   34010:			; <UNDEFINED> instruction: 0xf7e24607
   34014:	strmi	lr, [r2], -r8, lsl #28
   34018:	andls	r4, r5, #56, 12	; 0x3800000
   3401c:	stcl	7, cr15, [sl, #-908]	; 0xfffffc74
   34020:	bls	186624 <ASN1_generate_nconf@plt+0x16c084>
   34024:			; <UNDEFINED> instruction: 0x46034479
   34028:			; <UNDEFINED> instruction: 0xf7e24620
   3402c:	ldrb	lr, [pc, #-3064]	; 3343c <ASN1_generate_nconf@plt+0x18e9c>
   34030:			; <UNDEFINED> instruction: 0x4620497c
   34034:			; <UNDEFINED> instruction: 0xf7e24479
   34038:			; <UNDEFINED> instruction: 0xe691ebf2
   3403c:			; <UNDEFINED> instruction: 0x4620497a
   34040:			; <UNDEFINED> instruction: 0xf7e24479
   34044:	str	lr, [fp], ip, ror #23
   34048:			; <UNDEFINED> instruction: 0x46204978
   3404c:			; <UNDEFINED> instruction: 0xf7e24479
   34050:	str	lr, [r5], r6, ror #23
   34054:			; <UNDEFINED> instruction: 0xf7e34628
   34058:	stmdacs	r0, {r1, r2, r3, r4, fp, sp, lr, pc}
   3405c:	svcge	0x002ff43f
   34060:			; <UNDEFINED> instruction: 0xf7e44628
   34064:	strmi	lr, [r3], r2, ror #24
   34068:	suble	r2, sp, r0, lsl #16
   3406c:	cdp	7, 13, cr15, cr8, cr5, {7}
   34070:	ldrbtmi	r4, [r9], #-2415	; 0xfffff691
   34074:	strmi	r4, [r2], -r0, lsl #13
   34078:			; <UNDEFINED> instruction: 0xf7e24620
   3407c:			; <UNDEFINED> instruction: 0x4643ebd0
   34080:			; <UNDEFINED> instruction: 0xf8cd2b00
   34084:			; <UNDEFINED> instruction: 0xf77f8014
   34088:			; <UNDEFINED> instruction: 0x4648af1a
   3408c:	ldrdge	pc, [r4, pc]!	; <UNPREDICTABLE>
   34090:	ldmda	r8!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34094:	ldrbtmi	r4, [sl], #2408	; 0x968
   34098:	bvs	fe46f8c0 <ASN1_generate_nconf@plt+0xfe455320>
   3409c:	mcr	4, 0, r4, cr9, cr9, {3}
   340a0:			; <UNDEFINED> instruction: 0x46565a10
   340a4:	strtmi	r4, [r0], -r1, lsl #13
   340a8:	bl	fee72038 <ASN1_generate_nconf@plt+0xfee57a98>
   340ac:	blls	186a40 <ASN1_generate_nconf@plt+0x16c4a0>
   340b0:	mcr	4, 0, r4, cr8, cr10, {3}
   340b4:			; <UNDEFINED> instruction: 0x1e5a2a10
   340b8:			; <UNDEFINED> instruction: 0x4615469a
   340bc:			; <UNDEFINED> instruction: 0x46584639
   340c0:	bl	1272050 <ASN1_generate_nconf@plt+0x1257ab0>
   340c4:			; <UNDEFINED> instruction: 0xf7e24680
   340c8:	ldrtmi	lr, [r1], -lr, asr #26
   340cc:	strtmi	r4, [r0], -r2, lsl #12
   340d0:	bl	fe972060 <ASN1_generate_nconf@plt+0xfe957ac0>
   340d4:	strbmi	r4, [r0], -fp, asr #12
   340d8:	strtmi	r2, [r1], -r0, lsl #4
   340dc:	b	ff372078 <ASN1_generate_nconf@plt+0xff357ad8>
   340e0:	ble	144ba4 <ASN1_generate_nconf@plt+0x12a604>
   340e4:	bne	46f94c <ASN1_generate_nconf@plt+0x4553ac>
   340e8:			; <UNDEFINED> instruction: 0xf7e24620
   340ec:			; <UNDEFINED> instruction: 0x3701eb98
   340f0:	mvnle	r4, r7, asr r5
   340f4:			; <UNDEFINED> instruction: 0x46204952
   340f8:	bvs	fe46f960 <ASN1_generate_nconf@plt+0xfe4553c0>
   340fc:	mrc	4, 0, r4, cr9, cr9, {3}
   34100:			; <UNDEFINED> instruction: 0xf7e25a10
   34104:	ldrb	lr, [sl], ip, lsl #23
   34108:	strmi	r4, [r2], -lr, asr #18
   3410c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   34110:	bl	fe1720a0 <ASN1_generate_nconf@plt+0xfe157b00>
   34114:			; <UNDEFINED> instruction: 0xf7e4e6d3
   34118:	stmdbmi	fp, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   3411c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   34120:	bl	1f720b0 <ASN1_generate_nconf@plt+0x1f57b10>
   34124:			; <UNDEFINED> instruction: 0xf7e24628
   34128:			; <UNDEFINED> instruction: 0x4606eed6
   3412c:	ldcl	7, cr15, [sl, #-904]!	; 0xfffffc78
   34130:	ldrtmi	r4, [r0], -r2, lsl #12
   34134:			; <UNDEFINED> instruction: 0xf7e39205
   34138:	stmdbmi	r4, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
   3413c:	bls	17d944 <ASN1_generate_nconf@plt+0x1633a4>
   34140:			; <UNDEFINED> instruction: 0x46034479
   34144:			; <UNDEFINED> instruction: 0xf7e24620
   34148:	ldrb	lr, [r1], #2922	; 0xb6a
   3414c:	andeq	sl, r4, r8, lsl #31
   34150:	andeq	r1, r0, r0, ror r5
   34154:	andeq	r9, r2, r6, lsl #11
   34158:	muleq	r2, r2, r3
   3415c:	andeq	r9, r2, r2, lsl #5
   34160:	muleq	r2, lr, r3
   34164:	muleq	r2, sl, r3
   34168:	andeq	r2, r5, ip, asr #26
   3416c:	andeq	r9, r2, r8, lsl #7
   34170:	andeq	r9, r2, r6, ror r3
   34174:	andeq	ip, r2, r6, ror #13
   34178:	andeq	r9, r2, r8, asr r3
   3417c:			; <UNDEFINED> instruction: 0x0002c6b0
   34180:	andeq	r9, r2, lr, asr #6
   34184:	muleq	r5, r6, ip
   34188:	andeq	r9, r2, ip, lsr #7
   3418c:	andeq	ip, r4, r8, lsl #27
   34190:			; <UNDEFINED> instruction: 0x000293ba
   34194:			; <UNDEFINED> instruction: 0x000293bc
   34198:	andeq	r9, r2, r6, asr #7
   3419c:	andeq	r9, r2, ip, lsr #7
   341a0:	ldrdeq	r3, [r2], -r6
   341a4:	andeq	ip, r2, r2, asr #11
   341a8:	andeq	r9, r2, r8, asr r3
   341ac:	andeq	r8, r2, r4, lsl #30
   341b0:	ldrdeq	r9, [r2], -r0
   341b4:	andeq	sl, r4, r4, lsl #26
   341b8:	strdeq	r9, [r2], -r6
   341bc:	andeq	r3, r2, r2, asr r1
   341c0:	andeq	r1, r2, r2, ror #11
   341c4:	ldrdeq	r1, [r2], -sl
   341c8:	andeq	r9, r2, lr, lsr r2
   341cc:	strdeq	r8, [r2], -r4
   341d0:	andeq	r9, r2, r2
   341d4:	ldrdeq	ip, [r2], -r8
   341d8:	andeq	r9, r2, r6
   341dc:	andeq	r2, r5, ip, lsl #21
   341e0:	andeq	r9, r2, r2, lsr r0
   341e4:	andeq	r9, r2, lr, lsl r0
   341e8:	andeq	r8, r2, lr, asr #30
   341ec:	andeq	r8, r2, lr, lsr pc
   341f0:	andeq	r8, r2, r0, lsl pc
   341f4:	andeq	r9, r2, sl, asr #2
   341f8:	andeq	r8, r2, sl, asr pc
   341fc:	andeq	r8, r2, r8, asr pc
   34200:	andeq	r8, r2, r8, lsr #30
   34204:	andeq	r8, r2, r4, lsl pc
   34208:	andeq	r8, r2, r4, asr #28
   3420c:	andeq	r8, r2, r8, lsr lr
   34210:	andeq	r2, r5, r8, lsl r9
   34214:	andeq	r8, r2, r4, lsr lr
   34218:	andeq	r8, r2, r0, lsl lr
   3421c:	andeq	r8, r2, r8, ror #28
   34220:	andeq	r8, r2, r4, asr lr
   34224:	andeq	r8, r2, r8, lsr #30
   34228:	andeq	r8, r2, r4, asr pc
   3422c:	andeq	r8, r2, ip, lsr #30
   34230:			; <UNDEFINED> instruction: 0x00028dbe
   34234:			; <UNDEFINED> instruction: 0x00028db2
   34238:	andeq	r8, r2, ip, lsl sp
   3423c:			; <UNDEFINED> instruction: 0x00028db4
   34240:	andeq	ip, r2, r4, lsl #3
   34244:	andeq	r8, r2, r2, lsr #26
   34248:	andeq	r8, r2, sl, lsr #30
   3424c:	andeq	r8, r2, r8, lsr sp
   34250:	vst3.16	{d27,d29,d31}, [pc :256], r0
   34254:	mcrmi	2, 0, r7, cr9, cr3, {2}
   34258:	strmi	r4, [sp], -r4, lsl #12
   3425c:	ldrbtmi	r6, [lr], #-2048	; 0xfffff800
   34260:			; <UNDEFINED> instruction: 0xf7e34631
   34264:	movwcs	lr, #3260	; 0xcbc
   34268:	teqlt	r5, r3, lsr #32
   3426c:			; <UNDEFINED> instruction: 0x46284631
   34270:	subcc	pc, pc, #64, 4
   34274:	bl	ff772208 <ASN1_generate_nconf@plt+0xff757c68>
   34278:	ldcllt	0, cr6, [r0, #-128]!	; 0xffffff80
   3427c:	andeq	r8, r2, r2, lsl #19
   34280:	mvnsmi	lr, sp, lsr #18
   34284:	svcmi	0x001c4604
   34288:	cfmsub32mi	mvax4, mvfx4, mvfx12, mvfx8
   3428c:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   34290:	ldrhlt	r6, [r8, #-168]	; 0xffffff58
   34294:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
   34298:	ldc	7, cr15, [r2], {227}	; 0xe3
   3429c:	movwlt	r4, #34309	; 0x8605
   342a0:			; <UNDEFINED> instruction: 0xf7e34641
   342a4:	strtmi	lr, [r8], -r4, lsl #28
   342a8:	ldcl	7, cr15, [r8, #-916]!	; 0xfffffc6c
   342ac:			; <UNDEFINED> instruction: 0xf7e24620
   342b0:			; <UNDEFINED> instruction: 0xf5b0ee36
   342b4:	andle	r7, r2, r1, asr #30
   342b8:	ldmfd	sp!, {sp}
   342bc:	ldfmid	f0, [r1], {240}	; 0xf0
   342c0:	ldrbtmi	r4, [ip], #-2321	; 0xfffff6ef
   342c4:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   342c8:	b	fea72258 <ASN1_generate_nconf@plt+0xfea57cb8>
   342cc:	stmdavs	r0!, {r0, r6, r9, sl, lr}
   342d0:	bl	972264 <ASN1_generate_nconf@plt+0x957cc4>
   342d4:	stmdavs	r0!, {r0, r2, r3, r8, fp, lr}
   342d8:			; <UNDEFINED> instruction: 0xf7e24479
   342dc:	andcs	lr, r0, r0, lsr #21
   342e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   342e4:	stmdbmi	fp, {r1, r3, r8, r9, fp, lr}
   342e8:	ldmpl	r3!, {r1, r3, r4, r5, r7, r9, fp, sp, lr}^
   342ec:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   342f0:	b	fe572280 <ASN1_generate_nconf@plt+0xfe557ce0>
   342f4:	svclt	0x0000e7da
   342f8:	andeq	r2, r5, ip, lsl r6
   342fc:	andeq	sl, r4, lr, ror r7
   34300:	andeq	lr, r1, r6, lsr lr
   34304:	andeq	r2, r5, r6, ror #11
   34308:			; <UNDEFINED> instruction: 0x00028db4
   3430c:	andeq	r8, r2, r0, ror #21
   34310:	andeq	r1, r0, r0, lsr #11
   34314:	andeq	r8, r2, ip, ror #26
   34318:	strdcs	fp, [r0, -r8]
   3431c:	ldrmi	r4, [r5], -r4, lsl #12
   34320:	b	722b0 <ASN1_generate_nconf@plt+0x57d10>
   34324:	ldrbtmi	r4, [pc], #-3854	; 3432c <ASN1_generate_nconf@plt+0x19d8c>
   34328:	strtmi	r4, [r0], -r6, lsl #12
   3432c:	ldcl	7, cr15, [ip, #-908]!	; 0xfffffc74
   34330:	andle	r3, fp, r1
   34334:			; <UNDEFINED> instruction: 0xf7e34620
   34338:	blx	fec6e680 <ASN1_generate_nconf@plt+0xfec540e0>
   3433c:	andcs	pc, r0, r0, lsl #7
   34340:			; <UNDEFINED> instruction: 0x2e00095b
   34344:	movwcs	fp, #3848	; 0xf08
   34348:	ldcllt	0, cr6, [r8, #428]!	; 0x1ac
   3434c:	stmdbmi	r6, {r0, r2, r8, r9, fp, lr}
   34350:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   34354:			; <UNDEFINED> instruction: 0xf7e26818
   34358:	andcs	lr, r0, r2, ror #20
   3435c:	svclt	0x0000bdf8
   34360:	andeq	sl, r4, r6, ror #13
   34364:	andeq	r1, r0, r0, lsr #11
   34368:	andeq	r8, r2, r6, asr sp
   3436c:	svcmi	0x00f0e92d
   34370:	blhi	36f82c <ASN1_generate_nconf@plt+0x35528c>
   34374:	mcrrlt	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   34378:			; <UNDEFINED> instruction: 0xf5ad44fb
   3437c:	svcge	0x00827d77
   34380:	ldrls	sl, [pc, -sl, ror #28]
   34384:			; <UNDEFINED> instruction: 0xf8df4607
   34388:	blge	1a37460 <ASN1_generate_nconf@plt+0x1a1cec0>
   3438c:	strmi	r9, [lr], -r8, lsl #12
   34390:	stcne	8, cr15, [ip], #-892	; 0xfffffc84
   34394:	movwls	r4, #58488	; 0xe478
   34398:	vstmdbge	r7!, {s21-s122}
   3439c:	ldrls	r9, [r9, #-544]	; 0xfffffde0
   343a0:	ldrls	sl, [r0], #-3177	; 0xfffff397
   343a4:	stmdapl	r1, {r2, r3, r5, r6, r9, fp, sp, pc}^
   343a8:	cfstrdge	mvd2, [sp, #-0]
   343ac:	stmdbvc	r2!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   343b0:	mvnsls	r6, r9, lsl #16
   343b4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   343b8:	andsls	sl, sl, #1753088	; 0x1ac000
   343bc:	stmib	sp, {r2, r3, r8, ip, pc}^
   343c0:			; <UNDEFINED> instruction: 0xf7e24466
   343c4:			; <UNDEFINED> instruction: 0xf8dfeb4c
   343c8:			; <UNDEFINED> instruction: 0xf44f1bfc
   343cc:			; <UNDEFINED> instruction: 0xf50d7262
   343d0:	ldrls	r7, [fp, #-3292]	; 0xfffff324
   343d4:			; <UNDEFINED> instruction: 0xf8cd4479
   343d8:			; <UNDEFINED> instruction: 0xf50dc03c
   343dc:			; <UNDEFINED> instruction: 0xf8cd7ce4
   343e0:			; <UNDEFINED> instruction: 0xf50dc050
   343e4:			; <UNDEFINED> instruction: 0xf8cd7cf6
   343e8:			; <UNDEFINED> instruction: 0xf50dc084
   343ec:			; <UNDEFINED> instruction: 0xf8cd7cfa
   343f0:			; <UNDEFINED> instruction: 0xf50dc034
   343f4:			; <UNDEFINED> instruction: 0xf8cd7cde
   343f8:			; <UNDEFINED> instruction: 0xf50dc070
   343fc:			; <UNDEFINED> instruction: 0xf8cd7ce0
   34400:			; <UNDEFINED> instruction: 0xf50dc05c
   34404:			; <UNDEFINED> instruction: 0xf8cd7ce6
   34408:			; <UNDEFINED> instruction: 0xf50dc074
   3440c:			; <UNDEFINED> instruction: 0xf8cd7ce2
   34410:			; <UNDEFINED> instruction: 0xf50dc044
   34414:			; <UNDEFINED> instruction: 0xf8cd7c03
   34418:			; <UNDEFINED> instruction: 0x4603c090
   3441c:	blls	3d90b0 <ASN1_generate_nconf@plt+0x3beb10>
   34420:	bleq	fe9727a4 <ASN1_generate_nconf@plt+0xfe958204>
   34424:	ldrbtmi	r6, [r8], #-28	; 0xffffffe4
   34428:	andsvs	r9, ip, r0, lsl fp
   3442c:	andsvs	r9, ip, r8, lsl #22
   34430:	b	ffff23c4 <ASN1_generate_nconf@plt+0xfffd7e24>
   34434:			; <UNDEFINED> instruction: 0x46229d1b
   34438:	blls	81a870 <ASN1_generate_nconf@plt+0x8002d0>
   3443c:	stcls	0, cr6, [pc, #-176]	; 34394 <ASN1_generate_nconf@plt+0x19df4>
   34440:	ldcls	0, cr6, [r4, #-176]	; 0xffffff50
   34444:	stcls	0, cr6, [sp, #-176]	; 0xffffff50
   34448:	strmi	lr, [r0], #-2501	; 0xfffff63b
   3444c:	strmi	lr, [r2], #-2501	; 0xfffff63b
   34450:	andvs	r6, r8, ip, lsr #2
   34454:	stmdbls	r1!, {r1, r3, r4, fp, ip, pc}
   34458:	vst4.8	{d22-d25}, [pc], r4
   3445c:	cmnvs	r8, r0, lsl #1
   34460:	rscscc	pc, pc, pc, asr #32
   34464:	stmib	r1, {r2, r3, r4, r8, sl, fp, ip, pc}^
   34468:	vshl.s8	d20, d0, d8
   3446c:	eorvs	r0, r9, r5, lsl #2
   34470:	eorvs	r9, r9, r7, lsl sp
   34474:	eorvs	r9, r9, sp, lsl sp
   34478:	eorvs	r9, r8, r1, lsl sp
   3447c:	svccs	0x0004f843
   34480:	mvnsle	r4, fp, asr #10
   34484:	blge	fe91ef94 <ASN1_generate_nconf@plt+0xfe9049f4>
   34488:			; <UNDEFINED> instruction: 0x93252500
   3448c:			; <UNDEFINED> instruction: 0xf843464b
   34490:	addsmi	r5, sl, #4, 30
   34494:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   34498:	blx	18f0504 <ASN1_generate_nconf@plt+0x18d5f64>
   3449c:	blmi	b72820 <ASN1_generate_nconf@plt+0xb58280>
   344a0:	rsbvs	r4, r5, ip, ror r4
   344a4:	cmnvs	r5, r5, lsr #1
   344a8:			; <UNDEFINED> instruction: 0xf7e262e0
   344ac:	pkhbtmi	lr, r0, r8, lsl #23
   344b0:			; <UNDEFINED> instruction: 0xf7e3901e
   344b4:	blx	fec6e91c <ASN1_generate_nconf@plt+0xfec5437c>
   344b8:	cfsh32	mvfx15, mvfx10, #-64
   344bc:	stmdbeq	sp!, {r4, r9, fp}^
   344c0:	svceq	0x0000f1b8
   344c4:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   344c8:			; <UNDEFINED> instruction: 0xf0402d00
   344cc:			; <UNDEFINED> instruction: 0xf8df834c
   344d0:			; <UNDEFINED> instruction: 0xf44f1b00
   344d4:	strtmi	r5, [r8], r0
   344d8:			; <UNDEFINED> instruction: 0xf0164479
   344dc:			; <UNDEFINED> instruction: 0xf8dff95d
   344e0:	ldrbtmi	r1, [r9], #-2804	; 0xfffff50c
   344e4:	vst1.8	{d20-d22}, [pc], r3
   344e8:	tstls	r2, #0
   344ec:			; <UNDEFINED> instruction: 0xf954f016
   344f0:	bne	ff972874 <ASN1_generate_nconf@plt+0xff9582d4>
   344f4:			; <UNDEFINED> instruction: 0x46034479
   344f8:	andpl	pc, r0, pc, asr #8
   344fc:	bcc	46fd30 <ASN1_generate_nconf@plt+0x455790>
   34500:			; <UNDEFINED> instruction: 0xf94af016
   34504:	strmi	r2, [r3], -r5, lsl #2
   34508:	beq	46fd78 <ASN1_generate_nconf@plt+0x4557d8>
   3450c:	bcc	fe46fd3c <ASN1_generate_nconf@plt+0xfe45579c>
   34510:	stcl	7, cr15, [r2], {226}	; 0xe2
   34514:	bcs	ff172898 <ASN1_generate_nconf@plt+0xff1582f8>
   34518:			; <UNDEFINED> instruction: 0x46384631
   3451c:	ldrbtmi	r4, [sl], #-1582	; 0xfffff9d2
   34520:			; <UNDEFINED> instruction: 0xf019462f
   34524:			; <UNDEFINED> instruction: 0xf8dffa3f
   34528:	andcs	r3, r1, #184, 20	; 0xb8000
   3452c:	ldrbtmi	r9, [fp], #-1328	; 0xfffffad0
   34530:			; <UNDEFINED> instruction: 0xf5039232
   34534:	strls	r6, [sl, #-809]!	; 0xfffffcd7
   34538:	ldrmi	r9, [r2], r7, asr #10
   3453c:	ldrls	r9, [r5, #-1375]	; 0xfffffaa1
   34540:	ldrbpl	lr, [sp, #-2509]	; 0xfffff633
   34544:	strls	r9, [pc, #-1350]!	; 34006 <ASN1_generate_nconf@plt+0x19a66>
   34548:	strbls	r9, [r5, #-1333]	; 0xfffffacb
   3454c:	strls	r9, [r9, #-1326]!	; 0xfffffad2
   34550:	ldrpl	lr, [lr, #-2509]!	; 0xfffff633
   34554:	ldrbls	r9, [ip, #-1341]	; 0xfffffac3
   34558:	strls	r9, [r5, #-1287]	; 0xfffffaf9
   3455c:	strls	r9, [r2, #-1318]!	; 0xfffffada
   34560:	strbls	r9, [r4, #-1329]	; 0xfffffacf
   34564:	ldrbpl	lr, [sl, #-2509]	; 0xfffff633
   34568:	ldrls	r9, [r6, #-1369]!	; 0xfffffaa7
   3456c:	strbls	r9, [r3, #-1332]	; 0xfffffacc
   34570:	rscvs	r9, r0, #88, 10	; 0x16000000
   34574:	strls	r9, [r8, #-1325]!	; 0xfffffad3
   34578:	ldrls	r9, [ip, #-1304]!	; 0xfffffae8
   3457c:	ldrbls	r9, [r2, #-1335]	; 0xfffffac9
   34580:	ldrls	r9, [r3, #-1367]!	; 0xfffffaa9
   34584:	strbpl	lr, [ip, #-2509]	; 0xfffff633
   34588:	ldrls	r9, [r8, #-1345]!	; 0xfffffabf
   3458c:	ldrls	r9, [fp, #-1324]!	; 0xfffffad4
   34590:	ldrbpl	lr, [r5, #-2509]	; 0xfffff633
   34594:	ldrbpl	lr, [r0, #-2509]	; 0xfffff633
   34598:	strls	r9, [r9, #-1319]	; 0xfffffad9
   3459c:	strbls	r9, [r2, #-1337]	; 0xfffffac7
   345a0:	strbpl	lr, [sl, #-2509]	; 0xfffff633
   345a4:	stmib	sp, {r2, r4, r6, r8, sl, ip, pc}^
   345a8:	strbls	r5, [r0, #-1352]	; 0xfffffab8
   345ac:	stmib	sp, {r1, r3, r4, r5, r8, sl, ip, pc}^
   345b0:	stmib	sp, {r1, r3, r8, sl, ip, lr}^
   345b4:	ldrbls	r5, [r3, #-1358]	; 0xfffffab2
   345b8:	movwcs	r9, #9057	; 0x2361
   345bc:			; <UNDEFINED> instruction: 0xf8df9306
   345c0:	ldrls	r3, [r3, #-2596]	; 0xfffff5dc
   345c4:	strls	r4, [fp, #-1147]!	; 0xfffffb85
   345c8:	cmnls	r0, #92274688	; 0x5800000
   345cc:	ldc2	0, cr15, [sl, #-100]	; 0xffffff9c
   345d0:			; <UNDEFINED> instruction: 0xf0002800
   345d4:	blls	1d4d44 <ASN1_generate_nconf@plt+0x1ba7a4>
   345d8:			; <UNDEFINED> instruction: 0xf0002b01
   345dc:	blls	1d5088 <ASN1_generate_nconf@plt+0x1baae8>
   345e0:	svclt	0x00082b00
   345e4:			; <UNDEFINED> instruction: 0xf0002808
   345e8:	ldmdacs	r7!, {r2, r3, r4, r6, r7, r9, pc}
   345ec:	ldmdacs	r2!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   345f0:			; <UNDEFINED> instruction: 0xf1a0d031
   345f4:			; <UNDEFINED> instruction: 0xf0230334
   345f8:	blcs	b5210 <ASN1_generate_nconf@plt+0x9ac70>
   345fc:			; <UNDEFINED> instruction: 0xf6a0d92b
   34600:	stmdbls	r5, {r0, r3, r4, r5, r7, r8, r9, ip, sp}
   34604:			; <UNDEFINED> instruction: 0xf0012b04
   34608:	vhsub.s8	d0, d0, d1
   3460c:	bllt	1694998 <ASN1_generate_nconf@plt+0x167a3f8>
   34610:	movwcc	r9, #6919	; 0x1b07
   34614:	blls	5d9238 <ASN1_generate_nconf@plt+0x5bec98>
   34618:			; <UNDEFINED> instruction: 0xf0012b00
   3461c:			; <UNDEFINED> instruction: 0xf01a80ff
   34620:	ldcls	8, cr15, [r6], {217}	; 0xd9
   34624:	strtmi	r4, [r0], -r1, lsl #12
   34628:	cdp	7, 2, cr15, cr0, cr4, {7}
   3462c:			; <UNDEFINED> instruction: 0xf019b138
   34630:			; <UNDEFINED> instruction: 0x4601ff17
   34634:			; <UNDEFINED> instruction: 0xf7e44620
   34638:	stmdacs	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   3463c:			; <UNDEFINED> instruction: 0xf8dfd1c6
   34640:	strcs	r3, [r0], #-2472	; 0xfffff658
   34644:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   34648:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3464c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   34650:	strls	r9, [sl], #-1033	; 0xfffffbf7
   34654:	blls	1ad11c <ASN1_generate_nconf@plt+0x192b7c>
   34658:			; <UNDEFINED> instruction: 0xf0002b01
   3465c:			; <UNDEFINED> instruction: 0xf6a082b9
   34660:	blcs	14154c <ASN1_generate_nconf@plt+0x126fac>
   34664:	adcshi	pc, r2, r0, lsl #4
   34668:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3466c:			; <UNDEFINED> instruction: 0xf8df2200
   34670:	ldrbtmi	r3, [r9], #-2432	; 0xfffff680
   34674:	cdp	2, 0, cr9, cr9, cr9, {0}
   34678:	andls	r2, sl, #144, 20	; 0x90000
   3467c:			; <UNDEFINED> instruction: 0xf85b920b
   34680:	andcs	r3, r1, #3
   34684:	ldmdavs	r8, {r0, r2, r9, ip, pc}
   34688:	stmia	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3468c:	stmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   34690:	stmdbmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   34694:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   34698:			; <UNDEFINED> instruction: 0xf7e268e8
   3469c:	vst2.8	{d30,d32}, [pc], lr
   346a0:	strtmi	r6, [r1], -r3, asr #4
   346a4:			; <UNDEFINED> instruction: 0xf7e369a8
   346a8:			; <UNDEFINED> instruction: 0xee19ea9a
   346ac:			; <UNDEFINED> instruction: 0xf7e20a90
   346b0:	tstcs	r0, r0, ror #20
   346b4:			; <UNDEFINED> instruction: 0xf01c4608
   346b8:	stmdals	sl, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   346bc:	stc	7, cr15, [r8], #916	; 0x394
   346c0:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   346c4:			; <UNDEFINED> instruction: 0xf85b9809
   346c8:			; <UNDEFINED> instruction: 0xf7e51003
   346cc:	stmdals	fp, {r3, r6, r7, r9, fp, sp, lr, pc}
   346d0:	ldmdb	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   346d4:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   346d8:			; <UNDEFINED> instruction: 0xf85b9a20
   346dc:	ldmdavs	r0, {r0, r1, ip}
   346e0:	b	fef7267c <ASN1_generate_nconf@plt+0xfef580dc>
   346e4:	strtmi	r9, [r1], -pc, lsl #22
   346e8:	eorsmi	pc, r8, #64, 12	; 0x4000000
   346ec:			; <UNDEFINED> instruction: 0xf7e36818
   346f0:	blls	3af0d0 <ASN1_generate_nconf@plt+0x394b30>
   346f4:			; <UNDEFINED> instruction: 0xf6404621
   346f8:	ldmdavs	r8, {r1, r3, r4, r5, r9, lr}
   346fc:	b	1bf2690 <ASN1_generate_nconf@plt+0x1bd80f0>
   34700:	strtmi	r9, [r1], -lr, lsl #22
   34704:	eorsmi	pc, ip, #64, 12	; 0x4000000
   34708:			; <UNDEFINED> instruction: 0xf7e36818
   3470c:	blls	46f0b4 <ASN1_generate_nconf@plt+0x454b14>
   34710:			; <UNDEFINED> instruction: 0xf6404621
   34714:	ldmdavs	r8, {r0, r2, r3, r4, r5, r9, lr}
   34718:	b	18726ac <ASN1_generate_nconf@plt+0x185810c>
   3471c:	strtmi	r9, [r1], -r8, lsl #22
   34720:	eorsmi	pc, lr, #64, 12	; 0x4000000
   34724:			; <UNDEFINED> instruction: 0xf7e36818
   34728:	blls	36f098 <ASN1_generate_nconf@plt+0x354af8>
   3472c:			; <UNDEFINED> instruction: 0xf6404621
   34730:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r9, lr}
   34734:	b	14f26c8 <ASN1_generate_nconf@plt+0x14d8128>
   34738:			; <UNDEFINED> instruction: 0xf7e2981e
   3473c:	blls	6af374 <ASN1_generate_nconf@plt+0x694dd4>
   34740:			; <UNDEFINED> instruction: 0xf01b6818
   34744:	ldmdals	r6, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   34748:	b	ff1726e4 <ASN1_generate_nconf@plt+0xff158144>
   3474c:			; <UNDEFINED> instruction: 0xf7e59813
   34750:	vnmla.f32	s28, s21, s4
   34754:			; <UNDEFINED> instruction: 0xf7e30a10
   34758:	ldmdals	r2, {r2, r4, r6, r9, fp, sp, lr, pc}
   3475c:			; <UNDEFINED> instruction: 0xf6404622
   34760:	vst2.16	{d20-d23}, [pc], r5
   34764:			; <UNDEFINED> instruction: 0xf7e55100
   34768:	cdp	15, 1, cr14, cr11, cr4, {0}
   3476c:			; <UNDEFINED> instruction: 0x46220a10
   34770:	movtmi	pc, #26176	; 0x6640	; <UNPREDICTABLE>
   34774:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   34778:	cdp	7, 15, cr15, cr10, cr5, {7}
   3477c:			; <UNDEFINED> instruction: 0xf6404622
   34780:	vst2.16	{d20-d23}, [pc], r7
   34784:	mufe	f5, f2, f0
   34788:			; <UNDEFINED> instruction: 0xf7e50a90
   3478c:	ldmdals	r8, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   34790:	ldc2l	0, cr15, [r2], #-88	; 0xffffffa8
   34794:			; <UNDEFINED> instruction: 0xf7e56828
   34798:	ldmdals	r5, {r1, r8, r9, fp, sp, lr, pc}
   3479c:	eorvs	r2, fp, r0, lsl #6
   347a0:	b	fff7273c <ASN1_generate_nconf@plt+0xfff5819c>
   347a4:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   347a8:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   347ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   347b0:	blls	ffd8e820 <ASN1_generate_nconf@plt+0xffd74280>
   347b4:			; <UNDEFINED> instruction: 0xf04f405a
   347b8:			; <UNDEFINED> instruction: 0xf0430300
   347bc:	stmdals	r5, {r0, r1, r3, r4, r8, r9, pc}
   347c0:	cfldr64vc	mvdx15, [r7, #-52]!	; 0xffffffcc
   347c4:	blhi	36fac0 <ASN1_generate_nconf@plt+0x355520>
   347c8:	svchi	0x00f0e8bd
   347cc:	andls	r2, r5, #268435456	; 0x10000000
   347d0:	stmdbcs	r0, {r0, r1, r2, r8, fp, ip, pc}
   347d4:	andcs	fp, r0, #8, 30
   347d8:			; <UNDEFINED> instruction: 0xf47f2a00
   347dc:	ldmdacs	lr, {r0, r2, r6, r8, r9, sl, fp, sp, pc}^
   347e0:	tsthi	r6, r0, lsl #6	; <UNPREDICTABLE>
   347e4:			; <UNDEFINED> instruction: 0xf6ff1c42
   347e8:	mcrrne	14, 15, sl, r3, cr1
   347ec:			; <UNDEFINED> instruction: 0xf63f2b5f
   347f0:	andge	sl, r2, #3792	; 0xed0
   347f4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   347f8:			; <UNDEFINED> instruction: 0x4710441a
   347fc:	andeq	r0, r0, r5, ror #3
   34800:			; <UNDEFINED> instruction: 0xfffffdd1
   34804:	andeq	r0, r0, fp, ror #29
   34808:	ldrdeq	r0, [r0], -fp
   3480c:	andeq	r0, r0, r9, asr #29
   34810:			; <UNDEFINED> instruction: 0x00000eb5
   34814:	andeq	r0, r0, r1, lsr #29
   34818:	andeq	r0, r0, sp, lsl #29
   3481c:	andeq	r0, r0, sp, ror lr
   34820:	andeq	r0, r0, r5, ror #28
   34824:	andeq	r0, r0, fp, asr lr
   34828:	andeq	r0, r0, sp, lsr #28
   3482c:	andeq	r0, r0, sp, lsl lr
   34830:	andeq	r0, r0, r3, lsl lr
   34834:	andeq	r0, r0, r9, lsl #28
   34838:	andeq	r0, r0, pc, asr #3
   3483c:	strdeq	r0, [r0], -r9
   34840:	andeq	r0, r0, pc, ror #27
   34844:	ldrdeq	r0, [r0], -r9
   34848:	ldrdeq	r0, [r0], -r3
   3484c:	andeq	r0, r0, r7, asr #27
   34850:			; <UNDEFINED> instruction: 0x00000db7
   34854:	muleq	r0, sp, sp
   34858:	andeq	r0, r0, r1, lsl #3
   3485c:	muleq	r0, r5, sp
   34860:	andeq	r0, r0, r5, lsl #27
   34864:	andeq	r0, r0, sp, ror sp
   34868:	andeq	r0, r0, r5, asr sp
   3486c:	andeq	r0, r0, sp, asr #26
   34870:	andeq	r0, r0, r5, asr #26
   34874:	andeq	r0, r0, r7, lsr sp
   34878:	andeq	r0, r0, pc, lsr #26
   3487c:	andeq	r0, r0, r7, lsr #26
   34880:			; <UNDEFINED> instruction: 0xfffffdd1
   34884:	andeq	r0, r0, pc, lsl sp
   34888:	andeq	r0, r0, fp, lsl #26
   3488c:	strdeq	r0, [r0], -fp
   34890:			; <UNDEFINED> instruction: 0xfffffdd1
   34894:	andeq	r0, r0, fp, ror #25
   34898:	andeq	r0, r0, r3, ror #25
   3489c:	ldrdeq	r0, [r0], -r5
   348a0:	andeq	r0, r0, sp, asr #25
   348a4:	strdeq	r0, [r0], -r3
   348a8:			; <UNDEFINED> instruction: 0x00000cbd
   348ac:	andeq	r0, r0, r3, lsl #25
   348b0:	andeq	r0, r0, r9, ror ip
   348b4:	andeq	r0, r0, pc, asr ip
   348b8:	andeq	r0, r0, r7, asr #24
   348bc:	andeq	r0, r0, pc, lsl #24
   348c0:	strdeq	r0, [r0], -r9
   348c4:	andeq	r0, r0, r1, ror #23
   348c8:	ldrdeq	r0, [r0], -r5
   348cc:	andeq	r0, r0, fp, asr #23
   348d0:			; <UNDEFINED> instruction: 0x00000bbf
   348d4:			; <UNDEFINED> instruction: 0x00000bb3
   348d8:	andeq	r0, r0, r7, lsr #23
   348dc:	muleq	r0, fp, fp
   348e0:	andeq	r0, r0, r9, lsl #23
   348e4:	andeq	r0, r0, pc, ror #22
   348e8:	andeq	r0, r0, r5, asr fp
   348ec:			; <UNDEFINED> instruction: 0xfffffdd1
   348f0:	andeq	r0, r0, sp, asr #22
   348f4:	andeq	r0, r0, fp, lsr fp
   348f8:	andeq	r0, r0, r5, lsr #22
   348fc:	andeq	r0, r0, fp, lsl fp
   34900:	andeq	r0, r0, r1, lsl fp
   34904:	andeq	r0, r0, r7, lsl #22
   34908:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   3490c:	strdeq	r0, [r0], -r5
   34910:	andeq	r0, r0, fp, ror #21
   34914:	andeq	r0, r0, r1, ror #21
   34918:	andeq	r0, r0, r5, asr #21
   3491c:			; <UNDEFINED> instruction: 0x00000abd
   34920:			; <UNDEFINED> instruction: 0x00000ab3
   34924:	andeq	r0, r0, fp, lsr #21
   34928:	ldrdeq	r0, [r0], -r7
   3492c:	andeq	r0, r0, sp, asr #21
   34930:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   34934:	ldrdeq	r0, [r0], -r5
   34938:	andeq	r0, r0, fp, ror r9
   3493c:	andeq	r0, r0, r7, asr r9
   34940:	andeq	r0, r0, sp, asr #18
   34944:	andeq	r0, r0, r5, asr #18
   34948:	andeq	r0, r0, sp, lsr r9
   3494c:	andeq	r0, r0, r3, lsr r9
   34950:	andeq	r0, r0, r3, lsr #18
   34954:	andeq	r0, r0, pc, lsl #18
   34958:	andeq	r0, r0, fp, asr lr
   3495c:	andeq	r0, r0, pc, asr #20
   34960:	andeq	r0, r0, sp, lsr sl
   34964:	andeq	r0, r0, fp, lsr #20
   34968:	andeq	r0, r0, r9, lsl sl
   3496c:	andeq	r0, r0, r7, lsl #20
   34970:	strdeq	r0, [r0], -sp
   34974:	strdeq	r0, [r0], -r3
   34978:	andeq	r0, r0, r9, ror #19
   3497c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   34980:	blx	10709ee <ASN1_generate_nconf@plt+0x105644e>
   34984:			; <UNDEFINED> instruction: 0xf47f2800
   34988:	blls	aa0228 <ASN1_generate_nconf@plt+0xa85c88>
   3498c:	blcs	861a4 <ASN1_generate_nconf@plt+0x6bc04>
   34990:	strhi	pc, [r6, -r0, lsl #6]
   34994:	blcs	5b650 <ASN1_generate_nconf@plt+0x410b0>
   34998:	msrhi	CPSR_fxc, r0
   3499c:	blcs	5b644 <ASN1_generate_nconf@plt+0x410a4>
   349a0:	ldrthi	pc, [r0], r0, asr #32	; <UNPREDICTABLE>
   349a4:	blcs	5b658 <ASN1_generate_nconf@plt+0x410b8>
   349a8:	msrhi	CPSR_xc, r0
   349ac:			; <UNDEFINED> instruction: 0x2640f8df
   349b0:			; <UNDEFINED> instruction: 0x3658f8df
   349b4:			; <UNDEFINED> instruction: 0x1658f8df
   349b8:	andmi	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   349bc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   349c0:	stmdavs	r0!, {r1, r3, r4, r6, r7, r9, fp, sp, lr}
   349c4:	svc	0x002af7e1
   349c8:	strcs	lr, [r1], -lr
   349cc:			; <UNDEFINED> instruction: 0xf019e5fe
   349d0:	bls	7b3ef4 <ASN1_generate_nconf@plt+0x799954>
   349d4:			; <UNDEFINED> instruction: 0xf0192102
   349d8:	stmdacs	r0, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   349dc:	cfldrdge	mvd15, [r6, #508]!	; 0x1fc
   349e0:			; <UNDEFINED> instruction: 0x360cf8df
   349e4:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   349e8:			; <UNDEFINED> instruction: 0x3628f8df
   349ec:			; <UNDEFINED> instruction: 0xf8df2200
   349f0:	cfmadd32	mvax1, mvfx1, mvfx9, mvfx8
   349f4:	ldrbtmi	r2, [fp], #-2704	; 0xfffff570
   349f8:	andls	r6, r9, #32, 16	; 0x200000
   349fc:	andls	r4, sl, #20, 12	; 0x1400000
   34a00:	bvs	ff6c5bec <ASN1_generate_nconf@plt+0xff6ab64c>
   34a04:	svc	0x000af7e1
   34a08:	strls	r2, [fp], #-769	; 0xfffffcff
   34a0c:	ldrt	r9, [sp], -r5, lsl #6
   34a10:	rsccc	pc, r1, #64, 12	; 0x4000000
   34a14:			; <UNDEFINED> instruction: 0xf73f4290
   34a18:			; <UNDEFINED> instruction: 0xf640add9
   34a1c:	addsmi	r3, r0, #184, 4	; 0x8000000b
   34a20:	blcs	a6bfa4 <ASN1_generate_nconf@plt+0xa51a04>
   34a24:	ldclge	6, cr15, [r2, #252]	; 0xfc
   34a28:			; <UNDEFINED> instruction: 0xf852a202
   34a2c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   34a30:	svclt	0x00004710
   34a34:			; <UNDEFINED> instruction: 0xfffffbe3
   34a38:			; <UNDEFINED> instruction: 0xfffffbe3
   34a3c:			; <UNDEFINED> instruction: 0xfffffbe3
   34a40:			; <UNDEFINED> instruction: 0xfffffbe3
   34a44:			; <UNDEFINED> instruction: 0xfffffbe3
   34a48:			; <UNDEFINED> instruction: 0xfffffbe3
   34a4c:			; <UNDEFINED> instruction: 0xfffffbe3
   34a50:			; <UNDEFINED> instruction: 0xfffffbe3
   34a54:			; <UNDEFINED> instruction: 0xfffffbe3
   34a58:			; <UNDEFINED> instruction: 0xfffffbe3
   34a5c:			; <UNDEFINED> instruction: 0xfffffbe3
   34a60:			; <UNDEFINED> instruction: 0xfffffbe3
   34a64:			; <UNDEFINED> instruction: 0xfffffbe3
   34a68:			; <UNDEFINED> instruction: 0xfffffbe3
   34a6c:			; <UNDEFINED> instruction: 0xfffffbe3
   34a70:			; <UNDEFINED> instruction: 0xfffffbe3
   34a74:			; <UNDEFINED> instruction: 0xfffffbe3
   34a78:			; <UNDEFINED> instruction: 0xfffffbe3
   34a7c:			; <UNDEFINED> instruction: 0xfffffbe3
   34a80:			; <UNDEFINED> instruction: 0xfffffbe3
   34a84:			; <UNDEFINED> instruction: 0xfffffbe3
   34a88:			; <UNDEFINED> instruction: 0xfffffbe3
   34a8c:			; <UNDEFINED> instruction: 0xfffffbe3
   34a90:			; <UNDEFINED> instruction: 0xfffffbe3
   34a94:			; <UNDEFINED> instruction: 0xfffffbe3
   34a98:			; <UNDEFINED> instruction: 0xfffffbe3
   34a9c:			; <UNDEFINED> instruction: 0xfffffbe3
   34aa0:			; <UNDEFINED> instruction: 0xfffffbe3
   34aa4:			; <UNDEFINED> instruction: 0xfffffbe3
   34aa8:			; <UNDEFINED> instruction: 0xfffffbe3
   34aac:			; <UNDEFINED> instruction: 0xfffffb99
   34ab0:	andeq	r0, r0, fp, lsr #1
   34ab4:	andeq	r0, r0, r5, lsr #1
   34ab8:	andeq	r0, r0, fp, asr r8
   34abc:	andeq	r0, r0, r1, asr r8
   34ac0:	andeq	r0, r0, r9, asr #16
   34ac4:	andeq	r0, r0, fp, ror #16
   34ac8:	andeq	r0, r0, sp, asr #13
   34acc:	muleq	r0, fp, r6
   34ad0:	muleq	r0, r3, r6
   34ad4:	andeq	r0, r0, sp, lsl #13
   34ad8:	beq	70c1c <ASN1_generate_nconf@plt+0x5667c>
   34adc:	smlsdxcs	r1, r6, r5, lr
   34ae0:	vqrshl.s8	q15, q10, q0
   34ae4:	addsmi	r5, r8, #2013265923	; 0x78000003
   34ae8:	vfma.f32	d29, d0, d1
   34aec:	addsmi	r5, r8, #220, 6	; 0x70000003
   34af0:	strthi	pc, [sp], -r0, lsl #6
   34af4:	cmnvc	sl, #1862270976	; 0x6f000000	; <UNPREDICTABLE>
   34af8:	blcs	17ae0c <ASN1_generate_nconf@plt+0x16086c>
   34afc:	stclge	6, cr15, [r6, #-252]!	; 0xffffff04
   34b00:			; <UNDEFINED> instruction: 0xf01b9919
   34b04:	stmdacs	r0, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
   34b08:	cfstrdge	mvd15, [r0, #-508]!	; 0xfffffe04
   34b0c:	vld2.8	{d30-d33}, [pc :128], sl
   34b10:	bl	50700 <ASN1_generate_nconf@plt+0x36160>
   34b14:	blcs	775754 <ASN1_generate_nconf@plt+0x75b1b4>
   34b18:	ldclge	6, cr15, [r8, #-252]	; 0xffffff04
   34b1c:			; <UNDEFINED> instruction: 0xf019991e
   34b20:	stmdacs	r0, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   34b24:	tsthi	lr, #0	; <UNPREDICTABLE>
   34b28:	movwcc	r9, #6977	; 0x1b41
   34b2c:	strb	r9, [sp, #-833]	; 0xfffffcbf
   34b30:	blcs	13c544 <ASN1_generate_nconf@plt+0x121fa4>
   34b34:	ldclge	6, cr15, [r9, #-252]	; 0xffffff04
   34b38:	strcs	r9, [r0], #-2310	; 0xfffff6fa
   34b3c:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   34b40:	bmi	fe47036c <ASN1_generate_nconf@plt+0xfe455dcc>
   34b44:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   34b48:	strls	r9, [r9], #-261	; 0xfffffefb
   34b4c:	strls	r4, [sl], #-1147	; 0xfffffb85
   34b50:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   34b54:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   34b58:	stmdavs	r0, {r1, r3, r4, r6, r7, r9, fp, sp, lr}
   34b5c:			; <UNDEFINED> instruction: 0xf7e14479
   34b60:	strls	lr, [fp], #-3678	; 0xfffff1a2
   34b64:			; <UNDEFINED> instruction: 0xf8dfe592
   34b68:	andcs	r3, r0, r8, lsl #9
   34b6c:	mcr	0, 0, r9, cr10, cr5, {0}
   34b70:	mulsls	r8, r0, sl
   34b74:	beq	4703a8 <ASN1_generate_nconf@plt+0x455e08>
   34b78:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   34b7c:	strtne	pc, [r4], #2271	; 0x8df
   34b80:	strmi	r6, [r4], -r2, ror #21
   34b84:	ldrbtmi	r9, [r9], #-18	; 0xffffffee
   34b88:	cdp	0, 0, cr9, cr9, cr9, {0}
   34b8c:	mulsls	r3, r0, sl
   34b90:	ldmdavs	r8, {r1, r2, r4, ip, pc}
   34b94:			; <UNDEFINED> instruction: 0xf7e1940a
   34b98:	movwcs	lr, #7746	; 0x1e42
   34b9c:	movwls	r9, #21515	; 0x540b
   34ba0:			; <UNDEFINED> instruction: 0xf8dfe574
   34ba4:	strcs	r3, [r0], #-1156	; 0xfffffb7c
   34ba8:	strne	pc, [r0], #2271	; 0x8df
   34bac:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   34bb0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   34bb4:	strls	r9, [sl], #-1033	; 0xfffffbf7
   34bb8:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   34bbc:	bmi	fe4703e8 <ASN1_generate_nconf@plt+0xfe455e48>
   34bc0:	strls	r6, [fp], #-2778	; 0xfffff526
   34bc4:			; <UNDEFINED> instruction: 0xf7e16800
   34bc8:	movwcs	lr, #7722	; 0x1e2a
   34bcc:	ldrb	r9, [sp, #-773]	; 0xfffffcfb
   34bd0:	ldrcc	pc, [ip], #-2271	; 0xfffff721
   34bd4:	andls	r2, r9, #0, 4
   34bd8:	bcs	fe470404 <ASN1_generate_nconf@plt+0xfe455e64>
   34bdc:			; <UNDEFINED> instruction: 0xf85b920a
   34be0:			; <UNDEFINED> instruction: 0xf8df3003
   34be4:	andls	r1, fp, #76, 8	; 0x4c000000
   34be8:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   34bec:	cdp	7, 1, cr15, cr6, cr1, {7}
   34bf0:			; <UNDEFINED> instruction: 0xf019e54c
   34bf4:	stmdacs	r1, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
   34bf8:	ldrhi	pc, [r4]
   34bfc:			; <UNDEFINED> instruction: 0xf47f2800
   34c00:	blls	8e07c4 <ASN1_generate_nconf@plt+0x8c6224>
   34c04:			; <UNDEFINED> instruction: 0xf5a39a36
   34c08:	blx	fed11914 <ASN1_generate_nconf@plt+0xfecf7374>
   34c0c:	bcs	71a20 <ASN1_generate_nconf@plt+0x57480>
   34c10:	cmpne	r3, #323584	; 0x4f000
   34c14:	movwcs	fp, #3848	; 0xf08
   34c18:			; <UNDEFINED> instruction: 0xf0402b00
   34c1c:	bls	3d6580 <ASN1_generate_nconf@plt+0x3bbfe0>
   34c20:	bls	24ec68 <ASN1_generate_nconf@plt+0x2346c8>
   34c24:	andls	r6, r5, #1179648	; 0x120000
   34c28:	ldmdavs	r2, {r2, r3, r9, fp, ip, pc}
   34c2c:	bls	319450 <ASN1_generate_nconf@plt+0x2feeb0>
   34c30:			; <UNDEFINED> instruction: 0xf0002a00
   34c34:	stmdacs	r0, {r1, r2, r3, r9, sl, pc}
   34c38:	ldrbhi	pc, [r3], -r0	; <UNPREDICTABLE>
   34c3c:	andeq	lr, fp, #3620864	; 0x374000
   34c40:			; <UNDEFINED> instruction: 0xf7e19908
   34c44:	blls	2708f4 <ASN1_generate_nconf@plt+0x256354>
   34c48:	andls	r6, r6, fp, lsl r8
   34c4c:	addmi	r9, r3, #327680	; 0x50000
   34c50:	ldmibmi	r8!, {r0, r2, ip, lr, pc}^
   34c54:	andsvs	pc, fp, #64, 4
   34c58:			; <UNDEFINED> instruction: 0xf7e24479
   34c5c:	blls	370b64 <ASN1_generate_nconf@plt+0x3565c4>
   34c60:	ldmdavs	fp, {r0, r1, r2, fp, ip, pc}
   34c64:	andle	r4, r5, r3, lsl #5
   34c68:	vmul.i8	q10, q8, <illegal reg q9.5>
   34c6c:	ldrbtmi	r6, [r9], #-541	; 0xfffffde3
   34c70:	svc	0x00b4f7e2
   34c74:	blcs	5b894 <ASN1_generate_nconf@plt+0x412f4>
   34c78:	ldrbhi	pc, [r6], -r0	; <UNPREDICTABLE>
   34c7c:	ldmdavs	r8, {r4, r8, r9, fp, ip, pc}
   34c80:	ldmib	sp, {r3, r4, r5, r8, ip, sp, pc}^
   34c84:	movwcs	r1, #538	; 0x21a
   34c88:	svc	0x0006f7e1
   34c8c:			; <UNDEFINED> instruction: 0xf0002800
   34c90:	ldmib	sp, {r0, r1, r2, r4, r5, r9, sl, pc}^
   34c94:			; <UNDEFINED> instruction: 0xf1a32332
   34c98:	bcs	758a4 <ASN1_generate_nconf@plt+0x5b304>
   34c9c:			; <UNDEFINED> instruction: 0xf383fab3
   34ca0:	cmpne	r3, #323584	; 0x4f000
   34ca4:	movwcs	fp, #3848	; 0xf08
   34ca8:			; <UNDEFINED> instruction: 0xf0402b00
   34cac:	bmi	ff916588 <ASN1_generate_nconf@plt+0xff8fbfe8>
   34cb0:	mvnscc	pc, #79	; 0x4f
   34cb4:	ldrbtmi	r9, [sl], #-2358	; 0xfffff6ca
   34cb8:	stmdbcs	r0, {r0, r1, r4, r9, sp, lr}
   34cbc:	strbhi	pc, [r5]	; <UNPREDICTABLE>
   34cc0:	andseq	pc, ip, r2, lsl #2
   34cc4:			; <UNDEFINED> instruction: 0xf0179205
   34cc8:	bls	1b2d54 <ASN1_generate_nconf@plt+0x1987b4>
   34ccc:	orrsvs	r9, r0, fp
   34cd0:			; <UNDEFINED> instruction: 0xf0032800
   34cd4:	movwcs	r8, #150	; 0x96
   34cd8:	bls	41ae30 <ASN1_generate_nconf@plt+0x400890>
   34cdc:			; <UNDEFINED> instruction: 0xf0174619
   34ce0:	stmdacs	r0, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   34ce4:	ldrthi	pc, [r3], -r0	; <UNPREDICTABLE>
   34ce8:	blcs	5b9d8 <ASN1_generate_nconf@plt+0x41438>
   34cec:	strthi	pc, [r8], -r0
   34cf0:	ldmdbls	r7, {r3, r4, r9, fp, ip, pc}
   34cf4:	andls	r4, r0, #215040	; 0x34800
   34cf8:	stmdavs	r9, {r9, sp}
   34cfc:	movwls	r4, #5243	; 0x147b
   34d00:	ldmdals	sl!, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   34d04:			; <UNDEFINED> instruction: 0xf017681b
   34d08:	andls	pc, fp, pc, lsr #27
   34d0c:			; <UNDEFINED> instruction: 0xf0032800
   34d10:	blls	2d4e28 <ASN1_generate_nconf@plt+0x2ba888>
   34d14:	blls	761268 <ASN1_generate_nconf@plt+0x746cc8>
   34d18:	stmdals	sl, {r1, r3, r6, r7, r9, fp, lr}
   34d1c:	ldrbtmi	r6, [sl], #-2073	; 0xfffff7e7
   34d20:	ldc2	0, cr15, [r2], {23}
   34d24:	stmdacs	r0, {r1, r3, ip, pc}
   34d28:	rsbhi	pc, r6, r3
   34d2c:	cmnlt	r3, r0, asr #22
   34d30:	tstgt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   34d34:	stmdals	r0, {r8, r9, sp}^
   34d38:	andeq	pc, r5, #72, 4	; 0x80000004
   34d3c:	stmdbls	r0!, {r2, r3, r4, r5, r6, r7, sl, lr}
   34d40:	andgt	pc, r0, sp, asr #17
   34d44:			; <UNDEFINED> instruction: 0xf8baf018
   34d48:			; <UNDEFINED> instruction: 0xf0032800
   34d4c:	blls	294e6c <ASN1_generate_nconf@plt+0x27a8cc>
   34d50:	blls	7a1424 <ASN1_generate_nconf@plt+0x786e84>
   34d54:	ldmdavs	r9, {r0, r3, fp, ip, pc}
   34d58:	ldc2l	0, cr15, [ip], #-92	; 0xffffffa4
   34d5c:	beq	fe470588 <ASN1_generate_nconf@plt+0xfe455fe8>
   34d60:			; <UNDEFINED> instruction: 0xf0032800
   34d64:			; <UNDEFINED> instruction: 0xf7e2802a
   34d68:	ldrdls	lr, [r9], -ip
   34d6c:			; <UNDEFINED> instruction: 0xf0002800
   34d70:	mrc	5, 0, r8, cr9, cr6, {7}
   34d74:			; <UNDEFINED> instruction: 0xf7e41a90
   34d78:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   34d7c:	strbhi	pc, [pc, #0]!	; 34d84 <ASN1_generate_nconf@plt+0x1a7e4>	; <UNPREDICTABLE>
   34d80:			; <UNDEFINED> instruction: 0xf01b9819
   34d84:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   34d88:	cmphi	fp, r3	; <UNPREDICTABLE>
   34d8c:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
   34d90:	bcs	4ee00 <ASN1_generate_nconf@plt+0x34860>
   34d94:	cmphi	r8, r3	; <UNPREDICTABLE>
   34d98:	ldmdals	r9, {r8, r9, sp}^
   34d9c:	ldrmi	r9, [r9], -sp, lsl #20
   34da0:	blx	1870e04 <ASN1_generate_nconf@plt+0x1856864>
   34da4:			; <UNDEFINED> instruction: 0xf0032800
   34da8:	stmdals	r3!, {r0, r4, r5, r8, pc}
   34dac:	cdp	7, 9, cr15, cr12, cr4, {7}
   34db0:	beq	fe4705dc <ASN1_generate_nconf@plt+0xfe45603c>
   34db4:			; <UNDEFINED> instruction: 0xf0032800
   34db8:	movwcs	r8, #295	; 0x127
   34dbc:	cmpcs	lr, r4, lsl #4
   34dc0:	stc	7, cr15, [r2, #904]	; 0x388
   34dc4:	blcs	5bab8 <ASN1_generate_nconf@plt+0x41518>
   34dc8:	rsbshi	pc, r9, r3, asr #32
   34dcc:	bcs	fe470638 <ASN1_generate_nconf@plt+0xfe456098>
   34dd0:	beq	470640 <ASN1_generate_nconf@plt+0x4560a0>
   34dd4:			; <UNDEFINED> instruction: 0xf01b9916
   34dd8:	stmdacs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   34ddc:	rsbhi	pc, r2, r3
   34de0:	teqlt	fp, r3, asr #22
   34de4:	beq	fe470650 <ASN1_generate_nconf@plt+0xfe4560b0>
   34de8:			; <UNDEFINED> instruction: 0xf7e54619
   34dec:	stmdacs	r0, {r1, r5, r6, fp, sp, lr, pc}
   34df0:	ldrbhi	pc, [sl, r2]!	; <UNPREDICTABLE>
   34df4:	blcs	5ba84 <ASN1_generate_nconf@plt+0x414e4>
   34df8:	adchi	pc, pc, r3, asr #32
   34dfc:	blcs	5ba9c <ASN1_generate_nconf@plt+0x414fc>
   34e00:	adchi	pc, r0, r3, asr #32
   34e04:	blcs	5bb10 <ASN1_generate_nconf@plt+0x41570>
   34e08:	rscshi	pc, r0, r3, asr #32
   34e0c:	blcs	5bb84 <ASN1_generate_nconf@plt+0x415e4>
   34e10:	rschi	pc, r2, r3, asr #32
   34e14:	blcs	5bb10 <ASN1_generate_nconf@plt+0x41570>
   34e18:	sbchi	pc, r4, r3, asr #32
   34e1c:	blcs	5bb1c <ASN1_generate_nconf@plt+0x4157c>
   34e20:	adchi	pc, r6, r3, asr #32
   34e24:	blcs	5bb28 <ASN1_generate_nconf@plt+0x41588>
   34e28:	rsbhi	pc, r2, r3, asr #32
   34e2c:	blcs	5bb90 <ASN1_generate_nconf@plt+0x415f0>
   34e30:	cdp	13, 1, cr13, cr9, cr4, {0}
   34e34:			; <UNDEFINED> instruction: 0x46190a90
   34e38:	stc	7, cr15, [r2, #904]	; 0x388
   34e3c:	teqlt	fp, lr, lsr #22
   34e40:	beq	fe4706ac <ASN1_generate_nconf@plt+0xfe45610c>
   34e44:			; <UNDEFINED> instruction: 0xf7e54619
   34e48:	stmdacs	r0, {r2, r8, r9, fp, sp, lr, pc}
   34e4c:	rsbhi	pc, sl, r3
   34e50:	stmdbls	r8, {r0, r3, r9, fp, ip, pc}^
   34e54:	beq	fe4706c0 <ASN1_generate_nconf@plt+0xfe456120>
   34e58:	tstls	r0, r1, lsl #4
   34e5c:	bls	131bb88 <ASN1_generate_nconf@plt+0x13015e8>
   34e60:	strls	r9, [r2], -sl, asr #18
   34e64:	ldc2l	0, cr15, [r4, #108]!	; 0x6c
   34e68:			; <UNDEFINED> instruction: 0xf0032800
   34e6c:	blls	10d4f30 <ASN1_generate_nconf@plt+0x10ba990>
   34e70:			; <UNDEFINED> instruction: 0xf7e2b193
   34e74:			; <UNDEFINED> instruction: 0x4602ee56
   34e78:			; <UNDEFINED> instruction: 0xf0032800
   34e7c:	stmdbls	r2, {r0, r2, r3, r5, pc}^
   34e80:			; <UNDEFINED> instruction: 0xf7e59005
   34e84:	bls	1af6dc <ASN1_generate_nconf@plt+0x19513c>
   34e88:			; <UNDEFINED> instruction: 0xf0032800
   34e8c:	cdp	0, 1, cr8, cr9, cr5, {1}
   34e90:			; <UNDEFINED> instruction: 0x46110a90
   34e94:	bl	1872e2c <ASN1_generate_nconf@plt+0x185888c>
   34e98:	cmplt	r3, ip, lsr fp
   34e9c:	beq	fe470708 <ASN1_generate_nconf@plt+0xfe456168>
   34ea0:			; <UNDEFINED> instruction: 0xf7e44619
   34ea4:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
   34ea8:	strbhi	pc, [r7, r2]	; <UNPREDICTABLE>
   34eac:			; <UNDEFINED> instruction: 0xf7e3983c
   34eb0:	blmi	1a30cf0 <ASN1_generate_nconf@plt+0x1a16750>
   34eb4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   34eb8:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
   34ebc:			; <UNDEFINED> instruction: 0xf0022b00
   34ec0:	blmi	1956d88 <ASN1_generate_nconf@plt+0x193c7e8>
   34ec4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   34ec8:			; <UNDEFINED> instruction: 0xf0422a00
   34ecc:	stmdbmi	r2!, {r0, r1, r5, r7, r8, r9, sl, pc}^
   34ed0:	beq	fe47073c <ASN1_generate_nconf@plt+0xfe45619c>
   34ed4:			; <UNDEFINED> instruction: 0xf7e44479
   34ed8:	blls	c704e0 <ASN1_generate_nconf@plt+0xc55f40>
   34edc:			; <UNDEFINED> instruction: 0xf0022b00
   34ee0:	ldmdbmi	lr, {r0, r1, r4, r6, r7, r8, r9, sl, pc}^
   34ee4:	ldrbtmi	r9, [r9], #-2096	; 0xfffff7d0
   34ee8:	cdp	7, 6, cr15, cr10, cr2, {7}
   34eec:	stmdacs	r0, {r1, r2, ip, pc}
   34ef0:	strbhi	pc, [r4, r2]	; <UNPREDICTABLE>
   34ef4:	movwcs	r4, #2650	; 0xa5a
   34ef8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   34efc:	ldrmi	r9, [sl], -r5, lsl #4
   34f00:	stcl	7, cr15, [lr, #908]	; 0x38c
   34f04:	ldmib	sp, {r0, r1, r9, sl, lr}^
   34f08:	sbcsvs	r2, r3, r5
   34f0c:	svc	0x0046f7e4
   34f10:	ldmvs	r3, {r0, r2, r9, fp, ip, pc}^
   34f14:			; <UNDEFINED> instruction: 0xf0002b00
   34f18:	ldmdbmi	r2, {r3, r4, r5, r8, sl, pc}^
   34f1c:	beq	fe470788 <ASN1_generate_nconf@plt+0xfe4561e8>
   34f20:			; <UNDEFINED> instruction: 0xf7e34479
   34f24:	blls	172f64c <ASN1_generate_nconf@plt+0x17150ac>
   34f28:	mrc	1, 0, fp, cr9, cr11, {1}
   34f2c:			; <UNDEFINED> instruction: 0x46190a90
   34f30:	b	1ff2ec0 <ASN1_generate_nconf@plt+0x1fd8920>
   34f34:			; <UNDEFINED> instruction: 0xf0422800
   34f38:	blls	696d88 <ASN1_generate_nconf@plt+0x67c7e8>
   34f3c:	tstlt	r9, r9, lsl r8
   34f40:	beq	fe4707ac <ASN1_generate_nconf@plt+0xfe45620c>
   34f44:			; <UNDEFINED> instruction: 0xf9ccf01b
   34f48:	ldrbtmi	r4, [sl], #-2631	; 0xfffff5b9
   34f4c:	teqlt	r3, r3	; <illegal shifter operand>
   34f50:	andscc	r4, r8, #1146880	; 0x118000
   34f54:	beq	fe4707c0 <ASN1_generate_nconf@plt+0xfe456220>
   34f58:			; <UNDEFINED> instruction: 0xf7e34479
   34f5c:	ldmdbls	r8, {r3, r5, r7, r8, sl, fp, sp, lr, pc}^
   34f60:	blge	1ea16ac <ASN1_generate_nconf@plt+0x1e8710c>
   34f64:	ldrmi	r9, [r8], -r7, lsl #6
   34f68:	mrc2	0, 6, pc, cr0, cr6, {0}
   34f6c:	stmdacs	r0, {r0, r9, sl, lr}
   34f70:	ldrhi	pc, [ip, r2]
   34f74:	andls	r9, r5, r7, lsl #22
   34f78:	beq	fe4707e4 <ASN1_generate_nconf@plt+0xfe456244>
   34f7c:			; <UNDEFINED> instruction: 0xf7e4681a
   34f80:	stmdbls	r5, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   34f84:			; <UNDEFINED> instruction: 0xf0422800
   34f88:	strmi	r8, [r8], -r5, lsl #15
   34f8c:	vmul.i8	d20, d0, d24
   34f90:	ldrbtmi	r7, [r9], #-583	; 0xfffffdb9
   34f94:	cdp	7, 2, cr15, cr2, cr2, {7}
   34f98:	blcs	5bc70 <ASN1_generate_nconf@plt+0x416d0>
   34f9c:	strhi	pc, [r6, #-0]
   34fa0:	strls	r4, [r7, #-2868]	; 0xfffff4cc
   34fa4:	movwls	r4, #25723	; 0x647b
   34fa8:	movwls	sl, #23491	; 0x5bc3
   34fac:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
   34fb0:	bcc	4707d8 <ASN1_generate_nconf@plt+0x456238>
   34fb4:	svclt	0x0000e067
   34fb8:	muleq	r4, r4, r6
   34fbc:	andeq	sl, r4, r8, ror r6
   34fc0:	andeq	r1, r0, r0, ror r5
   34fc4:	andeq	r8, r2, ip, lsl #16
   34fc8:	andeq	r8, r2, sl, asr #25
   34fcc:	andeq	r2, r5, r8, lsl #8
   34fd0:	andeq	r8, r2, r4, lsr ip
   34fd4:	andeq	r8, r2, r2, lsr ip
   34fd8:	andeq	r8, r2, r8, lsr #24
   34fdc:	andeq	r5, r4, sl, lsr pc
   34fe0:	andeq	r5, r4, sl, lsr #30
   34fe4:	strdeq	ip, [r4], -r8
   34fe8:	andeq	r2, r5, ip, asr r2
   34fec:	andeq	sp, r1, sl, lsl #7
   34ff0:	andeq	r1, r0, r0, lsr #11
   34ff4:	andeq	r8, r2, r2, asr fp
   34ff8:	andeq	r2, r5, r4, lsl r2
   34ffc:	andeq	r8, r2, sl, asr #10
   35000:	andeq	r1, r0, r8, lsl #11
   35004:	ldrdeq	r1, [r0], -r8
   35008:	andeq	sl, r4, r0, ror #4
   3500c:	andeq	r1, r5, ip, ror #29
   35010:	andeq	r8, r2, r6, lsr #18
   35014:			; <UNDEFINED> instruction: 0x00051eb2
   35018:	strdeq	ip, [r1], -r8
   3501c:	andeq	r1, r5, ip, asr sp
   35020:	andeq	r8, r2, r8, asr #11
   35024:	andeq	r8, r2, r2, ror r5
   35028:	strdeq	r1, [r5], -r8
   3502c:	andeq	r8, r2, lr, lsr #11
   35030:			; <UNDEFINED> instruction: 0x000285b2
   35034:	andeq	r7, r2, r8, lsl #31
   35038:	andeq	r7, r2, r2, ror pc
   3503c:	strdeq	r1, [r5], -r2
   35040:	andeq	r8, r2, ip, asr #15
   35044:	andeq	r8, r2, lr, asr #15
   35048:	andeq	r8, r2, r8, asr #15
   3504c:	andeq	r1, r5, sl, lsl fp
   35050:	ldrdeq	r1, [r0], -r0
   35054:	andeq	r1, r5, r4, ror #19
   35058:			; <UNDEFINED> instruction: 0xffffe695
   3505c:	andeq	lr, r1, sl, lsr #20
   35060:	andeq	r1, r5, lr, lsr #19
   35064:			; <UNDEFINED> instruction: 0xffffe805
   35068:	andeq	r1, r5, lr, asr r9
   3506c:			; <UNDEFINED> instruction: 0xffffe561
   35070:	andeq	r7, r2, lr, asr #24
   35074:			; <UNDEFINED> instruction: 0xffffe45d
   35078:	ldrdeq	r8, [r2], -r2
   3507c:	strcc	r9, [r1], #-2868	; 0xfffff4cc
   35080:			; <UNDEFINED> instruction: 0xf00042a3
   35084:	blls	1962d4 <ASN1_generate_nconf@plt+0x17bd34>
   35088:			; <UNDEFINED> instruction: 0xf8339806
   3508c:	andls	r1, r1, r2, lsl #22
   35090:	beq	fe4708fc <ASN1_generate_nconf@plt+0xfe45635c>
   35094:	movwcs	r9, #773	; 0x305
   35098:	movwls	r4, #9754	; 0x261a
   3509c:	tstls	r7, r0, lsl #6
   350a0:	stcl	7, cr15, [r4], #904	; 0x388
   350a4:	stmdacs	r0, {r0, r1, r2, r4, r8, fp, ip, pc}
   350a8:			; <UNDEFINED> instruction: 0xf8dfd1e8
   350ac:			; <UNDEFINED> instruction: 0x460a3c14
   350b0:	bne	470918 <ASN1_generate_nconf@plt+0x456378>
   350b4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   350b8:			; <UNDEFINED> instruction: 0xf7e16818
   350bc:			; <UNDEFINED> instruction: 0xe7ddebb0
   350c0:			; <UNDEFINED> instruction: 0xf7ff2501
   350c4:	movwcs	fp, #6787	; 0x1a83
   350c8:			; <UNDEFINED> instruction: 0xf7ff9353
   350cc:	blls	523ad0 <ASN1_generate_nconf@plt+0x509530>
   350d0:			; <UNDEFINED> instruction: 0xf0002b00
   350d4:			; <UNDEFINED> instruction: 0xf01983ab
   350d8:	strmi	pc, [r1], -r3, asr #19
   350dc:			; <UNDEFINED> instruction: 0xf7e49813
   350e0:	stmdacs	r0, {r1, r2, r6, r7, fp, sp, lr, pc}
   350e4:	bge	1cf22e8 <ASN1_generate_nconf@plt+0x1cd7d48>
   350e8:	blcc	ff67346c <ASN1_generate_nconf@plt+0xff658ecc>
   350ec:			; <UNDEFINED> instruction: 0xf8df2400
   350f0:			; <UNDEFINED> instruction: 0xf8df1bd8
   350f4:	ldrbtmi	r2, [fp], #-3020	; 0xfffff434
   350f8:	strls	r4, [r9], #-1145	; 0xfffffb87
   350fc:	ldrb	r9, [fp, #-1034]	; 0xfffffbf6
   35100:			; <UNDEFINED> instruction: 0xf9aef019
   35104:			; <UNDEFINED> instruction: 0xf7ff9044
   35108:			; <UNDEFINED> instruction: 0xf019ba61
   3510c:	andcs	pc, sl, #2768896	; 0x2a4000
   35110:			; <UNDEFINED> instruction: 0xf7e32100
   35114:	blls	186fd34 <ASN1_generate_nconf@plt+0x1855794>
   35118:			; <UNDEFINED> instruction: 0xf7ff6018
   3511c:			; <UNDEFINED> instruction: 0xf019ba57
   35120:			; <UNDEFINED> instruction: 0xf8dff99f
   35124:	ldrbtmi	r3, [fp], #-2984	; 0xfffff458
   35128:			; <UNDEFINED> instruction: 0xf7ff6258
   3512c:			; <UNDEFINED> instruction: 0xf019ba4f
   35130:			; <UNDEFINED> instruction: 0x905bf997
   35134:	blt	12f3138 <ASN1_generate_nconf@plt+0x12d8b98>
   35138:	cmpls	ip, #67108864	; 0x4000000
   3513c:	blt	11f3140 <ASN1_generate_nconf@plt+0x11d8ba0>
   35140:			; <UNDEFINED> instruction: 0x932d2301
   35144:	blt	10f3148 <ASN1_generate_nconf@plt+0x10d8ba8>
   35148:			; <UNDEFINED> instruction: 0xf98af019
   3514c:			; <UNDEFINED> instruction: 0xf7ff9028
   35150:			; <UNDEFINED> instruction: 0xf019ba3d
   35154:	bls	573770 <ASN1_generate_nconf@plt+0x5591d0>
   35158:			; <UNDEFINED> instruction: 0xf0189961
   3515c:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   35160:	bge	d72364 <ASN1_generate_nconf@plt+0xd57dc4>
   35164:	cdp	2, 0, cr2, cr9, cr1, {0}
   35168:	mulls	r9, r0, sl
   3516c:	andls	r9, sl, r5, lsl #4
   35170:			; <UNDEFINED> instruction: 0xf7ff900b
   35174:			; <UNDEFINED> instruction: 0xf019ba8b
   35178:	strcs	pc, [r0], #-2419	; 0xfffff68d
   3517c:			; <UNDEFINED> instruction: 0xf7e39065
   35180:	stmib	sp, {r1, r2, r3, r7, fp, sp, lr, pc}^
   35184:	strbls	sl, [r4, #-1634]!	; 0xfffff99e
   35188:	ldrsbge	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
   3518c:	strmi	r9, [r3], -r5, ror #26
   35190:	ldrmi	r4, [lr], -r0, lsr #12
   35194:	adcmi	lr, r6, #2
   35198:	rscshi	pc, sl, #192, 4
   3519c:	andle	r4, r4, r6, lsr #5
   351a0:	bcs	b4c650 <ASN1_generate_nconf@plt+0xb320b0>
   351a4:	strcc	fp, [r1], #-3864	; 0xfffff0e8
   351a8:	andcs	sp, sl, #1073741885	; 0x4000003d
   351ac:	tstcs	r0, r8, lsr #8
   351b0:	b	fedf3144 <ASN1_generate_nconf@plt+0xfedd8ba4>
   351b4:	bl	120194 <ASN1_generate_nconf@plt+0x105bf4>
   351b8:			; <UNDEFINED> instruction: 0xf10a024a
   351bc:			; <UNDEFINED> instruction: 0xf1ba0a01
   351c0:			; <UNDEFINED> instruction: 0xf8220f64
   351c4:			; <UNDEFINED> instruction: 0xf0000ccc
   351c8:	stclne	3, cr8, [r0], #-52	; 0xffffffcc
   351cc:	strb	r4, [r2, r4, lsl #12]!
   351d0:			; <UNDEFINED> instruction: 0xf946f019
   351d4:			; <UNDEFINED> instruction: 0xf7ff9058
   351d8:			; <UNDEFINED> instruction: 0xf019b9f9
   351dc:	eorsls	pc, r6, r1, asr #18
   351e0:	ldmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   351e4:			; <UNDEFINED> instruction: 0xf93cf019
   351e8:			; <UNDEFINED> instruction: 0xf7ff9042
   351ec:			; <UNDEFINED> instruction: 0xf019b9ef
   351f0:	subls	pc, r7, r7, lsr r9	; <UNPREDICTABLE>
   351f4:	stmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   351f8:			; <UNDEFINED> instruction: 0xf932f019
   351fc:			; <UNDEFINED> instruction: 0xf7ff905f
   35200:			; <UNDEFINED> instruction: 0xf019b9e5
   35204:	andcs	pc, sl, #737280	; 0xb4000
   35208:			; <UNDEFINED> instruction: 0xf7e32100
   3520c:	subsls	lr, r7, sl, lsl #21
   35210:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35214:			; <UNDEFINED> instruction: 0xf924f019
   35218:	tstcs	r0, sl, lsl #4
   3521c:	b	fe0731b0 <ASN1_generate_nconf@plt+0xfe058c10>
   35220:			; <UNDEFINED> instruction: 0xf7ff903f
   35224:			; <UNDEFINED> instruction: 0xf019b9d3
   35228:	andcs	pc, sl, #442368	; 0x6c000
   3522c:			; <UNDEFINED> instruction: 0xf7e32100
   35230:	eorsls	lr, lr, r8, ror sl
   35234:	stmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35238:			; <UNDEFINED> instruction: 0xf912f019
   3523c:	tstcs	r0, sl, lsl #4
   35240:	b	1bf31d4 <ASN1_generate_nconf@plt+0x1bd8c34>
   35244:			; <UNDEFINED> instruction: 0xf7ff903d
   35248:			; <UNDEFINED> instruction: 0xf019b9c1
   3524c:	andcs	pc, sl, #147456	; 0x24000
   35250:			; <UNDEFINED> instruction: 0xf7e32100
   35254:			; <UNDEFINED> instruction: 0xf5b0ea66
   35258:	strmi	r6, [r3], -r0, lsl #30
   3525c:	sbcshi	pc, sl, #0
   35260:	rsbshi	pc, fp, #0, 6
   35264:	svcvc	0x0000f5b0
   35268:	adchi	pc, sl, #0
   3526c:	svcvs	0x0080f5b0
   35270:	sbchi	pc, r0, #64	; 0x40
   35274:			; <UNDEFINED> instruction: 0x932e2302
   35278:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3527c:	teqls	r1, #67108864	; 0x4000000
   35280:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35284:			; <UNDEFINED> instruction: 0xf8ecf019
   35288:			; <UNDEFINED> instruction: 0xf7ff902b
   3528c:			; <UNDEFINED> instruction: 0xf019b99f
   35290:	bls	573634 <ASN1_generate_nconf@plt+0x559094>
   35294:	andsvs	r2, r3, r8, lsl #6
   35298:			; <UNDEFINED> instruction: 0xf7ff900b
   3529c:	movwcs	fp, #2455	; 0x997
   352a0:			; <UNDEFINED> instruction: 0xf7ff9331
   352a4:	movwcs	fp, #6547	; 0x1993
   352a8:			; <UNDEFINED> instruction: 0xf7ff9350
   352ac:			; <UNDEFINED> instruction: 0xf019b98f
   352b0:	ldrdls	pc, [lr], #-135	; 0xffffff79
   352b4:	stmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   352b8:	cmpls	r5, #67108864	; 0x4000000
   352bc:	stmiblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   352c0:			; <UNDEFINED> instruction: 0x932c2305
   352c4:	stmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   352c8:			; <UNDEFINED> instruction: 0xf8caf019
   352cc:			; <UNDEFINED> instruction: 0xf7ff904b
   352d0:			; <UNDEFINED> instruction: 0xf019b97d
   352d4:	subls	pc, r8, r5, asr #17
   352d8:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   352dc:			; <UNDEFINED> instruction: 0xf8c0f019
   352e0:			; <UNDEFINED> instruction: 0xf7ff903a
   352e4:			; <UNDEFINED> instruction: 0xf019b973
   352e8:	strhls	pc, [sl], #-139	; 0xffffff75	; <UNPREDICTABLE>
   352ec:	stmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   352f0:			; <UNDEFINED> instruction: 0xf8b6f019
   352f4:			; <UNDEFINED> instruction: 0xf7ff9049
   352f8:	movwcs	fp, #6505	; 0x1969
   352fc:			; <UNDEFINED> instruction: 0xf7ff9351
   35300:			; <UNDEFINED> instruction: 0xf019b965
   35304:	subls	pc, pc, sp, lsr #17
   35308:	stmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3530c:			; <UNDEFINED> instruction: 0xf8a8f019
   35310:			; <UNDEFINED> instruction: 0xf7ff9040
   35314:			; <UNDEFINED> instruction: 0xf019b95b
   35318:	subsls	pc, r4, r3, lsr #17
   3531c:	ldmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35320:			; <UNDEFINED> instruction: 0xf89ef019
   35324:	tstcs	r2, r7, lsl sl
   35328:	blx	fed71392 <ASN1_generate_nconf@plt+0xfed56df2>
   3532c:			; <UNDEFINED> instruction: 0xf47f2800
   35330:			; <UNDEFINED> instruction: 0xf7ffa94d
   35334:			; <UNDEFINED> instruction: 0xf019bb55
   35338:	andcs	pc, sl, #9633792	; 0x930000
   3533c:			; <UNDEFINED> instruction: 0xf7e32100
   35340:	ldrshtls	lr, [r7], -r0
   35344:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35348:	cmpls	r2, #67108864	; 0x4000000
   3534c:	ldmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35350:	ldm	ip!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35354:	mvnsvs	pc, #82837504	; 0x4f00000
   35358:	stmib	sp, {r1, r2, r5, r8, r9, ip, pc}^
   3535c:	movwcs	r3, #4130	; 0x1022
   35360:	movwcs	r9, #9002	; 0x232a
   35364:			; <UNDEFINED> instruction: 0xf7ff9332
   35368:			; <UNDEFINED> instruction: 0xf7e5b931
   3536c:			; <UNDEFINED> instruction: 0xf64fe8f0
   35370:			; <UNDEFINED> instruction: 0x932663ff
   35374:	eorcc	lr, r2, sp, asr #19
   35378:			; <UNDEFINED> instruction: 0x932a2301
   3537c:	teqls	r2, #134217728	; 0x8000000
   35380:	stmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35384:	stmia	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35388:			; <UNDEFINED> instruction: 0x932a2301
   3538c:	teqls	r2, #134217728	; 0x8000000
   35390:			; <UNDEFINED> instruction: 0xf7ff9023
   35394:	vmul.i8	d27, d0, d11
   35398:			; <UNDEFINED> instruction: 0x93263301
   3539c:			; <UNDEFINED> instruction: 0xf7ff9322
   353a0:	vmul.i8	d27, d0, d5
   353a4:			; <UNDEFINED> instruction: 0x93263302
   353a8:			; <UNDEFINED> instruction: 0xf7ff9322
   353ac:	vmla.i8	d27, d0, d15
   353b0:			; <UNDEFINED> instruction: 0x93263303
   353b4:			; <UNDEFINED> instruction: 0xf7ff9322
   353b8:	vst2.8	{d27,d29}, [pc], r9
   353bc:			; <UNDEFINED> instruction: 0x93267341
   353c0:			; <UNDEFINED> instruction: 0xf7ff9322
   353c4:			; <UNDEFINED> instruction: 0xf019b903
   353c8:	subls	pc, r3, fp, asr #16
   353cc:	ldmlt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   353d0:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   353d4:			; <UNDEFINED> instruction: 0x93229326
   353d8:	ldmlt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   353dc:	movwcs	r9, #6669	; 0x1a0d
   353e0:	vand	d22, d0, d3
   353e4:	bls	8c1ff0 <ASN1_generate_nconf@plt+0x8a7a50>
   353e8:	svclt	0x00b8429a
   353ec:	eorls	r4, r2, #27262976	; 0x1a00000
   353f0:	stmialt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   353f4:	vpmax.s8	d25, d0, d18
   353f8:	addsmi	r3, sl, #67108864	; 0x4000000
   353fc:			; <UNDEFINED> instruction: 0x461abfb8
   35400:	eorls	r2, r2, #67108864	; 0x4000000
   35404:			; <UNDEFINED> instruction: 0xf7ff935a
   35408:			; <UNDEFINED> instruction: 0xf019b8e1
   3540c:	andcs	pc, sl, #2686976	; 0x290000
   35410:			; <UNDEFINED> instruction: 0xf7e32100
   35414:	stmdbls	sp, {r1, r2, r7, r8, fp, sp, lr, pc}
   35418:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3541c:	strmi	r6, [r2], -r8, asr #2
   35420:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   35424:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   35428:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   3542c:	ldmib	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35430:	vpmax.s8	d25, d0, d18
   35434:	addsmi	r3, sl, #67108864	; 0x4000000
   35438:			; <UNDEFINED> instruction: 0x461abfb8
   3543c:			; <UNDEFINED> instruction: 0xf7ff9222
   35440:			; <UNDEFINED> instruction: 0xf019b8c5
   35444:	bls	8f3480 <ASN1_generate_nconf@plt+0x8d8ee0>
   35448:	movwcc	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   3544c:	svclt	0x00b8429a
   35450:	eorls	r4, r2, #27262976	; 0x1a00000
   35454:			; <UNDEFINED> instruction: 0xf7ff9059
   35458:			; <UNDEFINED> instruction: 0xf019b8b9
   3545c:	blls	3b3468 <ASN1_generate_nconf@plt+0x398ec8>
   35460:	subsvs	r9, r8, r2, lsr #20
   35464:	movwcc	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   35468:	svclt	0x00b8429a
   3546c:	eorls	r4, r2, #27262976	; 0x1a00000
   35470:	stmialt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35474:			; <UNDEFINED> instruction: 0xfff4f018
   35478:			; <UNDEFINED> instruction: 0xf7ff9030
   3547c:			; <UNDEFINED> instruction: 0xf018b8a7
   35480:			; <UNDEFINED> instruction: 0xf8dfffef
   35484:			; <UNDEFINED> instruction: 0xf85b3850
   35488:	andsvs	r3, r8, r3
   3548c:	rsbls	r7, r2, r4, lsl #16
   35490:			; <UNDEFINED> instruction: 0xf43f2c00
   35494:			; <UNDEFINED> instruction: 0xf7e3a89b
   35498:	bls	18f0930 <ASN1_generate_nconf@plt+0x18d6390>
   3549c:	stmdavs	r0, {r0, r4, r9, sl, lr}
   354a0:	andscc	pc, r4, r0, lsr r8	; <UNPREDICTABLE>
   354a4:	orrpl	pc, r0, #318767104	; 0x13000000
   354a8:	cmphi	lr, r0	; <UNPREDICTABLE>
   354ac:	svcmi	0x0001f811
   354b0:	mvnsle	r2, r0, lsl #24
   354b4:	stmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   354b8:			; <UNDEFINED> instruction: 0xffd2f018
   354bc:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   354c0:	andsvs	r4, r8, fp, ror r4
   354c4:	stmlt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   354c8:	movtls	r2, #54017	; 0xd301
   354cc:	ldmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   354d0:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   354d4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   354d8:			; <UNDEFINED> instruction: 0xf7ff615a
   354dc:	movwcs	fp, #10359	; 0x2877
   354e0:			; <UNDEFINED> instruction: 0xf7ff933b
   354e4:	movwcs	fp, #6259	; 0x1873
   354e8:			; <UNDEFINED> instruction: 0xf7ff933b
   354ec:	movwcs	fp, #6255	; 0x186f
   354f0:			; <UNDEFINED> instruction: 0xf7ff934c
   354f4:			; <UNDEFINED> instruction: 0xf018b86b
   354f8:			; <UNDEFINED> instruction: 0x2101ffb3
   354fc:	ldc2	0, cr15, [ip, #-84]	; 0xffffffac
   35500:			; <UNDEFINED> instruction: 0xf7ff9018
   35504:			; <UNDEFINED> instruction: 0xf018b863
   35508:			; <UNDEFINED> instruction: 0xf8dfffab
   3550c:	ldrbtmi	r1, [r9], #-2004	; 0xfffff82c
   35510:	bl	15f34a0 <ASN1_generate_nconf@plt+0x15d8f00>
   35514:			; <UNDEFINED> instruction: 0xf7ff9015
   35518:	movwcs	fp, #6233	; 0x1859
   3551c:			; <UNDEFINED> instruction: 0xf7ff9335
   35520:	movwcs	fp, #6229	; 0x1855
   35524:			; <UNDEFINED> instruction: 0xf7ff935e
   35528:	movwcs	fp, #6225	; 0x1851
   3552c:			; <UNDEFINED> instruction: 0xf7ff935d
   35530:			; <UNDEFINED> instruction: 0xf8dfb84d
   35534:	andcs	r3, r1, #176, 14	; 0x2c00000
   35538:	addsvs	r4, sl, fp, ror r4
   3553c:	stmdalt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35540:			; <UNDEFINED> instruction: 0x932f2300
   35544:	stmdalt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35548:			; <UNDEFINED> instruction: 0x932f2301
   3554c:	ldmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35550:			; <UNDEFINED> instruction: 0xff86f018
   35554:	ldmib	sl, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35558:	stmdacs	r0, {r2, r3, r4, r5, ip, pc}
   3555c:	ldmdage	r6!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   35560:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
   35564:			; <UNDEFINED> instruction: 0x1780f8df
   35568:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3556c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   35570:	ldmdb	r4, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35574:	blt	e73578 <ASN1_generate_nconf@plt+0xe58fd8>
   35578:	movtls	r2, #21249	; 0x5301
   3557c:	stmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35580:			; <UNDEFINED> instruction: 0x3768f8df
   35584:	eorls	r2, pc, #268435456	; 0x10000000
   35588:	subsvs	r4, sl, fp, ror r4
   3558c:	ldmdalt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35590:	cmpls	r6, #67108864	; 0x4000000
   35594:	ldmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35598:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
   3559c:			; <UNDEFINED> instruction: 0xf8df2301
   355a0:	ldrbtmi	r2, [r9], #-1876	; 0xfffff8ac
   355a4:	subvs	r9, fp, r6, asr #6
   355a8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   355ac:			; <UNDEFINED> instruction: 0xf7ff6053
   355b0:			; <UNDEFINED> instruction: 0xf8dfb80d
   355b4:	andcs	r3, r1, #64, 14	; 0x1000000
   355b8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   355bc:			; <UNDEFINED> instruction: 0xf7ff605a
   355c0:			; <UNDEFINED> instruction: 0xf8dfb805
   355c4:	andcs	r3, r1, #48, 14	; 0xc00000
   355c8:			; <UNDEFINED> instruction: 0xf85b9238
   355cc:	sbcsvs	r3, sl, r3
   355d0:	svclt	0x00fcf7fe
   355d4:			; <UNDEFINED> instruction: 0xff44f018
   355d8:	tstcs	r2, ip, lsl sl
   355dc:	blx	16f1644 <ASN1_generate_nconf@plt+0x16d70a4>
   355e0:			; <UNDEFINED> instruction: 0xf47e2800
   355e4:			; <UNDEFINED> instruction: 0xf7ffaff3
   355e8:			; <UNDEFINED> instruction: 0xf018b9fb
   355ec:	eorsls	pc, r9, r9, lsr pc	; <UNPREDICTABLE>
   355f0:	svclt	0x00ecf7fe
   355f4:			; <UNDEFINED> instruction: 0xff34f018
   355f8:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   355fc:	addsvs	r4, r8, #2063597568	; 0x7b000000
   35600:	svclt	0x00e4f7fe
   35604:			; <UNDEFINED> instruction: 0xff2cf018
   35608:			; <UNDEFINED> instruction: 0xf7fe9009
   3560c:			; <UNDEFINED> instruction: 0xf018bfdf
   35610:	andls	pc, sl, r7, lsr #30
   35614:	svclt	0x00daf7fe
   35618:			; <UNDEFINED> instruction: 0xff22f018
   3561c:	blx	1971678 <ASN1_generate_nconf@plt+0x19570d8>
   35620:			; <UNDEFINED> instruction: 0xf47e2800
   35624:	ldr	sl, [sp, #4051]	; 0xfd3
   35628:			; <UNDEFINED> instruction: 0xff1af018
   3562c:	tstcs	r0, sl, lsl #4
   35630:	ldmda	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35634:			; <UNDEFINED> instruction: 0x36c4f8df
   35638:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   3563c:			; <UNDEFINED> instruction: 0xf85b447b
   35640:	ldmdavs	fp, {r0, ip}^
   35644:	andvs	r4, r8, r2, lsl #12
   35648:			; <UNDEFINED> instruction: 0xf0002b00
   3564c:	movwcs	r8, #4285	; 0x10bd
   35650:			; <UNDEFINED> instruction: 0xf7fe9338
   35654:			; <UNDEFINED> instruction: 0xf018bfbb
   35658:	eorls	pc, r7, r3, lsl #30
   3565c:	svclt	0x00b6f7fe
   35660:	mrc2	0, 7, pc, cr14, cr8, {0}
   35664:	ldrmi	r2, [ip], -r1, lsl #6
   35668:	strmi	r9, [r1], -r6, lsl #6
   3566c:			; <UNDEFINED> instruction: 0xf7fe9808
   35670:	ldrtls	pc, [r3], #-3567	; 0xfffff211	; <UNPREDICTABLE>
   35674:	svclt	0x00aaf7fe
   35678:	mrc2	0, 7, pc, cr2, cr8, {0}
   3567c:	ldmdals	r0, {r0, r9, sl, lr}
   35680:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
   35684:	svclt	0x00a2f7fe
   35688:	mcr2	0, 7, pc, cr10, cr8, {0}	; <UNPREDICTABLE>
   3568c:	stmdals	lr, {r0, r9, sl, lr}
   35690:	ldc2l	7, cr15, [lr, #1016]	; 0x3f8
   35694:	movwls	r2, #25344	; 0x6300
   35698:	svclt	0x0098f7fe
   3569c:	mcr2	0, 7, pc, cr0, cr8, {0}	; <UNPREDICTABLE>
   356a0:	stmdals	ip, {r0, r9, sl, lr}
   356a4:	ldc2l	7, cr15, [r4, #1016]	; 0x3f8
   356a8:	movwls	r2, #25344	; 0x6300
   356ac:	svclt	0x008ef7fe
   356b0:	mrc2	0, 6, pc, cr6, cr8, {0}
   356b4:	stmdals	r8, {r0, r9, sl, lr}
   356b8:	stc2l	7, cr15, [sl, #1016]	; 0x3f8
   356bc:	movwls	r2, #25344	; 0x6300
   356c0:	svclt	0x0084f7fe
   356c4:	movwcc	r9, #6953	; 0x1b29
   356c8:	movwcs	r9, #809	; 0x329
   356cc:	movwcs	r9, #41734	; 0xa306
   356d0:			; <UNDEFINED> instruction: 0xf7fe9333
   356d4:	blls	aa54c8 <ASN1_generate_nconf@plt+0xa8af28>
   356d8:	movwcc	r9, #4147	; 0x1033
   356dc:	movwcs	r9, #809	; 0x329
   356e0:			; <UNDEFINED> instruction: 0xf7fe9306
   356e4:			; <UNDEFINED> instruction: 0xf8dfbf73
   356e8:	movwcs	r0, #1560	; 0x618
   356ec:	movwls	r4, #22044	; 0x561c
   356f0:	mcr	4, 0, r4, cr9, cr8, {3}
   356f4:			; <UNDEFINED> instruction: 0xf0194a90
   356f8:	stmib	sp, {r0, r1, r4, r7, fp, ip, sp, lr, pc}^
   356fc:	strls	r4, [fp], #-1033	; 0xfffffbf7
   35700:	svclt	0x00c4f7fe
   35704:	ldrcs	pc, [r8, #2271]!	; 0x8df
   35708:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   3570c:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   35710:	andmi	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   35714:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35718:	stmdavs	r0!, {r1, r3, r4, r6, r7, r9, fp, sp, lr}
   3571c:	ldmda	lr!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35720:	stmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35724:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   35728:			; <UNDEFINED> instruction: 0xf0002b00
   3572c:			; <UNDEFINED> instruction: 0xf8df8086
   35730:			; <UNDEFINED> instruction: 0xf8df2590
   35734:			; <UNDEFINED> instruction: 0xf8df35d8
   35738:			; <UNDEFINED> instruction: 0xf85b15d8
   3573c:	ldrbtmi	r4, [fp], #-2
   35740:	bvs	ff6c692c <ASN1_generate_nconf@plt+0xff6ac38c>
   35744:			; <UNDEFINED> instruction: 0xf7e16820
   35748:			; <UNDEFINED> instruction: 0xf7ffe86a
   3574c:			; <UNDEFINED> instruction: 0xf014b94d
   35750:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   35754:	svcge	0x003af47e
   35758:			; <UNDEFINED> instruction: 0xf5b0e504
   3575c:	smlalbble	r5, r9, r0, pc	; <UNPREDICTABLE>
   35760:			; <UNDEFINED> instruction: 0x932e2304
   35764:	svclt	0x0032f7fe
   35768:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   3576c:	movwls	r4, #38428	; 0x961c
   35770:	bcc	fe470f9c <ASN1_generate_nconf@plt+0xfe4569fc>
   35774:			; <UNDEFINED> instruction: 0xf85b930a
   35778:			; <UNDEFINED> instruction: 0xf8df3000
   3577c:	strls	r1, [fp], #-1432	; 0xfffffa68
   35780:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   35784:	stmda	sl, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35788:	movwls	r2, #21249	; 0x5301
   3578c:	svclt	0x007ef7fe
   35790:	sbcsge	pc, r0, sp, asr #17
   35794:			; <UNDEFINED> instruction: 0xf8dd9e63
   35798:	stflsp	f2, [r4, #-544]!	; 0xfffffde0
   3579c:	svclt	0x0016f7fe
   357a0:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
   357a4:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   357a8:	ldrbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   357ac:	andmi	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   357b0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   357b4:	stmdavs	r0!, {r1, r3, r4, r6, r7, r9, fp, sp, lr}
   357b8:	ldmda	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   357bc:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   357c0:			; <UNDEFINED> instruction: 0x932e2301
   357c4:	svclt	0x0002f7fe
   357c8:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   357cc:	eorsls	r2, r8, r1
   357d0:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   357d4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   357d8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   357dc:	ldmda	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   357e0:	mrclt	7, 7, APSR_nzcv, cr4, cr14, {7}
   357e4:	sbcsge	pc, r0, sp, asr #17
   357e8:			; <UNDEFINED> instruction: 0xf8dd9e63
   357ec:	stflsp	f2, [r4, #-544]!	; 0xfffffde0
   357f0:	mcrlt	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   357f4:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   357f8:	strcs	pc, [r8, #-2271]!	; 0xfffff721
   357fc:	strne	pc, [r8, #-2271]!	; 0xfffff721
   35800:	andmi	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   35804:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   35808:	stmdavs	r0!, {r1, r4, r6, r7, r9, fp, sp, lr}
   3580c:	stmda	r6, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35810:	stmialt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35814:			; <UNDEFINED> instruction: 0x932e2303
   35818:	mrclt	7, 6, APSR_nzcv, cr8, cr14, {7}
   3581c:	stmib	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35820:	stmdacs	r0, {r1, r2, r4, ip, pc}
   35824:	mrcge	4, 7, APSR_nzcv, cr11, cr14, {3}
   35828:	svclt	0x0009f7fe
   3582c:	ldmdb	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35830:	stmdacs	r0, {r0, r1, r4, ip, pc}
   35834:	cfstrdge	mvd15, [pc], {127}	; 0x7f
   35838:			; <UNDEFINED> instruction: 0xf018e456
   3583c:	stmdavs	r1, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   35840:			; <UNDEFINED> instruction: 0xf7fe980e
   35844:			; <UNDEFINED> instruction: 0xf7fffd05
   35848:	blls	de3fc0 <ASN1_generate_nconf@plt+0xdc9a20>
   3584c:			; <UNDEFINED> instruction: 0xf7ff6193
   35850:	stmdacs	r0, {r1, r6, r9, fp, ip, sp, pc}
   35854:	bge	4f2958 <ASN1_generate_nconf@plt+0x4d83b8>
   35858:	andcc	lr, fp, #3620864	; 0x374000
   3585c:			; <UNDEFINED> instruction: 0xf7e19908
   35860:	blls	26fcd8 <ASN1_generate_nconf@plt+0x255738>
   35864:	ldmdavs	fp, {r0, r2, r9, fp, ip, pc}
   35868:	mulls	r6, r3, r2
   3586c:			; <UNDEFINED> instruction: 0xf8dfd007
   35870:	vqshl.s8	d17, d28, d16
   35874:	stmdals	r5, {r1, r3, r5, r9, sp, lr}
   35878:			; <UNDEFINED> instruction: 0xf7e24479
   3587c:	blls	36ff44 <ASN1_generate_nconf@plt+0x3559a4>
   35880:	ldmdavs	fp, {r0, r1, r2, fp, ip, pc}
   35884:	mulle	r6, r8, r2
   35888:	strtne	pc, [r4], #2271	; 0x8df
   3588c:	eorvs	pc, ip, #64, 4
   35890:			; <UNDEFINED> instruction: 0xf7e24479
   35894:	blls	1eff2c <ASN1_generate_nconf@plt+0x1d598c>
   35898:			; <UNDEFINED> instruction: 0xf47f2b00
   3589c:			; <UNDEFINED> instruction: 0xf8dfa9ef
   358a0:	ldrmi	r2, [ip], -r0, lsr #8
   358a4:	cdp	3, 0, cr9, cr9, cr9, {0}
   358a8:			; <UNDEFINED> instruction: 0xf8df4a90
   358ac:	strls	r3, [sl], #-1160	; 0xfffffb78
   358b0:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   358b4:			; <UNDEFINED> instruction: 0xf8df447b
   358b8:	bvs	ff6baac0 <ASN1_generate_nconf@plt+0xff6a0520>
   358bc:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   358c0:	svc	0x00acf7e0
   358c4:	movwls	r2, #21249	; 0x5301
   358c8:	mcrlt	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   358cc:			; <UNDEFINED> instruction: 0xf8df4bfc
   358d0:			; <UNDEFINED> instruction: 0xf85b146c
   358d4:	ldrbtmi	r4, [r9], #-3
   358d8:			; <UNDEFINED> instruction: 0xf7e06820
   358dc:			; <UNDEFINED> instruction: 0xf7ffefa0
   358e0:	bmi	ffe23af4 <ASN1_generate_nconf@plt+0xffe09554>
   358e4:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   358e8:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   358ec:	andmi	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   358f0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   358f4:	stmdavs	r0!, {r1, r3, r4, r6, r7, r9, fp, sp, lr}
   358f8:	svc	0x0090f7e0
   358fc:	ldmdalt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35900:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   35904:			; <UNDEFINED> instruction: 0xf8df4604
   35908:	bmi	ffb7aa20 <ASN1_generate_nconf@plt+0xffb60480>
   3590c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   35910:	andls	r9, sl, r9
   35914:	ldmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35918:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3591c:	blmi	ffa3e124 <ASN1_generate_nconf@plt+0xffa23b84>
   35920:	andls	r4, r9, #2030043136	; 0x79000000
   35924:	mcrlt	7, 5, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
   35928:			; <UNDEFINED> instruction: 0xf8df461c
   3592c:	movwls	r1, #37928	; 0x9428
   35930:	strtcc	pc, [r4], #-2271	; 0xfffff721
   35934:	bmi	ff8c6b20 <ASN1_generate_nconf@plt+0xff8ac580>
   35938:	strls	r4, [sl], #-1147	; 0xfffffb85
   3593c:	ldmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35940:	blcs	5c570 <ASN1_generate_nconf@plt+0x41fd0>
   35944:	andshi	pc, r8, #66	; 0x42
   35948:			; <UNDEFINED> instruction: 0xf7ff930b
   3594c:			; <UNDEFINED> instruction: 0xf8dfb9ef
   35950:	strmi	r1, [r2], -ip, lsl #8
   35954:	ldrbtmi	r4, [r9], #-3034	; 0xfffff426
   35958:			; <UNDEFINED> instruction: 0xf7fe9009
   3595c:	blmi	ff665394 <ASN1_generate_nconf@plt+0xff64adf4>
   35960:	andls	r2, r5, #268435456	; 0x10000000
   35964:			; <UNDEFINED> instruction: 0xf85b49fe
   35968:	ldrbtmi	r4, [r9], #-3
   3596c:			; <UNDEFINED> instruction: 0xf7e16820
   35970:	stmdavs	r0!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
   35974:	ldcl	7, cr15, [lr, #-912]!	; 0xfffffc70
   35978:	beq	fe4711e4 <ASN1_generate_nconf@plt+0xfe456c44>
   3597c:	ldc	7, cr15, [r8], #908	; 0x38c
   35980:	cdp	3, 0, cr2, cr9, cr0, {0}
   35984:			; <UNDEFINED> instruction: 0xf7fe3a90
   35988:	ldmibmi	r6!, {r0, r7, r9, sl, fp, ip, sp, pc}^
   3598c:	bls	c488c4 <ASN1_generate_nconf@plt+0xc2e324>
   35990:	andcs	r4, r1, r9, ror r4
   35994:			; <UNDEFINED> instruction: 0xf85b9005
   35998:	stmdavs	r0!, {r0, r1, lr}
   3599c:	svc	0x003ef7e0
   359a0:			; <UNDEFINED> instruction: 0xf7e46820
   359a4:			; <UNDEFINED> instruction: 0xf7feed68
   359a8:	stcls	14, cr11, [r7, #-452]	; 0xfffffe3c
   359ac:	blcs	5c6e4 <ASN1_generate_nconf@plt+0x42144>
   359b0:	bicshi	pc, r9, r2, asr #32
   359b4:			; <UNDEFINED> instruction: 0xb1ab9b31
   359b8:	beq	fe471224 <ASN1_generate_nconf@plt+0xfe456c84>
   359bc:			; <UNDEFINED> instruction: 0xf7e22100
   359c0:			; <UNDEFINED> instruction: 0xb128ea3a
   359c4:	beq	fe471230 <ASN1_generate_nconf@plt+0xfe456c90>
   359c8:			; <UNDEFINED> instruction: 0xf0149944
   359cc:	stmiblt	r8, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   359d0:	blmi	fef1c29c <ASN1_generate_nconf@plt+0xfef01cfc>
   359d4:			; <UNDEFINED> instruction: 0xf85b9205
   359d8:	ldmdavs	r8, {r0, r1, ip, sp}
   359dc:	stcl	7, cr15, [sl, #-912]	; 0xfffffc70
   359e0:	mrclt	7, 2, APSR_nzcv, cr4, cr14, {7}
   359e4:	beq	fe471250 <ASN1_generate_nconf@plt+0xfe456cb0>
   359e8:			; <UNDEFINED> instruction: 0xf0149944
   359ec:	stmdblt	r8, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   359f0:	bl	ff397c <ASN1_generate_nconf@plt+0xfd93dc>
   359f4:			; <UNDEFINED> instruction: 0xee194bdc
   359f8:	ldmdbls	r8!, {r4, r7, r9, fp}
   359fc:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   35a00:	ldc	7, cr15, [r4, #-912]	; 0xfffffc70
   35a04:			; <UNDEFINED> instruction: 0xee199b51
   35a08:	stmdbls	lr, {r4, r7, r9, fp}^
   35a0c:	ldmib	sp, {r8, r9, ip, pc}^
   35a10:			; <UNDEFINED> instruction: 0xf014234f
   35a14:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   35a18:	rscshi	pc, r6, #2
   35a1c:	ldrtmi	r9, [r2], -r9, lsl #18
   35a20:	beq	fe47128c <ASN1_generate_nconf@plt+0xfe456cec>
   35a24:			; <UNDEFINED> instruction: 0xf800f01b
   35a28:			; <UNDEFINED> instruction: 0xee199b55
   35a2c:	ldmib	sp, {r4, r7, r9, fp}^
   35a30:	movwls	r1, #522	; 0x20a
   35a34:	ldmdavs	fp, {r5, r8, r9, fp, ip, pc}
   35a38:	ldc2l	0, cr15, [lr, #100]!	; 0x64
   35a3c:			; <UNDEFINED> instruction: 0xf0022800
   35a40:	blls	b9630c <ASN1_generate_nconf@plt+0xb7bd6c>
   35a44:			; <UNDEFINED> instruction: 0xf0022b00
   35a48:	blls	396000 <ASN1_generate_nconf@plt+0x37ba60>
   35a4c:	cmnlt	r1, #5832704	; 0x590000
   35a50:	ldmdblt	r3!, {r1, r3, r4, r6, r8, r9, fp, ip, pc}
   35a54:	beq	fe4712c0 <ASN1_generate_nconf@plt+0xfe456d20>
   35a58:	cdp	7, 4, cr15, cr0, cr0, {7}
   35a5c:			; <UNDEFINED> instruction: 0xf0022800
   35a60:	stfmip	f0, [r2], {118}	; 0x76
   35a64:	blls	d9c2a0 <ASN1_generate_nconf@plt+0xd81d00>
   35a68:	mrc	4, 0, r4, cr9, cr12, {3}
   35a6c:			; <UNDEFINED> instruction: 0x46110a90
   35a70:	addsvs	r4, r3, r6, lsl r6
   35a74:	sbcsvs	r6, r3, r3, lsr #17
   35a78:	stc	7, cr15, [sl], {227}	; 0xe3
   35a7c:			; <UNDEFINED> instruction: 0xee1949bc
   35a80:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   35a84:	stcl	7, cr15, [r0, #-900]!	; 0xfffffc7c
   35a88:	beq	fe4712f4 <ASN1_generate_nconf@plt+0xfe456d54>
   35a8c:			; <UNDEFINED> instruction: 0xf7e26971
   35a90:	stmiavs	r3!, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
   35a94:	tstmi	r3, #217088	; 0x35000
   35a98:	ldmdbvs	r3!, {r0, r8, ip, lr, pc}
   35a9c:	ldmibmi	r5!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   35aa0:	beq	fe47130c <ASN1_generate_nconf@plt+0xfe456d6c>
   35aa4:			; <UNDEFINED> instruction: 0xf7e14479
   35aa8:	blls	b30a48 <ASN1_generate_nconf@plt+0xb164a8>
   35aac:	mrc	1, 0, fp, cr9, cr3, {1}
   35ab0:			; <UNDEFINED> instruction: 0xf7e30a90
   35ab4:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   35ab8:	adchi	pc, r9, r0, asr #6
   35abc:	vcgt.s8	d18, d0, d0
   35ac0:			; <UNDEFINED> instruction: 0x212c2201
   35ac4:	beq	fe471330 <ASN1_generate_nconf@plt+0xfe456d90>
   35ac8:	cdp	7, 15, cr15, cr14, cr1, {7}
   35acc:	vnmls.f16	s8, s19, s21
   35ad0:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   35ad4:	stmib	ip, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35ad8:	beq	fe471344 <ASN1_generate_nconf@plt+0xfe456da4>
   35adc:			; <UNDEFINED> instruction: 0xf01b995f
   35ae0:	stmdacs	r0, {r0, r3, r5, fp, ip, sp, lr, pc}
   35ae4:	bicshi	pc, lr, r2, asr #32
   35ae8:	beq	fe471354 <ASN1_generate_nconf@plt+0xfe456db4>
   35aec:	ldm	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35af0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   35af4:	bicshi	pc, r6, r2
   35af8:			; <UNDEFINED> instruction: 0xf0402d00
   35afc:	blls	e95e30 <ASN1_generate_nconf@plt+0xe7b890>
   35b00:	ldmibmi	lr, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
   35b04:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   35b08:	ldmda	sl, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35b0c:	stmdacs	r0, {r2, r9, sl, lr}
   35b10:	adcshi	pc, fp, r0
   35b14:	ldrmi	r2, [sl], -r0, lsl #6
   35b18:			; <UNDEFINED> instruction: 0xf7e24619
   35b1c:	strmi	lr, [r5], -r2, asr #31
   35b20:			; <UNDEFINED> instruction: 0xf7e44620
   35b24:	vstrcs.16	s28, [r0, #-120]	; 0xffffff88	; <UNPREDICTABLE>
   35b28:	adchi	pc, r0, r0
   35b2c:	ldrtmi	r4, [r0], -r9, lsr #12
   35b30:	ldc	7, cr15, [r4], {226}	; 0xe2
   35b34:	rsbsle	r2, ip, r0, lsl #16
   35b38:			; <UNDEFINED> instruction: 0xf7e04628
   35b3c:	svccs	0x0000eebe
   35b40:	sbchi	pc, r5, r2, asr #32
   35b44:	blcs	5c800 <ASN1_generate_nconf@plt+0x42260>
   35b48:	addshi	pc, r4, r2, asr #32
   35b4c:	blcs	5c7f4 <ASN1_generate_nconf@plt+0x42254>
   35b50:	adchi	pc, sp, r2, asr #32
   35b54:	blcs	5c808 <ASN1_generate_nconf@plt+0x42268>
   35b58:	rsbhi	pc, r5, r2
   35b5c:	ldrtmi	r9, [r0], -fp, lsr #18
   35b60:	ldmib	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35b64:	vsub.i8	d18, d2, d0
   35b68:	blls	515c94 <ASN1_generate_nconf@plt+0x4fb6f4>
   35b6c:			; <UNDEFINED> instruction: 0xf0022b00
   35b70:	ldmdals	r3, {r0, r1, r4, r5, pc}
   35b74:			; <UNDEFINED> instruction: 0xf7e42500
   35b78:	blmi	fe0b00d0 <ASN1_generate_nconf@plt+0xfe095b30>
   35b7c:	ldrbtmi	r4, [fp], #-3969	; 0xfffff07f
   35b80:	blmi	fe09a7e4 <ASN1_generate_nconf@plt+0xfe080244>
   35b84:			; <UNDEFINED> instruction: 0xf8cd447f
   35b88:	sxtahmi	r8, r0, r0
   35b8c:	strls	r4, [r5, #-1147]	; 0xfffffb85
   35b90:	bcc	4713b8 <ASN1_generate_nconf@plt+0x456e18>
   35b94:	blls	219bb8 <ASN1_generate_nconf@plt+0x1ff618>
   35b98:	vhsub.u8	d20, d16, d27
   35b9c:	ldmdals	r3, {r0, r1, r2, r8, pc}
   35ba0:			; <UNDEFINED> instruction: 0xf7e04629
   35ba4:	blls	63130c <ASN1_generate_nconf@plt+0x616d6c>
   35ba8:	smlsdxls	r6, r9, lr, sl
   35bac:			; <UNDEFINED> instruction: 0xf04f3304
   35bb0:	ldrmi	r0, [ip], -r0, lsl #24
   35bb4:	eorsvs	r4, r0, r7, lsl #12
   35bb8:	stmiavs	r3!, {r1, r2, sp, lr, pc}
   35bbc:			; <UNDEFINED> instruction: 0x47984630
   35bc0:	stfeqd	f7, [r0], {176}	; 0xb0
   35bc4:	strcc	sp, [ip], #-3434	; 0xfffff296
   35bc8:	stmdbcs	r0, {r0, r5, fp, sp, lr}
   35bcc:			; <UNDEFINED> instruction: 0x463cd1f5
   35bd0:	strbmi	r9, [r0], -r6, lsl #30
   35bd4:	mlascc	r0, r7, r8, pc	; <UNPREDICTABLE>
   35bd8:	mlascs	r1, r7, r8, pc	; <UNPREDICTABLE>
   35bdc:	mlasne	r2, r7, r8, pc	; <UNPREDICTABLE>
   35be0:	andgt	pc, r4, sp, asr #17
   35be4:			; <UNDEFINED> instruction: 0x96006b7e
   35be8:	bl	fef73b74 <ASN1_generate_nconf@plt+0xfef595d4>
   35bec:	bne	471454 <ASN1_generate_nconf@plt+0x456eb4>
   35bf0:	andscs	pc, r6, #64, 4
   35bf4:	blvs	1e47414 <ASN1_generate_nconf@plt+0x1e2ce74>
   35bf8:	svc	0x00f0f7e1
   35bfc:			; <UNDEFINED> instruction: 0xf0012e00
   35c00:	vqshl.s64	q12, q5, #1
   35c04:	blls	197b28 <ASN1_generate_nconf@plt+0x17d588>
   35c08:	movwls	r3, #21249	; 0x5301
   35c0c:	bmi	b6dd6c <ASN1_generate_nconf@plt+0xb537cc>
   35c10:	movwls	r2, #21249	; 0x5301
   35c14:			; <UNDEFINED> instruction: 0xf85b4b5d
   35c18:	ldrbtmi	r4, [fp], #-2
   35c1c:	bvs	ff6c8194 <ASN1_generate_nconf@plt+0xff6adbf4>
   35c20:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   35c24:	ldcl	7, cr15, [sl, #896]!	; 0x380
   35c28:			; <UNDEFINED> instruction: 0xf7e46820
   35c2c:			; <UNDEFINED> instruction: 0xf7feec24
   35c30:	ldmdbmi	r8, {r0, r2, r3, r5, r8, sl, fp, ip, sp, pc}^
   35c34:	blmi	8be440 <ASN1_generate_nconf@plt+0x8a3ea0>
   35c38:	andls	r4, r5, #2030043136	; 0x79000000
   35c3c:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   35c40:			; <UNDEFINED> instruction: 0xf7e06820
   35c44:	stmdavs	r0!, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   35c48:	ldc	7, cr15, [r4], {228}	; 0xe4
   35c4c:	svceq	0x0000f1b8
   35c50:	ldrtmi	sp, [r0], -r4, lsl #2
   35c54:	stmda	r0, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35c58:	ldclt	7, cr15, [r8, #-1016]	; 0xfffffc08
   35c5c:	andcs	r4, r1, #79872	; 0x13800
   35c60:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   35c64:			; <UNDEFINED> instruction: 0xf7fd6818
   35c68:	ldrb	pc, [r2, r1, lsl #30]!	; <UNPREDICTABLE>
   35c6c:	blmi	5481a0 <ASN1_generate_nconf@plt+0x52dc00>
   35c70:	ldrbtmi	r9, [r9], #-2617	; 0xfffff5c7
   35c74:	andls	r2, r5, r1
   35c78:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   35c7c:			; <UNDEFINED> instruction: 0xf7e06820
   35c80:	stmdavs	r0!, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   35c84:	bl	ffdf3c1c <ASN1_generate_nconf@plt+0xffdd967c>
   35c88:	stmdbmi	r5, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   35c8c:	bls	e888c4 <ASN1_generate_nconf@plt+0xe6e324>
   35c90:			; <UNDEFINED> instruction: 0xe7ef4479
   35c94:			; <UNDEFINED> instruction: 0xf7e12101
   35c98:	ldr	lr, [r0, -r0, ror #28]!
   35c9c:	strtmi	r4, [r3], -r8, lsl #16
   35ca0:	ldrtmi	r4, [ip], -r0, asr #20
   35ca4:			; <UNDEFINED> instruction: 0xf85b4940
   35ca8:	ldrbtmi	r6, [sl], #-0
   35cac:	svcls	0x00064479
   35cb0:	strls	r6, [r0], #-2770	; 0xfffff52e
   35cb4:	ldmdavs	fp, {r4, r5, fp, sp, lr}^
   35cb8:	ldc	7, cr15, [r0, #896]!	; 0x380
   35cbc:	strb	r3, [sl, -r1, lsl #10]!
   35cc0:	andeq	r1, r0, r0, lsr #11
   35cc4:			; <UNDEFINED> instruction: 0x000517b2
   35cc8:	andeq	ip, r1, r0, ror #17
   35ccc:	andeq	r1, r5, r2, lsl #15
   35cd0:	andeq	r7, r2, lr, lsl #28
   35cd4:	ldrdeq	r1, [r0], -r0
   35cd8:	andeq	fp, r4, ip, lsl #11
   35cdc:	ldrdeq	r1, [r5], -r2
   35ce0:			; <UNDEFINED> instruction: 0x0001dbbe
   35ce4:	andeq	r1, r5, r0, ror r3
   35ce8:	muleq	r2, r0, ip
   35cec:	andeq	r1, r5, r0, lsr #6
   35cf0:	andeq	r1, r5, r6, lsl #6
   35cf4:	andeq	r1, r0, r4, ror #9
   35cf8:	andeq	r1, r5, ip, lsr #5
   35cfc:	andeq	r1, r5, ip, ror #4
   35d00:	andeq	r4, r4, r8, ror #26
   35d04:	muleq	r5, r4, r1
   35d08:	muleq	r2, r6, fp
   35d0c:	andeq	r1, r5, sl, ror #2
   35d10:	andeq	r7, r2, r0, ror #23
   35d14:	muleq	r2, lr, sl
   35d18:	strdeq	r1, [r5], -r8
   35d1c:	ldrdeq	r7, [r2], -sl
   35d20:	andeq	ip, r2, r4, ror #3
   35d24:	andeq	r1, r5, r4, lsr #1
   35d28:	andeq	r7, r2, r2, asr sl
   35d2c:	andeq	r7, r2, r8, ror #6
   35d30:	andeq	r7, r2, r0, asr r3
   35d34:	strdeq	r0, [r5], -r4
   35d38:	andeq	r7, r2, r6, lsr fp
   35d3c:	andeq	r7, r2, sl, lsl #21
   35d40:			; <UNDEFINED> instruction: 0x00050fb8
   35d44:	muleq	r2, sl, sl
   35d48:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   35d4c:	andeq	r7, r2, sl, lsr #22
   35d50:	andeq	r7, r2, r0, asr fp
   35d54:	muleq	r2, r4, sl
   35d58:	andeq	r0, r5, r0, ror pc
   35d5c:	andeq	ip, r1, lr, ror #31
   35d60:	andeq	r7, r2, sl, asr #23
   35d64:	andeq	r7, r2, r0, lsl #27
   35d68:	andeq	r1, r0, r8, lsl #10
   35d6c:	andeq	r0, r5, r0, asr #28
   35d70:			; <UNDEFINED> instruction: 0xffffd8d3
   35d74:			; <UNDEFINED> instruction: 0xffffd70d
   35d78:			; <UNDEFINED> instruction: 0xffffe7ab
   35d7c:	andeq	sp, r1, sl, lsl #28
   35d80:	andeq	sl, r4, lr, asr #29
   35d84:	andeq	r0, r5, r4, lsr #26
   35d88:	andeq	r7, r2, r4, asr r0
   35d8c:	andeq	r0, r5, lr, lsl #25
   35d90:			; <UNDEFINED> instruction: 0x00027bb4
   35d94:	andeq	r7, r2, r8, ror #23
   35d98:	andeq	r0, r5, r6, asr #24
   35d9c:	muleq	r2, r2, fp
   35da0:	andeq	r7, r2, r4, ror fp
   35da4:	strdeq	r0, [r5], -lr
   35da8:	andeq	r7, r2, r4, lsl #24
   35dac:	strbmi	r9, [r6], -r5, lsl #22
   35db0:	ldrsbthi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   35db4:			; <UNDEFINED> instruction: 0xf0012b00
   35db8:	blls	15178f4 <ASN1_generate_nconf@plt+0x14fd354>
   35dbc:	tstcs	r1, fp, lsl r1
   35dc0:			; <UNDEFINED> instruction: 0xf7e04630
   35dc4:			; <UNDEFINED> instruction: 0xf8cdef12
   35dc8:	ssatmi	r8, #17, r8
   35dcc:	subsls	pc, ip, sp, asr #17
   35dd0:	cdp	2, 1, cr2, cr10, cr0, {0}
   35dd4:	vmov	r6, s23
   35dd8:			; <UNDEFINED> instruction: 0xf8df9a10
   35ddc:			; <UNDEFINED> instruction: 0xf8df3c64
   35de0:	ldrbtmi	r1, [fp], #-3172	; 0xfffff39c
   35de4:	movwcc	r9, #16937	; 0x4229
   35de8:	eorls	r4, r1, #2030043136	; 0x79000000
   35dec:	bcc	471628 <ASN1_generate_nconf@plt+0x457088>
   35df0:	mrrccc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
   35df4:	mrrccs	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
   35df8:	bne	fe471630 <ASN1_generate_nconf@plt+0xfe457090>
   35dfc:			; <UNDEFINED> instruction: 0xf8cd447b
   35e00:	ldrbtmi	sl, [sl], #-180	; 0xffffff4c
   35e04:	cdp	2, 0, cr9, cr13, cr11, {1}
   35e08:	movwcs	r3, #6800	; 0x1a90
   35e0c:	blls	71aa84 <ASN1_generate_nconf@plt+0x7004e4>
   35e10:	ldmdals	r1, {r1, r4, r5, r8, fp, ip, pc}
   35e14:	movwcs	r6, #2074	; 0x81a
   35e18:	ldmdbls	r3!, {r1, r8, ip, pc}
   35e1c:	blls	6daa30 <ASN1_generate_nconf@plt+0x6c0490>
   35e20:	smlabtcs	r0, sp, r9, lr
   35e24:	stmdbls	r8, {r2, r3, r9, fp, ip, pc}
   35e28:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   35e2c:			; <UNDEFINED> instruction: 0xf01a6809
   35e30:	stmdacs	r0, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   35e34:	ldrbthi	pc, [r5], -r1	; <UNPREDICTABLE>
   35e38:	vmov.32	r9, d12[0]
   35e3c:	ldmdavs	sl, {r4, r7, r9, fp, ip}
   35e40:	ldmdavs	r8, {r0, r1, r3, r5, r8, r9, fp, ip, pc}
   35e44:	stcl	7, cr15, [sl], #896	; 0x380
   35e48:	blcs	5cb64 <ASN1_generate_nconf@plt+0x425c4>
   35e4c:	ldrbhi	pc, [sl], -r1, asr #32	; <UNPREDICTABLE>
   35e50:	ldmdavs	r8, {r0, r4, r8, r9, fp, ip, pc}
   35e54:	blcs	5cb04 <ASN1_generate_nconf@plt+0x42564>
   35e58:	strbhi	pc, [lr], -r1	; <UNPREDICTABLE>
   35e5c:	ldfgee	f2, [r8, #-0]
   35e60:	stmdb	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35e64:			; <UNDEFINED> instruction: 0xf7e24607
   35e68:	eorvs	lr, r8, sl, lsr #17
   35e6c:			; <UNDEFINED> instruction: 0xf0002800
   35e70:	blls	49612c <ASN1_generate_nconf@plt+0x47bb8c>
   35e74:	tstcs	r0, sl, lsr #12
   35e78:			; <UNDEFINED> instruction: 0xf7e26818
   35e7c:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr, pc}
   35e80:	addhi	pc, r9, r0
   35e84:	andcs	r6, r0, #2818048	; 0x2b0000
   35e88:	ldrtmi	r2, [r8], -r0, lsr #2
   35e8c:	svc	0x0060f7e3
   35e90:			; <UNDEFINED> instruction: 0xf7e06828
   35e94:	blls	14f1a64 <ASN1_generate_nconf@plt+0x14d74c4>
   35e98:	beq	71fdc <ASN1_generate_nconf@plt+0x57a3c>
   35e9c:	andge	pc, r0, r5, asr #17
   35ea0:	ldfgep	f3, [r9, #-876]!	; 0xfffffc94
   35ea4:	ldreq	pc, [r0], #589	; 0x24d
   35ea8:	streq	pc, [r3], #-704	; 0xfffffd40
   35eac:	strtmi	r9, [fp], -r5, lsl #8
   35eb0:	cfstr32ls	mvfx9, [r5, #-28]	; 0xffffffe4
   35eb4:			; <UNDEFINED> instruction: 0x21214652
   35eb8:			; <UNDEFINED> instruction: 0xf8cd4638
   35ebc:	subsvs	sl, sp, r4, ror #3
   35ec0:	svc	0x0046f7e3
   35ec4:	ldrbmi	r9, [r2], -r7, lsl #26
   35ec8:			; <UNDEFINED> instruction: 0x21239c05
   35ecc:			; <UNDEFINED> instruction: 0x462b4638
   35ed0:	andge	pc, r0, r5, asr #17
   35ed4:			; <UNDEFINED> instruction: 0xf7e3606c
   35ed8:	ldcls	15, cr14, [r7], #-240	; 0xffffff10
   35edc:			; <UNDEFINED> instruction: 0xf0012c00
   35ee0:	movwcs	r8, #1539	; 0x603
   35ee4:			; <UNDEFINED> instruction: 0x461a2179
   35ee8:			; <UNDEFINED> instruction: 0xf7e34640
   35eec:	adcmi	lr, r0, #13952	; 0x3680
   35ef0:	ldrbhi	pc, [pc, #769]	; 361f9 <ASN1_generate_nconf@plt+0x1bc59>	; <UNPREDICTABLE>
   35ef4:	orrpl	pc, r0, pc, asr #8
   35ef8:			; <UNDEFINED> instruction: 0xf7e44640
   35efc:	bls	e303fc <ASN1_generate_nconf@plt+0xe15e5c>
   35f00:	cmncs	r8, r0, lsl #6
   35f04:			; <UNDEFINED> instruction: 0xf7e34640
   35f08:	stmdacs	r0, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   35f0c:	ldrhi	pc, [r8, #1]!
   35f10:	blcs	5cc4c <ASN1_generate_nconf@plt+0x426ac>
   35f14:	strhi	pc, [sl, #65]!	; 0x41
   35f18:	blmi	d7429c <ASN1_generate_nconf@plt+0xd59cfc>
   35f1c:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   35f20:			; <UNDEFINED> instruction: 0xf0412b00
   35f24:	blls	d97570 <ASN1_generate_nconf@plt+0xd7cfd0>
   35f28:			; <UNDEFINED> instruction: 0xf0412b00
   35f2c:	blls	1797298 <ASN1_generate_nconf@plt+0x177ccf8>
   35f30:			; <UNDEFINED> instruction: 0xf0412b00
   35f34:	blls	17d724c <ASN1_generate_nconf@plt+0x17bccac>
   35f38:			; <UNDEFINED> instruction: 0xf0412b00
   35f3c:	ldrtmi	r8, [sl], -r8, lsr #9
   35f40:			; <UNDEFINED> instruction: 0x46404639
   35f44:	bl	fe373ed8 <ASN1_generate_nconf@plt+0xfe359938>
   35f48:			; <UNDEFINED> instruction: 0xf7e34640
   35f4c:			; <UNDEFINED> instruction: 0xf016ee40
   35f50:			; <UNDEFINED> instruction: 0x4604f81d
   35f54:			; <UNDEFINED> instruction: 0xf7e44640
   35f58:	addmi	lr, r4, #164, 16	; 0xa40000
   35f5c:	tsthi	ip, #64, 6	; <UNPREDICTABLE>
   35f60:			; <UNDEFINED> instruction: 0xf814f016
   35f64:			; <UNDEFINED> instruction: 0x93231c43
   35f68:	ldmdavs	fp, {r2, r4, r8, r9, fp, ip, pc}
   35f6c:	bcs	3bd8dc <ASN1_generate_nconf@plt+0x3a333c>
   35f70:	cmnhi	r8, r0, lsl #4	; <UNPREDICTABLE>
   35f74:			; <UNDEFINED> instruction: 0xf012e8df
   35f78:	bleq	1d78de4 <ASN1_generate_nconf@plt+0x1d5e844>
   35f7c:	bleq	ffd79058 <ASN1_generate_nconf@plt+0xffd5eab8>
   35f80:	beq	ff138bf0 <ASN1_generate_nconf@plt+0xff11e650>
   35f84:	stmibeq	sl!, {r2, r6, r7, r9, fp}
   35f88:	stmiaeq	lr!, {r0, r5, fp}^
   35f8c:	bleq	fe677f18 <ASN1_generate_nconf@plt+0xfe65d978>
   35f90:			; <UNDEFINED> instruction: 0x01210754
   35f94:			; <UNDEFINED> instruction: 0xf8df003c
   35f98:			; <UNDEFINED> instruction: 0x46463abc
   35f9c:			; <UNDEFINED> instruction: 0x8018f8dd
   35fa0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   35fa4:			; <UNDEFINED> instruction: 0xf7e4681c
   35fa8:			; <UNDEFINED> instruction: 0xf8dfe988
   35fac:	ldrbtmi	r1, [r9], #-2732	; 0xfffff554
   35fb0:	strtmi	r6, [r0], -r2, lsl #16
   35fb4:	ldc	7, cr15, [r2], #-896	; 0xfffffc80
   35fb8:			; <UNDEFINED> instruction: 0xf7e06828
   35fbc:	blls	4b193c <ASN1_generate_nconf@plt+0x49739c>
   35fc0:			; <UNDEFINED> instruction: 0xf7e26818
   35fc4:	blls	af0dc4 <ASN1_generate_nconf@plt+0xad6824>
   35fc8:	ldrt	r9, [pc], -r5, lsl #6
   35fcc:	bcc	fe174350 <ASN1_generate_nconf@plt+0xfe159db0>
   35fd0:			; <UNDEFINED> instruction: 0xf8df4646
   35fd4:			; <UNDEFINED> instruction: 0xf8dd1a88
   35fd8:			; <UNDEFINED> instruction: 0xf85b8018
   35fdc:	ldrbtmi	r3, [r9], #-3
   35fe0:			; <UNDEFINED> instruction: 0xf7e06818
   35fe4:	blls	4b105c <ASN1_generate_nconf@plt+0x496abc>
   35fe8:			; <UNDEFINED> instruction: 0xf7e26818
   35fec:	strb	lr, [sl, sl, ror #22]!
   35ff0:	bvc	ffa7342c <ASN1_generate_nconf@plt+0xffa58e8c>
   35ff4:	mvnscc	pc, #79	; 0x4f
   35ff8:	andcc	pc, r0, sl, asr #17
   35ffc:	b	ff273f8c <ASN1_generate_nconf@plt+0xff2599ec>
   36000:	svc	0x0090f7e1
   36004:	andcs	r4, r0, r5, lsl #12
   36008:	bl	c73f98 <ASN1_generate_nconf@plt+0xc599f8>
   3600c:	stmdacs	r0, {r2, r9, sl, lr}
   36010:	mvnshi	pc, r1
   36014:	bne	471890 <ASN1_generate_nconf@plt+0x4572f0>
   36018:			; <UNDEFINED> instruction: 0xf7e14628
   3601c:	ldrbmi	lr, [r2], -r0, ror #21
   36020:	strtmi	r4, [r0], -r9, lsr #12
   36024:	bl	17f3fb8 <ASN1_generate_nconf@plt+0x17d9a18>
   36028:	vsub.i8	d18, d0, d0
   3602c:	strtmi	r8, [r8], -sp, lsr #15
   36030:	cdp	7, 11, cr15, cr4, cr3, {7}
   36034:	bcs	a743b8 <ASN1_generate_nconf@plt+0xa59e18>
   36038:	bne	a743bc <ASN1_generate_nconf@plt+0xa59e1c>
   3603c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   36040:			; <UNDEFINED> instruction: 0xf7e34479
   36044:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
   36048:	rsbshi	pc, r3, r1
   3604c:			; <UNDEFINED> instruction: 0xf7e44621
   36050:	strmi	lr, [r5], -r8, lsr #21
   36054:			; <UNDEFINED> instruction: 0xf0002800
   36058:			; <UNDEFINED> instruction: 0x46208673
   3605c:	cdp	7, 14, cr15, cr12, cr0, {7}
   36060:	ldrtmi	r6, [r8], -fp, ror #16
   36064:	ldmvs	r9, {r1, r3, r4, fp, sp, lr}
   36068:	svc	0x009ef7e2
   3606c:	ldrmi	r2, [sl], -r0, lsl #6
   36070:	ldrtmi	r2, [r8], -fp, lsl #2
   36074:	cdp	7, 6, cr15, cr12, cr3, {7}
   36078:			; <UNDEFINED> instruction: 0xf7e04628
   3607c:			; <UNDEFINED> instruction: 0xf44fef32
   36080:	ldrtmi	r5, [r1], -r0, lsl #4
   36084:			; <UNDEFINED> instruction: 0xf7e34638
   36088:			; <UNDEFINED> instruction: 0xf1b0e8ce
   3608c:	vmull.s8	q8, d0, d0
   36090:	blge	1d97b14 <ASN1_generate_nconf@plt+0x1d7d574>
   36094:			; <UNDEFINED> instruction: 0xf50dad78
   36098:	ldmdbge	r6!, {r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr}^
   3609c:			; <UNDEFINED> instruction: 0xf8cd4618
   360a0:	strtmi	ip, [fp], -r0
   360a4:	andvs	r4, r6, r2, asr r6
   360a8:	streq	lr, [ip], #-2822	; 0xfffff4fa
   360ac:	ldrls	r9, [sp], #-289	; 0xfffffedf
   360b0:	andls	r9, r5, r7, lsl #8
   360b4:	cdp	7, 13, cr15, cr14, cr2, {7}
   360b8:			; <UNDEFINED> instruction: 0xf0402820
   360bc:			; <UNDEFINED> instruction: 0xf8da8679
   360c0:	blcs	4420c8 <ASN1_generate_nconf@plt+0x427b28>
   360c4:	ldrbthi	pc, [r4], -r0, asr #32	; <UNPREDICTABLE>
   360c8:	stmdbls	r1!, {r0, r2, r8, r9, fp, ip, pc}
   360cc:	ldmdavs	fp, {r0, r2, r3, r4, sl, fp, ip, pc}
   360d0:	bne	ff910100 <ASN1_generate_nconf@plt+0xff8f5b60>
   360d4:	vrshr.s64	d20, d3, #64
   360d8:	stcls	6, cr8, [r5], {107}	; 0x6b
   360dc:	andls	r4, r0, #45088768	; 0x2b00000
   360e0:	tstls	sp, r2, asr r6
   360e4:			; <UNDEFINED> instruction: 0xf7e24620
   360e8:	stmdacs	r0, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
   360ec:	ldrbhi	pc, [r0], -r0, asr #32	; <UNPREDICTABLE>
   360f0:	ldrdcc	pc, [r0], -sl
   360f4:			; <UNDEFINED> instruction: 0xf0402b02
   360f8:	ldmdbls	sp, {r0, r1, r3, r6, r9, sl, pc}
   360fc:	stmdals	r7, {r1, r5, fp, sp, lr}
   36100:	bne	fe050134 <ASN1_generate_nconf@plt+0xfe035b94>
   36104:	vrshr.s64	d20, d8, #64
   36108:	bl	d7a1c <ASN1_generate_nconf@plt+0xbd47c>
   3610c:	bls	1f9120 <ASN1_generate_nconf@plt+0x1deb80>
   36110:	tstls	sp, fp, lsr #12
   36114:	andeq	lr, ip, r2, lsr #23
   36118:	stmdals	r5, {ip, pc}
   3611c:			; <UNDEFINED> instruction: 0xf8c04652
   36120:			; <UNDEFINED> instruction: 0xf7e2c000
   36124:	stmdacs	r0!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
   36128:	ldrhi	pc, [fp], -r0, asr #32
   3612c:	blcs	10501e0 <ASN1_generate_nconf@plt+0x1035c40>
   36130:	ldrhi	pc, [r7], -r0, asr #32
   36134:	ldrdcc	pc, [r0], -sl
   36138:	blcs	65c5b4 <ASN1_generate_nconf@plt+0x642014>
   3613c:	ldrhi	pc, [r1], -r0, asr #32
   36140:	ldrbmi	r9, [r2], -r5, lsl #22
   36144:	tstls	sp, r7, lsl #24
   36148:			; <UNDEFINED> instruction: 0x462b6818
   3614c:	bne	85d568 <ASN1_generate_nconf@plt+0x842fc8>
   36150:	strtmi	r9, [r8], -r0
   36154:	cdp	7, 8, cr15, cr14, cr2, {7}
   36158:			; <UNDEFINED> instruction: 0xf0402800
   3615c:			; <UNDEFINED> instruction: 0xf8da8647
   36160:	blcs	2c2168 <ASN1_generate_nconf@plt+0x2a7bc8>
   36164:	strbhi	pc, [r2], -r0, asr #32	; <UNPREDICTABLE>
   36168:	stmdavs	fp, {r0, r2, r3, r4, r8, fp, ip, pc}
   3616c:			; <UNDEFINED> instruction: 0xf0002b00
   36170:	stmdavs	sl!, {r0, r2, r3, r4, r5, r9, sl, pc}
   36174:	beq	f100c <ASN1_generate_nconf@plt+0xd6a6c>
   36178:	vqrshl.u8	q2, <illegal reg q1.5>, q0
   3617c:			; <UNDEFINED> instruction: 0x46018637
   36180:	ldcpl	0, cr14, [r4], {3}
   36184:	b	1142190 <ASN1_generate_nconf@plt+0x1127bf0>
   36188:	addmi	r2, r3, #1073741824	; 0x40000000
   3618c:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   36190:	vaddw.s8	<illegal reg q12.5>, q0, d17
   36194:	rsble	r8, r5, fp, lsr r6
   36198:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3619c:			; <UNDEFINED> instruction: 0xf8df4646
   361a0:	bls	87c4c8 <ASN1_generate_nconf@plt+0x861f28>
   361a4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   361a8:			; <UNDEFINED> instruction: 0xf8dd4479
   361ac:			; <UNDEFINED> instruction: 0xf8dd8018
   361b0:	ldmdavs	r8, {r2, r3, r4, r6, ip, pc}
   361b4:	bl	cf413c <ASN1_generate_nconf@plt+0xcd9b9c>
   361b8:			; <UNDEFINED> instruction: 0xf7e3e143
   361bc:	strcs	lr, [r0, #-2414]	; 0xfffff692
   361c0:	cdp	7, 11, cr15, cr0, cr1, {7}
   361c4:			; <UNDEFINED> instruction: 0x46044639
   361c8:	b	fe1f4154 <ASN1_generate_nconf@plt+0xfe1d9bb4>
   361cc:	andpl	pc, r0, #1325400064	; 0x4f000000
   361d0:			; <UNDEFINED> instruction: 0x46204631
   361d4:	ldc	7, cr15, [r8], #900	; 0x384
   361d8:	stcle	8, cr2, [r3, #-4]
   361dc:	blcs	8d42b0 <ASN1_generate_nconf@plt+0x8b9d10>
   361e0:	ldrhi	pc, [r9], r0
   361e4:	mrscs	r2, (UNDEF: 59)
   361e8:			; <UNDEFINED> instruction: 0x4620461a
   361ec:	ldc	7, cr15, [r0, #908]!	; 0x38c
   361f0:			; <UNDEFINED> instruction: 0xf7e24620
   361f4:	strtmi	lr, [r0], -r6, asr #22
   361f8:	ldcl	7, cr15, [r0, #908]	; 0x38c
   361fc:			; <UNDEFINED> instruction: 0xf8dfb955
   36200:			; <UNDEFINED> instruction: 0xf8df3854
   36204:			; <UNDEFINED> instruction: 0xf85b1868
   36208:	ldrbtmi	sl, [r9], #-3
   3620c:	ldrdeq	pc, [r0], -sl
   36210:	bl	174198 <ASN1_generate_nconf@plt+0x159bf8>
   36214:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   36218:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   3621c:	b	ffff41a4 <ASN1_generate_nconf@plt+0xfffd9c04>
   36220:	andpl	pc, r0, #1325400064	; 0x4f000000
   36224:			; <UNDEFINED> instruction: 0x46384631
   36228:	svc	0x00fcf7e2
   3622c:			; <UNDEFINED> instruction: 0x93211e03
   36230:			; <UNDEFINED> instruction: 0x81a1f2c0
   36234:	movwcs	r9, #2593	; 0xa21
   36238:	ldrtpl	r2, [r3], #2561	; 0xa01
   3623c:	cmnhi	r1, r0, asr #6	; <UNPREDICTABLE>
   36240:	ldrtmi	r2, [r1], -r2, lsl #4
   36244:			; <UNDEFINED> instruction: 0xf7e04648
   36248:			; <UNDEFINED> instruction: 0x4648ef7a
   3624c:			; <UNDEFINED> instruction: 0xf8c0f017
   36250:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   36254:	strbmi	r2, [r8], -r2, lsl #4
   36258:			; <UNDEFINED> instruction: 0xf7e34479
   3625c:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   36260:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   36264:			; <UNDEFINED> instruction: 0xb1ab9b47
   36268:			; <UNDEFINED> instruction: 0xf7e14640
   3626c:	teqlt	r8, r6, ror r8
   36270:			; <UNDEFINED> instruction: 0xf7e14640
   36274:			; <UNDEFINED> instruction: 0xf7e2e872
   36278:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   3627c:	addshi	pc, lr, r0, asr #32
   36280:	ubfxcc	pc, pc, #17, #21
   36284:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   36288:			; <UNDEFINED> instruction: 0xf7e2b120
   3628c:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   36290:	addshi	pc, r4, r0, asr #32
   36294:			; <UNDEFINED> instruction: 0xee09991c
   36298:	vmov	s16, r7
   3629c:	ldmib	sp, {r4, r9, fp, ip, pc}^
   362a0:	movwcs	r9, #1828	; 0x724
   362a4:	tstls	sp, r1, lsl #4
   362a8:	bvs	fe471ad0 <ASN1_generate_nconf@plt+0xfe457530>
   362ac:			; <UNDEFINED> instruction: 0x17ccf8df
   362b0:			; <UNDEFINED> instruction: 0xf8cd461c
   362b4:			; <UNDEFINED> instruction: 0x4615b01c
   362b8:			; <UNDEFINED> instruction: 0x46924479
   362bc:			; <UNDEFINED> instruction: 0x4693461e
   362c0:	bne	fe471af4 <ASN1_generate_nconf@plt+0xfe457554>
   362c4:	sbfxne	pc, pc, #17, #25
   362c8:	ldrbtmi	r9, [r9], #-808	; 0xfffffcd8
   362cc:			; <UNDEFINED> instruction: 0x93229326
   362d0:	bne	471b08 <ASN1_generate_nconf@plt+0x457568>
   362d4:	movwcs	r4, #1610	; 0x64a
   362d8:	tstcs	r0, r1, lsl #6
   362dc:			; <UNDEFINED> instruction: 0xf8422b20
   362e0:	mvnsle	r1, r4, lsl #22
   362e4:			; <UNDEFINED> instruction: 0x460b463a
   362e8:	tstcs	r0, r1, lsl #6
   362ec:			; <UNDEFINED> instruction: 0xf8422b20
   362f0:	mvnsle	r1, r4, lsl #22
   362f4:			; <UNDEFINED> instruction: 0xf7e34640
   362f8:	stmdacs	r0, {r2, r4, r6, r8, fp, sp, lr, pc}
   362fc:	subshi	pc, pc, #64	; 0x40
   36300:	movwls	r2, #21248	; 0x5300
   36304:			; <UNDEFINED> instruction: 0xf7e04640
   36308:			; <UNDEFINED> instruction: 0x4603ecde
   3630c:			; <UNDEFINED> instruction: 0xf0002800
   36310:	blls	796964 <ASN1_generate_nconf@plt+0x77c3c4>
   36314:	blls	11e29c8 <ASN1_generate_nconf@plt+0x11c8428>
   36318:			; <UNDEFINED> instruction: 0xf0402b00
   3631c:			; <UNDEFINED> instruction: 0xf8df817f
   36320:	strbmi	r3, [r1], -r4, ror #14
   36324:	ldrbtmi	r9, [fp], #-2588	; 0xfffff5e4
   36328:			; <UNDEFINED> instruction: 0xf7fd6818
   3632c:	blls	5751b0 <ASN1_generate_nconf@plt+0x55ac10>
   36330:	blcs	503a4 <ASN1_generate_nconf@plt+0x35e04>
   36334:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   36338:	blcs	5cff0 <ASN1_generate_nconf@plt+0x42a50>
   3633c:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
   36340:			; <UNDEFINED> instruction: 0xf1bb931c
   36344:			; <UNDEFINED> instruction: 0xf0000f00
   36348:			; <UNDEFINED> instruction: 0x464084d6
   3634c:	stc	7, cr15, [r6, #-900]	; 0xfffffc7c
   36350:			; <UNDEFINED> instruction: 0xf0002800
   36354:	movwcs	r8, #1232	; 0x4d0
   36358:			; <UNDEFINED> instruction: 0x4640931d
   3635c:	stmdb	r0!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36360:			; <UNDEFINED> instruction: 0xf0402800
   36364:	cfcmpd	r8, mvd8, mvd4
   36368:	vst1.8	{d17-d18}, [pc :64], r0
   3636c:	strbmi	r6, [r0], -r0, lsl #5
   36370:	stcl	7, cr15, [r6, #900]	; 0x384
   36374:	strbmi	r4, [r0], -r1, lsl #12
   36378:			; <UNDEFINED> instruction: 0xf7e39105
   3637c:	stmdbls	r5, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   36380:	stmiale	r7!, {r1, r3, fp, sp}
   36384:			; <UNDEFINED> instruction: 0xf853a302
   36388:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   3638c:	svclt	0x00004718
   36390:	andeq	r0, r0, pc, lsr #18
   36394:	andeq	r0, r0, r5, lsl #18
   36398:	andeq	r0, r0, r5, lsl r8
   3639c:	andeq	r0, r0, r9, ror #17
   363a0:	andeq	r0, r0, r1, asr #17
   363a4:	andeq	r0, r0, r9, lsl #17
   363a8:	andeq	r0, r0, r9, ror #15
   363ac:			; <UNDEFINED> instruction: 0xffffff45
   363b0:			; <UNDEFINED> instruction: 0xffffff45
   363b4:	andeq	r0, r0, r1, asr #15
   363b8:	andeq	r0, r0, r5, lsl #18
   363bc:			; <UNDEFINED> instruction: 0x16c8f8df
   363c0:	ldrbtmi	r9, [r9], #-2119	; 0xfffff7b9
   363c4:	bl	fff74350 <ASN1_generate_nconf@plt+0xfff59db0>
   363c8:			; <UNDEFINED> instruction: 0xf0002800
   363cc:			; <UNDEFINED> instruction: 0xf50d80c0
   363d0:	vldmdbge	r8!, {s15-s252}
   363d4:	andslt	pc, r4, sp, asr #17
   363d8:	ldrbmi	r4, [r3], ip, lsr #12
   363dc:	ldmdbls	r2, {r1, r7, r9, sl, lr}
   363e0:	vst1.16	{d20-d22}, [pc :64], fp
   363e4:	ldrbmi	r5, [r0], -r0, lsl #4
   363e8:	bl	2f437c <ASN1_generate_nconf@plt+0x2d9ddc>
   363ec:	ldmdbls	r2, {r0, r2, r9, sl, lr}
   363f0:			; <UNDEFINED> instruction: 0xf8db4623
   363f4:	strbmi	r2, [r0], -r0
   363f8:	ldc	7, cr15, [r2], {227}	; 0xe3
   363fc:	stmdacs	r0, {r0, r9, sl, lr}
   36400:	addshi	pc, ip, r0, asr #32
   36404:			; <UNDEFINED> instruction: 0xf7e34640
   36408:	stmdacs	r3, {r5, r7, r9, sl, fp, sp, lr, pc}
   3640c:	adchi	pc, pc, r0, lsl #6
   36410:	stclle	8, cr2, [ip], #4
   36414:			; <UNDEFINED> instruction: 0x363cf8df
   36418:			; <UNDEFINED> instruction: 0xf8dd4646
   3641c:			; <UNDEFINED> instruction: 0xf8dfb014
   36420:			; <UNDEFINED> instruction: 0xf8dd166c
   36424:			; <UNDEFINED> instruction: 0xf85b8018
   36428:	ldrbtmi	r5, [r9], #-3
   3642c:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   36430:			; <UNDEFINED> instruction: 0xf7e06828
   36434:			; <UNDEFINED> instruction: 0x4650e9f4
   36438:	ldc	7, cr15, [r0], #908	; 0x38c
   3643c:			; <UNDEFINED> instruction: 0xf7e46828
   36440:	ldcls	8, cr14, [ip, #-104]	; 0xffffff98
   36444:	movwls	r2, #21249	; 0x5301
   36448:	movwls	sl, #31609	; 0x7b79
   3644c:			; <UNDEFINED> instruction: 0xf0402d00
   36450:	ldrtmi	r8, [r0], -r9, lsr #1
   36454:			; <UNDEFINED> instruction: 0xf7fd2401
   36458:			; <UNDEFINED> instruction: 0x4630faf3
   3645c:	cdp	7, 2, cr15, cr0, cr3, {7}
   36460:			; <UNDEFINED> instruction: 0xf7e24621
   36464:	bls	23111c <ASN1_generate_nconf@plt+0x216b7c>
   36468:			; <UNDEFINED> instruction: 0xa090f8dd
   3646c:	msrne	CPSR_, #-1610612732	; 0xa0000004
   36470:	movweq	pc, #29376	; 0x72c0	; <UNPREDICTABLE>
   36474:	subsvs	r2, r3, r0, lsl #10
   36478:			; <UNDEFINED> instruction: 0x46c3465b
   3647c:	mulsvs	r5, r8, r6
   36480:			; <UNDEFINED> instruction: 0xf8439b1f
   36484:	ldrmi	r5, [r9, #3844]	; 0xf04
   36488:	blls	4aac7c <ASN1_generate_nconf@plt+0x4906dc>
   3648c:			; <UNDEFINED> instruction: 0xf7e36818
   36490:	blls	4b22e0 <ASN1_generate_nconf@plt+0x497d40>
   36494:	blls	210500 <ASN1_generate_nconf@plt+0x1f5f60>
   36498:	andseq	pc, pc, #1
   3649c:	movwcs	r9, #768	; 0x300
   364a0:	vmoveq.16	d17[0], lr
   364a4:	cdpeq	0, 1, cr15, cr15, cr14, {0}
   364a8:			; <UNDEFINED> instruction: 0xf1cebf58
   364ac:	blx	136cb4 <ASN1_generate_nconf@plt+0x11c714>
   364b0:	ldrmi	pc, [sl], -r2, lsl #28
   364b4:	mcrrne	6, 8, r4, r8, cr4
   364b8:	eorne	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   364bc:	tsteq	r1, lr, asr #20
   364c0:	eorne	pc, ip, sl, asr #16
   364c4:			; <UNDEFINED> instruction: 0xf7e24651
   364c8:	stmdacs	r0, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
   364cc:	cdp	13, 1, cr13, cr11, cr8, {0}
   364d0:	vst1.8	{d17-d18}, [pc :64], r0
   364d4:	ldrtmi	r5, [r8], -r0, lsl #4
   364d8:	cdp	7, 10, cr15, cr4, cr2, {7}
   364dc:	stclle	8, cr2, [pc], {0}
   364e0:	ldrtmi	r4, [r0], -r3, asr #12
   364e4:			; <UNDEFINED> instruction: 0x469b46d8
   364e8:	ldcl	7, cr15, [sl, #908]	; 0x38c
   364ec:	stmia	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   364f0:	bllt	feb744f4 <ASN1_generate_nconf@plt+0xfeb59f54>
   364f4:	bcs	fe471d64 <ASN1_generate_nconf@plt+0xfe4577c4>
   364f8:			; <UNDEFINED> instruction: 0xf8df4646
   364fc:			; <UNDEFINED> instruction: 0xf8dd1594
   36500:			; <UNDEFINED> instruction: 0xf8dd8018
   36504:	ldrbtmi	r9, [r9], #-92	; 0xffffffa4
   36508:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   3650c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36510:	andls	r2, r5, r1
   36514:	ldmdavs	r8, {r2, r3, r4, r8, sl, fp, ip, pc}
   36518:	stmib	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3651c:	movwls	sl, #31609	; 0x7b79
   36520:			; <UNDEFINED> instruction: 0xf8dfe794
   36524:			; <UNDEFINED> instruction: 0x46461570
   36528:	bcs	fe471d98 <ASN1_generate_nconf@plt+0xfe4577f8>
   3652c:			; <UNDEFINED> instruction: 0x8018f8dd
   36530:			; <UNDEFINED> instruction: 0xf8dd4479
   36534:			; <UNDEFINED> instruction: 0xf8df905c
   36538:			; <UNDEFINED> instruction: 0xe7e7351c
   3653c:			; <UNDEFINED> instruction: 0xf47f2d00
   36540:	ldrbmi	sl, [r0], -lr, asr #30
   36544:			; <UNDEFINED> instruction: 0xb014f8dd
   36548:	stc	7, cr15, [r8], #-908	; 0xfffffc74
   3654c:			; <UNDEFINED> instruction: 0xf8dfe6a2
   36550:	strbmi	r3, [r6], -r4, lsl #10
   36554:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   36558:			; <UNDEFINED> instruction: 0x8018f8dd
   3655c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36560:			; <UNDEFINED> instruction: 0xf8dd4479
   36564:	ldmdavs	r8, {r2, r3, r4, r6, ip, pc}
   36568:	ldmdb	r8, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3656c:	stmdacs	r9, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   36570:	svcge	0x003df43f
   36574:			; <UNDEFINED> instruction: 0xf8dfe74e
   36578:	andcs	r3, r1, #220, 8	; 0xdc000000
   3657c:	strbmi	r9, [r6], -r5, lsl #4
   36580:	ldrne	pc, [r8, #-2271]	; 0xfffff721
   36584:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36588:			; <UNDEFINED> instruction: 0xf8dd4479
   3658c:	ldmdavs	r8, {r3, r4, pc}
   36590:	stmdb	r4, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36594:	bllt	16f4598 <ASN1_generate_nconf@plt+0x16d9ff8>
   36598:			; <UNDEFINED> instruction: 0xf7e34640
   3659c:	mcrrne	13, 8, lr, r3, cr2
   365a0:	strbt	r9, [r1], #803	; 0x323
   365a4:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   365a8:	bls	747e74 <ASN1_generate_nconf@plt+0x72d8d4>
   365ac:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   365b0:	blx	17745ac <ASN1_generate_nconf@plt+0x175a00c>
   365b4:			; <UNDEFINED> instruction: 0xf8dfe74d
   365b8:			; <UNDEFINED> instruction: 0xf8df34ec
   365bc:	ldrbtmi	r1, [fp], #-1260	; 0xfffffb14
   365c0:	ldrbtmi	r9, [r9], #-2604	; 0xfffff5d4
   365c4:			; <UNDEFINED> instruction: 0xb01cf8dd
   365c8:	bcc	90630 <ASN1_generate_nconf@plt+0x76090>
   365cc:	andcs	r9, r0, #44, 4	; 0xc0000002
   365d0:			; <UNDEFINED> instruction: 0xf7e0921c
   365d4:	strbmi	lr, [r0], -r4, lsr #18
   365d8:	bls	471e40 <ASN1_generate_nconf@plt+0x4578a0>
   365dc:	blx	c745d8 <ASN1_generate_nconf@plt+0xc5a038>
   365e0:			; <UNDEFINED> instruction: 0xf7e34640
   365e4:			; <UNDEFINED> instruction: 0x4640eaf4
   365e8:	bvs	fe471e50 <ASN1_generate_nconf@plt+0xfe4578b0>
   365ec:	ldcl	7, cr15, [r8, #-908]	; 0xfffffc74
   365f0:	stmda	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   365f4:	stmdals	r7, {r0, r1, r3, sl, sp, lr, pc}
   365f8:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   365fc:	bne	fe471e64 <ASN1_generate_nconf@plt+0xfe4578c4>
   36600:	stmiapl	r3, {r0, r5, r9, fp, ip, pc}^
   36604:			; <UNDEFINED> instruction: 0xf7e26818
   36608:	blls	b71950 <ASN1_generate_nconf@plt+0xb573b0>
   3660c:	bicsle	r2, r2, r0, lsl #22
   36610:			; <UNDEFINED> instruction: 0x461a9b14
   36614:	andsvs	r9, r3, ip, lsr #22
   36618:			; <UNDEFINED> instruction: 0xe692931c
   3661c:			; <UNDEFINED> instruction: 0xf8df9a07
   36620:			; <UNDEFINED> instruction: 0xf8df3434
   36624:	ldmpl	r3, {r3, r7, sl, ip}^
   36628:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3662c:	svc	0x00d6f7e0
   36630:			; <UNDEFINED> instruction: 0xf01a4640
   36634:			; <UNDEFINED> instruction: 0xe672f853
   36638:	tstcs	ip, r2, lsl #12
   3663c:			; <UNDEFINED> instruction: 0xf7e34640
   36640:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
   36644:	mcrge	4, 3, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   36648:			; <UNDEFINED> instruction: 0xf7e04640
   3664c:	andcc	lr, r1, r6, lsr fp
   36650:	mrcge	4, 2, APSR_nzcv, cr15, cr15, {3}
   36654:	svceq	0x0000f1bb
   36658:	adcshi	pc, r4, #64	; 0x40
   3665c:	tstls	sp, #67108864	; 0x4000000
   36660:			; <UNDEFINED> instruction: 0xf0402d00
   36664:	blls	196fd4 <ASN1_generate_nconf@plt+0x17ca34>
   36668:	stmdals	r3!, {r1, r3, r4, r5, r9, sl, lr}
   3666c:	movwls	r4, #1609	; 0x649
   36670:			; <UNDEFINED> instruction: 0xf7e22300
   36674:	stmdacs	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   36678:	adchi	pc, ip, r0, asr #5
   3667c:			; <UNDEFINED> instruction: 0xf7e24640
   36680:	strexlt	lr, r0, [r0]
   36684:	mrscs	r2, (UNDEF: 122)
   36688:			; <UNDEFINED> instruction: 0x4640461a
   3668c:	b	274620 <ASN1_generate_nconf@plt+0x25a080>
   36690:	stcle	8, cr2, [r8, #-0]
   36694:	bls	209658 <ASN1_generate_nconf@plt+0x1ef0b8>
   36698:	ldrne	pc, [r4], #-2271	; 0xfffff721
   3669c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   366a0:			; <UNDEFINED> instruction: 0xf7e06818
   366a4:			; <UNDEFINED> instruction: 0x4640e8bc
   366a8:	ldcl	7, cr15, [sl], #908	; 0x38c
   366ac:	cdp	7, 8, cr15, cr2, cr3, {7}
   366b0:	strbmi	r4, [r0], -r3, lsl #12
   366b4:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   366b8:			; <UNDEFINED> instruction: 0xf7e39205
   366bc:	andcs	lr, r1, #61952	; 0xf200
   366c0:			; <UNDEFINED> instruction: 0xf0004241
   366c4:			; <UNDEFINED> instruction: 0xf001031f
   366c8:	svclt	0x0058011f
   366cc:	blx	c7000 <ASN1_generate_nconf@plt+0xaca60>
   366d0:	bls	1b32e4 <ASN1_generate_nconf@plt+0x198d44>
   366d4:	movwls	r4, #20499	; 0x5013
   366d8:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   366dc:	stc2l	0, cr15, [r2], #-84	; 0xffffffac
   366e0:	cdp	7, 6, cr15, cr8, cr3, {7}
   366e4:	eorcs	pc, r0, r7, asr r8	; <UNPREDICTABLE>
   366e8:			; <UNDEFINED> instruction: 0xf015922e
   366ec:	andcs	pc, r1, #23296	; 0x5b00
   366f0:			; <UNDEFINED> instruction: 0xf0004241
   366f4:			; <UNDEFINED> instruction: 0xf001031f
   366f8:	svclt	0x0058011f
   366fc:	blx	c7030 <ASN1_generate_nconf@plt+0xaca90>
   36700:	bls	bf3314 <ASN1_generate_nconf@plt+0xbd8d74>
   36704:			; <UNDEFINED> instruction: 0xf0404213
   36708:	strbmi	r8, [r0], -r6, ror #1
   3670c:	stcl	7, cr15, [r8], {227}	; 0xe3
   36710:	cdp	7, 5, cr15, cr0, cr3, {7}
   36714:	strbmi	r4, [r0], -r3, lsl #12
   36718:	eorcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   3671c:			; <UNDEFINED> instruction: 0xf7e39205
   36720:	andcs	lr, r1, #192, 24	; 0xc000
   36724:			; <UNDEFINED> instruction: 0xf0034243
   36728:			; <UNDEFINED> instruction: 0xf000011f
   3672c:	svclt	0x0058031f
   36730:	blx	c7064 <ASN1_generate_nconf@plt+0xacac4>
   36734:	bls	1b3348 <ASN1_generate_nconf@plt+0x198da8>
   36738:	movwls	r4, #20499	; 0x5013
   3673c:	mrcge	4, 0, APSR_nzcv, cr3, cr15, {3}
   36740:	stc2	0, cr15, [r4], #-84	; 0xffffffac
   36744:	cdp	7, 3, cr15, cr6, cr3, {7}
   36748:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   3674c:			; <UNDEFINED> instruction: 0xf015922e
   36750:	andcs	pc, r1, #7424	; 0x1d00
   36754:			; <UNDEFINED> instruction: 0xf0004241
   36758:			; <UNDEFINED> instruction: 0xf001031f
   3675c:	svclt	0x0058011f
   36760:	blx	c7094 <ASN1_generate_nconf@plt+0xacaf4>
   36764:	bls	bf3378 <ASN1_generate_nconf@plt+0xbd8dd8>
   36768:			; <UNDEFINED> instruction: 0xf43f4213
   3676c:	blls	15e1e40 <ASN1_generate_nconf@plt+0x15c78a0>
   36770:			; <UNDEFINED> instruction: 0xf0402b00
   36774:	ldmdals	r2, {r0, r1, r3, r7, pc}
   36778:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   3677c:	ldc2	0, cr15, [lr], {21}
   36780:	stccs	6, cr4, [r0], {4}
   36784:	blls	c2a978 <ASN1_generate_nconf@plt+0xc103d8>
   36788:	cmple	pc, r0, lsl #22
   3678c:	ldcle	12, cr2, [sl, #-0]
   36790:	bls	b9d3e0 <ASN1_generate_nconf@plt+0xb82e40>
   36794:	blcs	1494808 <ASN1_generate_nconf@plt+0x147a268>
   36798:	bcs	6aba4 <ASN1_generate_nconf@plt+0x50604>
   3679c:	blcs	14eac70 <ASN1_generate_nconf@plt+0x14d06d0>
   367a0:	bcs	6abac <ASN1_generate_nconf@plt+0x5060c>
   367a4:			; <UNDEFINED> instruction: 0xf003d147
   367a8:	blcs	12f772c <ASN1_generate_nconf@plt+0x12dd18c>
   367ac:	bcs	6abb8 <ASN1_generate_nconf@plt+0x50618>
   367b0:			; <UNDEFINED> instruction: 0xf04fd150
   367b4:	strcs	r0, [r1, #-2560]	; 0xfffff600
   367b8:	addge	pc, r8, sp, asr #17
   367bc:	blge	1eafdec <ASN1_generate_nconf@plt+0x1e9584c>
   367c0:	mrscs	r2, (UNDEF: 105)
   367c4:	movwls	r4, #22080	; 0x5640
   367c8:	stmdb	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   367cc:			; <UNDEFINED> instruction: 0xf43f2800
   367d0:	ldr	sl, [r7, #3479]	; 0xd97
   367d4:	blmi	fe8080f4 <ASN1_generate_nconf@plt+0xfe7edb54>
   367d8:	blhi	1f0f54 <ASN1_generate_nconf@plt+0x1d69b4>
   367dc:	andls	r2, r5, #268435456	; 0x10000000
   367e0:	andls	sl, r7, #495616	; 0x79000
   367e4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   367e8:	bvc	472054 <ASN1_generate_nconf@plt+0x457ab4>
   367ec:	ldmdavs	ip, {r0, r2, r3, r4, r8, sl, fp, ip, pc}
   367f0:	stcl	7, cr15, [r2, #-908]!	; 0xfffffc74
   367f4:			; <UNDEFINED> instruction: 0xf8dd49af
   367f8:	ldrbtmi	r9, [r9], #-92	; 0xffffffa4
   367fc:	strtmi	r6, [r0], -r2, lsl #16
   36800:	stmda	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36804:	strbmi	lr, [r6], -r2, lsr #12
   36808:	ldmib	sp, {r1, r4, r7, r8, r9, fp, lr}^
   3680c:	bge	1e9942c <ASN1_generate_nconf@plt+0x1e7ee8c>
   36810:	stmibmi	r9!, {r0, r1, r2, r9, ip, pc}
   36814:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36818:	mrc	4, 0, r4, cr9, cr9, {3}
   3681c:	vldrls	s14, [sp, #-64]	; 0xffffffc0
   36820:			; <UNDEFINED> instruction: 0xf8dd6818
   36824:			; <UNDEFINED> instruction: 0xf7df905c
   36828:			; <UNDEFINED> instruction: 0xe60feffa
   3682c:	stcls	3, cr2, [pc, #-0]	; 36834 <ASN1_generate_nconf@plt+0x1c294>
   36830:			; <UNDEFINED> instruction: 0x9322469a
   36834:	bls	22fd74 <ASN1_generate_nconf@plt+0x2157d4>
   36838:	blmi	fe1bf840 <ASN1_generate_nconf@plt+0xfe1a52a0>
   3683c:	ldmibmi	pc, {r1, r5, r7, r9, sl, lr}	; <UNPREDICTABLE>
   36840:	ldmpl	r3, {r0, r8, sl, sp}^
   36844:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   36848:	svc	0x00e8f7df
   3684c:			; <UNDEFINED> instruction: 0xf7e24640
   36850:	ldr	lr, [pc, #-2216]!	; 35fb0 <ASN1_generate_nconf@plt+0x1ba10>
   36854:	strcs	r9, [r0], #-2567	; 0xfffff5f9
   36858:			; <UNDEFINED> instruction: 0x46a24b7e
   3685c:	strcs	r4, [r1, #-2456]	; 0xfffff668
   36860:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   36864:			; <UNDEFINED> instruction: 0xf7df6818
   36868:	blls	4f27d8 <ASN1_generate_nconf@plt+0x4d8238>
   3686c:	ldmdavc	r9, {r6, r9, sl, lr}
   36870:	movteq	pc, #45473	; 0xb1a1	; <UNPREDICTABLE>
   36874:	cmpmi	r9, r9, asr r2
   36878:	svc	0x00e2f7e0
   3687c:	cfstr32ls	mvfx14, [pc, #-168]!	; 367dc <ASN1_generate_nconf@plt+0x1c23c>
   36880:	sbcle	r2, r0, r0, lsl #26
   36884:	strls	r4, [r9, #-1698]!	; 0xfffff95e
   36888:	str	r9, [r3, #-1058]!	; 0xfffffbde
   3688c:	vst2.8	{d25-d26}, [pc :64], r2
   36890:			; <UNDEFINED> instruction: 0xf0155180
   36894:	blls	1b56e8 <ASN1_generate_nconf@plt+0x19b148>
   36898:			; <UNDEFINED> instruction: 0x4604461a
   3689c:	ldmdbls	r2, {r0, r2, sp, lr, pc}
   368a0:	movwcc	r5, #7369	; 0x1cc9
   368a4:	svclt	0x0008290a
   368a8:	adcmi	r3, r3, #268435456	; 0x10000000
   368ac:			; <UNDEFINED> instruction: 0xf8dddbf7
   368b0:	cdpne	0, 6, cr12, cr3, cr8, {2}
   368b4:	and	r2, fp, sp, lsl #2
   368b8:	andpl	pc, r3, ip, lsl r8	; <UNPREDICTABLE>
   368bc:	andeq	lr, r3, ip, lsl #22
   368c0:	vstrcs	d3, [sl, #-4]
   368c4:	svclt	0x00025485
   368c8:			; <UNDEFINED> instruction: 0xf1023401
   368cc:	strpl	r3, [r1], #767	; 0x2ff
   368d0:	ble	ffc814d8 <ASN1_generate_nconf@plt+0xffc66f38>
   368d4:	mrc	7, 0, lr, cr8, cr5, {2}
   368d8:	bls	a45120 <ASN1_generate_nconf@plt+0xa2ab80>
   368dc:	ldmne	r8, {r1, r2, r5, r8, fp, ip, pc}
   368e0:	blx	1ef293e <ASN1_generate_nconf@plt+0x1ed839e>
   368e4:	ldcle	8, cr2, [r7, #-0]
   368e8:	bls	a5d588 <ASN1_generate_nconf@plt+0xa42fe8>
   368ec:			; <UNDEFINED> instruction: 0x93261a1b
   368f0:	strmi	r2, [r2], #-2816	; 0xfffff500
   368f4:	svclt	0x00dc9228
   368f8:			; <UNDEFINED> instruction: 0xf04f2600
   368fc:	strbt	r0, [r9], #2817	; 0xb01
   36900:			; <UNDEFINED> instruction: 0x46229b12
   36904:	strbmi	r9, [r0], -r2, lsr #18
   36908:			; <UNDEFINED> instruction: 0xf7e01859
   3690c:	strmi	lr, [r1], -r6, lsl #27
   36910:	tstls	r5, r0, asr #12
   36914:	ldc	7, cr15, [r8], {227}	; 0xe3
   36918:	stmdacs	sl, {r0, r2, r8, fp, ip, pc}
   3691c:	ldclge	6, cr15, [sl], {63}	; 0x3f
   36920:			; <UNDEFINED> instruction: 0xf853a302
   36924:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   36928:	svclt	0x00004718
   3692c:	andeq	r0, r0, sp, asr #3
   36930:	andeq	r0, r0, r9, ror #6
   36934:	strdeq	r0, [r0], -fp
   36938:	andeq	r0, r0, r5, ror #1
   3693c:	ldrdeq	r0, [r0], -r5
   36940:	andeq	r0, r0, r7, ror r0
   36944:	andeq	r0, r0, sp, rrx
   36948:			; <UNDEFINED> instruction: 0xfffff9a9
   3694c:			; <UNDEFINED> instruction: 0xfffff9a9
   36950:	andeq	r0, r0, r1, asr r0
   36954:	andeq	r0, r0, r9, ror #6
   36958:	bge	1e896c8 <ASN1_generate_nconf@plt+0x1e6f128>
   3695c:			; <UNDEFINED> instruction: 0x4646495a
   36960:	ldmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   36964:	ldrbtmi	r8, [r9], #-2822	; 0xfffff4fa
   36968:	bvc	4721d4 <ASN1_generate_nconf@plt+0x457c34>
   3696c:	ldcls	8, cr6, [sp, #-96]	; 0xffffffa0
   36970:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   36974:			; <UNDEFINED> instruction: 0xf7df9207
   36978:	strb	lr, [r7, #-3922]!	; 0xfffff0ae
   3697c:			; <UNDEFINED> instruction: 0xf04f4b53
   36980:	ldmdbmi	r3, {r9, fp}^
   36984:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   36988:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3698c:	svc	0x0046f7df
   36990:			; <UNDEFINED> instruction: 0xf0164640
   36994:	ldr	pc, [sp], #3165	; 0xc5d
   36998:			; <UNDEFINED> instruction: 0x4625b9f4
   3699c:	beq	b2ae0 <ASN1_generate_nconf@plt+0x98540>
   369a0:	movwmi	lr, #50328	; 0xc498
   369a4:			; <UNDEFINED> instruction: 0x4646d0f9
   369a8:	ldmib	sp, {r1, r3, r5, r8, r9, fp, lr}^
   369ac:	andcs	r8, r1, #6144	; 0x1800
   369b0:	bge	1e9b1cc <ASN1_generate_nconf@plt+0x1e80c2c>
   369b4:			; <UNDEFINED> instruction: 0xf85b9207
   369b8:	cdp	0, 1, cr3, cr9, cr3, {0}
   369bc:	vldrls	s14, [sp, #-64]	; 0xffffffc0
   369c0:			; <UNDEFINED> instruction: 0xf7e3681c
   369c4:	stmdbmi	r3, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
   369c8:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   369cc:	stmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   369d0:			; <UNDEFINED> instruction: 0xf7df4620
   369d4:	ldr	lr, [r9, #-3876]!	; 0xfffff0dc
   369d8:			; <UNDEFINED> instruction: 0x46464b3f
   369dc:	andcs	r4, r0, #1032192	; 0xfc000
   369e0:	ldmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   369e4:	ldrbtmi	r8, [r9], #-2822	; 0xfffff4fa
   369e8:	ldmdavs	r8, {r0, r2, r9, ip, pc}
   369ec:			; <UNDEFINED> instruction: 0xee19aa79
   369f0:	vldrls	s14, [sp, #-64]	; 0xffffffc0
   369f4:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   369f8:			; <UNDEFINED> instruction: 0xf7df9207
   369fc:	str	lr, [r5, #-3856]!	; 0xfffff0f0
   36a00:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}
   36a04:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   36a08:			; <UNDEFINED> instruction: 0xf7df6818
   36a0c:	strbt	lr, [r1], #-3848	; 0xfffff0f8
   36a10:			; <UNDEFINED> instruction: 0xf04f4b35
   36a14:	ldmdbmi	r5!, {r9, fp}
   36a18:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   36a1c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   36a20:	mrc	7, 7, APSR_nzcv, cr12, cr15, {6}
   36a24:	blmi	cefb84 <ASN1_generate_nconf@plt+0xcd55e4>
   36a28:	ldmdbmi	r2!, {r8, sl, sp}
   36a2c:	ldrbtmi	r4, [fp], #-1582	; 0xfffff9d2
   36a30:	bleq	b2b74 <ASN1_generate_nconf@plt+0x985d4>
   36a34:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   36a38:	mrc	7, 7, APSR_nzcv, cr0, cr15, {6}
   36a3c:	svclt	0x0000e44a
   36a40:	ldrdeq	sl, [r4], -sl	; <UNPREDICTABLE>
   36a44:	andeq	r7, r2, r8, asr #23
   36a48:	andeq	r8, r2, r4, ror r0
   36a4c:	andeq	r0, r5, r6, lsr #21
   36a50:	andeq	r0, r5, ip, lsl #19
   36a54:	andeq	r1, r0, r0, lsr #11
   36a58:	andeq	r7, r2, r2, lsr sl
   36a5c:	andeq	ip, r1, lr, asr #14
   36a60:	andeq	fp, r1, r2, lsr #20
   36a64:	strdeq	sl, [r2], -r4
   36a68:			; <UNDEFINED> instruction: 0x00027db0
   36a6c:	andeq	r7, r2, lr, asr #16
   36a70:	andeq	r7, r2, sl, ror r8
   36a74:	andeq	r0, r3, ip, ror #22
   36a78:	andeq	r0, r5, r4, lsr #12
   36a7c:	andeq	r7, r2, r8, asr #28
   36a80:	ldrdeq	r7, [r2], -r2
   36a84:	andeq	r0, r5, r2, lsl #11
   36a88:	andeq	sp, r1, lr, asr #10
   36a8c:	andeq	r7, r2, r6, ror fp
   36a90:	andeq	r7, r2, r2, ror #15
   36a94:	andeq	r7, r2, ip, lsr #18
   36a98:	andeq	r7, r2, r0, lsr #20
   36a9c:	andeq	r7, r2, r0, lsr #10
   36aa0:	strdeq	r0, [r5], -ip
   36aa4:	andeq	r0, r5, sl, ror #5
   36aa8:	andeq	r7, r2, r2, lsl sl
   36aac:	muleq	r2, r4, r9
   36ab0:	andeq	r7, r2, r2, ror #20
   36ab4:	strdeq	r7, [r2], -lr
   36ab8:	andeq	r7, r2, ip, asr #16
   36abc:	andeq	r7, r2, r0, lsr #17
   36ac0:	muleq	r2, r2, r8
   36ac4:	andeq	pc, r4, r8, asr #30
   36ac8:	strdeq	r7, [r2], -lr
   36acc:	andeq	pc, r4, r2, lsr #30
   36ad0:	muleq	r2, r0, r6
   36ad4:	andeq	r7, r2, r8, lsl #13
   36ad8:	andeq	pc, r4, r8, asr #29
   36adc:	andeq	r7, r2, r2, ror #12
   36ae0:	andeq	pc, r4, r4, lsr #29
   36ae4:	andeq	r7, r2, r2, lsr r6
   36ae8:	andeq	pc, r4, lr, lsl #29
   36aec:	andeq	r7, r2, ip, ror #11
   36af0:	andeq	pc, r4, sl, ror lr	; <UNPREDICTABLE>
   36af4:	strdeq	r7, [r2], -r4
   36af8:	stmdbcs	r0, {r1, r5, r8, r9, fp, ip, pc}
   36afc:	streq	lr, [r1], #-2980	; 0xfffff45c
   36b00:			; <UNDEFINED> instruction: 0x9322440b
   36b04:	addhi	pc, r1, r0, asr #6
   36b08:	svclt	0x00cd2c00
   36b0c:			; <UNDEFINED> instruction: 0xf04f4682
   36b10:	strmi	r0, [r5], -r1, lsl #20
   36b14:			; <UNDEFINED> instruction: 0xf7ff2501
   36b18:			; <UNDEFINED> instruction: 0x4640bbdd
   36b1c:	b	ff074ab0 <ASN1_generate_nconf@plt+0xff05a510>
   36b20:	strbmi	r4, [r0], -r3, lsl #12
   36b24:			; <UNDEFINED> instruction: 0xf7e3932e
   36b28:			; <UNDEFINED> instruction: 0xf7e3eabc
   36b2c:	blls	bf1c44 <ASN1_generate_nconf@plt+0xbd76a4>
   36b30:			; <UNDEFINED> instruction: 0xf003425a
   36b34:			; <UNDEFINED> instruction: 0xf002011f
   36b38:			; <UNDEFINED> instruction: 0xf04f021f
   36b3c:	svclt	0x00580301
   36b40:	addmi	r4, fp, r1, asr r2
   36b44:	eorcs	pc, r0, r7, asr r8	; <UNPREDICTABLE>
   36b48:			; <UNDEFINED> instruction: 0xf8474313
   36b4c:	str	r3, [sl, #32]
   36b50:	ldccc	8, cr15, [r0, #892]!	; 0x37c
   36b54:	ldcne	8, cr15, [r0, #892]!	; 0x37c
   36b58:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   36b5c:			; <UNDEFINED> instruction: 0xf7df6818
   36b60:			; <UNDEFINED> instruction: 0x4640ee5e
   36b64:	blx	1d72bc6 <ASN1_generate_nconf@plt+0x1d58626>
   36b68:			; <UNDEFINED> instruction: 0x0605ea5a
   36b6c:	strcs	sp, [r1, #-294]	; 0xfffffeda
   36b70:			; <UNDEFINED> instruction: 0x46ab46b2
   36b74:	bllt	febf4b78 <ASN1_generate_nconf@plt+0xfebda5d8>
   36b78:	ldccc	8, cr15, [r0, #892]	; 0x37c
   36b7c:			; <UNDEFINED> instruction: 0xf8df4646
   36b80:	andcs	r1, r0, #144, 26	; 0x2400
   36b84:	ldmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   36b88:	ldrbtmi	r8, [r9], #-2822	; 0xfffff4fa
   36b8c:	ldmdavs	r8, {r0, r2, r9, ip, pc}
   36b90:			; <UNDEFINED> instruction: 0xee19aa79
   36b94:	vldrls	s14, [sp, #-64]	; 0xffffffc0
   36b98:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   36b9c:			; <UNDEFINED> instruction: 0xf7df9207
   36ba0:	ldrb	lr, [r3], #-3646	; 0xfffff1c2
   36ba4:	stclcc	8, cr15, [ip, #-892]!	; 0xfffffc84
   36ba8:	stclne	8, cr15, [ip, #-892]!	; 0xfffffc84
   36bac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   36bb0:			; <UNDEFINED> instruction: 0xf7df6818
   36bb4:	b	16f248c <ASN1_generate_nconf@plt+0x16d7eec>
   36bb8:	sbcsle	r0, r8, r5, lsl #12
   36bbc:			; <UNDEFINED> instruction: 0x260046b3
   36bc0:	bllt	fe274bc4 <ASN1_generate_nconf@plt+0xfe25a624>
   36bc4:			; <UNDEFINED> instruction: 0xf7e14640
   36bc8:			; <UNDEFINED> instruction: 0xf8cde8ca
   36bcc:	stmdacs	r0, {r2, r4, r5, r6, ip, sp, pc}
   36bd0:	blge	ff133dd4 <ASN1_generate_nconf@plt+0xff119834>
   36bd4:			; <UNDEFINED> instruction: 0xf7e34640
   36bd8:	strmi	lr, [r3], -r4, ror #20
   36bdc:			; <UNDEFINED> instruction: 0x932e4640
   36be0:	b	17f4b74 <ASN1_generate_nconf@plt+0x17da5d4>
   36be4:	bl	ff9f4b78 <ASN1_generate_nconf@plt+0xff9da5d8>
   36be8:	subsmi	r9, sl, #47104	; 0xb800
   36bec:	tsteq	pc, r3	; <UNPREDICTABLE>
   36bf0:	andseq	pc, pc, #2
   36bf4:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   36bf8:	subsmi	fp, r1, #88, 30	; 0x160
   36bfc:			; <UNDEFINED> instruction: 0xf859408b
   36c00:	tstmi	r3, #32
   36c04:	eorcc	pc, r0, r9, asr #16
   36c08:	strbmi	lr, [r6], -sl, lsr #10
   36c0c:	blhi	1f1388 <ASN1_generate_nconf@plt+0x1d6de8>
   36c10:	movwls	r2, #21249	; 0x5301
   36c14:	ldmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36c18:	bl	13f4bac <ASN1_generate_nconf@plt+0x13da60c>
   36c1c:			; <UNDEFINED> instruction: 0xf8df4646
   36c20:	ldmib	sp, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp}^
   36c24:	vnmls.f64	d8, d9, d6
   36c28:	vldrls	s14, [sp, #-64]	; 0xffffffc0
   36c2c:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   36c30:	andls	r6, r5, #131072	; 0x20000
   36c34:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36c38:	blls	11d0ca0 <ASN1_generate_nconf@plt+0x11b6700>
   36c3c:			; <UNDEFINED> instruction: 0xf8dfb193
   36c40:	ldrbtmi	r1, [r9], #-3296	; 0xfffff320
   36c44:	stcl	7, cr15, [sl], {224}	; 0xe0
   36c48:	movwls	sl, #31609	; 0x7b79
   36c4c:	bllt	ffff4c50 <ASN1_generate_nconf@plt+0xfffda6b0>
   36c50:	ldclcc	8, cr15, [r0], {223}	; 0xdf
   36c54:	bne	4724cc <ASN1_generate_nconf@plt+0x457f2c>
   36c58:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   36c5c:	ldcl	7, cr15, [lr, #892]	; 0x37c
   36c60:	bllt	e74c64 <ASN1_generate_nconf@plt+0xe5a6c4>
   36c64:	stclne	8, cr15, [r0], {223}	; 0xdf
   36c68:	bls	1a1a54 <ASN1_generate_nconf@plt+0x1874b4>
   36c6c:	movwls	r4, #29817	; 0x7479
   36c70:	ldcl	7, cr15, [r4, #892]	; 0x37c
   36c74:	bllt	ffaf4c78 <ASN1_generate_nconf@plt+0xffada6d8>
   36c78:	ldccc	8, cr15, [r0], #892	; 0x37c
   36c7c:	beq	72dc0 <ASN1_generate_nconf@plt+0x58820>
   36c80:	stcne	8, cr15, [ip], #892	; 0x37c
   36c84:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   36c88:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   36c8c:	stcl	7, cr15, [r6, #892]	; 0x37c
   36c90:	bllt	874c94 <ASN1_generate_nconf@plt+0x85a6f4>
   36c94:			; <UNDEFINED> instruction: 0xf8df4646
   36c98:	ldmib	sp, {r2, r7, sl, fp, ip, sp}^
   36c9c:	andcs	r8, r1, #6144	; 0x1800
   36ca0:	bge	1e9b4bc <ASN1_generate_nconf@plt+0x1e80f1c>
   36ca4:			; <UNDEFINED> instruction: 0xf85b9207
   36ca8:	cdp	0, 1, cr3, cr9, cr3, {0}
   36cac:	vldrls	s14, [sp, #-64]	; 0xffffffc0
   36cb0:			; <UNDEFINED> instruction: 0xf8dd6818
   36cb4:			; <UNDEFINED> instruction: 0xf7e3905c
   36cb8:			; <UNDEFINED> instruction: 0xf7ffebde
   36cbc:	stmdbcs	r0, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, pc}
   36cc0:	strmi	sp, [r3], r3, lsr #27
   36cc4:			; <UNDEFINED> instruction: 0x91262601
   36cc8:			; <UNDEFINED> instruction: 0xf7ff9028
   36ccc:	movwcs	fp, #2819	; 0xb03
   36cd0:	ldrmi	r2, [sl], -sl, asr #2
   36cd4:			; <UNDEFINED> instruction: 0xf7e24640
   36cd8:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   36cdc:	blge	1134ae0 <ASN1_generate_nconf@plt+0x111a540>
   36ce0:			; <UNDEFINED> instruction: 0xf8df9a07
   36ce4:	mrc	12, 0, r3, cr11, cr8, {1}
   36ce8:	ldmpl	r3, {r4, r7, r9, fp, ip}^
   36cec:			; <UNDEFINED> instruction: 0xf7df6818
   36cf0:			; <UNDEFINED> instruction: 0xf7ffed96
   36cf4:	blls	aa59dc <ASN1_generate_nconf@plt+0xa8b43c>
   36cf8:			; <UNDEFINED> instruction: 0xf01ab9c3
   36cfc:	andsle	r0, r5, r1, lsl #30
   36d00:			; <UNDEFINED> instruction: 0xf944f015
   36d04:			; <UNDEFINED> instruction: 0xf015901d
   36d08:			; <UNDEFINED> instruction: 0xf7e3f941
   36d0c:	ldmdbls	sp, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
   36d10:	submi	r2, sl, #67108864	; 0x4000000
   36d14:	tsteq	pc, r1	; <UNPREDICTABLE>
   36d18:	andseq	pc, pc, #2
   36d1c:	subsmi	fp, r1, #88, 30	; 0x160
   36d20:			; <UNDEFINED> instruction: 0xf859408b
   36d24:	tstmi	r3, #32
   36d28:	eorcc	pc, r0, r9, asr #16
   36d2c:			; <UNDEFINED> instruction: 0xf0402e00
   36d30:			; <UNDEFINED> instruction: 0xf1bb839b
   36d34:			; <UNDEFINED> instruction: 0xf0400f00
   36d38:			; <UNDEFINED> instruction: 0xf8cd83ae
   36d3c:	str	fp, [pc], #116	; 36d44 <ASN1_generate_nconf@plt+0x1c7a4>
   36d40:	strbmi	r4, [r6], -r0, lsr #12
   36d44:			; <UNDEFINED> instruction: 0x8018f8dd
   36d48:	ldmda	r6!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36d4c:	blcc	ff3750d0 <ASN1_generate_nconf@plt+0xff35ab30>
   36d50:	blne	ff8750d4 <ASN1_generate_nconf@plt+0xff85ab34>
   36d54:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36d58:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   36d5c:	ldcl	7, cr15, [lr, #-892]	; 0xfffffc84
   36d60:			; <UNDEFINED> instruction: 0xf8dfe756
   36d64:			; <UNDEFINED> instruction: 0x46463bb8
   36d68:	blne	ff3750ec <ASN1_generate_nconf@plt+0xff35ab4c>
   36d6c:			; <UNDEFINED> instruction: 0x8018f8dd
   36d70:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36d74:			; <UNDEFINED> instruction: 0xf8dd4479
   36d78:	stmdavs	r0!, {r2, r3, r4, r6, ip, pc}
   36d7c:	stcl	7, cr15, [lr, #-892]	; 0xfffffc84
   36d80:	blne	fee75104 <ASN1_generate_nconf@plt+0xfee5ab64>
   36d84:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   36d88:	stcl	7, cr15, [r8, #-892]	; 0xfffffc84
   36d8c:	bllt	16b4d90 <ASN1_generate_nconf@plt+0x169a7f0>
   36d90:	blcc	fe275114 <ASN1_generate_nconf@plt+0xfe25ab74>
   36d94:			; <UNDEFINED> instruction: 0xf8df4646
   36d98:			; <UNDEFINED> instruction: 0xf8dd1ba8
   36d9c:			; <UNDEFINED> instruction: 0xf85b8018
   36da0:	ldrbtmi	r4, [r9], #-3
   36da4:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   36da8:			; <UNDEFINED> instruction: 0xf7df6820
   36dac:			; <UNDEFINED> instruction: 0xe7e7ed38
   36db0:	blcc	1a75134 <ASN1_generate_nconf@plt+0x1a5ab94>
   36db4:			; <UNDEFINED> instruction: 0xf8df4646
   36db8:			; <UNDEFINED> instruction: 0xf8dd1b8c
   36dbc:			; <UNDEFINED> instruction: 0xf85b8018
   36dc0:	ldrbtmi	r4, [r9], #-3
   36dc4:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   36dc8:			; <UNDEFINED> instruction: 0xf7df6820
   36dcc:	ldrb	lr, [r7, r8, lsr #26]
   36dd0:	blcc	1275154 <ASN1_generate_nconf@plt+0x125abb4>
   36dd4:			; <UNDEFINED> instruction: 0xf8df4646
   36dd8:			; <UNDEFINED> instruction: 0xf8dd1b70
   36ddc:			; <UNDEFINED> instruction: 0xf85b8018
   36de0:	ldrbtmi	r3, [r9], #-3
   36de4:			; <UNDEFINED> instruction: 0xf7df6818
   36de8:			; <UNDEFINED> instruction: 0xe711ed1a
   36dec:	blcc	b75170 <ASN1_generate_nconf@plt+0xb5abd0>
   36df0:			; <UNDEFINED> instruction: 0xf8df4646
   36df4:			; <UNDEFINED> instruction: 0xf8dd1b58
   36df8:			; <UNDEFINED> instruction: 0xf85b8018
   36dfc:	ldrbtmi	r4, [r9], #-3
   36e00:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   36e04:			; <UNDEFINED> instruction: 0xf7df6820
   36e08:	ldr	lr, [r9, sl, lsl #26]!
   36e0c:	blcc	375190 <ASN1_generate_nconf@plt+0x35abf0>
   36e10:			; <UNDEFINED> instruction: 0xf8dd4646
   36e14:			; <UNDEFINED> instruction: 0xf8dd905c
   36e18:			; <UNDEFINED> instruction: 0xf85b8018
   36e1c:	str	r4, [pc, r3]!
   36e20:	bl	ef4db0 <ASN1_generate_nconf@plt+0xeda810>
   36e24:	blge	a751a8 <ASN1_generate_nconf@plt+0xa5ac08>
   36e28:	ldmda	ip!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36e2c:	strcs	r4, [r0, #-1593]	; 0xfffff9c7
   36e30:			; <UNDEFINED> instruction: 0x460444fa
   36e34:	mrrc	7, 14, pc, r0, cr0	; <UNPREDICTABLE>
   36e38:	andpl	pc, r0, #1325400064	; 0x4f000000
   36e3c:			; <UNDEFINED> instruction: 0x46204631
   36e40:	cdp	7, 8, cr15, cr2, cr0, {7}
   36e44:	blne	3751c8 <ASN1_generate_nconf@plt+0x35ac28>
   36e48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   36e4c:	stcl	7, cr15, [r6], #892	; 0x37c
   36e50:	strtmi	r2, [r0], -r0, lsl #6
   36e54:	tstcs	fp, sl, lsl r6
   36e58:	svc	0x007af7e2
   36e5c:	andslt	pc, r4, sp, asr #17
   36e60:	and	r4, r2, fp, lsr #13
   36e64:	blcs	bd4f38 <ASN1_generate_nconf@plt+0xbba998>
   36e68:	vst4.8	{d29-d32}, [pc :64], r0
   36e6c:	ldrtmi	r5, [r1], -r0, lsl #4
   36e70:			; <UNDEFINED> instruction: 0xf7e04620
   36e74:	ldrbmi	lr, [r1], -sl, ror #28
   36e78:	ldrtmi	r4, [r0], -r5, lsl #12
   36e7c:	cdp	7, 8, cr15, cr10, cr1, {7}
   36e80:	svclt	0x00182800
   36e84:	bleq	b2fc8 <ASN1_generate_nconf@plt+0x98a28>
   36e88:	stclle	13, cr2, [fp], #4
   36e8c:	mrscs	r2, (UNDEF: 59)
   36e90:			; <UNDEFINED> instruction: 0x4620461a
   36e94:			; <UNDEFINED> instruction: 0xf8dd465d
   36e98:			; <UNDEFINED> instruction: 0xf7e2b014
   36e9c:	qsaxmi	lr, r0, sl
   36ea0:	stcl	7, cr15, [lr], #900	; 0x384
   36ea4:			; <UNDEFINED> instruction: 0xf7e24620
   36ea8:	ldmdblt	r5, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   36eac:	bcc	1b75230 <ASN1_generate_nconf@plt+0x1b5ac90>
   36eb0:	bne	fe975234 <ASN1_generate_nconf@plt+0xfe95ac94>
   36eb4:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36eb8:			; <UNDEFINED> instruction: 0xf8da4479
   36ebc:			; <UNDEFINED> instruction: 0xf7df0000
   36ec0:			; <UNDEFINED> instruction: 0xf8dfecae
   36ec4:			; <UNDEFINED> instruction: 0x46381a98
   36ec8:			; <UNDEFINED> instruction: 0xf7df4479
   36ecc:			; <UNDEFINED> instruction: 0xf44feca8
   36ed0:	ldrtmi	r5, [r1], -r0, lsl #4
   36ed4:			; <UNDEFINED> instruction: 0xf7e24638
   36ed8:	vmlane.f16	s28, s7, s13	; <UNPREDICTABLE>
   36edc:	vsubw.s8	<illegal reg q12.5>, q0, d17
   36ee0:	bls	8974d0 <ASN1_generate_nconf@plt+0x87cf30>
   36ee4:			; <UNDEFINED> instruction: 0xf8df2300
   36ee8:			; <UNDEFINED> instruction: 0x46301a78
   36eec:	ldrtpl	r4, [r3], #1145	; 0x479
   36ef0:	cdp	7, 5, cr15, cr0, cr1, {7}
   36ef4:			; <UNDEFINED> instruction: 0xf47f2800
   36ef8:			; <UNDEFINED> instruction: 0xf8dfa9b5
   36efc:	strbmi	r1, [r6], -r8, ror #20
   36f00:	bcs	fe472770 <ASN1_generate_nconf@plt+0xfe4581d0>
   36f04:			; <UNDEFINED> instruction: 0x8018f8dd
   36f08:			; <UNDEFINED> instruction: 0xf8dd4479
   36f0c:			; <UNDEFINED> instruction: 0xf8df905c
   36f10:			; <UNDEFINED> instruction: 0xf7ff3a0c
   36f14:			; <UNDEFINED> instruction: 0x4630bafb
   36f18:	blx	16f2f78 <ASN1_generate_nconf@plt+0x16d89d8>
   36f1c:	bne	fe472798 <ASN1_generate_nconf@plt+0xfe4581f8>
   36f20:	ldrtmi	r2, [r0], -sl, lsl #4
   36f24:	ldmda	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36f28:	stmdacs	r0, {r0, r1, r4, r5, fp, ip, sp, lr}
   36f2c:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   36f30:			; <UNDEFINED> instruction: 0xf43f2b22
   36f34:			; <UNDEFINED> instruction: 0xf7ffa94b
   36f38:			; <UNDEFINED> instruction: 0xf8dfb955
   36f3c:	andcs	r1, r8, #44, 20	; 0x2c000
   36f40:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   36f44:			; <UNDEFINED> instruction: 0xf7e23138
   36f48:	movwcs	lr, #2096	; 0x830
   36f4c:	tstcs	fp, sl, lsl r6
   36f50:			; <UNDEFINED> instruction: 0xf7e24638
   36f54:			; <UNDEFINED> instruction: 0xf44feefe
   36f58:	strbmi	r5, [r9], -r0, lsl #4
   36f5c:			; <UNDEFINED> instruction: 0xf7e24638
   36f60:	stmdacs	r1, {r1, r5, r6, r8, fp, sp, lr, pc}
   36f64:			; <UNDEFINED> instruction: 0xf0409005
   36f68:			; <UNDEFINED> instruction: 0xf899822f
   36f6c:	blcs	1502f74 <ASN1_generate_nconf@plt+0x14e89d4>
   36f70:	ldmdbge	r8!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   36f74:			; <UNDEFINED> instruction: 0x4646ab79
   36f78:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   36f7c:			; <UNDEFINED> instruction: 0x8018f8dd
   36f80:	movwls	r9, #32028	; 0x7d1c
   36f84:	blt	18f4f88 <ASN1_generate_nconf@plt+0x18da9e8>
   36f88:	strbmi	r4, [r6], -r8, lsr #12
   36f8c:			; <UNDEFINED> instruction: 0x8018f8dd
   36f90:	svc	0x0004f7e2
   36f94:			; <UNDEFINED> instruction: 0xf7df4620
   36f98:			; <UNDEFINED> instruction: 0xf8daef50
   36f9c:			; <UNDEFINED> instruction: 0xf8df2000
   36fa0:	bcs	45598 <ASN1_generate_nconf@plt+0x2aff8>
   36fa4:	bicshi	pc, sl, r0, asr #6
   36fa8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36fac:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   36fb0:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   36fb4:	ldc	7, cr15, [r2], #-892	; 0xfffffc84
   36fb8:			; <UNDEFINED> instruction: 0xf7e2e62a
   36fbc:			; <UNDEFINED> instruction: 0xf8dfea6e
   36fc0:			; <UNDEFINED> instruction: 0xf8df39b0
   36fc4:			; <UNDEFINED> instruction: 0xee0859b0
   36fc8:	ldrbtmi	r9, [fp], #-2576	; 0xfffff5f0
   36fcc:	ldrbtmi	r4, [sp], #-1721	; 0xfffff947
   36fd0:	beq	73114 <ASN1_generate_nconf@plt+0x58b74>
   36fd4:	bcc	fe4727fc <ASN1_generate_nconf@plt+0xfe45825c>
   36fd8:	svc	0x00a4f7e0
   36fdc:	mcr	6, 0, r4, cr9, cr9, {1}
   36fe0:	vldmdbge	r8!, {s11-s26}
   36fe4:	strmi	r4, [r4], -pc, lsr #12
   36fe8:	bl	1df4f70 <ASN1_generate_nconf@plt+0x1dda9d0>
   36fec:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   36ff0:	blge	1e88878 <ASN1_generate_nconf@plt+0x1e6e2d8>
   36ff4:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
   36ff8:	ldc	7, cr15, [r0], {223}	; 0xdf
   36ffc:	ldrmi	r2, [sl], -r0, lsl #6
   37000:	strtmi	r2, [r0], -fp, lsl #2
   37004:	cdp	7, 10, cr15, cr4, cr2, {7}
   37008:			; <UNDEFINED> instruction: 0xf7e34640
   3700c:			; <UNDEFINED> instruction: 0xf8cde84a
   37010:			; <UNDEFINED> instruction: 0xf8ddb014
   37014:	mcrrne	0, 9, fp, r3, cr0
   37018:	ldrbmi	r9, [sl], -r3, lsr #6
   3701c:			; <UNDEFINED> instruction: 0xf8c72300
   37020:	movwcc	sl, #4096	; 0x1000
   37024:	blge	175134 <ASN1_generate_nconf@plt+0x15ab94>
   37028:	mvnsle	r2, r0, lsr #22
   3702c:			; <UNDEFINED> instruction: 0xf7e34640
   37030:			; <UNDEFINED> instruction: 0x4605e838
   37034:			; <UNDEFINED> instruction: 0xf7e34640
   37038:			; <UNDEFINED> instruction: 0xf7e3e834
   3703c:	rsbmi	lr, fp, #188, 18	; 0x2f0000
   37040:	tsteq	pc, #3	; <UNPREDICTABLE>
   37044:	andseq	pc, pc, #5
   37048:	subsmi	fp, sl, #88, 30	; 0x160
   3704c:	addsmi	r2, r5, r1, lsl #10
   37050:	ldrmi	r2, [sl], -r0, lsl #6
   37054:	eorne	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   37058:	stmdbls	r7, {r0, r2, r3, r4, r8, ip, pc}
   3705c:	andge	pc, r4, r1, asr #17
   37060:	movwmi	r9, #55581	; 0xd91d
   37064:	eorpl	pc, r0, fp, asr #16
   37068:	cmncs	r4, r7, lsl #26
   3706c:	strtmi	r4, [ip], r0, lsr #12
   37070:			; <UNDEFINED> instruction: 0xf8cc2508
   37074:			; <UNDEFINED> instruction: 0xf7e25000
   37078:	strmi	lr, [r3], -ip, ror #28
   3707c:	strmi	fp, [r2], -r0, asr #18
   37080:	strtmi	r2, [r0], -sl, lsl #2
   37084:	cdp	7, 6, cr15, cr4, cr2, {7}
   37088:	stmdacs	r0, {r0, r1, r9, sl, lr}
   3708c:	bichi	pc, r6, r0
   37090:	andpl	pc, r0, #1325400064	; 0x4f000000
   37094:			; <UNDEFINED> instruction: 0x46204631
   37098:	ldcl	7, cr15, [r6, #-896]	; 0xfffffc80
   3709c:			; <UNDEFINED> instruction: 0x93211e03
   370a0:	mrc	13, 0, sp, cr8, cr11, {0}
   370a4:			; <UNDEFINED> instruction: 0x463a1a90
   370a8:			; <UNDEFINED> instruction: 0xf7df4630
   370ac:	stmdacs	r1, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   370b0:	ldmdavs	sp!, {r0, r1, r4, r8, ip, lr, pc}
   370b4:	bicne	pc, r3, #64, 4
   370b8:			; <UNDEFINED> instruction: 0xf000429d
   370bc:	vhsub.s8	d24, d0, d6
   370c0:	addsmi	r1, sp, #-1811939326	; 0x94000002
   370c4:	andhi	pc, r1, #0
   370c8:			; <UNDEFINED> instruction: 0x23b3f240
   370cc:			; <UNDEFINED> instruction: 0xf000429d
   370d0:	vrhadd.s8	q12, q8, q11
   370d4:	addsmi	r2, sp, #2013265922	; 0x78000002
   370d8:			; <UNDEFINED> instruction: 0x463dd19f
   370dc:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx15
   370e0:			; <UNDEFINED> instruction: 0xf8dd9a10
   370e4:	movwcs	fp, #20
   370e8:	ldrmi	r2, [sl], -fp, lsl #2
   370ec:			; <UNDEFINED> instruction: 0xf7e24620
   370f0:			; <UNDEFINED> instruction: 0x4620ee30
   370f4:	bl	ff175080 <ASN1_generate_nconf@plt+0xff15aae0>
   370f8:			; <UNDEFINED> instruction: 0xf7e24620
   370fc:	stmdavs	sl!, {r4, r6, r9, sl, fp, sp, lr, pc}
   37100:	orrscs	pc, lr, #64, 4
   37104:			; <UNDEFINED> instruction: 0xf43f429a
   37108:			; <UNDEFINED> instruction: 0xf8dfa8ad
   3710c:	andcs	r3, r1, #16, 16	; 0x100000
   37110:	strbmi	r9, [r6], -r5, lsl #4
   37114:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   37118:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3711c:			; <UNDEFINED> instruction: 0xf8dd4479
   37120:			; <UNDEFINED> instruction: 0xf8dd8018
   37124:	ldmdavs	r8, {r2, r3, r4, r6, ip, pc}
   37128:			; <UNDEFINED> instruction: 0xf7df9d1c
   3712c:			; <UNDEFINED> instruction: 0xf7ffeb78
   37130:	strtmi	fp, [r0], -sp, lsl #19
   37134:			; <UNDEFINED> instruction: 0xf8dd4646
   37138:			; <UNDEFINED> instruction: 0xf7df8018
   3713c:			; <UNDEFINED> instruction: 0xf8dfee7e
   37140:			; <UNDEFINED> instruction: 0xf8df37dc
   37144:			; <UNDEFINED> instruction: 0xf85b183c
   37148:	ldrbtmi	r3, [r9], #-3
   3714c:			; <UNDEFINED> instruction: 0xf7df6818
   37150:	ldrb	lr, [sp, #-2918]	; 0xfffff49a
   37154:	andpl	pc, r0, #1325400064	; 0x4f000000
   37158:	ldrtmi	r4, [r8], -r9, asr #12
   3715c:	stmda	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37160:	vmlal.s8	q9, d0, d0
   37164:	ldmdacs	r4, {r0, r1, r2, r5, r7, pc}
   37168:	addshi	pc, r8, r0, asr #6
   3716c:	mulcc	r0, r9, r8
   37170:	mulne	r1, r9, r8
   37174:	mulcs	r2, r9, r8
   37178:	bl	103d90 <ASN1_generate_nconf@plt+0xe97f0>
   3717c:	bl	ffd88 <ASN1_generate_nconf@plt+0xe57e8>
   37180:	addmi	r4, r3, #134217728	; 0x8000000
   37184:			; <UNDEFINED> instruction: 0xf899d15a
   37188:	blcs	2c31a0 <ASN1_generate_nconf@plt+0x2a8c00>
   3718c:	movwcs	sp, #20810	; 0x514a
   37190:	movwcc	lr, #4098	; 0x1002
   37194:	eorle	r4, pc, r3, lsl #5
   37198:	andcs	pc, r3, r9, lsl r8	; <UNPREDICTABLE>
   3719c:	mvnsle	r2, r0, lsl #20
   371a0:	andeq	pc, pc, #-1073741824	; 0xc0000000
   371a4:	ble	1b87bb4 <ASN1_generate_nconf@plt+0x1b6d614>
   371a8:	blvc	17482dc <ASN1_generate_nconf@plt+0x172dd3c>
   371ac:	cmple	sp, r0, lsl #24
   371b0:			; <UNDEFINED> instruction: 0x071a7bdb
   371b4:			; <UNDEFINED> instruction: 0xf8dfd54e
   371b8:	eorcs	r1, r4, #204, 14	; 0x3300000
   371bc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   371c0:			; <UNDEFINED> instruction: 0xf7e13114
   371c4:			; <UNDEFINED> instruction: 0x4623eef2
   371c8:	tstcs	fp, r2, lsr #12
   371cc:			; <UNDEFINED> instruction: 0xf7e24638
   371d0:			; <UNDEFINED> instruction: 0xf7ffedc0
   371d4:			; <UNDEFINED> instruction: 0xf8dfb847
   371d8:	andcs	r3, r1, #68, 14	; 0x1100000
   371dc:	strbmi	r9, [r6], -r5, lsl #4
   371e0:	sbfxne	pc, pc, #17, #5
   371e4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   371e8:			; <UNDEFINED> instruction: 0xf8dd4479
   371ec:	ldmdavs	r8, {r3, r4, pc}
   371f0:	bl	575174 <ASN1_generate_nconf@plt+0x55abd4>
   371f4:	stclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
   371f8:			; <UNDEFINED> instruction: 0x1790f8df
   371fc:			; <UNDEFINED> instruction: 0xf8dd4646
   37200:			; <UNDEFINED> instruction: 0xf8dd905c
   37204:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   37208:			; <UNDEFINED> instruction: 0x3710f8df
   3720c:	andcs	r9, r1, #28, 26	; 0x700
   37210:			; <UNDEFINED> instruction: 0xf85b9205
   37214:	bge	1e83228 <ASN1_generate_nconf@plt+0x1e68c88>
   37218:	ldmdavs	r8, {r0, r1, r2, r9, ip, pc}
   3721c:	b	ffff51a0 <ASN1_generate_nconf@plt+0xfffdac00>
   37220:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37224:			; <UNDEFINED> instruction: 0x1768f8df
   37228:			; <UNDEFINED> instruction: 0xf8dd4646
   3722c:			; <UNDEFINED> instruction: 0xf8dd905c
   37230:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   37234:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   37238:			; <UNDEFINED> instruction: 0xe7e89d1c
   3723c:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
   37240:			; <UNDEFINED> instruction: 0xf8dd4646
   37244:			; <UNDEFINED> instruction: 0xf8dd905c
   37248:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   3724c:			; <UNDEFINED> instruction: 0x36ccf8df
   37250:	bfi	r9, ip, #26, #3
   37254:			; <UNDEFINED> instruction: 0x1740f8df
   37258:			; <UNDEFINED> instruction: 0xf8dd4646
   3725c:			; <UNDEFINED> instruction: 0xf8dd905c
   37260:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   37264:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   37268:	bfi	r9, ip, (invalid: 26:16)
   3726c:			; <UNDEFINED> instruction: 0x172cf8df
   37270:			; <UNDEFINED> instruction: 0xf8dd4646
   37274:			; <UNDEFINED> instruction: 0xf8dd905c
   37278:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   3727c:			; <UNDEFINED> instruction: 0x369cf8df
   37280:	bfi	r9, ip, (invalid: 26:4)
   37284:			; <UNDEFINED> instruction: 0x1718f8df
   37288:			; <UNDEFINED> instruction: 0xf8dd4646
   3728c:			; <UNDEFINED> instruction: 0xf8dd905c
   37290:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   37294:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   37298:			; <UNDEFINED> instruction: 0xe7b89d1c
   3729c:			; <UNDEFINED> instruction: 0x1704f8df
   372a0:			; <UNDEFINED> instruction: 0xf8dd4646
   372a4:			; <UNDEFINED> instruction: 0xf8dd905c
   372a8:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   372ac:			; <UNDEFINED> instruction: 0x366cf8df
   372b0:			; <UNDEFINED> instruction: 0xe7ac9d1c
   372b4:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   372b8:			; <UNDEFINED> instruction: 0xf8dd4646
   372bc:			; <UNDEFINED> instruction: 0xf8dd905c
   372c0:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   372c4:			; <UNDEFINED> instruction: 0x3654f8df
   372c8:			; <UNDEFINED> instruction: 0xe7a09d1c
   372cc:	stmia	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   372d0:	cdp	7, 2, cr15, cr8, cr0, {7}
   372d4:			; <UNDEFINED> instruction: 0x46044639
   372d8:	ldmib	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   372dc:	strtmi	r9, [r0], -lr, lsl #22
   372e0:			; <UNDEFINED> instruction: 0x16c8f8df
   372e4:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   372e8:	b	fe67526c <ASN1_generate_nconf@plt+0xfe65accc>
   372ec:	ldrmi	r2, [sl], -r0, lsl #6
   372f0:	strtmi	r2, [r0], -fp, lsl #2
   372f4:	stc	7, cr15, [ip, #-904]!	; 0xfffffc78
   372f8:	vst1.8	{d20-d22}, [pc :128], r0
   372fc:	ldrtmi	r5, [r1], -r0, lsl #4
   37300:	stc	7, cr15, [r2], #-896	; 0xfffffc80
   37304:	strmi	r2, [r3], -fp, lsl #16
   37308:	bvc	d2e8a4 <ASN1_generate_nconf@plt+0xd14304>
   3730c:	eorle	r2, lr, r0, lsr #22
   37310:			; <UNDEFINED> instruction: 0x2608f8df
   37314:			; <UNDEFINED> instruction: 0xf8df4646
   37318:			; <UNDEFINED> instruction: 0xf8df3698
   3731c:			; <UNDEFINED> instruction: 0xf85b1698
   37320:	ldrbtmi	r0, [fp], #-2
   37324:			; <UNDEFINED> instruction: 0xf8dd4479
   37328:	bvs	ff6d7390 <ASN1_generate_nconf@plt+0xff6bcdf0>
   3732c:	stmdavs	r0, {r0, r8, r9, sp}
   37330:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   37334:	movwls	r9, #23836	; 0x5d1c
   37338:	b	1c752bc <ASN1_generate_nconf@plt+0x1c5ad1c>
   3733c:	mrscs	r2, (UNDEF: 59)
   37340:			; <UNDEFINED> instruction: 0x4620461a
   37344:	stc	7, cr15, [r4, #-904]	; 0xfffffc78
   37348:			; <UNDEFINED> instruction: 0xf7e14620
   3734c:			; <UNDEFINED> instruction: 0x4620ea9a
   37350:	stc	7, cr15, [r4, #-904]!	; 0xfffffc78
   37354:	movwls	sl, #31609	; 0x7b79
   37358:	ldmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3735c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37360:			; <UNDEFINED> instruction: 0x1654f8df
   37364:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   37368:	b	16752ec <ASN1_generate_nconf@plt+0x165ad4c>
   3736c:	bvc	1d304b4 <ASN1_generate_nconf@plt+0x1d15f14>
   37370:	suble	r2, r9, r2, lsr fp
   37374:	streq	pc, [r4, #2271]!	; 0x8df
   37378:	movweq	pc, #37126	; 0x9106	; <UNPREDICTABLE>
   3737c:			; <UNDEFINED> instruction: 0x263cf8df
   37380:			; <UNDEFINED> instruction: 0xf8df2501
   37384:			; <UNDEFINED> instruction: 0xf85b163c
   37388:	ldrbtmi	sl, [sl], #-0
   3738c:	bvs	ff4c8578 <ASN1_generate_nconf@plt+0xff4adfd8>
   37390:	ldrdeq	pc, [r0], -sl
   37394:	b	10f5318 <ASN1_generate_nconf@plt+0x10dad78>
   37398:	andpl	pc, r0, #1325400064	; 0x4f000000
   3739c:			; <UNDEFINED> instruction: 0x46204631
   373a0:	bl	ff4f5328 <ASN1_generate_nconf@plt+0xff4dad88>
   373a4:	ldclle	8, cr2, [r7], #8
   373a8:	mrscs	r2, (UNDEF: 59)
   373ac:	eorls	r4, r1, sl, lsl r6
   373b0:			; <UNDEFINED> instruction: 0xf7e24620
   373b4:	strtmi	lr, [r0], -lr, asr #25
   373b8:	b	18f5344 <ASN1_generate_nconf@plt+0x18dada4>
   373bc:			; <UNDEFINED> instruction: 0xf7e24620
   373c0:	stccs	12, cr14, [r2, #-952]	; 0xfffffc48
   373c4:	svcge	0x004ef43e
   373c8:			; <UNDEFINED> instruction: 0xf8dd4646
   373cc:			; <UNDEFINED> instruction: 0xf8dd905c
   373d0:			; <UNDEFINED> instruction: 0xf7ff8018
   373d4:			; <UNDEFINED> instruction: 0xf8dfb836
   373d8:	strbmi	r0, [r6], -r4, asr #10
   373dc:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   373e0:			; <UNDEFINED> instruction: 0x8018f8dd
   373e4:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   373e8:			; <UNDEFINED> instruction: 0xf8df447a
   373ec:	bvs	ff4bcb64 <ASN1_generate_nconf@plt+0xff4a25c4>
   373f0:	andcs	r9, r1, r6
   373f4:	ldrbtmi	r9, [r9], #-5
   373f8:			; <UNDEFINED> instruction: 0xf8dd9806
   373fc:	ldcls	0, cr9, [ip, #-368]	; 0xfffffe90
   37400:			; <UNDEFINED> instruction: 0xf7df6800
   37404:	ldr	lr, [r9, ip, lsl #20]
   37408:	strb	r2, [r5, r2, lsl #10]
   3740c:	strbmi	r4, [r6], -r8, lsr #12
   37410:			; <UNDEFINED> instruction: 0x8018f8dd
   37414:	stcl	7, cr15, [r2], {226}	; 0xe2
   37418:	bllt	ffef541c <ASN1_generate_nconf@plt+0xffedae7c>
   3741c:	tstcs	sl, r2, lsl #12
   37420:			; <UNDEFINED> instruction: 0xf7e24648
   37424:			; <UNDEFINED> instruction: 0x4603ec96
   37428:			; <UNDEFINED> instruction: 0xf47f2800
   3742c:	bls	222cf8 <ASN1_generate_nconf@plt+0x208758>
   37430:	andls	r4, r0, #93323264	; 0x5900000
   37434:	stmdals	r3!, {r1, r9, sl, lr}
   37438:	bl	ff4753c4 <ASN1_generate_nconf@plt+0xff45ae24>
   3743c:			; <UNDEFINED> instruction: 0xf73f2800
   37440:			; <UNDEFINED> instruction: 0xf8ddae27
   37444:	andcs	fp, r8, #20
   37448:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   3744c:			; <UNDEFINED> instruction: 0xf8df463d
   37450:			; <UNDEFINED> instruction: 0x464f157c
   37454:	bls	472cbc <ASN1_generate_nconf@plt+0x45871c>
   37458:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3745c:			; <UNDEFINED> instruction: 0xf8da4479
   37460:			; <UNDEFINED> instruction: 0xf7df0000
   37464:			; <UNDEFINED> instruction: 0xe63ee9dc
   37468:	ldc2	0, cr15, [ip, #80]	; 0x50
   3746c:			; <UNDEFINED> instruction: 0xf014901d
   37470:			; <UNDEFINED> instruction: 0xf7e2fd99
   37474:	ldmdbls	sp, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
   37478:	submi	r2, sl, #67108864	; 0x4000000
   3747c:	tsteq	pc, r1	; <UNPREDICTABLE>
   37480:	andseq	pc, pc, #2
   37484:	subsmi	fp, r1, #88, 30	; 0x160
   37488:			; <UNDEFINED> instruction: 0xf857408b
   3748c:	tstmi	r3, #32
   37490:	eorcc	pc, r0, r7, asr #16
   37494:	movwcs	lr, #1101	; 0x44d
   37498:			; <UNDEFINED> instruction: 0xf7ff931d
   3749c:			; <UNDEFINED> instruction: 0xf8ddbb9b
   374a0:			; <UNDEFINED> instruction: 0x463db014
   374a4:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   374a8:			; <UNDEFINED> instruction: 0xf8df464f
   374ac:	cfmul64	mvdx1, mvdx8, mvdx4
   374b0:			; <UNDEFINED> instruction: 0xf85b9a10
   374b4:	ldrbtmi	sl, [r9], #-3
   374b8:	ldrdeq	pc, [r0], -sl
   374bc:	stmib	lr!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   374c0:	ldrdeq	pc, [r0], -sl
   374c4:	svc	0x00d6f7e2
   374c8:	cfmsub32	mvax0, mvfx14, mvfx9, mvfx13
   374cc:			; <UNDEFINED> instruction: 0x46301a10
   374d0:	bl	187545c <ASN1_generate_nconf@plt+0x185aebc>
   374d4:			; <UNDEFINED> instruction: 0xf43f2800
   374d8:			; <UNDEFINED> instruction: 0xf8ddadf7
   374dc:			; <UNDEFINED> instruction: 0x4632b014
   374e0:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   374e4:			; <UNDEFINED> instruction: 0xf8df463d
   374e8:	strbmi	r1, [pc], -ip, ror #9
   374ec:	bls	472d54 <ASN1_generate_nconf@plt+0x4587b4>
   374f0:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   374f4:			; <UNDEFINED> instruction: 0xf8da4479
   374f8:			; <UNDEFINED> instruction: 0xf7df0000
   374fc:	ldrb	lr, [r2, #2448]!	; 0x990
   37500:			; <UNDEFINED> instruction: 0xf0002b06
   37504:			; <UNDEFINED> instruction: 0xf8df80ab
   37508:	ldrbtmi	r2, [sl], #-1232	; 0xfffffb30
   3750c:	blcs	5e1b0 <ASN1_generate_nconf@plt+0x43c10>
   37510:	adchi	pc, r1, r0
   37514:			; <UNDEFINED> instruction: 0xf8df9b27
   37518:	ldrtmi	r1, [r8], -r4, asr #9
   3751c:			; <UNDEFINED> instruction: 0xf7df4479
   37520:	vst2.16	{d30,d32}, [pc :256], lr
   37524:	ldrtmi	r5, [r1], -r0, lsl #4
   37528:			; <UNDEFINED> instruction: 0xf7e14638
   3752c:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   37530:			; <UNDEFINED> instruction: 0xf8dfdb78
   37534:	movwcs	r4, #1196	; 0x4ac
   37538:	strtpl	pc, [r8], #2271	; 0x8df
   3753c:	ldrtpl	r4, [r3], #-1148	; 0xfffffb84
   37540:	ands	r4, r0, sp, ror r4
   37544:	ldrtmi	r4, [r0], -r9, lsr #12
   37548:	bl	9754d4 <ASN1_generate_nconf@plt+0x95af34>
   3754c:	stmiblt	r0, {r1, r7, r9, sl, lr}
   37550:	andpl	pc, r0, #1325400064	; 0x4f000000
   37554:			; <UNDEFINED> instruction: 0x46384631
   37558:	cdp	7, 6, cr15, cr4, cr1, {7}
   3755c:			; <UNDEFINED> instruction: 0xf77f2800
   37560:			; <UNDEFINED> instruction: 0xf806af33
   37564:	strtmi	sl, [r1], -r0
   37568:			; <UNDEFINED> instruction: 0xf7e14630
   3756c:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
   37570:			; <UNDEFINED> instruction: 0xf8dfd0e8
   37574:			; <UNDEFINED> instruction: 0x46381474
   37578:			; <UNDEFINED> instruction: 0xf7df4479
   3757c:	vst2.16	{d30,d32}, [pc :64], r0
   37580:	strbmi	r5, [r9], -r0, lsl #4
   37584:			; <UNDEFINED> instruction: 0xf7e14638
   37588:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
   3758c:			; <UNDEFINED> instruction: 0xf8dfdb59
   37590:	strcs	r1, [r0], #-1116	; 0xfffffba4
   37594:	andmi	pc, r0, r9, lsl #16
   37598:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   3759c:	b	ffef5528 <ASN1_generate_nconf@plt+0xffedaf88>
   375a0:			; <UNDEFINED> instruction: 0xf43f2800
   375a4:	eorsvc	sl, r4, r1, lsl pc
   375a8:	mrclt	7, 2, APSR_nzcv, cr12, cr14, {7}
   375ac:	andpl	pc, r0, #1325400064	; 0x4f000000
   375b0:			; <UNDEFINED> instruction: 0x46384631
   375b4:	cdp	7, 3, cr15, cr6, cr1, {7}
   375b8:	strmi	r2, [r2], -r3, lsl #16
   375bc:	svcge	0x0004f47f
   375c0:	strtge	pc, [ip], #-2271	; 0xfffff721
   375c4:	ldrtmi	r9, [r0], -r5
   375c8:			; <UNDEFINED> instruction: 0xf10a44fa
   375cc:			; <UNDEFINED> instruction: 0xf7df0104
   375d0:	strmi	lr, [r4], -r4, asr #21
   375d4:			; <UNDEFINED> instruction: 0xf47f2800
   375d8:			; <UNDEFINED> instruction: 0xf10aaef7
   375dc:	bls	178a14 <ASN1_generate_nconf@plt+0x15e474>
   375e0:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
   375e4:			; <UNDEFINED> instruction: 0xf7e14638
   375e8:	strtmi	lr, [r9], -r0, ror #25
   375ec:	ldrtmi	r2, [r8], -r6, lsl #4
   375f0:	ldcl	7, cr15, [sl], {225}	; 0xe1
   375f4:	strtmi	r4, [r2], -r3, lsr #12
   375f8:	ldrtmi	r2, [r8], -fp, lsl #2
   375fc:	bl	fea7558c <ASN1_generate_nconf@plt+0xfea5afec>
   37600:	andpl	pc, r0, #1325400064	; 0x4f000000
   37604:			; <UNDEFINED> instruction: 0x46384631
   37608:	cdp	7, 0, cr15, cr12, cr1, {7}
   3760c:	strmi	r2, [r2], -r6, lsl #16
   37610:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
   37614:	ldrtmi	r4, [r0], -r9, lsr #12
   37618:	b	fe7f559c <ASN1_generate_nconf@plt+0xfe7daffc>
   3761c:			; <UNDEFINED> instruction: 0xf43e2800
   37620:	ldrb	sl, [r1], r1, lsr #28
   37624:	andcs	r4, r1, #193536	; 0x2f400
   37628:	strbmi	r9, [r6], -r5, lsl #4
   3762c:			; <UNDEFINED> instruction: 0xf85b49f1
   37630:	ldrbtmi	r3, [r9], #-3
   37634:			; <UNDEFINED> instruction: 0x8018f8dd
   37638:			; <UNDEFINED> instruction: 0xf7df6818
   3763c:			; <UNDEFINED> instruction: 0xf7fee8f0
   37640:	stmibmi	sp!, {r0, r2, r8, r9, fp, ip, sp, pc}^
   37644:			; <UNDEFINED> instruction: 0xf8dd4646
   37648:			; <UNDEFINED> instruction: 0xf8dd905c
   3764c:	ldrbtmi	r8, [r9], #-24	; 0xffffffe8
   37650:	vldrls	d4, [ip, #-712]	; 0xfffffd38
   37654:	blls	270dc8 <ASN1_generate_nconf@plt+0x256828>
   37658:	smmla	ip, fp, r8, r6
   3765c:	ldrbtmi	r4, [sl], #-2791	; 0xfffff519
   37660:	vst1.16	{d30}, [pc :64], r4
   37664:	ldrtmi	r5, [r1], -r0, lsl #4
   37668:			; <UNDEFINED> instruction: 0xf7e14638
   3766c:	stmibmi	r4!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
   37670:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   37674:	ldm	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37678:	andpl	pc, r0, #1325400064	; 0x4f000000
   3767c:	ldrtmi	r4, [r8], -r9, asr #12
   37680:	ldcl	7, cr15, [r0, #900]	; 0x384
   37684:			; <UNDEFINED> instruction: 0x93211e03
   37688:	stclge	6, cr15, [ip, #760]!	; 0x2f8
   3768c:	andcs	r4, r1, #166912	; 0x28c00
   37690:	strbmi	r9, [r6], -r5, lsl #4
   37694:			; <UNDEFINED> instruction: 0xf85b49db
   37698:	ldrbtmi	r3, [r9], #-3
   3769c:			; <UNDEFINED> instruction: 0x8018f8dd
   376a0:			; <UNDEFINED> instruction: 0xf7df6818
   376a4:			; <UNDEFINED> instruction: 0xf7fee8bc
   376a8:			; <UNDEFINED> instruction: 0xf7e1bad1
   376ac:			; <UNDEFINED> instruction: 0xf7e0eef6
   376b0:			; <UNDEFINED> instruction: 0x4639ec3a
   376b4:			; <UNDEFINED> instruction: 0xf7e04604
   376b8:	and	lr, r2, r0, lsl r8
   376bc:	blcs	b95a90 <ASN1_generate_nconf@plt+0xb7b4f0>
   376c0:	vst4.8	{d29,d31,d33,d35}, [pc], r7
   376c4:	ldrtmi	r5, [r1], -r0, lsl #4
   376c8:			; <UNDEFINED> instruction: 0xf7e04620
   376cc:	stmdacs	r3, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
   376d0:	blls	a2eaa8 <ASN1_generate_nconf@plt+0xa14508>
   376d4:			; <UNDEFINED> instruction: 0xf0002b00
   376d8:	blls	557a38 <ASN1_generate_nconf@plt+0x53d498>
   376dc:	ldmdavs	fp, {r0, r1, r2, r5, r9, fp, ip, pc}
   376e0:			; <UNDEFINED> instruction: 0xf0002b0c
   376e4:	stmibmi	r8, {r1, r3, r6, r7, pc}^
   376e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   376ec:	ldm	r6, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   376f0:			; <UNDEFINED> instruction: 0xf8df2300
   376f4:	tstcs	fp, r8, lsl r3
   376f8:			; <UNDEFINED> instruction: 0x4620461a
   376fc:			; <UNDEFINED> instruction: 0xf7e244fa
   37700:	strcs	lr, [r0, #-2856]	; 0xfffff4d8
   37704:	ldmvc	r3!, {r1, sp, lr, pc}^
   37708:	tstle	r1, sp, lsr #22
   3770c:	andpl	pc, r0, #1325400064	; 0x4f000000
   37710:			; <UNDEFINED> instruction: 0x46204631
   37714:	b	67569c <ASN1_generate_nconf@plt+0x65b0fc>
   37718:			; <UNDEFINED> instruction: 0x46034651
   3771c:			; <UNDEFINED> instruction: 0x93214630
   37720:	b	e756ac <ASN1_generate_nconf@plt+0xe5b10c>
   37724:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, pc}
   37728:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   3772c:	fstmiaxle	sl!, {d18}	;@ Deprecated
   37730:	mrscs	r2, (UNDEF: 59)
   37734:			; <UNDEFINED> instruction: 0x4620461a
   37738:	bl	2f56c8 <ASN1_generate_nconf@plt+0x2db128>
   3773c:			; <UNDEFINED> instruction: 0xf7e14620
   37740:	strtmi	lr, [r0], -r0, lsr #17
   37744:	bl	af56d4 <ASN1_generate_nconf@plt+0xadb134>
   37748:	blmi	1d65c64 <ASN1_generate_nconf@plt+0x1d4b6c4>
   3774c:			; <UNDEFINED> instruction: 0xf85b49b0
   37750:	ldrbtmi	sl, [r9], #-3
   37754:	ldrdeq	pc, [r0], -sl
   37758:	stmda	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3775c:	ldrbtmi	r4, [r9], #-2477	; 0xfffff653
   37760:			; <UNDEFINED> instruction: 0xf7e1e034
   37764:			; <UNDEFINED> instruction: 0xf7e0ee9a
   37768:			; <UNDEFINED> instruction: 0x4639ebde
   3776c:			; <UNDEFINED> instruction: 0xf7df4604
   37770:			; <UNDEFINED> instruction: 0xf44fefb4
   37774:	ldrtmi	r5, [r1], -r0, lsl #4
   37778:			; <UNDEFINED> instruction: 0xf7e04620
   3777c:	stmdacs	r3, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
   37780:	ldcle	6, cr4, [r4, #-20]	; 0xffffffec
   37784:	bl	feb75710 <ASN1_generate_nconf@plt+0xfeb5b170>
   37788:	stmdavs	r3, {r1, r4, r5, fp, ip, sp, lr}
   3778c:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   37790:	strble	r0, [lr, #1298]!	; 0x512
   37794:			; <UNDEFINED> instruction: 0xf8337872
   37798:	ldreq	r2, [r0, #-18]	; 0xffffffee
   3779c:	ldmvc	r2!, {r0, r3, r5, r6, r7, r8, sl, ip, lr, pc}
   377a0:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   377a4:	strble	r0, [r4, #1305]!	; 0x519
   377a8:	blcs	855b7c <ASN1_generate_nconf@plt+0x83b5dc>
   377ac:	movwcs	sp, #481	; 0x1e1
   377b0:	ldrmi	r2, [sl], -fp, lsl #2
   377b4:	strls	r4, [r1, #-1568]!	; 0xfffff9e0
   377b8:	b	ff2f5748 <ASN1_generate_nconf@plt+0xff2db1a8>
   377bc:			; <UNDEFINED> instruction: 0xf7e14620
   377c0:	strtmi	lr, [r0], -r0, ror #16
   377c4:	b	ffaf5754 <ASN1_generate_nconf@plt+0xffadb1b4>
   377c8:	ldrbtmi	r4, [r9], #-2451	; 0xfffff66d
   377cc:			; <UNDEFINED> instruction: 0xf7df4638
   377d0:	vst2.8	{d30-d31}, [pc :128], r6
   377d4:	strbmi	r5, [r9], -r0, lsl #4
   377d8:			; <UNDEFINED> instruction: 0xf7e14638
   377dc:			; <UNDEFINED> instruction: 0xf7feed24
   377e0:			; <UNDEFINED> instruction: 0xf7e1bd41
   377e4:			; <UNDEFINED> instruction: 0xf8dfee5a
   377e8:			; <UNDEFINED> instruction: 0xf7e0a234
   377ec:			; <UNDEFINED> instruction: 0x4639eb9c
   377f0:	strcs	r4, [r0, #-1274]	; 0xfffffb06
   377f4:			; <UNDEFINED> instruction: 0xf7df4604
   377f8:			; <UNDEFINED> instruction: 0xf44fef70
   377fc:	ldrtmi	r5, [r1], -r0, lsl #4
   37800:			; <UNDEFINED> instruction: 0xf7e04620
   37804:	stmibmi	r6, {r1, r5, r7, r8, fp, sp, lr, pc}
   37808:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3780c:	stmda	r6, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37810:	strtmi	r2, [r0], -r0, lsl #6
   37814:	tstcs	fp, sl, lsl r6
   37818:	b	fe6f57a8 <ASN1_generate_nconf@plt+0xfe6db208>
   3781c:	ldmdavc	r3!, {r1, sp, lr, pc}
   37820:	andsle	r2, r1, lr, lsr #22
   37824:	andpl	pc, r0, #1325400064	; 0x4f000000
   37828:			; <UNDEFINED> instruction: 0x46204631
   3782c:	stmib	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37830:			; <UNDEFINED> instruction: 0x46034651
   37834:			; <UNDEFINED> instruction: 0x93214630
   37838:	stmib	ip!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3783c:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, pc}
   37840:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   37844:	fstmiaxle	sl!, {d18}	;@ Deprecated
   37848:	mrscs	r2, (UNDEF: 59)
   3784c:			; <UNDEFINED> instruction: 0x4620461a
   37850:	b	1ff57e0 <ASN1_generate_nconf@plt+0x1fdb240>
   37854:			; <UNDEFINED> instruction: 0xf7e14620
   37858:			; <UNDEFINED> instruction: 0x4620e814
   3785c:	b	fe7f57ec <ASN1_generate_nconf@plt+0xfe7db24c>
   37860:	blmi	be5d7c <ASN1_generate_nconf@plt+0xbcb7dc>
   37864:			; <UNDEFINED> instruction: 0xf85b496f
   37868:	ldrbtmi	sl, [r9], #-3
   3786c:	ldrdeq	pc, [r0], -sl
   37870:	svc	0x00d4f7de
   37874:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
   37878:	stmdbmi	ip!, {r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   3787c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   37880:	svc	0x00ccf7de
   37884:	blmi	1af155c <ASN1_generate_nconf@plt+0x1ad6fbc>
   37888:			; <UNDEFINED> instruction: 0x9327447b
   3788c:	movwcs	lr, #1829	; 0x725
   37890:	cmpcs	r1, r1, lsl #4
   37894:			; <UNDEFINED> instruction: 0xf7e24640
   37898:	bmi	19f1cb0 <ASN1_generate_nconf@plt+0x19d7710>
   3789c:	beq	fe473108 <ASN1_generate_nconf@plt+0xfe458b68>
   378a0:	ldrbtmi	r2, [sl], #-319	; 0xfffffec1
   378a4:	bl	ff37582c <ASN1_generate_nconf@plt+0xff35b28c>
   378a8:	vnmla.f64	d4, d9, d19
   378ac:	andcs	r0, r0, #144, 20	; 0x90000
   378b0:	hvccs	1099	; 0x44b
   378b4:			; <UNDEFINED> instruction: 0xf7e0681b
   378b8:			; <UNDEFINED> instruction: 0xf7fee808
   378bc:	blmi	18265c4 <ASN1_generate_nconf@plt+0x180c024>
   378c0:			; <UNDEFINED> instruction: 0x46402138
   378c4:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   378c8:	svc	0x00c6f7de
   378cc:	andcs	r4, r0, #92, 22	; 0x17000
   378d0:	ldrbtmi	r2, [fp], #-313	; 0xfffffec7
   378d4:	ldmdavs	fp, {r6, r9, sl, lr}
   378d8:	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   378dc:	bllt	b358dc <ASN1_generate_nconf@plt+0xb1b33c>
   378e0:			; <UNDEFINED> instruction: 0x46404b58
   378e4:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   378e8:	stmdb	sl, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   378ec:	blcs	5e548 <ASN1_generate_nconf@plt+0x43fa8>
   378f0:	adcshi	pc, r7, r0
   378f4:	andcs	r9, r0, #21504	; 0x5400
   378f8:			; <UNDEFINED> instruction: 0x46402110
   378fc:	ldm	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37900:	bllt	5b5900 <ASN1_generate_nconf@plt+0x59b360>
   37904:	andeq	pc, r4, r0, asr sp	; <UNPREDICTABLE>
   37908:	andeq	r7, r2, r2, lsl r5
   3790c:	andeq	pc, r4, r4, lsr #26
   37910:	andeq	r7, r2, r2, asr r5
   37914:	strdeq	pc, [r4], -ip
   37918:	ldrdeq	r7, [r2], -lr
   3791c:	andeq	r1, r0, r0, lsr #11
   37920:	andeq	r7, r2, sl, ror #8
   37924:	andeq	pc, r4, r0, asr ip	; <UNPREDICTABLE>
   37928:	andeq	r7, r2, r0, ror #8
   3792c:	andeq	pc, r4, r2, lsr #24
   37930:	strdeq	r7, [r2], -r4
   37934:	andeq	r7, r2, ip, ror #2
   37938:	muleq	r2, r8, r1
   3793c:	andeq	r7, r2, lr, lsr #3
   37940:	andeq	r7, r2, sl, asr r1
   37944:	andeq	r7, r2, lr, lsl r1
   37948:	andeq	r6, r2, r6, asr #25
   3794c:	andeq	r7, r2, r6, lsr #2
   37950:	andeq	r6, r2, ip, lsl ip
   37954:	strdeq	r6, [r2], -lr
   37958:	andeq	r6, r2, r0, lsr #23
   3795c:	andeq	r6, r2, ip, asr #23
   37960:	andeq	r6, r2, ip, ror #30
   37964:	andeq	r6, r2, r4, asr pc
   37968:	andeq	r8, r2, lr, asr #24
   3796c:	andeq	r6, r2, r2, ror #29
   37970:	andeq	r6, r2, r6, lsl sp
   37974:	andeq	r6, r2, lr, ror sl
   37978:	muleq	r2, lr, sl
   3797c:	andeq	r6, r2, r8, lsl #24
   37980:	andeq	r6, r2, lr, asr sp
   37984:	ldrdeq	r8, [r2], -r2
   37988:	andeq	r6, r2, r0, asr #17
   3798c:			; <UNDEFINED> instruction: 0x00026bb6
   37990:	andeq	r6, r2, sl, asr fp
   37994:	andeq	r6, r2, sl, lsl fp
   37998:	andeq	r6, r2, r2, asr #23
   3799c:	andeq	r6, r2, lr, lsl #23
   379a0:	andeq	r6, r2, sl, asr #22
   379a4:	muleq	r2, lr, sl
   379a8:	andeq	r6, r2, r6, ror #15
   379ac:	andeq	r6, r2, r2, lsl r9
   379b0:	andeq	pc, r4, r6, lsl #11
   379b4:	andeq	r6, r2, r8, lsr r9
   379b8:	andeq	r6, r2, r6, lsl fp
   379bc:	andeq	pc, r4, lr, lsl r5	; <UNPREDICTABLE>
   379c0:	andeq	r6, r2, r8, lsl #18
   379c4:	andeq	pc, r4, r0, asr #9
   379c8:	andeq	r6, r2, sl, lsl r8
   379cc:	andeq	r6, r2, r8, asr r8
   379d0:	andeq	r6, r2, lr, asr #16
   379d4:	strdeq	r6, [r2], -r4
   379d8:	andeq	r7, r2, r2, lsl #17
   379dc:	andeq	r6, r2, ip, asr #11
   379e0:	andeq	r6, r2, r4, lsl r6
   379e4:	andeq	r6, r2, r4, asr #12
   379e8:	andeq	r6, r2, r0, asr #12
   379ec:	andeq	r6, r2, r2, asr r6
   379f0:	andeq	r8, r2, r8, asr #11
   379f4:	andeq	r6, r2, r6, ror r4
   379f8:	andeq	r6, r2, sl, asr r4
   379fc:	andeq	r5, r2, lr, ror sl
   37a00:	andeq	r6, r2, lr, lsr #8
   37a04:	andeq	r6, r2, lr, lsl #8
   37a08:	andeq	r6, r2, r6, asr r3
   37a0c:	andeq	r6, r2, r0, asr r3
   37a10:	andeq	r6, r2, r6, lsl #6
   37a14:	andeq	r6, r2, r6, lsr r3
   37a18:	andeq	r6, r2, r2, lsl r3
   37a1c:	andeq	r6, r2, ip, asr r2
   37a20:			; <UNDEFINED> instruction: 0x000262b2
   37a24:	andeq	r6, r2, lr, ror #3
   37a28:	andeq	r6, r2, r6, asr r2
   37a2c:			; <UNDEFINED> instruction: 0x000261b6
   37a30:	andeq	r5, r2, r0, asr #16
   37a34:			; <UNDEFINED> instruction: 0xffffb83f
   37a38:	strdeq	lr, [r4], -r8
   37a3c:	andeq	r1, r0, r4, asr #10
   37a40:	ldrdeq	lr, [r4], -r6
   37a44:	andeq	r1, r0, r8, ror r5
   37a48:			; <UNDEFINED> instruction: 0x3630f8df
   37a4c:			; <UNDEFINED> instruction: 0xf85b4638
   37a50:			; <UNDEFINED> instruction: 0xf7df1003
   37a54:	stmdavs	r1!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
   37a58:			; <UNDEFINED> instruction: 0xf7e14638
   37a5c:			; <UNDEFINED> instruction: 0xf7feec62
   37a60:			; <UNDEFINED> instruction: 0xf8dfba62
   37a64:	ldrbtmi	r3, [fp], #-1564	; 0xfffff9e4
   37a68:	smlald	r6, r4, fp, r8
   37a6c:	ldc	7, cr15, [ip, #892]	; 0x37c
   37a70:	b	16759f8 <ASN1_generate_nconf@plt+0x165b458>
   37a74:			; <UNDEFINED> instruction: 0xf7df4639
   37a78:			; <UNDEFINED> instruction: 0x4607ee30
   37a7c:	blt	1375a7c <ASN1_generate_nconf@plt+0x135b4dc>
   37a80:			; <UNDEFINED> instruction: 0x3600f8df
   37a84:			; <UNDEFINED> instruction: 0xf8df4646
   37a88:			; <UNDEFINED> instruction: 0xf8dd1600
   37a8c:			; <UNDEFINED> instruction: 0xf85b8018
   37a90:	ldrbtmi	r3, [r9], #-3
   37a94:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   37a98:			; <UNDEFINED> instruction: 0xf7de6818
   37a9c:	ldrtmi	lr, [r8], -r0, asr #29
   37aa0:	ldmdb	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37aa4:	vldrls	d9, [ip, #-168]	; 0xffffff58
   37aa8:	blge	1e9c6c4 <ASN1_generate_nconf@plt+0x1e82124>
   37aac:			; <UNDEFINED> instruction: 0xf7fe9307
   37ab0:			; <UNDEFINED> instruction: 0xf8dfbccd
   37ab4:	movwcs	r4, #1488	; 0x5d0
   37ab8:	ldrmi	r4, [sl], -r6, asr #12
   37abc:			; <UNDEFINED> instruction: 0x46302179
   37ac0:	andmi	pc, r4, fp, asr r8	; <UNPREDICTABLE>
   37ac4:			; <UNDEFINED> instruction: 0x8018f8dd
   37ac8:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   37acc:			; <UNDEFINED> instruction: 0xf7e16824
   37ad0:			; <UNDEFINED> instruction: 0xf8dfefe8
   37ad4:	ldrbtmi	r1, [r9], #-1464	; 0xfffffa48
   37ad8:	strtmi	r4, [r0], -r2, lsl #12
   37adc:	mrc	7, 4, APSR_nzcv, cr14, cr14, {6}
   37ae0:			; <UNDEFINED> instruction: 0xf7e24638
   37ae4:			; <UNDEFINED> instruction: 0xe7dde95c
   37ae8:			; <UNDEFINED> instruction: 0x21279b37
   37aec:			; <UNDEFINED> instruction: 0x461a4638
   37af0:	stmdb	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37af4:	blt	375af4 <ASN1_generate_nconf@plt+0x35b554>
   37af8:			; <UNDEFINED> instruction: 0xf7e2992a
   37afc:	strmi	lr, [r7], -sl, ror #21
   37b00:	blt	1f5b00 <ASN1_generate_nconf@plt+0x1db560>
   37b04:	tstcs	r1, r1, lsl fp
   37b08:			; <UNDEFINED> instruction: 0xf7e06818
   37b0c:	orrslt	lr, r8, #360448	; 0x58000
   37b10:			; <UNDEFINED> instruction: 0xf8df9b2b
   37b14:	ldmdavs	r8, {r2, r3, r4, r5, r6, r8, sl, ip}
   37b18:			; <UNDEFINED> instruction: 0xf7de4479
   37b1c:			; <UNDEFINED> instruction: 0xf7feee80
   37b20:			; <UNDEFINED> instruction: 0xf8dfb997
   37b24:	andcs	r3, r1, #96, 10	; 0x18000000
   37b28:	strbmi	r9, [r6], -r5, lsl #4
   37b2c:			; <UNDEFINED> instruction: 0x8018f8dd
   37b30:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37b34:			; <UNDEFINED> instruction: 0xf7e2681c
   37b38:			; <UNDEFINED> instruction: 0xf8dfebc0
   37b3c:	ldrbtmi	r1, [r9], #-1368	; 0xfffffaa8
   37b40:	strtmi	r6, [r0], -r2, lsl #16
   37b44:	mcr	7, 3, pc, cr10, cr14, {6}	; <UNPREDICTABLE>
   37b48:	ldmdavs	r8, {r0, r4, r8, r9, fp, ip, pc}
   37b4c:	ldc	7, cr15, [r8, #896]!	; 0x380
   37b50:	ldmdalt	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37b54:	strcs	pc, [ip, #-2271]!	; 0xfffff721
   37b58:	movwls	r2, #21249	; 0x5301
   37b5c:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
   37b60:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   37b64:			; <UNDEFINED> instruction: 0xf8df447b
   37b68:	bvs	ff6bd040 <ASN1_generate_nconf@plt+0xff6a2aa0>
   37b6c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   37b70:	mrc	7, 2, APSR_nzcv, cr4, cr14, {6}
   37b74:	stmdalt	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37b78:	strbmi	r9, [r6], -r5, asr #20
   37b7c:	strcc	pc, [r4, #-2271]	; 0xfffff721
   37b80:			; <UNDEFINED> instruction: 0x8018f8dd
   37b84:			; <UNDEFINED> instruction: 0xf85b9205
   37b88:	ldmdavs	r8, {r0, r1, ip, sp}
   37b8c:	ldcl	7, cr15, [r2], #-904	; 0xfffffc78
   37b90:	ldmdalt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37b94:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   37b98:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37b9c:			; <UNDEFINED> instruction: 0xf7e26830
   37ba0:			; <UNDEFINED> instruction: 0xf8dfec6a
   37ba4:	ldmdavs	r0!, {r2, r3, r4, r5, r6, r7, sl, ip}
   37ba8:	bvs	ffec943c <ASN1_generate_nconf@plt+0xffeaee9c>
   37bac:			; <UNDEFINED> instruction: 0xf7de4479
   37bb0:			; <UNDEFINED> instruction: 0xf7feee36
   37bb4:			; <UNDEFINED> instruction: 0xf8dfb883
   37bb8:			; <UNDEFINED> instruction: 0xf85b34cc
   37bbc:	ldmdavs	r0!, {r0, r1, sp, lr}
   37bc0:	mrrc	7, 14, pc, r8, cr2	; <UNPREDICTABLE>
   37bc4:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   37bc8:			; <UNDEFINED> instruction: 0x46236830
   37bcc:	ldrbtmi	r6, [r9], #-2810	; 0xfffff506
   37bd0:	mcr	7, 1, pc, cr4, cr14, {6}	; <UNPREDICTABLE>
   37bd4:	ldmdalt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37bd8:	strtcs	pc, [r8], #2271	; 0x8df
   37bdc:	movwls	r2, #21249	; 0x5301
   37be0:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   37be4:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   37be8:			; <UNDEFINED> instruction: 0xf8df447b
   37bec:	bvs	ff6bcef4 <ASN1_generate_nconf@plt+0xff6a2954>
   37bf0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   37bf4:	mrc	7, 0, APSR_nzcv, cr2, cr14, {6}
   37bf8:	stmdalt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37bfc:	strcs	pc, [r4], #2271	; 0x8df
   37c00:	movwls	r2, #21249	; 0x5301
   37c04:	strtcc	pc, [r8], #2271	; 0x8df
   37c08:	andmi	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   37c0c:			; <UNDEFINED> instruction: 0xf8df447b
   37c10:	bvs	ff6bcea8 <ASN1_generate_nconf@plt+0xff6a2908>
   37c14:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   37c18:	mcr	7, 0, pc, cr0, cr14, {6}	; <UNPREDICTABLE>
   37c1c:			; <UNDEFINED> instruction: 0xf7e26820
   37c20:			; <UNDEFINED> instruction: 0xf7feec2a
   37c24:	blls	a65c78 <ASN1_generate_nconf@plt+0xa4b6d8>
   37c28:	cmple	r0, r0, lsl #22
   37c2c:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
   37c30:			; <UNDEFINED> instruction: 0x9328461d
   37c34:	eorsle	r2, r6, r0, lsl #22
   37c38:	strcs	r4, [r0], #-1560	; 0xfffff9e8
   37c3c:	bl	bf5bc4 <ASN1_generate_nconf@plt+0xbdb624>
   37c40:	strtmi	r2, [r3], -r1, lsl #14
   37c44:			; <UNDEFINED> instruction: 0xf1004622
   37c48:			; <UNDEFINED> instruction: 0x46863cff
   37c4c:	ldrmi	r1, [r6, #3688]	; 0xe68
   37c50:	blcs	fee1cc <ASN1_generate_nconf@plt+0xfd3c2c>
   37c54:			; <UNDEFINED> instruction: 0xf810d85b
   37c58:			; <UNDEFINED> instruction: 0xf0211f01
   37c5c:	cfstr64cc	mvdx0, [r1, #-128]	; 0xffffff80
   37c60:	ldmdble	r1, {r0, r3, r4, r8, sl, fp, sp}^
   37c64:	suble	r2, pc, pc, asr r9	; <UNPREDICTABLE>
   37c68:	ldreq	pc, [r0, #-417]!	; 0xfffffe5f
   37c6c:	stmdble	r9, {r0, r3, r8, sl, fp, sp}^
   37c70:	teqle	r4, r0, lsl #20
   37c74:	blcs	5e928 <ASN1_generate_nconf@plt+0x44388>
   37c78:	svcge	0x0070f47d
   37c7c:	blcs	5e8d0 <ASN1_generate_nconf@plt+0x44330>
   37c80:	stmiage	r1!, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   37c84:	movwcs	r4, #6911	; 0x1aff
   37c88:			; <UNDEFINED> instruction: 0xf8df9305
   37c8c:			; <UNDEFINED> instruction: 0xf85b342c
   37c90:	ldrbtmi	r0, [fp], #-2
   37c94:	strtne	pc, [r4], #-2271	; 0xfffff721
   37c98:	ldrbtmi	r6, [r9], #-2778	; 0xfffff526
   37c9c:			; <UNDEFINED> instruction: 0xf7de6800
   37ca0:			; <UNDEFINED> instruction: 0xf7fdedbe
   37ca4:			; <UNDEFINED> instruction: 0xf8dfbfd3
   37ca8:	ldrbtmi	r3, [fp], #-1048	; 0xfffffbe8
   37cac:	blls	a5c954 <ASN1_generate_nconf@plt+0xa423b4>
   37cb0:	teqcs	r7, r0, lsl #4
   37cb4:			; <UNDEFINED> instruction: 0xf7e14630
   37cb8:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   37cbc:			; <UNDEFINED> instruction: 0xf8dfd1da
   37cc0:	andcs	r1, r1, #4, 8	; 0x4000000
   37cc4:	ldrbtmi	r4, [r9], #-3055	; 0xfffff411
   37cc8:			; <UNDEFINED> instruction: 0xf7fd9205
   37ccc:	movwcs	fp, #4023	; 0xfb7
   37cd0:	smlawbcs	r1, r0, r2, r2
   37cd4:			; <UNDEFINED> instruction: 0xf7e14630
   37cd8:			; <UNDEFINED> instruction: 0xf7fdeee4
   37cdc:	strbmi	fp, [r2, #-3891]!	; 0xfffff0cd
   37ce0:	pushcs	{r3, r6, r7, r9, ip, lr, pc}
   37ce4:	stmdbcs	lr!, {r1, r2, r3, ip, lr, pc}
   37ce8:	stmdavc	r3, {r2, r6, r7, r8, ip, lr, pc}^
   37cec:	sbcle	r2, r1, lr, lsr #22
   37cf0:	stcne	8, cr15, [r1], {16}
   37cf4:	adcsle	r2, sp, sp, lsr #18
   37cf8:	adcsle	r2, fp, sp, lsr #22
   37cfc:	strcs	r2, [r1], #-768	; 0xfffffd00
   37d00:	str	r3, [r4, r1, lsl #4]!
   37d04:	ldrb	r3, [fp, r1, lsl #6]!
   37d08:	strcs	r3, [r0, -r1, lsl #6]
   37d0c:			; <UNDEFINED> instruction: 0xf087e7f8
   37d10:	blcs	ff991c <ASN1_generate_nconf@plt+0xfdf37c>
   37d14:	movwcs	fp, #3852	; 0xf0c
   37d18:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
   37d1c:	bicle	r4, r6, r3, lsr #4
   37d20:	blmi	ff671bc8 <ASN1_generate_nconf@plt+0xff657628>
   37d24:	bmi	ffa40200 <ASN1_generate_nconf@plt+0xffa25c60>
   37d28:	beq	fe473594 <ASN1_generate_nconf@plt+0xfe458ff4>
   37d2c:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37d30:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   37d34:	eorvs	r9, r3, r1, lsr #24
   37d38:	stmib	r2, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37d3c:	beq	fe4735a8 <ASN1_generate_nconf@plt+0xfe459008>
   37d40:	bls	b895d4 <ASN1_generate_nconf@plt+0xb6f034>
   37d44:			; <UNDEFINED> instruction: 0xf7df2136
   37d48:			; <UNDEFINED> instruction: 0xf7fdedc0
   37d4c:	blmi	ff3a774c <ASN1_generate_nconf@plt+0xff38d1ac>
   37d50:	andls	r2, r5, #268435456	; 0x10000000
   37d54:			; <UNDEFINED> instruction: 0xf85b49dd
   37d58:	ldrbtmi	r3, [r9], #-3
   37d5c:			; <UNDEFINED> instruction: 0xf7de6818
   37d60:			; <UNDEFINED> instruction: 0xf7fced5e
   37d64:	blmi	ff6e6fb8 <ASN1_generate_nconf@plt+0xff6cca18>
   37d68:	beq	fe4735d4 <ASN1_generate_nconf@plt+0xfe459034>
   37d6c:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37d70:	stmdb	r0, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37d74:	mrclt	7, 0, APSR_nzcv, cr14, cr13, {7}
   37d78:	blmi	ff5de1e0 <ASN1_generate_nconf@plt+0xff5c3c40>
   37d7c:	tstls	r0, sl, lsr sl
   37d80:	ldmdbls	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
   37d84:	stmdavs	r9, {r1, r3, fp, ip, pc}
   37d88:	blls	41c994 <ASN1_generate_nconf@plt+0x4023f4>
   37d8c:			; <UNDEFINED> instruction: 0xf014681b
   37d90:	andls	pc, fp, fp, ror #26
   37d94:			; <UNDEFINED> instruction: 0xf47c2800
   37d98:	andcs	sl, r0, #760	; 0x2f8
   37d9c:	vmov.16	d25[0], r4
   37da0:	stmib	sp, {r4, r7, r9, fp, sp}^
   37da4:	andls	r2, fp, #-1879048192	; 0x90000000
   37da8:	andls	r2, r5, #268435456	; 0x10000000
   37dac:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37db0:			; <UNDEFINED> instruction: 0xf7e26818
   37db4:			; <UNDEFINED> instruction: 0xf7fceb60
   37db8:	blmi	fece6f64 <ASN1_generate_nconf@plt+0xfeccc9c4>
   37dbc:	andls	r2, r9, r1, lsl #4
   37dc0:			; <UNDEFINED> instruction: 0xf85b9205
   37dc4:	stmibmi	r4, {r0, r1, lr}^
   37dc8:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   37dcc:	stc	7, cr15, [r6], {223}	; 0xdf
   37dd0:			; <UNDEFINED> instruction: 0xf7e26820
   37dd4:			; <UNDEFINED> instruction: 0xf7fceb50
   37dd8:	movwcs	fp, #7257	; 0x1c59
   37ddc:	beq	fe473608 <ASN1_generate_nconf@plt+0xfe459068>
   37de0:	movwls	r9, #20489	; 0x5009
   37de4:	mrrclt	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
   37de8:	blmi	fe9ca4e0 <ASN1_generate_nconf@plt+0xfe9aff40>
   37dec:	ldrbtmi	r9, [r9], #-2627	; 0xfffff5bd
   37df0:	stcllt	7, cr15, [pc, #1012]	; 381ec <ASN1_generate_nconf@plt+0x1dc4c>
   37df4:	stmdb	r4, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37df8:	vmla.f64	d4, d25, d18
   37dfc:	mulls	r9, r0, sl
   37e00:	ldmibmi	r7!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   37e04:	beq	fe473630 <ASN1_generate_nconf@plt+0xfe459090>
   37e08:	ldrbtmi	r4, [r9], #-2974	; 0xfffff462
   37e0c:	andls	r9, sl, r9
   37e10:	ldclt	7, cr15, [r5], #-1008	; 0xfffffc10
   37e14:	ldmdavs	r8, {r0, r1, r4, r5, r7, r8, fp, lr}
   37e18:			; <UNDEFINED> instruction: 0xf7de4479
   37e1c:			; <UNDEFINED> instruction: 0xf7fded00
   37e20:	blls	c65f80 <ASN1_generate_nconf@plt+0xc4b9e0>
   37e24:			; <UNDEFINED> instruction: 0xf47d2b00
   37e28:	blmi	fec21fa0 <ASN1_generate_nconf@plt+0xfec07a00>
   37e2c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   37e30:			; <UNDEFINED> instruction: 0xf43d2b00
   37e34:			; <UNDEFINED> instruction: 0xf7fda878
   37e38:	blmi	fe4e6000 <ASN1_generate_nconf@plt+0xfe4cba60>
   37e3c:	andls	r2, r5, #268435456	; 0x10000000
   37e40:			; <UNDEFINED> instruction: 0xf85b49aa
   37e44:	ldrbtmi	r4, [r9], #-3
   37e48:			; <UNDEFINED> instruction: 0xf7df6820
   37e4c:	stmdavs	r0!, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
   37e50:	bl	475de0 <ASN1_generate_nconf@plt+0x45b840>
   37e54:			; <UNDEFINED> instruction: 0xf7e0983c
   37e58:			; <UNDEFINED> instruction: 0xf7fcefba
   37e5c:	stmibmi	r4!, {r0, r1, r2, r4, sl, fp, ip, sp, pc}
   37e60:	blmi	fe24066c <ASN1_generate_nconf@plt+0xfe2260cc>
   37e64:	andls	r4, r5, #2030043136	; 0x79000000
   37e68:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37e6c:			; <UNDEFINED> instruction: 0xf7de6820
   37e70:	stmdavs	r0!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
   37e74:	b	ffff5e04 <ASN1_generate_nconf@plt+0xfffdb864>
   37e78:	stclt	7, cr15, [r8], {252}	; 0xfc
   37e7c:	blmi	fe08a4f8 <ASN1_generate_nconf@plt+0xfe06ff58>
   37e80:	ldrbtmi	r9, [r9], #-2608	; 0xfffff5d0
   37e84:	stclt	7, cr15, [r5, #1012]	; 0x3f4
   37e88:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
   37e8c:			; <UNDEFINED> instruction: 0xf47d2b00
   37e90:	strb	sl, [sl, r4, asr #16]
   37e94:	ldmibmi	r8, {r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}
   37e98:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37e9c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   37ea0:	ldc	7, cr15, [ip], #888	; 0x378
   37ea4:	movwls	r2, #21249	; 0x5301
   37ea8:	bllt	ffc75ea0 <ASN1_generate_nconf@plt+0xffc5b900>
   37eac:	ldmibmi	r3, {r0, r2, r4, r5, r6, r8, r9, fp, lr}
   37eb0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37eb4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   37eb8:	ldc	7, cr15, [r0], #888	; 0x378
   37ebc:	mrc	7, 0, lr, cr9, cr2, {7}
   37ec0:			; <UNDEFINED> instruction: 0x46190a90
   37ec4:	mrc2	0, 0, pc, cr2, cr8, {0}
   37ec8:	svclt	0x0080f7fc
   37ecc:	andcs	r4, r1, #140, 18	; 0x230000
   37ed0:	ldrbtmi	r4, [r9], #-2924	; 0xfffff494
   37ed4:	strb	r9, [r7, r5, lsl #4]
   37ed8:	ldrmi	r4, [r0], -sl, lsl #23
   37edc:	andls	r2, r5, #268435456	; 0x10000000
   37ee0:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   37ee4:	cdp	7, 11, cr15, cr10, cr1, {7}
   37ee8:	blmi	19ca50c <ASN1_generate_nconf@plt+0x19aff6c>
   37eec:			; <UNDEFINED> instruction: 0xe7bb4479
   37ef0:	beq	fe47375c <ASN1_generate_nconf@plt+0xfe4591bc>
   37ef4:	bls	1000afc <ASN1_generate_nconf@plt+0xfe655c>
   37ef8:			; <UNDEFINED> instruction: 0xf7df217e
   37efc:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
   37f00:	svcge	0x0094f47c
   37f04:	tstcs	r1, pc, asr r8
   37f08:	smlabbls	r5, r0, sl, r4
   37f0c:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   37f10:	ldmdbmi	pc!, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   37f14:	bvs	ff4dec18 <ASN1_generate_nconf@plt+0xff4c4678>
   37f18:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   37f1c:	ldcl	7, cr15, [lr], #-888	; 0xfffffc88
   37f20:	bllt	fed75f18 <ASN1_generate_nconf@plt+0xfed5b978>
   37f24:	tstcs	r1, r7, asr r8
   37f28:	tstls	r5, sl, ror sl
   37f2c:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   37f30:	ldmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}^
   37f34:	bvs	ff4debf4 <ASN1_generate_nconf@plt+0xff4c4654>
   37f38:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   37f3c:	stcl	7, cr15, [lr], #-888	; 0xfffffc88
   37f40:	bllt	fe975f38 <ASN1_generate_nconf@plt+0xfe95b998>
   37f44:	beq	fe4737b0 <ASN1_generate_nconf@plt+0xfe459210>
   37f48:	bls	9c0b50 <ASN1_generate_nconf@plt+0x9a65b0>
   37f4c:			; <UNDEFINED> instruction: 0xf7df217c
   37f50:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   37f54:	svcge	0x0056f47c
   37f58:	cdp	7, 1, cr14, cr9, cr4, {5}
   37f5c:	movwcs	r0, #2704	; 0xa90
   37f60:	cmncs	fp, r2, lsr #20
   37f64:	ldc	7, cr15, [r0], #892	; 0x37c
   37f68:			; <UNDEFINED> instruction: 0xf47c2800
   37f6c:	ldr	sl, [r9, r7, asr #30]
   37f70:	beq	fe4737dc <ASN1_generate_nconf@plt+0xfe45923c>
   37f74:	bls	fc0b7c <ASN1_generate_nconf@plt+0xfa65dc>
   37f78:			; <UNDEFINED> instruction: 0xf7df217d
   37f7c:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   37f80:	svcge	0x0050f47c
   37f84:	tstcs	r1, pc, lsr r8
   37f88:	tstls	r5, r4, ror #20
   37f8c:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   37f90:	stmdbmi	r3!, {r1, r3, r4, r5, r6, sl, lr}^
   37f94:	bvs	ff4dec94 <ASN1_generate_nconf@plt+0xff4c46f4>
   37f98:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   37f9c:	ldc	7, cr15, [lr], #-888	; 0xfffffc88
   37fa0:	bllt	1d75f98 <ASN1_generate_nconf@plt+0x1d5b9f8>
   37fa4:	beq	fe473810 <ASN1_generate_nconf@plt+0xfe459270>
   37fa8:	bls	f80bb0 <ASN1_generate_nconf@plt+0xf66610>
   37fac:			; <UNDEFINED> instruction: 0xf7df2134
   37fb0:	stmdacs	r0, {r2, r3, r7, sl, fp, sp, lr, pc}
   37fb4:	svcge	0x0032f47c
   37fb8:	tstcs	r1, r2, lsr r8
   37fbc:	tstls	r5, r9, asr sl
   37fc0:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   37fc4:	ldmdbmi	r8, {r1, r3, r4, r5, r6, sl, lr}^
   37fc8:	bvs	ff4decc4 <ASN1_generate_nconf@plt+0xff4c4724>
   37fcc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   37fd0:	stc	7, cr15, [r4], #-888	; 0xfffffc88
   37fd4:	bllt	16f5fcc <ASN1_generate_nconf@plt+0x16dba2c>
   37fd8:	beq	fe473844 <ASN1_generate_nconf@plt+0xfe4592a4>
   37fdc:	vst2.8	{d18-d21}, [pc], r0
   37fe0:	smlawbcs	r1, r0, r2, r7
   37fe4:	ldcl	7, cr15, [r0], #-892	; 0xfffffc84
   37fe8:	svclt	0x0014f7fc
   37fec:	beq	fe473858 <ASN1_generate_nconf@plt+0xfe4592b8>
   37ff0:			; <UNDEFINED> instruction: 0xf7e0991e
   37ff4:	stmdacs	r0, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
   37ff8:	svcge	0x0008f47c
   37ffc:	andcs	r4, r1, #1228800	; 0x12c000
   38000:	ldrbtmi	r4, [r9], #-2848	; 0xfffff4e0
   38004:	str	r9, [pc, -r5, lsl #4]!
   38008:			; <UNDEFINED> instruction: 0xe6cd4b1e
   3800c:	andcs	r4, r1, #29696	; 0x7400
   38010:	cdp	2, 0, cr9, cr9, cr5, {0}
   38014:	stmdbmi	r6, {r4, r7, r9, fp}^
   38018:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3801c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   38020:	bl	fff75fa0 <ASN1_generate_nconf@plt+0xfff5ba00>
   38024:	bllt	cf601c <ASN1_generate_nconf@plt+0xcdba7c>
   38028:	tstlt	sl, sl, asr r8
   3802c:			; <UNDEFINED> instruction: 0xb172689a
   38030:	andeq	pc, r1, r8, asr #4
   38034:			; <UNDEFINED> instruction: 0xf94ef014
   38038:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
   3803c:			; <UNDEFINED> instruction: 0xf7fc6018
   38040:	movwcs	fp, #7851	; 0x1eab
   38044:	beq	fe473870 <ASN1_generate_nconf@plt+0xfe4592d0>
   38048:			; <UNDEFINED> instruction: 0xf7fc9305
   3804c:	movwls	fp, #23327	; 0x5b1f
   38050:	b	ffbf5fd4 <ASN1_generate_nconf@plt+0xffbdba34>
   38054:	svc	0x0066f7df
   38058:	andsvs	r9, r8, r5, lsl #22
   3805c:	blcs	5ecb8 <ASN1_generate_nconf@plt+0x44718>
   38060:	mrcge	4, 4, APSR_nzcv, cr10, cr12, {3}
   38064:	blcs	5ed40 <ASN1_generate_nconf@plt+0x447a0>
   38068:	mrcge	4, 4, APSR_nzcv, cr6, cr12, {1}
   3806c:	andeq	pc, r1, r8, asr #4
   38070:			; <UNDEFINED> instruction: 0xf930f014
   38074:			; <UNDEFINED> instruction: 0xf7fc9015
   38078:	svclt	0x0000be8f
   3807c:	strdeq	r1, [r0], -r8
   38080:	andeq	lr, r4, r2, asr #28
   38084:	andeq	r1, r0, r0, lsr #11
   38088:	andeq	r5, r2, lr, lsl #31
   3808c:	andeq	r5, r2, r2, lsr #30
   38090:	andeq	r5, r2, ip, lsr #29
   38094:	andeq	r5, r2, lr, asr lr
   38098:	andeq	lr, r4, r4, asr #26
   3809c:	andeq	r5, r2, r0, asr #27
   380a0:	andeq	r5, r2, r4, asr sp
   380a4:	andeq	r5, r2, sl, lsl #26
   380a8:	andeq	lr, r4, r0, asr #25
   380ac:	andeq	r5, r2, r0, ror ip
   380b0:	muleq	r4, ip, ip
   380b4:	andeq	r5, r2, r0, asr #23
   380b8:	andeq	lr, r4, r6, lsl ip
   380bc:			; <UNDEFINED> instruction: 0x00025cba
   380c0:	andeq	r5, r2, sl, lsr r4
   380c4:	andeq	r5, r2, lr, ror #22
   380c8:			; <UNDEFINED> instruction: 0xffffc5e5
   380cc:	andeq	r5, r2, lr, asr sl
   380d0:	andeq	r1, r0, ip, lsl r5
   380d4:	andeq	r5, r2, r8, asr #14
   380d8:	andeq	r5, r2, r6, asr r7
   380dc:	andeq	r5, r2, sl, asr r7
   380e0:	muleq	r2, r6, r6
   380e4:			; <UNDEFINED> instruction: 0x000258b0
   380e8:	andeq	lr, r4, ip, ror sl
   380ec:	andeq	r5, r2, lr, asr r8
   380f0:	andeq	r5, r2, ip, asr #17
   380f4:	andeq	r5, r2, lr, ror #16
   380f8:	ldrdeq	r5, [r2], -r0
   380fc:	muleq	r2, r8, r8
   38100:	muleq	r2, sl, r7
   38104:	andeq	r1, r0, r4, ror r5
   38108:	andeq	r5, r2, r0, lsr #15
   3810c:	muleq	r4, r8, r9
   38110:	andeq	r5, r2, r8, ror #13
   38114:	andeq	lr, r4, r8, ror r9
   38118:	strdeq	r5, [r2], -r8
   3811c:	andeq	lr, r4, r8, lsl r9
   38120:	andeq	r5, r2, ip, lsr #12
   38124:	andeq	lr, r4, r4, ror #17
   38128:			; <UNDEFINED> instruction: 0x000255bc
   3812c:	andeq	r5, r2, r6, ror #10
   38130:	andeq	sl, r1, r8, lsr #18
   38134:	andeq	lr, r4, lr, ror #16
   38138:	andcs	fp, r0, r0, lsl r4
   3813c:	ldmdavs	fp, {r2, r3, r4, fp, sp, lr}^
   38140:			; <UNDEFINED> instruction: 0xf85d600c
   38144:	andsvs	r4, r3, r4, lsl #22
   38148:	svclt	0x00004770
   3814c:	ldrbmi	r4, [r0, -r8, lsl #12]!
   38150:	ldrblt	r2, [r0, #-768]!	; 0xfffffd00
   38154:			; <UNDEFINED> instruction: 0x460c461a
   38158:	strmi	r4, [r8], -r5, lsl #12
   3815c:			; <UNDEFINED> instruction: 0xf7df2114
   38160:	stmdbmi	sl, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
   38164:			; <UNDEFINED> instruction: 0x46024479
   38168:			; <UNDEFINED> instruction: 0xf7de4628
   3816c:	movwcs	lr, #2904	; 0xb58
   38170:			; <UNDEFINED> instruction: 0x4620461a
   38174:			; <UNDEFINED> instruction: 0xf7df2115
   38178:	stmdbmi	r5, {r3, r5, r7, r8, r9, fp, sp, lr, pc}^
   3817c:			; <UNDEFINED> instruction: 0x46024479
   38180:			; <UNDEFINED> instruction: 0xf7de4628
   38184:	movwcs	lr, #2892	; 0xb4c
   38188:			; <UNDEFINED> instruction: 0x4620461a
   3818c:			; <UNDEFINED> instruction: 0xf7df2117
   38190:	stmdbmi	r0, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
   38194:			; <UNDEFINED> instruction: 0x46024479
   38198:			; <UNDEFINED> instruction: 0xf7de4628
   3819c:	movwcs	lr, #2880	; 0xb40
   381a0:			; <UNDEFINED> instruction: 0x4620461a
   381a4:			; <UNDEFINED> instruction: 0xf7df2116
   381a8:	ldmdbmi	fp!, {r4, r7, r8, r9, fp, sp, lr, pc}
   381ac:			; <UNDEFINED> instruction: 0x46024479
   381b0:			; <UNDEFINED> instruction: 0xf7de4628
   381b4:	movwcs	lr, #2868	; 0xb34
   381b8:			; <UNDEFINED> instruction: 0x4620461a
   381bc:			; <UNDEFINED> instruction: 0xf7df2118
   381c0:	ldmdbmi	r6!, {r2, r7, r8, r9, fp, sp, lr, pc}
   381c4:			; <UNDEFINED> instruction: 0x46024479
   381c8:			; <UNDEFINED> instruction: 0xf7de4628
   381cc:	movwcs	lr, #2856	; 0xb28
   381d0:			; <UNDEFINED> instruction: 0x4620461a
   381d4:			; <UNDEFINED> instruction: 0xf7df211a
   381d8:	ldmdbmi	r1!, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   381dc:			; <UNDEFINED> instruction: 0x46024479
   381e0:			; <UNDEFINED> instruction: 0xf7de4628
   381e4:	movwcs	lr, #2844	; 0xb1c
   381e8:			; <UNDEFINED> instruction: 0x4620461a
   381ec:			; <UNDEFINED> instruction: 0xf7df2119
   381f0:	stmdbmi	ip!, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   381f4:			; <UNDEFINED> instruction: 0x46024479
   381f8:			; <UNDEFINED> instruction: 0xf7de4628
   381fc:	movwcs	lr, #2832	; 0xb10
   38200:			; <UNDEFINED> instruction: 0x4620461a
   38204:			; <UNDEFINED> instruction: 0xf7df211b
   38208:	stmdbmi	r7!, {r5, r6, r8, r9, fp, sp, lr, pc}
   3820c:			; <UNDEFINED> instruction: 0x46024479
   38210:			; <UNDEFINED> instruction: 0xf7de4628
   38214:	movwcs	lr, #2820	; 0xb04
   38218:			; <UNDEFINED> instruction: 0x4620461a
   3821c:			; <UNDEFINED> instruction: 0xf7df211d
   38220:	stmdbmi	r2!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
   38224:			; <UNDEFINED> instruction: 0x46024479
   38228:			; <UNDEFINED> instruction: 0xf7de4628
   3822c:	movwcs	lr, #2808	; 0xaf8
   38230:			; <UNDEFINED> instruction: 0x4620461a
   38234:			; <UNDEFINED> instruction: 0xf7df211e
   38238:	ldmdbmi	sp, {r3, r6, r8, r9, fp, sp, lr, pc}
   3823c:			; <UNDEFINED> instruction: 0x46024479
   38240:			; <UNDEFINED> instruction: 0xf7de4628
   38244:	movwcs	lr, #2796	; 0xaec
   38248:			; <UNDEFINED> instruction: 0x4620461a
   3824c:			; <UNDEFINED> instruction: 0xf7df211c
   38250:	ldmdbmi	r8, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   38254:			; <UNDEFINED> instruction: 0x46024479
   38258:			; <UNDEFINED> instruction: 0xf7de4628
   3825c:	movwcs	lr, #2784	; 0xae0
   38260:			; <UNDEFINED> instruction: 0x4620461a
   38264:			; <UNDEFINED> instruction: 0xf7df211f
   38268:	movwcs	lr, #2864	; 0xb30
   3826c:	strmi	r2, [r2], -fp, lsr #2
   38270:	ldrmi	r4, [r4], -r0, lsr #12
   38274:			; <UNDEFINED> instruction: 0xf7df461a
   38278:	stmdbmi	pc, {r3, r5, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   3827c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   38280:	strtmi	r4, [r8], -r3, lsl #12
   38284:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   38288:	blt	ff1f6208 <ASN1_generate_nconf@plt+0xff1dbc68>
   3828c:	andeq	r7, r2, r0, ror sl
   38290:	andeq	r7, r2, ip, ror sl
   38294:	andeq	r7, r2, ip, lsl #21
   38298:	andeq	r7, r2, r0, lsr #21
   3829c:	andeq	r7, r2, ip, lsr #21
   382a0:			; <UNDEFINED> instruction: 0x00027ab8
   382a4:	andeq	r7, r2, ip, asr #21
   382a8:	ldrdeq	r7, [r2], -r8
   382ac:	ldrdeq	r7, [r2], -ip
   382b0:	andeq	r7, r2, r0, ror #21
   382b4:	andeq	r7, r2, r8, ror #21
   382b8:	ldrdeq	r7, [r2], -sl
   382bc:	push	{r0, r5, r7, r8, r9, fp, lr}
   382c0:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
   382c4:			; <UNDEFINED> instruction: 0xf5ad4ca0
   382c8:	stmibmi	r0!, {r8, sl, fp, ip, lr}
   382cc:	ldrbtmi	fp, [ip], #-139	; 0xffffff75
   382d0:			; <UNDEFINED> instruction: 0xf50d681b
   382d4:	stmdapl	r1!, {r9, ip, lr}^
   382d8:	strmi	r3, [r4], -r4, lsr #4
   382dc:	andsvs	r6, r1, r9, lsl #16
   382e0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   382e4:			; <UNDEFINED> instruction: 0xf0402b00
   382e8:	cosmiep	f0, f5
   382ec:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   382f0:			; <UNDEFINED> instruction: 0xf7df6875
   382f4:			; <UNDEFINED> instruction: 0x4601e832
   382f8:			; <UNDEFINED> instruction: 0xf7df4628
   382fc:			; <UNDEFINED> instruction: 0x4620edd8
   38300:	svc	0x007ef7e0
   38304:	cmnlt	r8, r5, lsl #12
   38308:	ldmdavs	r0!, {r1, r4, r7, r8, fp, lr}^
   3830c:			; <UNDEFINED> instruction: 0xf7de4479
   38310:	strtmi	lr, [r9], -r6, lsl #21
   38314:			; <UNDEFINED> instruction: 0xf7df6870
   38318:	ldmdavs	r0!, {r2, r3, r4, r9, fp, sp, lr, pc}^
   3831c:			; <UNDEFINED> instruction: 0xf0124629
   38320:	strtmi	pc, [r8], -r1, asr #25
   38324:	cdp	7, 7, cr15, cr4, cr1, {7}
   38328:			; <UNDEFINED> instruction: 0xf44fae0a
   3832c:	svcne	0x00355200
   38330:	strtmi	r4, [r9], -r0, lsr #12
   38334:	bl	1b762b4 <ASN1_generate_nconf@plt+0x1b5bd14>
   38338:	blmi	fe224820 <ASN1_generate_nconf@plt+0xfe20a280>
   3833c:	stmibmi	r7, {r1, r3, r5, r9, sl, lr}
   38340:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   38344:			; <UNDEFINED> instruction: 0xf7de6858
   38348:	strtmi	lr, [r0], -sl, ror #20
   3834c:			; <UNDEFINED> instruction: 0xf7de4d84
   38350:			; <UNDEFINED> instruction: 0xf7dfedc2
   38354:	ldrbtmi	lr, [sp], #-2992	; 0xfffff450
   38358:	strmi	r4, [r7], -r1, lsr #12
   3835c:			; <UNDEFINED> instruction: 0xf0176868
   38360:			; <UNDEFINED> instruction: 0x4621f9d1
   38364:			; <UNDEFINED> instruction: 0xf0176868
   38368:	andcs	pc, r0, #536576	; 0x83000
   3836c:	stmdavs	r8!, {r0, r5, r9, sl, lr}^
   38370:	blx	ffcf43d4 <ASN1_generate_nconf@plt+0xffcd9e34>
   38374:	strtmi	r6, [r1], -r8, ror #16
   38378:	ldc2	0, cr15, [r0], #-96	; 0xffffffa0
   3837c:	svccs	0x00006868
   38380:	sbcshi	pc, fp, r0
   38384:			; <UNDEFINED> instruction: 0x463a4977
   38388:			; <UNDEFINED> instruction: 0xf7de4479
   3838c:			; <UNDEFINED> instruction: 0xf1a6ea48
   38390:			; <UNDEFINED> instruction: 0xf1a60208
   38394:	strtmi	r0, [r0], -ip, lsl #2
   38398:	b	ffdf631c <ASN1_generate_nconf@plt+0xffddbd7c>
   3839c:	stccc	8, cr15, [ip], {86}	; 0x56
   383a0:	ldfmip	f3, [r1, #-524]!	; 0xfffffdf4
   383a4:	ldrbtmi	r4, [sp], #-2417	; 0xfffff68f
   383a8:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   383ac:	b	df632c <ASN1_generate_nconf@plt+0xddbd8c>
   383b0:	andne	lr, r3, #1409024	; 0x158000
   383b4:			; <UNDEFINED> instruction: 0xf7e06868
   383b8:	stmdbmi	sp!, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   383bc:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
   383c0:	b	b76340 <ASN1_generate_nconf@plt+0xb5bda0>
   383c4:			; <UNDEFINED> instruction: 0xf7e04620
   383c8:	teqlt	r8, r6, asr #30
   383cc:	stmdbmi	sl!, {r0, r3, r5, r6, r8, r9, fp, lr}^
   383d0:	stmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   383d4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   383d8:	b	876358 <ASN1_generate_nconf@plt+0x85bdb8>
   383dc:			; <UNDEFINED> instruction: 0xf7df4620
   383e0:	stmdacs	r0, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
   383e4:	addshi	pc, lr, r0, asr #32
   383e8:	movwcs	r4, #3428	; 0xd64
   383ec:	cmpcs	ip, sl, lsl r6
   383f0:			; <UNDEFINED> instruction: 0x4620447d
   383f4:			; <UNDEFINED> instruction: 0xf7e1686d
   383f8:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
   383fc:	addhi	pc, r7, r0, asr #32
   38400:	ldrbtmi	r4, [sl], #-2655	; 0xfffff5a1
   38404:			; <UNDEFINED> instruction: 0x4628495f
   38408:			; <UNDEFINED> instruction: 0xf7de4479
   3840c:	strtmi	lr, [r0], -r8, lsl #20
   38410:	mcr	7, 0, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
   38414:	ldrbtle	r0, [sp], #-67	; 0xffffffbd
   38418:	ldrbtmi	r4, [sp], #-3419	; 0xfffff2a5
   3841c:	movweq	lr, #6613	; 0x19d5
   38420:	subsle	r2, sp, r0, lsl #22
   38424:			; <UNDEFINED> instruction: 0xf8df4959
   38428:	ldrbtmi	r8, [r9], #-360	; 0xfffffe98
   3842c:	ldmib	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38430:	stmiavs	sl!, {r3, r4, r6, r8, fp, lr}
   38434:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
   38438:			; <UNDEFINED> instruction: 0xf7de6868
   3843c:	ldmdbmi	r6, {r4, r5, r6, r7, r8, fp, sp, lr, pc}^
   38440:	ldrdcs	pc, [r0], -r8
   38444:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   38448:	stmib	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3844c:			; <UNDEFINED> instruction: 0xf8d84953
   38450:	ldrbtmi	r0, [r9], #-0
   38454:			; <UNDEFINED> instruction: 0xf9a0f012
   38458:	movwls	r6, #22699	; 0x58ab
   3845c:	ldrmi	r4, [r8], -r7, lsl #12
   38460:	svc	0x001cf7df
   38464:	ldrdcs	pc, [r0], -r8
   38468:	ldrtmi	r9, [r9], -r5, lsl #22
   3846c:	strtmi	r9, [r0], -r0
   38470:	stmib	sp, {sl, sp}^
   38474:	strls	r4, [r1], #-1026	; 0xfffffbfe
   38478:	ldm	r2, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3847c:	stmdbmi	r8, {r3, r8, r9, ip, sp, pc}^
   38480:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
   38484:	stmib	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38488:	ldrdcc	pc, [r0], -r8
   3848c:	vldrle	d2, [r0, #-0]
   38490:			; <UNDEFINED> instruction: 0x9110f8df
   38494:	ldrbtmi	r1, [r9], #3710	; 0xe7e
   38498:	stmdavs	r8!, {r2, r4, r5, r9, sl, lr}^
   3849c:	svccs	0x0001f816
   384a0:			; <UNDEFINED> instruction: 0xf7de4649
   384a4:	strcc	lr, [r2], #-2492	; 0xfffff644
   384a8:	ldrdcc	pc, [r0], -r8
   384ac:	adcmi	r1, r3, #228, 22	; 0x39000
   384b0:	blmi	faf880 <ASN1_generate_nconf@plt+0xf952e0>
   384b4:	ldrbtmi	r4, [fp], #-2365	; 0xfffff6c3
   384b8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   384bc:	stmib	lr!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   384c0:	ldmdbmi	fp!, {r2, sp, lr, pc}
   384c4:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
   384c8:	stmib	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   384cc:			; <UNDEFINED> instruction: 0x46384939
   384d0:	rsbcc	pc, ip, #64, 12	; 0x4000000
   384d4:			; <UNDEFINED> instruction: 0xf7df4479
   384d8:	blmi	e332e8 <ASN1_generate_nconf@plt+0xe18d48>
   384dc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   384e0:	mrscs	r2, (UNDEF: 59)
   384e4:			; <UNDEFINED> instruction: 0xf7e1461a
   384e8:	ldmdbmi	r4!, {r2, r4, r5, sl, fp, sp, lr, pc}
   384ec:			; <UNDEFINED> instruction: 0xf50d4a17
   384f0:	ldrbtmi	r5, [r9], #-768	; 0xfffffd00
   384f4:	stmpl	sl, {r2, r5, r8, r9, ip, sp}
   384f8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   384fc:			; <UNDEFINED> instruction: 0xf04f4051
   38500:	tstle	sp, r0, lsl #4
   38504:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   38508:	pop	{r0, r1, r3, ip, sp, pc}
   3850c:	bmi	b594d4 <ASN1_generate_nconf@plt+0xb3ef34>
   38510:			; <UNDEFINED> instruction: 0xe777447a
   38514:	stmdbmi	ip!, {r0, r1, r3, r5, r8, r9, fp, lr}
   38518:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3851c:			; <UNDEFINED> instruction: 0xf7de6858
   38520:			; <UNDEFINED> instruction: 0xe779e97e
   38524:	stmdbmi	sl!, {r0, r3, r5, r8, r9, fp, lr}
   38528:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3852c:			; <UNDEFINED> instruction: 0xf7de6858
   38530:			; <UNDEFINED> instruction: 0xe759e976
   38534:			; <UNDEFINED> instruction: 0xf8d2f018
   38538:	svcmi	0x0026e6d7
   3853c:			; <UNDEFINED> instruction: 0xe721447f
   38540:	ldc	7, cr15, [lr, #896]	; 0x380
   38544:	andeq	lr, r4, lr, lsl r6
   38548:	andeq	r6, r4, lr, lsr r7
   3854c:	andeq	r1, r0, r0, ror r5
   38550:	strdeq	lr, [r4], -r2
   38554:	andeq	r7, r2, r0, lsl #21
   38558:	andeq	lr, r4, r0, lsr #11
   3855c:	andeq	r7, r2, lr, asr sl
   38560:	andeq	lr, r4, sl, lsl #11
   38564:	andeq	r7, r2, ip, lsr #20
   38568:	andeq	lr, r4, sl, lsr r5
   3856c:	andeq	r7, r2, ip, lsl sl
   38570:	andeq	r7, r2, r2, asr #29
   38574:	andeq	lr, r4, r0, lsl r5
   38578:	andeq	r4, r2, r0, ror #22
   3857c:	strdeq	lr, [r4], -r0
   38580:	andeq	r4, r2, r6, lsl #19
   38584:	andeq	r4, r2, r4, lsr #21
   38588:	andeq	lr, r4, r6, asr #9
   3858c:	andeq	r4, r2, r6, lsr #23
   38590:	andeq	r8, r4, r8, asr r6
   38594:			; <UNDEFINED> instruction: 0x00024bb6
   38598:			; <UNDEFINED> instruction: 0x00024bbc
   3859c:	andeq	r4, r2, r6, asr #23
   385a0:	andeq	r4, r2, lr, lsr #23
   385a4:	ldrdeq	pc, [r1], -sl
   385a8:	andeq	lr, r4, sl, lsr #8
   385ac:	andeq	r7, r2, r8, asr #27
   385b0:	andeq	r4, r2, lr, asr fp
   385b4:	andeq	r7, r2, r0, lsr r9
   385b8:	andeq	lr, r4, r4, lsl #8
   385bc:	andeq	r6, r4, sl, lsl r5
   385c0:	andeq	lr, r1, r8, ror r9
   385c4:	andeq	lr, r4, r8, asr #7
   385c8:	andeq	r7, r2, lr, asr #17
   385cc:			; <UNDEFINED> instruction: 0x0004e3b8
   385d0:	andeq	r7, r2, sl, lsr #17
   385d4:	andeq	r7, r2, r8, asr #16
   385d8:	svcmi	0x00f0e92d
   385dc:	stc	6, cr4, [sp, #-8]!
   385e0:	ldrmi	r8, [sp], -r2, lsl #22
   385e4:	ldclcc	8, cr15, [r4], {223}	; 0xdf
   385e8:			; <UNDEFINED> instruction: 0xf8df460e
   385ec:			; <UNDEFINED> instruction: 0xf44f1cd4
   385f0:			; <UNDEFINED> instruction: 0xf8df4080
   385f4:	ldrdlt	r4, [sp], r0	; <UNPREDICTABLE>
   385f8:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
   385fc:			; <UNDEFINED> instruction: 0xf8df9202
   38600:	ldrbtmi	r2, [sl], #-3272	; 0xfffff338
   38604:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   38608:			; <UNDEFINED> instruction: 0xf04f932b
   3860c:			; <UNDEFINED> instruction: 0xf0120300
   38610:	stmiavs	r3!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
   38614:	ldccs	8, cr15, [r4], #892	; 0x37c
   38618:	andls	r4, r3, #2046820352	; 0x7a000000
   3861c:	blcs	4a030 <ASN1_generate_nconf@plt+0x2fa90>
   38620:	addshi	pc, r5, #64	; 0x40
   38624:	stcvc	8, cr15, [r8], #892	; 0x37c
   38628:	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   3862c:	bl	14f65b0 <ASN1_generate_nconf@plt+0x14dc010>
   38630:	stmdacs	r0, {r2, r9, sl, lr}
   38634:	ldrhi	pc, [r5], -r0
   38638:	blcs	52d2c <ASN1_generate_nconf@plt+0x3878c>
   3863c:	adchi	pc, lr, r0, asr #32
   38640:			; <UNDEFINED> instruction: 0x4628b155
   38644:	mcr	7, 1, pc, cr10, cr15, {6}	; <UNPREDICTABLE>
   38648:	strmi	r4, [r2], -r9, lsr #12
   3864c:			; <UNDEFINED> instruction: 0xf7e04620
   38650:	stmdacs	r0, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
   38654:	strhi	pc, [r9], -r0
   38658:			; <UNDEFINED> instruction: 0xf7df4620
   3865c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   38660:	ldrbhi	pc, [r9]	; <UNPREDICTABLE>
   38664:	stmdals	r2, {r1, r9, sl, fp, sp}
   38668:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   3866c:	adchi	pc, r4, r0
   38670:	stc	7, cr15, [lr, #-900]!	; 0xfffffc7c
   38674:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   38678:	strthi	pc, [r8], #-0
   3867c:	mrrccc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
   38680:	bvs	1709874 <ASN1_generate_nconf@plt+0x16ef2d4>
   38684:			; <UNDEFINED> instruction: 0xf0402b00
   38688:			; <UNDEFINED> instruction: 0xf8df82a8
   3868c:	strtmi	r6, [sl], -ip, asr #24
   38690:	strtmi	r4, [r0], -r9, lsr #12
   38694:			; <UNDEFINED> instruction: 0xf7e0447e
   38698:	strtmi	lr, [r0], -r4, ror #31
   3869c:	stcl	7, cr15, [sl], #896	; 0x380
   386a0:	blcs	53174 <ASN1_generate_nconf@plt+0x38bd4>
   386a4:	addhi	pc, r9, #64	; 0x40
   386a8:	ldcpl	8, cr15, [r0], #-892	; 0xfffffc84
   386ac:	bvs	ffb098a8 <ASN1_generate_nconf@plt+0xffaef308>
   386b0:			; <UNDEFINED> instruction: 0xf0402b00
   386b4:			; <UNDEFINED> instruction: 0xf8df8271
   386b8:	ldrbtmi	r5, [sp], #-3112	; 0xfffff3d8
   386bc:	blcs	52d70 <ASN1_generate_nconf@plt+0x387d0>
   386c0:	subshi	pc, fp, #64	; 0x40
   386c4:	ldccc	8, cr15, [ip], {223}	; 0xdf
   386c8:	blvs	17098bc <ASN1_generate_nconf@plt+0x16ef31c>
   386cc:			; <UNDEFINED> instruction: 0xf0002b00
   386d0:			; <UNDEFINED> instruction: 0xf8df80d8
   386d4:	mcrge	12, 0, r8, cr8, cr4, {0}
   386d8:	ldcge	8, cr15, [r0], {223}	; 0xdf
   386dc:			; <UNDEFINED> instruction: 0xf8df2701
   386e0:	ldrbtmi	r9, [r8], #3088	; 0xc10
   386e4:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   386e8:	vst1.8	{d20-d22}, [pc :256], r3
   386ec:	ldrbmi	r4, [r9], -r0, lsl #5
   386f0:			; <UNDEFINED> instruction: 0xf7df4620
   386f4:			; <UNDEFINED> instruction: 0x4605e9d4
   386f8:			; <UNDEFINED> instruction: 0xf0402800
   386fc:			; <UNDEFINED> instruction: 0x46018096
   38700:			; <UNDEFINED> instruction: 0xf7e14620
   38704:	stmdacs	r3, {r1, r5, r8, sl, fp, sp, lr, pc}
   38708:	stmdacs	r1, {r0, r2, r6, sl, fp, ip, lr, pc}
   3870c:			; <UNDEFINED> instruction: 0xf8dfdcec
   38710:	strcs	r1, [r1, -r4, ror #23]
   38714:	blcc	ff876a98 <ASN1_generate_nconf@plt+0xff85c4f8>
   38718:	bls	109904 <ASN1_generate_nconf@plt+0xef364>
   3871c:	stmdavs	r8!, {r0, r2, r4, r6, r7, fp, ip, lr}
   38720:	ldmda	ip!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38724:			; <UNDEFINED> instruction: 0xf7e16828
   38728:			; <UNDEFINED> instruction: 0xf8dfeea6
   3872c:			; <UNDEFINED> instruction: 0xf8df3bd0
   38730:	ldrbtmi	r1, [fp], #-3024	; 0xfffff430
   38734:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   38738:	ldmda	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3873c:	tstcs	r3, r0, lsr #12
   38740:	svc	0x003ef7de
   38744:			; <UNDEFINED> instruction: 0xf7e04620
   38748:			; <UNDEFINED> instruction: 0xf8dfeac8
   3874c:			; <UNDEFINED> instruction: 0xf8df3bb8
   38750:	ldrbtmi	r1, [fp], #-3000	; 0xfffff448
   38754:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   38758:	stmda	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3875c:	blcs	feb76ae0 <ASN1_generate_nconf@plt+0xfeb5c540>
   38760:	orrscs	pc, sl, #64, 12	; 0x4000000
   38764:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
   38768:	orrmi	pc, r0, pc, asr #8
   3876c:	svc	0x0000f7e1
   38770:	blcs	fe776af4 <ASN1_generate_nconf@plt+0xfe75c554>
   38774:	blcc	1176af8 <ASN1_generate_nconf@plt+0x115c558>
   38778:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3877c:	blls	b127ec <ASN1_generate_nconf@plt+0xaf824c>
   38780:			; <UNDEFINED> instruction: 0xf04f405a
   38784:			; <UNDEFINED> instruction: 0xf0400300
   38788:			; <UNDEFINED> instruction: 0x46388593
   3878c:	ldc	0, cr11, [sp], #180	; 0xb4
   38790:	pop	{r1, r8, r9, fp, pc}
   38794:	stmdacs	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38798:	ldr	sp, [r8, r6, lsr #1]!
   3879c:	blcc	1d76b20 <ASN1_generate_nconf@plt+0x1d5c580>
   387a0:	bls	100c88 <ASN1_generate_nconf@plt+0xe66e8>
   387a4:			; <UNDEFINED> instruction: 0xf7de58d2
   387a8:	ldmdavs	fp!, {r3, r4, r6, fp, sp, lr, pc}^
   387ac:	teqcs	r9, r0, lsl #4
   387b0:			; <UNDEFINED> instruction: 0xf7e14620
   387b4:	smlsldx	lr, r3, r6, r9
   387b8:	ldc	7, cr15, [sl], #888	; 0x378
   387bc:	blcc	1676b40 <ASN1_generate_nconf@plt+0x165c5a0>
   387c0:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   387c4:	blcs	49fe0 <ASN1_generate_nconf@plt+0x2fa40>
   387c8:	msrhi	CPSR_fsc, #64	; 0x40
   387cc:	blvs	1376b50 <ASN1_generate_nconf@plt+0x135c5b0>
   387d0:	bvs	d099d0 <ASN1_generate_nconf@plt+0xcef430>
   387d4:			; <UNDEFINED> instruction: 0xf0002b00
   387d8:	movwcs	r8, #521	; 0x209
   387dc:			; <UNDEFINED> instruction: 0x461a2179
   387e0:			; <UNDEFINED> instruction: 0xf7e14620
   387e4:	bvs	d32d64 <ASN1_generate_nconf@plt+0xd187c4>
   387e8:	vqsub.u8	d4, d16, d8
   387ec:	vst3.16	{d24,d26,d28}, [pc], sl
   387f0:	strtmi	r5, [r0], -r0, lsl #3
   387f4:	stcl	7, cr15, [r0], {225}	; 0xe1
   387f8:	movwcs	r6, #2610	; 0xa32
   387fc:			; <UNDEFINED> instruction: 0x46202178
   38800:	stmdb	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38804:			; <UNDEFINED> instruction: 0xf0402800
   38808:	bls	118fe8 <ASN1_generate_nconf@plt+0xfea48>
   3880c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   38810:	bcc	ff976b94 <ASN1_generate_nconf@plt+0xff95c5f4>
   38814:	blne	276b98 <ASN1_generate_nconf@plt+0x25c5f8>
   38818:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   3881c:			; <UNDEFINED> instruction: 0xf7dd6818
   38820:	qsub8mi	lr, r8, lr
   38824:	b	feef67b0 <ASN1_generate_nconf@plt+0xfeedc210>
   38828:	stmdbls	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   3882c:	svccs	0x0000b169
   38830:	ldrhi	pc, [r3], #64	; 0x40
   38834:			; <UNDEFINED> instruction: 0xf0134658
   38838:	movwcs	pc, #3023	; 0xbcf	; <UNPREDICTABLE>
   3883c:	ldrdeq	pc, [r4], -r8
   38840:	tstcs	fp, sl, lsl r6
   38844:			; <UNDEFINED> instruction: 0xf7e1461f
   38848:	vstrcs	s28, [r2, #-528]	; 0xfffffdf0
   3884c:	svcge	0x004cf47f
   38850:			; <UNDEFINED> instruction: 0xf0002f00
   38854:			; <UNDEFINED> instruction: 0x4620843b
   38858:	ldm	r8, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3885c:			; <UNDEFINED> instruction: 0xf0402800
   38860:			; <UNDEFINED> instruction: 0xf8df84bb
   38864:			; <UNDEFINED> instruction: 0xf8df3ac0
   38868:	ldrbtmi	r1, [fp], #-2752	; 0xfffff540
   3886c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   38870:	svc	0x00d4f7dd
   38874:			; <UNDEFINED> instruction: 0xf7de4620
   38878:	tstlt	r0, r6, lsr #20
   3887c:			; <UNDEFINED> instruction: 0xf7ff4620
   38880:			; <UNDEFINED> instruction: 0xf013fd1d
   38884:	blls	f7698 <ASN1_generate_nconf@plt+0xdd0f8>
   38888:	vqsub.u8	d4, d16, d8
   3888c:	blls	d941c <ASN1_generate_nconf@plt+0xbee7c>
   38890:	movwls	r3, #25345	; 0x6301
   38894:	tstcs	r1, r2, lsl #22
   38898:	bge	fe476c1c <ASN1_generate_nconf@plt+0xfe45c67c>
   3889c:			; <UNDEFINED> instruction: 0xf003425a
   388a0:			; <UNDEFINED> instruction: 0xf002031f
   388a4:	ldrbtmi	r0, [sl], #543	; 0x21f
   388a8:	subsmi	fp, r3, #88, 30	; 0x160
   388ac:	bcs	fe076c30 <ASN1_generate_nconf@plt+0xfe05c690>
   388b0:	vpmax.u8	d15, d3, d1
   388b4:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   388b8:	bcs	fe4740e0 <ASN1_generate_nconf@plt+0xfe459b40>
   388bc:			; <UNDEFINED> instruction: 0xf7df4620
   388c0:	strmi	lr, [r5], -lr, asr #20
   388c4:			; <UNDEFINED> instruction: 0xf8dfb950
   388c8:	ldrbtmi	r3, [fp], #-2668	; 0xfffff594
   388cc:	blcs	53740 <ASN1_generate_nconf@plt+0x391a0>
   388d0:	strtmi	sp, [r0], -sp, rrx
   388d4:	b	476860 <ASN1_generate_nconf@plt+0x45c2c0>
   388d8:	rsble	r2, r8, r0, lsl #16
   388dc:	bcc	1676c60 <ASN1_generate_nconf@plt+0x165c6c0>
   388e0:	blvs	fe709ad4 <ASN1_generate_nconf@plt+0xfe6ef534>
   388e4:	strtmi	fp, [r0], -fp, lsr #2
   388e8:	b	1f6874 <ASN1_generate_nconf@plt+0x1dc2d4>
   388ec:			; <UNDEFINED> instruction: 0xf0402800
   388f0:	strtmi	r8, [r0], -r7, lsr #3
   388f4:	stmib	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   388f8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   388fc:	asrhi	pc, r0, #32	; <UNPREDICTABLE>
   38900:	bcc	e76c84 <ASN1_generate_nconf@plt+0xe5c6e4>
   38904:	cfldrdvs	mvd4, [sl], {123}	; 0x7b
   38908:			; <UNDEFINED> instruction: 0xf0002a00
   3890c:			; <UNDEFINED> instruction: 0xf7df8302
   38910:	pkhtbmi	lr, r0, r6, asr #22
   38914:			; <UNDEFINED> instruction: 0xf0002800
   38918:			; <UNDEFINED> instruction: 0x46018473
   3891c:			; <UNDEFINED> instruction: 0xf7e04620
   38920:	pkhbtmi	lr, r1, r6, lsl #16
   38924:	svceq	0x0000f1b9
   38928:	strhi	pc, [r0], #-832	; 0xfffffcc0
   3892c:	bpl	476cb0 <ASN1_generate_nconf@plt+0x45c710>
   38930:	mvnscc	pc, #79	; 0x4f
   38934:	ldrbtmi	r9, [sp], #-776	; 0xfffffcf8
   38938:	blcs	53cec <ASN1_generate_nconf@plt+0x3974c>
   3893c:	bicshi	pc, sl, #64	; 0x40
   38940:	strtmi	r6, [r0], -fp, lsr #10
   38944:	stcl	7, cr15, [r8], #900	; 0x384
   38948:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   3894c:	rscshi	pc, r7, #0, 6
   38950:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   38954:	cfldrdvs	mvd4, [sl], {123}	; 0x7b
   38958:			; <UNDEFINED> instruction: 0xf0402a00
   3895c:	ldcvs	3, cr8, [sl, #-580]	; 0xfffffdbc
   38960:	svclt	0x00181e13
   38964:			; <UNDEFINED> instruction: 0xf1b92301
   38968:	svclt	0x00180f00
   3896c:	blcs	41574 <ASN1_generate_nconf@plt+0x26fd4>
   38970:	orrhi	pc, sl, #64	; 0x40
   38974:	movweq	pc, #4102	; 0x1006	; <UNPREDICTABLE>
   38978:	svclt	0x00182a00
   3897c:	blcs	41584 <ASN1_generate_nconf@plt+0x26fe4>
   38980:	orrhi	pc, r2, #64	; 0x40
   38984:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   38988:			; <UNDEFINED> instruction: 0xf8df9a03
   3898c:	ldmpl	r5, {r2, r3, r4, r5, r7, r8, fp, ip}^
   38990:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   38994:	svc	0x0042f7dd
   38998:			; <UNDEFINED> instruction: 0xf7e04620
   3899c:	stmdacs	r0, {r7, sl, fp, sp, lr, pc}
   389a0:	strthi	pc, [r3], #-64	; 0xffffffc0
   389a4:	strcs	r6, [r1, -r8, lsr #16]
   389a8:	stcl	7, cr15, [r4, #-900]!	; 0xfffffc7c
   389ac:	blge	2f24a8 <ASN1_generate_nconf@plt+0x2d7f08>
   389b0:	andcs	sl, r0, #688128	; 0xa8000
   389b4:	svccs	0x0004f843
   389b8:			; <UNDEFINED> instruction: 0xd1fb4299
   389bc:	blx	ff9f4a10 <ASN1_generate_nconf@plt+0xff9da470>
   389c0:			; <UNDEFINED> instruction: 0xf0134606
   389c4:			; <UNDEFINED> instruction: 0xf7e1fae3
   389c8:	bge	b73da8 <ASN1_generate_nconf@plt+0xb59808>
   389cc:			; <UNDEFINED> instruction: 0xf0064273
   389d0:			; <UNDEFINED> instruction: 0xf003061f
   389d4:	svclt	0x0058031f
   389d8:	bl	c9358 <ASN1_generate_nconf@plt+0xaedb8>
   389dc:	andcs	r0, r1, #128, 2
   389e0:			; <UNDEFINED> instruction: 0xf606fa02
   389e4:			; <UNDEFINED> instruction: 0xf8519802
   389e8:	tstmi	lr, #132, 24	; 0x8400
   389ec:	stcvs	8, cr15, [r4], {65}	; 0x41
   389f0:	stcl	7, cr15, [r0], #900	; 0x384
   389f4:	stmdbls	r5, {r2, r3, r5, r8, r9, fp, sp, pc}
   389f8:	orreq	lr, r0, #3072	; 0xc00
   389fc:			; <UNDEFINED> instruction: 0xf8534620
   38a00:	movwmi	r2, #44164	; 0xac84
   38a04:	stccs	8, cr15, [r4], {67}	; 0x43
   38a08:	stcl	7, cr15, [sl, #896]	; 0x380
   38a0c:			; <UNDEFINED> instruction: 0xf0402800
   38a10:	strcs	r8, [r0], -ip, lsl #2
   38a14:	strls	r2, [r0], -r0, lsl #6
   38a18:	stmdbge	fp, {r1, r2, fp, ip, pc}
   38a1c:			; <UNDEFINED> instruction: 0xf7e0461a
   38a20:			; <UNDEFINED> instruction: 0x4606e8de
   38a24:			; <UNDEFINED> instruction: 0xf7e04620
   38a28:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   38a2c:	rschi	pc, r9, r0, asr #32
   38a30:			; <UNDEFINED> instruction: 0xf77f2e00
   38a34:			; <UNDEFINED> instruction: 0xf013af43
   38a38:	strcs	pc, [r1], -r9, lsr #21
   38a3c:	ldc	7, cr15, [sl], #900	; 0x384
   38a40:	bl	1236f8 <ASN1_generate_nconf@plt+0x109158>
   38a44:			; <UNDEFINED> instruction: 0xf8500080
   38a48:			; <UNDEFINED> instruction: 0xf0137c84
   38a4c:	submi	pc, r2, #651264	; 0x9f000
   38a50:	tsteq	pc, #0	; <UNPREDICTABLE>
   38a54:	andseq	pc, pc, #2
   38a58:	svclt	0x00589802
   38a5c:	blx	1c93b0 <ASN1_generate_nconf@plt+0x1aee10>
   38a60:	andsmi	pc, pc, r3, lsl #6
   38a64:	stc	7, cr15, [r6], #900	; 0x384
   38a68:	bls	1a3720 <ASN1_generate_nconf@plt+0x189180>
   38a6c:	addeq	lr, r0, r3, lsl #22
   38a70:	stccc	8, cr15, [r4], {80}	; 0x50
   38a74:	movwls	r4, #28691	; 0x7013
   38a78:	eorshi	pc, r1, #64	; 0x40
   38a7c:			; <UNDEFINED> instruction: 0xf43f2f00
   38a80:			; <UNDEFINED> instruction: 0xf8dfaf1d
   38a84:	ldrbtmi	r6, [lr], #-2248	; 0xfffff738
   38a88:	blcs	53a5c <ASN1_generate_nconf@plt+0x394bc>
   38a8c:	mvnhi	pc, r0, asr #32
   38a90:	orrmi	pc, r0, pc, asr #8
   38a94:			; <UNDEFINED> instruction: 0xf0134658
   38a98:	ldmdbvs	r2!, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
   38a9c:	tstmi	r3, #3342336	; 0x330000
   38aa0:	tstle	r7, r7, lsl #12
   38aa4:	vsub.i8	d18, d0, d0
   38aa8:			; <UNDEFINED> instruction: 0xf89b8373
   38aac:	ldmdbcs	r1, {ip}^
   38ab0:	msrhi	SPSR_fsx, #0
   38ab4:			; <UNDEFINED> instruction: 0xf0002971
   38ab8:	ldmdbcs	r2!, {r1, r3, r4, r5, r7, r8, r9, pc}^
   38abc:	andshi	pc, r4, #0
   38ac0:			; <UNDEFINED> instruction: 0xf0402952
   38ac4:			; <UNDEFINED> instruction: 0xf89b8183
   38ac8:	blcs	384ad4 <ASN1_generate_nconf@plt+0x36a534>
   38acc:	blcs	2e8734 <ASN1_generate_nconf@plt+0x2ce194>
   38ad0:	addhi	pc, r0, #0
   38ad4:	blt	4742fc <ASN1_generate_nconf@plt+0x459d5c>
   38ad8:	ldmdapl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   38adc:	blt	fe474344 <ASN1_generate_nconf@plt+0xfe459da4>
   38ae0:			; <UNDEFINED> instruction: 0xf8df2300
   38ae4:	ldrbtmi	r9, [sp], #-2160	; 0xfffff790
   38ae8:	ldrbtmi	r9, [r9], #772	; 0x304
   38aec:	bcs	474354 <ASN1_generate_nconf@plt+0x459db4>
   38af0:	blls	14a378 <ASN1_generate_nconf@plt+0x12fdd8>
   38af4:	stmdaeq	r3, {r1, r8, r9, fp, sp, lr, pc}
   38af8:			; <UNDEFINED> instruction: 0x4641463a
   38afc:	stc	7, cr15, [ip], {222}	; 0xde
   38b00:	and	r4, sl, r6, lsl #12
   38b04:	strbmi	r6, [r9], -r2, asr #18
   38b08:			; <UNDEFINED> instruction: 0xf7dd6868
   38b0c:	ldrtmi	lr, [sl], -r8, lsl #29
   38b10:	strtmi	r4, [r0], -r1, asr #12
   38b14:	stc	7, cr15, [r0], {222}	; 0xde
   38b18:	ldrtmi	r4, [r1], -r6, lsl #12
   38b1c:			; <UNDEFINED> instruction: 0xf7e14620
   38b20:	stmdacs	r4, {r2, r4, r8, r9, fp, sp, lr, pc}
   38b24:	adcshi	pc, sl, r0, asr #32
   38b28:	stmdavs	r8!, {r0, r4, r6, r9, sl, lr}^
   38b2c:	mrc	7, 3, APSR_nzcv, cr6, cr13, {6}
   38b30:			; <UNDEFINED> instruction: 0xf7de6ca8
   38b34:	ldmib	r5, {r1, r2, r5, r6, fp, sp, lr, pc}^
   38b38:			; <UNDEFINED> instruction: 0xf7de1010
   38b3c:	strtvs	lr, [r8], #2966	; 0xb96
   38b40:	bicsle	r2, pc, r0, lsl #16
   38b44:	ldrbmi	r6, [r9], -r8, ror #16
   38b48:	mcr	7, 3, pc, cr8, cr13, {6}	; <UNPREDICTABLE>
   38b4c:	stmdals	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   38b50:			; <UNDEFINED> instruction: 0xf7df2101
   38b54:	stmdacs	r0, {r1, r4, r5, r6, r7, fp, sp, lr, pc}
   38b58:	orrhi	pc, r0, r0
   38b5c:	blcs	52ff0 <ASN1_generate_nconf@plt+0x38a50>
   38b60:	cfstrdge	mvd15, [r0, #-508]!	; 0xfffffe04
   38b64:			; <UNDEFINED> instruction: 0xf8df9a03
   38b68:			; <UNDEFINED> instruction: 0xf8df3790
   38b6c:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, r9, sl, ip}^
   38b70:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   38b74:	mrc	7, 2, APSR_nzcv, cr2, cr13, {6}
   38b78:			; <UNDEFINED> instruction: 0xf8dfe554
   38b7c:	teqcs	r8, r8	; <illegal shifter operand>
   38b80:	strtmi	r9, [r0], -r3, lsl #20
   38b84:			; <UNDEFINED> instruction: 0xf7dd58d2
   38b88:	stmdavs	fp!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}^
   38b8c:	teqcs	r9, r0, lsl #4
   38b90:			; <UNDEFINED> instruction: 0xf7e04620
   38b94:	ldr	lr, [r5, #3974]	; 0xf86
   38b98:			; <UNDEFINED> instruction: 0x37c0f8df
   38b9c:	bls	10a424 <ASN1_generate_nconf@plt+0xefe84>
   38ba0:			; <UNDEFINED> instruction: 0xf7e058d1
   38ba4:	blvs	b34a64 <ASN1_generate_nconf@plt+0xb1a4c4>
   38ba8:			; <UNDEFINED> instruction: 0xf0002b00
   38bac:	andcs	r8, r0, #-2147483611	; 0x80000025
   38bb0:			; <UNDEFINED> instruction: 0x46202110
   38bb4:	svc	0x0074f7e0
   38bb8:			; <UNDEFINED> instruction: 0x4620e57d
   38bbc:	mrc	7, 5, APSR_nzcv, cr6, cr13, {6}
   38bc0:			; <UNDEFINED> instruction: 0x379cf8df
   38bc4:	ldmpl	r1, {r0, r1, r9, fp, ip, pc}^
   38bc8:	ldcl	7, cr15, [sl, #-888]!	; 0xfffffc88
   38bcc:			; <UNDEFINED> instruction: 0xf7dd4620
   38bd0:	ldmdavs	r1!, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
   38bd4:	bl	fe976b5c <ASN1_generate_nconf@plt+0xfe95c5bc>
   38bd8:			; <UNDEFINED> instruction: 0xf7dee566
   38bdc:			; <UNDEFINED> instruction: 0xf7dfece6
   38be0:	strtmi	lr, [r9], -r2, lsr #19
   38be4:	ldcl	7, cr15, [r8, #-888]!	; 0xfffffc88
   38be8:	strb	r4, [lr, #-1541]	; 0xfffff9fb
   38bec:			; <UNDEFINED> instruction: 0x2127461a
   38bf0:			; <UNDEFINED> instruction: 0xf7e14628
   38bf4:	vst2.32	{d30-d31}, [pc :128], lr
   38bf8:	strtmi	r5, [r0], -r0, lsl #2
   38bfc:	b	fef76b88 <ASN1_generate_nconf@plt+0xfef5c5e8>
   38c00:	movwcs	lr, #1337	; 0x539
   38c04:	ldrmi	r2, [sl], -sl, asr #2
   38c08:			; <UNDEFINED> instruction: 0xf7e04620
   38c0c:	stmdacs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   38c10:	svcge	0x000ef77f
   38c14:			; <UNDEFINED> instruction: 0xf8df9a03
   38c18:			; <UNDEFINED> instruction: 0xf8df36e0
   38c1c:	ldmpl	r3, {r3, r6, r8, r9, sl, ip}^
   38c20:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   38c24:	ldcl	7, cr15, [sl, #884]!	; 0x374
   38c28:	cdpge	7, 0, cr14, cr9, cr2, {0}
   38c2c:	mrscs	r2, (UNDEF: 105)
   38c30:	ldrtmi	r4, [r3], -r0, lsr #12
   38c34:	svc	0x0034f7e0
   38c38:			; <UNDEFINED> instruction: 0xf43f2800
   38c3c:	strbt	sl, [r9], sl, ror #29
   38c40:			; <UNDEFINED> instruction: 0x6724f8df
   38c44:			; <UNDEFINED> instruction: 0x5724f8df
   38c48:			; <UNDEFINED> instruction: 0x8724f8df
   38c4c:			; <UNDEFINED> instruction: 0xf8df447e
   38c50:	ldrbtmi	r7, [sp], #-1828	; 0xfffff8dc
   38c54:	ldrbtmi	r4, [pc], #-1272	; 38c5c <ASN1_generate_nconf@plt+0x1e6bc>
   38c58:	addmi	pc, r0, #1325400064	; 0x4f000000
   38c5c:			; <UNDEFINED> instruction: 0x46204659
   38c60:	stmdb	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38c64:	strmi	r4, [r1], r1, lsl #12
   38c68:			; <UNDEFINED> instruction: 0xf7e14620
   38c6c:	stmdacs	r4, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
   38c70:	addhi	pc, sl, r0, asr #32
   38c74:	stmdavs	r8!, {r0, r4, r5, r9, sl, lr}^
   38c78:	ldcl	7, cr15, [r0, #884]	; 0x374
   38c7c:			; <UNDEFINED> instruction: 0xf7dd6ca8
   38c80:	ldmib	r5, {r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   38c84:			; <UNDEFINED> instruction: 0xf7de1010
   38c88:	strtvs	lr, [r8], #2800	; 0xaf0
   38c8c:	rsbsle	r2, r6, r0, lsl #16
   38c90:	ldrtmi	r6, [r9], -r2, asr #18
   38c94:			; <UNDEFINED> instruction: 0xf7dd6868
   38c98:	ldrb	lr, [sp, r2, asr #27]
   38c9c:			; <UNDEFINED> instruction: 0x46204631
   38ca0:	b	14f6c2c <ASN1_generate_nconf@plt+0x14dc68c>
   38ca4:	stmdacs	r9, {r0, fp, ip, sp}
   38ca8:	ldm	pc, {r0, r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   38cac:	streq	pc, [r6, #-0]!
   38cb0:	strpl	r0, [r6, #-1285]!	; 0xfffffafb
   38cb4:			; <UNDEFINED> instruction: 0x26401616
   38cb8:	ssathi	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   38cbc:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   38cc0:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
   38cc4:	ldrdeq	pc, [r4], -r8
   38cc8:	stc	7, cr15, [r8, #884]!	; 0x374
   38ccc:			; <UNDEFINED> instruction: 0xf8d82300
   38cd0:	ldrmi	r0, [sl], -r4
   38cd4:			; <UNDEFINED> instruction: 0xf7e1210b
   38cd8:	mcrcs	8, 0, lr, cr0, cr12, {1}
   38cdc:	blne	ff028be8 <ASN1_generate_nconf@plt+0xff00e648>
   38ce0:	ldmibne	fp, {r2, r8, r9, fp, ip, pc}
   38ce4:	svccs	0x00009304
   38ce8:	svcge	0x0000f73f
   38cec:	vnmls.f64	d9, d8, d7
   38cf0:	blcs	67538 <ASN1_generate_nconf@plt+0x4cf98>
   38cf4:	cfstrdge	mvd15, [r2, #252]!	; 0xfc
   38cf8:	mrc	5, 0, lr, cr8, cr0, {7}
   38cfc:	smladcs	r1, r0, sl, fp
   38d00:			; <UNDEFINED> instruction: 0x567cf8df
   38d04:			; <UNDEFINED> instruction: 0x167cf8df
   38d08:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   38d0c:			; <UNDEFINED> instruction: 0xf7dd6868
   38d10:	movwcs	lr, #3462	; 0xd86
   38d14:	stmdavs	r8!, {r1, r3, r4, r9, sl, lr}^
   38d18:			; <UNDEFINED> instruction: 0xf7e1210b
   38d1c:	bls	132d8c <ASN1_generate_nconf@plt+0x1187ec>
   38d20:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   38d24:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   38d28:	bl	fe976cb4 <ASN1_generate_nconf@plt+0xfe95c714>
   38d2c:			; <UNDEFINED> instruction: 0xf8dfe4fd
   38d30:			; <UNDEFINED> instruction: 0xf8df8658
   38d34:	ldrbtmi	r1, [r8], #1624	; 0x658
   38d38:			; <UNDEFINED> instruction: 0xf8d84479
   38d3c:			; <UNDEFINED> instruction: 0xf7dd0004
   38d40:	movwcs	lr, #3438	; 0xd6e
   38d44:	ldrdeq	pc, [r4], -r8
   38d48:	tstcs	fp, sl, lsl r6
   38d4c:	stmda	r0, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38d50:			; <UNDEFINED> instruction: 0xf0144620
   38d54:			; <UNDEFINED> instruction: 0xe7c0fa7d
   38d58:	blt	4745c0 <ASN1_generate_nconf@plt+0x45a020>
   38d5c:			; <UNDEFINED> instruction: 0xf8df2701
   38d60:			; <UNDEFINED> instruction: 0xf8df5630
   38d64:	ldrbtmi	r1, [sp], #-1584	; 0xfffff9d0
   38d68:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   38d6c:	ldcl	7, cr15, [r6, #-884]	; 0xfffffc8c
   38d70:	stmdavs	r8!, {r8, r9, sp}^
   38d74:	tstcs	fp, sl, lsl r6
   38d78:	svc	0x00eaf7e0
   38d7c:	stmdavs	r8!, {r0, r2, r4, r6, r7, sl, sp, lr, pc}^
   38d80:			; <UNDEFINED> instruction: 0xf7dd4641
   38d84:	strb	lr, [r7, -ip, asr #26]!
   38d88:	strtmi	r4, [r0], -r9, asr #12
   38d8c:	ldmib	ip, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38d90:			; <UNDEFINED> instruction: 0xf63f280a
   38d94:	movwge	sl, #11667	; 0x2d93
   38d98:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   38d9c:			; <UNDEFINED> instruction: 0x47184413
   38da0:	andeq	r0, r0, r7, ror #3
   38da4:	andeq	r0, r0, r7, lsr #3
   38da8:			; <UNDEFINED> instruction: 0x000001b7
   38dac:			; <UNDEFINED> instruction: 0x000001b7
   38db0:			; <UNDEFINED> instruction: 0xfffffb1d
   38db4:	andeq	r0, r0, r7, lsr #3
   38db8:	ldrdeq	r0, [r0], -r7
   38dbc:			; <UNDEFINED> instruction: 0xfffffb1d
   38dc0:			; <UNDEFINED> instruction: 0xfffffb1d
   38dc4:	andeq	r0, r0, pc, lsl #4
   38dc8:	andeq	r0, r0, r7, lsr #3
   38dcc:	bicseq	pc, pc, #1
   38dd0:	tstle	r6, fp, asr #22
   38dd4:	mulcc	r1, fp, r8
   38dd8:	svclt	0x00182b0d
   38ddc:			; <UNDEFINED> instruction: 0xf0002b0a
   38de0:	stmdbcs	r3!, {r0, r3, r5, r7, r8, pc}^
   38de4:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   38de8:	mulcc	r1, fp, r8
   38dec:	svclt	0x00182b0d
   38df0:			; <UNDEFINED> instruction: 0xf47f2b0a
   38df4:	strtmi	sl, [r0], -pc, ror #28
   38df8:	mrscs	r2, R9_usr
   38dfc:	ldmdb	r6, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38e00:			; <UNDEFINED> instruction: 0xf7de4620
   38e04:	stmdacs	r0, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
   38e08:	msrhi	SPSR_fc, r0, asr #32
   38e0c:	streq	pc, [r8, #2271]	; 0x8df
   38e10:			; <UNDEFINED> instruction: 0xf7e04478
   38e14:	bls	1340dc <ASN1_generate_nconf@plt+0x119b3c>
   38e18:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   38e1c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   38e20:	bl	a76dac <ASN1_generate_nconf@plt+0xa5c80c>
   38e24:	strcs	lr, [r0], -sl, asr #10
   38e28:	ldrtmi	sl, [r2], -r9, lsl #22
   38e2c:	movwls	r2, #16673	; 0x4121
   38e30:	ldreq	pc, [r0, sp, asr #4]
   38e34:	vsubhn.i16	d25, q0, <illegal reg q4.5>
   38e38:	strls	r0, [sl, -r3, lsl #14]
   38e3c:	svc	0x0088f7e0
   38e40:	ldrtmi	r9, [r2], -r4, lsl #22
   38e44:	strtmi	r2, [r8], -r3, lsr #2
   38e48:	strvs	lr, [r9, -sp, asr #19]
   38e4c:	svc	0x0080f7e0
   38e50:			; <UNDEFINED> instruction: 0xf013e4bc
   38e54:	mcrrne	8, 9, pc, r3, cr11	; <UNPREDICTABLE>
   38e58:	ldr	r9, [fp, #-774]	; 0xfffffcfa
   38e5c:			; <UNDEFINED> instruction: 0xf8df9a03
   38e60:	ldmpl	r3, {r3, r4, r7, sl, ip, sp}^
   38e64:			; <UNDEFINED> instruction: 0xf7e16818
   38e68:			; <UNDEFINED> instruction: 0xf7ffeb06
   38e6c:			; <UNDEFINED> instruction: 0xf44fbbdb
   38e70:	ldrbmi	r5, [r8], -r0, lsl #2
   38e74:			; <UNDEFINED> instruction: 0xf8a2f013
   38e78:	vcge.f32	d17, d0, d7
   38e7c:			; <UNDEFINED> instruction: 0xf10b8184
   38e80:	ldmibne	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   38e84:	svccs	0x0001f813
   38e88:	svclt	0x00082a0a
   38e8c:	addsmi	r3, r9, #4194304	; 0x400000
   38e90:	mrcne	1, 3, sp, cr11, cr8, {7}
   38e94:	tsteq	r7, fp, lsl #22
   38e98:	andeq	lr, r5, fp, lsl #22
   38e9c:			; <UNDEFINED> instruction: 0xf811260d
   38ea0:	bcs	2c42ac <ASN1_generate_nconf@plt+0x2a9d0c>
   38ea4:			; <UNDEFINED> instruction: 0xf105bf08
   38ea8:	strbpl	r3, [r2], #1535	; 0x5ff
   38eac:	bl	328abc <ASN1_generate_nconf@plt+0x30e51c>
   38eb0:	strcc	r0, [r1, -r5]
   38eb4:	blcc	8e1d4 <ASN1_generate_nconf@plt+0x73c34>
   38eb8:			; <UNDEFINED> instruction: 0xf8dfd2f1
   38ebc:	ldrbtmi	r3, [fp], #-1248	; 0xfffffb20
   38ec0:	ldmdavs	fp, {r1, r3, r4, r8, fp, sp, lr}
   38ec4:			; <UNDEFINED> instruction: 0xf43f4313
   38ec8:			; <UNDEFINED> instruction: 0xe603adf0
   38ecc:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   38ed0:			; <UNDEFINED> instruction: 0xf8df2701
   38ed4:	ldrbtmi	r3, [r9], #-1060	; 0xfffffbdc
   38ed8:	stmdavs	fp!, {r0, r1, r2, r3, r4, sl, sp, lr, pc}^
   38edc:	svccs	0x0000e667
   38ee0:	cfldrdge	mvd15, [ip], #252	; 0xfc
   38ee4:	strb	r9, [ip, #1543]	; 0x607
   38ee8:	mulcc	r1, fp, r8
   38eec:	svclt	0x00182b0d
   38ef0:			; <UNDEFINED> instruction: 0xf47f2b0a
   38ef4:	strtmi	sl, [r0], -pc, ror #27
   38ef8:	ldcl	7, cr15, [r2, #-892]	; 0xfffffc84
   38efc:			; <UNDEFINED> instruction: 0xf7df4620
   38f00:			; <UNDEFINED> instruction: 0xf8dfe96e
   38f04:	ldrbtmi	r1, [r9], #-1184	; 0xfffffb60
   38f08:	andcs	r4, r1, r2, lsl #12
   38f0c:	ldmdb	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38f10:	cfldrsvs	mvf14, [fp, #-848]	; 0xfffffcb0
   38f14:			; <UNDEFINED> instruction: 0xf0402b00
   38f18:			; <UNDEFINED> instruction: 0xf8df80ad
   38f1c:			; <UNDEFINED> instruction: 0xf8df548c
   38f20:			; <UNDEFINED> instruction: 0xf8df748c
   38f24:	ldrbtmi	r6, [sp], #-1164	; 0xfffffb74
   38f28:	strhi	pc, [r8], #2271	; 0x8df
   38f2c:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   38f30:			; <UNDEFINED> instruction: 0x462044f8
   38f34:	ldmib	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38f38:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   38f3c:			; <UNDEFINED> instruction: 0x4620dd5c
   38f40:			; <UNDEFINED> instruction: 0xf9bcf7ff
   38f44:			; <UNDEFINED> instruction: 0xf8dfe4ba
   38f48:	smlsdxcs	r1, r0, r4, r5
   38f4c:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   38f50:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   38f54:			; <UNDEFINED> instruction: 0xf8dfe6da
   38f58:			; <UNDEFINED> instruction: 0xf8df5468
   38f5c:	ldrbtmi	r1, [sp], #-1128	; 0xfffffb98
   38f60:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   38f64:	mrrc	7, 13, pc, sl, cr13	; <UNPREDICTABLE>
   38f68:	stmdavs	r8!, {r8, r9, sp}^
   38f6c:	tstcs	fp, sl, lsl r6
   38f70:	cdp	7, 14, cr15, cr14, cr0, {7}
   38f74:			; <UNDEFINED> instruction: 0xf8dfe4a2
   38f78:	smlsdcs	r1, r0, r4, r5
   38f7c:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   38f80:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   38f84:			; <UNDEFINED> instruction: 0x4649e6f1
   38f88:			; <UNDEFINED> instruction: 0xf0134658
   38f8c:			; <UNDEFINED> instruction: 0xf8dff825
   38f90:	movwcs	r0, #1088	; 0x440
   38f94:	ldrbtmi	r2, [r8], #-267	; 0xfffffef5
   38f98:	stmdavs	r0, {r1, r3, r4, r9, sl, lr}^
   38f9c:	cdp	7, 13, cr15, cr8, cr0, {7}
   38fa0:			; <UNDEFINED> instruction: 0xf7de4620
   38fa4:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   38fa8:	mrcge	4, 2, APSR_nzcv, cr6, cr15, {3}
   38fac:			; <UNDEFINED> instruction: 0xf8dfe486
   38fb0:			; <UNDEFINED> instruction: 0xf8df5424
   38fb4:	ldrbtmi	r1, [sp], #-1060	; 0xfffffbdc
   38fb8:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   38fbc:	stc	7, cr15, [lr], #-884	; 0xfffffc8c
   38fc0:	stmdavs	r8!, {r8, r9, sp}^
   38fc4:	tstcs	fp, sl, lsl r6
   38fc8:	cdp	7, 12, cr15, cr2, cr0, {7}
   38fcc:			; <UNDEFINED> instruction: 0xf0144620
   38fd0:	ldrbt	pc, [r3], #-2367	; 0xfffff6c1	; <UNPREDICTABLE>
   38fd4:	mrscs	r2, SP_usr
   38fd8:			; <UNDEFINED> instruction: 0xf7e14620
   38fdc:	strtmi	lr, [r0], -r8, ror #16
   38fe0:	ldcl	7, cr15, [lr], {223}	; 0xdf
   38fe4:			; <UNDEFINED> instruction: 0xf7df4620
   38fe8:	ldmibmi	ip!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
   38fec:			; <UNDEFINED> instruction: 0x46024479
   38ff0:			; <UNDEFINED> instruction: 0xf7de2001
   38ff4:	strbt	lr, [r1], #-2302	; 0xfffff702
   38ff8:	strtmi	r4, [r0], -r9, asr #12
   38ffc:	stmia	r4!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39000:	svcne	0x00434649
   39004:	svclt	0x00182801
   39008:	strtmi	r2, [r0], -r1, lsl #22
   3900c:	movwcs	fp, #8076	; 0x1f8c
   39010:	movwls	r2, #17152	; 0x4300
   39014:	ldm	r8, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39018:	tstle	r8, r4, lsl #16
   3901c:	ldrtmi	r6, [r9], -sl, lsr #24
   39020:			; <UNDEFINED> instruction: 0xf7dd6868
   39024:	vstmiavs	r8!, {d14-<overflow reg d75>}
   39028:	stcl	7, cr15, [sl, #884]!	; 0x374
   3902c:			; <UNDEFINED> instruction: 0x1010e9d5
   39030:	ldmdb	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39034:			; <UNDEFINED> instruction: 0xb12864a8
   39038:	strbmi	r6, [r1], -r2, asr #18
   3903c:			; <UNDEFINED> instruction: 0xf7dd6868
   39040:	ldrb	lr, [r6, -lr, ror #23]!
   39044:	ldrtmi	r6, [r1], -r8, ror #16
   39048:	bl	ffa76fc4 <ASN1_generate_nconf@plt+0xffa5ca24>
   3904c:			; <UNDEFINED> instruction: 0xf1b9e771
   39050:			; <UNDEFINED> instruction: 0xf0000f00
   39054:	strtmi	r8, [r0], -pc, lsr #2
   39058:	cdp	7, 4, cr15, cr14, cr0, {7}
   3905c:			; <UNDEFINED> instruction: 0xf47f2800
   39060:	blmi	ff824e08 <ASN1_generate_nconf@plt+0xff80a868>
   39064:	ldrbtmi	r9, [fp], #-3588	; 0xfffff1fc
   39068:	bcs	543d8 <ASN1_generate_nconf@plt+0x39e38>
   3906c:	cfstrsge	mvf15, [sl], {127}	; 0x7f
   39070:	ldrbt	r6, [pc], #-3354	; 39078 <ASN1_generate_nconf@plt+0x1ead8>
   39074:	ldrtmi	r4, [r0], r0, lsr #12
   39078:	b	676ffc <ASN1_generate_nconf@plt+0x65ca5c>
   3907c:	ldrb	r4, [r1], #-1665	; 0xfffff97f
   39080:	svceq	0x0000f1b9
   39084:	cfldrdge	mvd15, [lr], #-508	; 0xfffffe04
   39088:	ldmibmi	r7, {r1, r2, r4, r6, r7, r8, r9, fp, lr}^
   3908c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   39090:			; <UNDEFINED> instruction: 0xf7dd6858
   39094:	ldr	lr, [r1], #-3012	; 0xfffff43c
   39098:	tstle	r9, r0, asr r9
   3909c:			; <UNDEFINED> instruction: 0xf7df4620
   390a0:	ldmibmi	r2, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}^
   390a4:	ldrbtmi	r2, [r9], #-539	; 0xfffffde5
   390a8:	svc	0x007ef7df
   390ac:	mulne	r0, fp, r8
   390b0:			; <UNDEFINED> instruction: 0xf47f2953
   390b4:	blmi	ff3e44f8 <ASN1_generate_nconf@plt+0xff3c9f58>
   390b8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   390bc:			; <UNDEFINED> instruction: 0xf7e0685d
   390c0:	strmi	lr, [r1], -r6, lsr #25
   390c4:			; <UNDEFINED> instruction: 0xf7ff4628
   390c8:	str	pc, [r3, #-2115]	; 0xfffff7bd
   390cc:	stmibmi	sl, {r0, r3, r6, r7, r8, r9, fp, lr}^
   390d0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   390d4:			; <UNDEFINED> instruction: 0xf7dd6858
   390d8:			; <UNDEFINED> instruction: 0xf7ffeba2
   390dc:	strtmi	fp, [r0], -fp, asr #23
   390e0:	ldmda	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   390e4:	ldrbtmi	r4, [r9], #-2501	; 0xfffff63b
   390e8:	andcs	r4, r1, r2, lsl #12
   390ec:	stm	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   390f0:	bllt	ff9770f4 <ASN1_generate_nconf@plt+0xff95cb54>
   390f4:			; <UNDEFINED> instruction: 0xf7df4620
   390f8:	strmi	lr, [r7], -r2, ror #22
   390fc:	andcs	fp, r0, #168, 6	; 0xa0000002
   39100:	blge	2416ac <ASN1_generate_nconf@plt+0x22710c>
   39104:	cdp	7, 2, cr15, cr4, cr0, {7}
   39108:	andcs	r9, r0, #8, 16	; 0x80000
   3910c:			; <UNDEFINED> instruction: 0xf7dd4641
   39110:	cmplt	r0, #10, 28	; 0xa0
   39114:	andcs	r4, r0, #70254592	; 0x4300000
   39118:	ldrtmi	r2, [r8], -r0, lsr #2
   3911c:	cdp	7, 1, cr15, cr8, cr0, {7}
   39120:			; <UNDEFINED> instruction: 0xf7dd4640
   39124:	movwcs	lr, #3498	; 0xdaa
   39128:	str	r6, [sl], #-1259	; 0xfffffb15
   3912c:			; <UNDEFINED> instruction: 0xf7dd4640
   39130:	str	lr, [sp], #-3492	; 0xfffff25c
   39134:	smlaltbeq	pc, fp, r1, r1	; <UNPREDICTABLE>
   39138:	blx	fec8a9c0 <ASN1_generate_nconf@plt+0xfec70420>
   3913c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   39140:	bl	1ff70c0 <ASN1_generate_nconf@plt+0x1fdcb20>
   39144:			; <UNDEFINED> instruction: 0xf7df4620
   39148:	stmibmi	sp!, {r1, r3, r6, fp, sp, lr, pc}
   3914c:			; <UNDEFINED> instruction: 0x46024479
   39150:			; <UNDEFINED> instruction: 0xf7de2001
   39154:			; <UNDEFINED> instruction: 0xf7ffe84e
   39158:			; <UNDEFINED> instruction: 0x4651bbb1
   3915c:	ldrdeq	pc, [r4], -r9
   39160:	bl	17770dc <ASN1_generate_nconf@plt+0x175cb3c>
   39164:			; <UNDEFINED> instruction: 0xf7ff9908
   39168:	bls	127f04 <ASN1_generate_nconf@plt+0x10d964>
   3916c:	blmi	18c2d78 <ASN1_generate_nconf@plt+0x18a87d8>
   39170:	ldmpl	r3, {r2, r5, r7, r8, fp, lr}^
   39174:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   39178:	bl	14770f4 <ASN1_generate_nconf@plt+0x145cb54>
   3917c:			; <UNDEFINED> instruction: 0xf7dd4640
   39180:			; <UNDEFINED> instruction: 0xf7ffed7c
   39184:	ldmdavs	r2!, {r1, r4, r6, r7, r9, fp, ip, sp, pc}
   39188:	tstmi	r3, #835584	; 0xcc000
   3918c:	cfstrsge	mvf15, [r2], #508	; 0x1fc
   39190:			; <UNDEFINED> instruction: 0xf06f4d9d
   39194:	ldmibmi	sp, {r1, r3, r8, r9, sl}
   39198:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   3919c:			; <UNDEFINED> instruction: 0xf7dd6868
   391a0:	movwcs	lr, #2878	; 0xb3e
   391a4:	tstcs	fp, sl, lsl r6
   391a8:			; <UNDEFINED> instruction: 0xf7e06868
   391ac:	stmdals	r2, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   391b0:	b	fe1f7134 <ASN1_generate_nconf@plt+0xfe1dcb94>
   391b4:	blmi	145f9c8 <ASN1_generate_nconf@plt+0x1445428>
   391b8:	ldmpl	r3, {r0, r2, r4, r7, r8, fp, lr}^
   391bc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   391c0:	bl	b7713c <ASN1_generate_nconf@plt+0xb5cb9c>
   391c4:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   391c8:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
   391cc:	bge	febb6dd0 <ASN1_generate_nconf@plt+0xfeb9c830>
   391d0:	b	1df7154 <ASN1_generate_nconf@plt+0x1ddcbb4>
   391d4:	blt	feab71d8 <ASN1_generate_nconf@plt+0xfea9cc38>
   391d8:	ldmibmi	r0, {r0, r1, r2, r3, r7, r8, r9, fp, lr}
   391dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   391e0:			; <UNDEFINED> instruction: 0xf7dd6858
   391e4:			; <UNDEFINED> instruction: 0xf7ffeb1c
   391e8:	stmdavs	lr!, {r0, r2, r6, r8, r9, fp, ip, sp, pc}
   391ec:	b	fe677174 <ASN1_generate_nconf@plt+0xfe65cbd4>
   391f0:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
   391f4:	ldrtmi	r4, [r0], -r2, lsl #12
   391f8:	bl	477174 <ASN1_generate_nconf@plt+0x45cbd4>
   391fc:	bllt	ff4f7200 <ASN1_generate_nconf@plt+0xff4dcc60>
   39200:	strcs	r9, [r1, -r3, lsl #20]
   39204:	stmibmi	r7, {r2, r3, r4, r5, r8, r9, fp, lr}
   39208:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   3920c:			; <UNDEFINED> instruction: 0xf7dd6818
   39210:			; <UNDEFINED> instruction: 0xf7ffeb06
   39214:	bls	127c44 <ASN1_generate_nconf@plt+0x10d6a4>
   39218:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   3921c:	stmibmi	r2, {r1, r2, r4, r5, r8, r9, fp, lr}
   39220:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   39224:			; <UNDEFINED> instruction: 0xf7dd6818
   39228:			; <UNDEFINED> instruction: 0xf7ffeafa
   3922c:	vldmdbmi	pc!, {s23-s148}
   39230:	ldrbtmi	r4, [sp], #-2431	; 0xfffff681
   39234:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   39238:	b	ffc771b4 <ASN1_generate_nconf@plt+0xffc5cc14>
   3923c:	ldrmi	r2, [sl], -r0, lsl #6
   39240:	stmdavs	r8!, {r0, r1, r3, r8, sp}^
   39244:	stc	7, cr15, [r4, #896]	; 0x380
   39248:			; <UNDEFINED> instruction: 0xf7dd4620
   3924c:			; <UNDEFINED> instruction: 0xf64fee68
   39250:	addsmi	r6, r8, #-67108861	; 0xfc000003
   39254:	strcs	fp, [r1, -r8, lsl #30]
   39258:	bge	1a3635c <ASN1_generate_nconf@plt+0x1a1bdbc>
   3925c:	strcs	r9, [r1, -r2, lsl #16]
   39260:			; <UNDEFINED> instruction: 0xf04fe7b6
   39264:			; <UNDEFINED> instruction: 0xf7ff37ff
   39268:	bls	127c30 <ASN1_generate_nconf@plt+0x10d690>
   3926c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   39270:	ldmdbmi	r0!, {r0, r5, r8, r9, fp, lr}^
   39274:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   39278:			; <UNDEFINED> instruction: 0xf7dd6818
   3927c:			; <UNDEFINED> instruction: 0xf7ffead0
   39280:	svcls	0x0003ba54
   39284:	cdpmi	3, 1, cr2, cr12, cr0, {0}
   39288:	cmncs	r9, sl, lsl r6
   3928c:	ldmibpl	lr!, {r5, r9, sl, lr}
   39290:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   39294:			; <UNDEFINED> instruction: 0xf7e06836
   39298:	stmdbmi	r7!, {r2, sl, fp, sp, lr, pc}^
   3929c:			; <UNDEFINED> instruction: 0x46024479
   392a0:			; <UNDEFINED> instruction: 0xf7dd4630
   392a4:			; <UNDEFINED> instruction: 0x4628eabc
   392a8:	ldcl	7, cr15, [r8, #-896]!	; 0xfffffc80
   392ac:	blt	fb72b0 <ASN1_generate_nconf@plt+0xf9cd10>
   392b0:	mcr	7, 7, pc, cr6, cr15, {6}	; <UNPREDICTABLE>
   392b4:			; <UNDEFINED> instruction: 0xf7ff9e04
   392b8:	svclt	0x0000bb4b
   392bc:	andeq	r1, r0, r0, ror r5
   392c0:	andeq	r7, r2, r0, lsr #16
   392c4:	andeq	lr, r4, r6, ror #5
   392c8:	andeq	r6, r4, sl, lsl #8
   392cc:	strdeq	r6, [r4], -r4
   392d0:			; <UNDEFINED> instruction: 0x0004e2b8
   392d4:	andeq	lr, r4, r0, ror #4
   392d8:	andeq	lr, r4, ip, asr #4
   392dc:	andeq	lr, r4, r4, lsr r2
   392e0:	andeq	lr, r4, r6, lsr #4
   392e4:	andeq	lr, r4, r8, lsl r2
   392e8:	strdeq	lr, [r4], -lr	; <UNPREDICTABLE>
   392ec:			; <UNDEFINED> instruction: 0x000277bc
   392f0:	strdeq	lr, [r4], -sl
   392f4:	andeq	r7, r2, ip, ror #14
   392f8:	andeq	r1, r0, r0, lsr #11
   392fc:	andeq	lr, r4, lr, lsr #3
   39300:	andeq	r7, r2, r0, asr #18
   39304:	andeq	lr, r4, lr, lsl #3
   39308:	andeq	r7, r2, ip, lsl #18
   3930c:	muleq	r2, lr, r6
   39310:	muleq	r4, r4, r2
   39314:	andeq	r1, r0, r4, asr #10
   39318:	andeq	lr, r4, r0, lsr #2
   3931c:	andeq	lr, r4, r0, lsl r1
   39320:	andeq	r5, r2, r6, lsl #4
   39324:	andeq	lr, r4, r6, ror r0
   39328:	andeq	r7, r2, ip, asr #12
   3932c:	andeq	r7, r2, r6, lsr #13
   39330:	andeq	r7, r2, r2, asr #13
   39334:	andeq	lr, r4, r6, lsl r0
   39338:	andeq	lr, r4, r0
   3933c:	ldrdeq	sp, [r4], -ip
   39340:	andeq	sp, r4, sl, lsr #31
   39344:	andeq	sp, r4, ip, lsl #31
   39348:	andeq	r7, r2, r8, lsr #12
   3934c:	andeq	sp, r4, sl, asr lr
   39350:	strdeq	sp, [r4], -sl
   39354:	andeq	r7, r2, lr, ror r4
   39358:	andeq	r4, r2, r4, asr lr
   3935c:	andeq	r1, r0, r8, ror r5
   39360:	strdeq	r1, [r0], -r8
   39364:	andeq	r5, r2, r0, ror #9
   39368:	ldrdeq	r7, [r2], -r8
   3936c:	andeq	sp, r4, lr, lsl #25
   39370:	andeq	r7, r2, r4, lsr #6
   39374:	andeq	r7, r2, r2, lsl r3
   39378:	andeq	sp, r4, r0, lsr #24
   3937c:	andeq	r7, r2, r6, ror #5
   39380:	ldrdeq	sp, [r4], -r8
   39384:	andeq	r7, r2, lr, lsr #5
   39388:	andeq	sp, r4, sl, lsr #23
   3938c:	andeq	r7, r2, r8, asr r2
   39390:	andeq	sp, r4, sl, ror fp
   39394:	strdeq	r5, [r2], -ip
   39398:	andeq	r7, r2, r4, lsl #2
   3939c:	andeq	sp, r4, r2, lsr #20
   393a0:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   393a4:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   393a8:			; <UNDEFINED> instruction: 0x0004d9ba
   393ac:	andeq	r7, r2, r0, asr #1
   393b0:	andeq	r7, r2, sl, asr #32
   393b4:	andeq	r7, r2, r8, lsr r0
   393b8:	muleq	r4, r0, r9
   393bc:	andeq	r7, r2, r6, rrx
   393c0:	andeq	sp, r4, r2, lsl #19
   393c4:	strdeq	r7, [r2], -r4
   393c8:	andeq	sp, r4, r0, ror #18
   393cc:	andeq	r5, r2, r2, ror #1
   393d0:	andeq	sp, r4, sl, asr #18
   393d4:	andeq	sp, r4, sl, lsr #18
   393d8:	andeq	r7, r2, r8, lsl #1
   393dc:	andeq	r6, r2, r0, lsl pc
   393e0:	andeq	sp, r4, sl, ror r8
   393e4:	andeq	sp, r4, r4, asr r8
   393e8:	andeq	r6, r2, sl, ror pc
   393ec:	andeq	r6, r2, sl, lsl #29
   393f0:	andeq	sp, r4, r6, lsr #16
   393f4:	andeq	sp, r4, r0, lsl r8
   393f8:	strdeq	r6, [r2], -lr
   393fc:	andeq	r6, r2, r6, lsl lr
   39400:			; <UNDEFINED> instruction: 0x00026db0
   39404:	andeq	r6, r2, ip, asr lr
   39408:	andeq	sp, r4, r8, asr #14
   3940c:	andeq	r4, r2, sl, asr #29
   39410:	andeq	r6, r2, r8, lsr #26
   39414:	andeq	r7, r4, r6, asr #17
   39418:	andeq	sp, r4, r4, lsl #14
   3941c:	muleq	r2, sl, sp
   39420:	andeq	r6, r2, lr, lsl lr
   39424:			; <UNDEFINED> instruction: 0x00026db6
   39428:	andeq	r6, r2, sl, lsr #24
   3942c:	andeq	sp, r4, lr, lsr #13
   39430:	andeq	r4, r2, r0, lsr lr
   39434:			; <UNDEFINED> instruction: 0x00026bb2
   39438:	andeq	r4, r2, ip, asr r7
   3943c:	svcmi	0x00f0e92d
   39440:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
   39444:	strmi	r8, [r1], r2, lsl #22
   39448:	ldmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3944c:	addmi	pc, r0, pc, asr #8
   39450:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   39454:			; <UNDEFINED> instruction: 0xf8df447a
   39458:	adclt	r1, r7, r8, asr r9
   3945c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   39460:			; <UNDEFINED> instruction: 0x9325681b
   39464:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   39468:			; <UNDEFINED> instruction: 0xf996f011
   3946c:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   39470:	movwls	r4, #9339	; 0x247b
   39474:			; <UNDEFINED> instruction: 0xf7e04605
   39478:			; <UNDEFINED> instruction: 0xf7dee810
   3947c:			; <UNDEFINED> instruction: 0x4604ed54
   39480:	bl	14f7404 <ASN1_generate_nconf@plt+0x14dce64>
   39484:	stcl	7, cr15, [lr, #-888]	; 0xfffffc88
   39488:	svclt	0x00182800
   3948c:	andsle	r2, r0, r0, lsl #24
   39490:	stmdbhi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39494:	ldrbtmi	r4, [r8], #1542	; 0x606
   39498:	ldrdcc	pc, [ip], -r8
   3949c:			; <UNDEFINED> instruction: 0xf0402b00
   394a0:	movwcs	r8, #4306	; 0x10d2
   394a4:	addmi	pc, r0, #1325400064	; 0x4f000000
   394a8:			; <UNDEFINED> instruction: 0x46202175
   394ac:	bl	fecf7434 <ASN1_generate_nconf@plt+0xfecdce94>
   394b0:			; <UNDEFINED> instruction: 0xf8dfb9e8
   394b4:			; <UNDEFINED> instruction: 0xf6401908
   394b8:	strtmi	r5, [r8], -r5, lsl #4
   394bc:			; <UNDEFINED> instruction: 0xf7de4479
   394c0:	strtmi	lr, [r0], -lr, lsl #23
   394c4:	mcr	7, 3, pc, cr6, cr15, {6}	; <UNPREDICTABLE>
   394c8:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   394cc:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   394d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   394d4:	blls	993544 <ASN1_generate_nconf@plt+0x978fa4>
   394d8:			; <UNDEFINED> instruction: 0xf04f405a
   394dc:			; <UNDEFINED> instruction: 0xf0400300
   394e0:	andcs	r8, r1, r1, ror #8
   394e4:	ldc	0, cr11, [sp], #156	; 0x9c
   394e8:	pop	{r1, r8, r9, fp, pc}
   394ec:			; <UNDEFINED> instruction: 0xf8df8ff0
   394f0:	ldrbtmi	sl, [sl], #2260	; 0x8d4
   394f4:			; <UNDEFINED> instruction: 0x0014f8da
   394f8:	bl	ffb77478 <ASN1_generate_nconf@plt+0xffb5ced8>
   394fc:	stmdacs	r0, {r7, r9, sl, lr}
   39500:			; <UNDEFINED> instruction: 0xf8dad0d7
   39504:	blcs	4556c <ASN1_generate_nconf@plt+0x2afcc>
   39508:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
   3950c:			; <UNDEFINED> instruction: 0x4638b157
   39510:	mcr	7, 6, pc, cr4, cr14, {6}	; <UNPREDICTABLE>
   39514:			; <UNDEFINED> instruction: 0x46024639
   39518:			; <UNDEFINED> instruction: 0xf7df4640
   3951c:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
   39520:	rsbshi	pc, r3, #0
   39524:	strbmi	r2, [r8], -r0, lsl #2
   39528:	ldcl	7, cr15, [r2, #896]	; 0x380
   3952c:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39530:	bvs	170a724 <ASN1_generate_nconf@plt+0x16f0184>
   39534:	blcs	4ad44 <ASN1_generate_nconf@plt+0x307a4>
   39538:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
   3953c:			; <UNDEFINED> instruction: 0x46404611
   39540:	stmvc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   39544:	stm	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39548:			; <UNDEFINED> instruction: 0xf7df4640
   3954c:	ldrbtmi	lr, [pc], #-3476	; 39554 <ASN1_generate_nconf@plt+0x1efb4>
   39550:	andcs	r4, r1, #70254592	; 0x4300000
   39554:	ldrtmi	r2, [r0], -sp, ror #2
   39558:	bl	ffef74e0 <ASN1_generate_nconf@plt+0xffedcf40>
   3955c:			; <UNDEFINED> instruction: 0x46204631
   39560:	ldm	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39564:	blcs	54058 <ASN1_generate_nconf@plt+0x39ab8>
   39568:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   3956c:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   39570:	bvs	ffd0a770 <ASN1_generate_nconf@plt+0xffcf01d0>
   39574:			; <UNDEFINED> instruction: 0xf0402b00
   39578:			; <UNDEFINED> instruction: 0xf8df8138
   3957c:			; <UNDEFINED> instruction: 0xf8df6858
   39580:			; <UNDEFINED> instruction: 0xf8dfa858
   39584:	ldrbtmi	fp, [lr], #-2136	; 0xfffff7a8
   39588:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   3958c:	rscsvc	pc, pc, #70254592	; 0x4300000
   39590:	strtmi	r4, [r0], -r9, lsr #12
   39594:	b	ff677514 <ASN1_generate_nconf@plt+0xff65cf74>
   39598:	blle	1b035a0 <ASN1_generate_nconf@plt+0x1ae9000>
   3959c:	ldclvs	0, cr13, [r3, #-312]!	; 0xfffffec8
   395a0:			; <UNDEFINED> instruction: 0xf0002b01
   395a4:	blcs	d97d0 <ASN1_generate_nconf@plt+0xbf230>
   395a8:	rscshi	pc, r1, r0, asr #32
   395ac:	strtmi	r2, [r9], -fp, lsl #4
   395b0:			; <UNDEFINED> instruction: 0xf7e04658
   395b4:	stmdacs	r0, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   395b8:	msrhi	SPSR_xc, r0
   395bc:	strtmi	r2, [r9], -r5, lsl #4
   395c0:			; <UNDEFINED> instruction: 0xf7e04650
   395c4:	stmdacs	r0, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
   395c8:	stmdbvc	r9!, {r5, r6, r7, r8, ip, lr, pc}^
   395cc:	bicslt	r1, r1, lr, ror #26
   395d0:	movwcs	r4, #5680	; 0x1630
   395d4:			; <UNDEFINED> instruction: 0xf0002920
   395d8:	ldmdbcs	sl!, {r0, r3, r4, r8, r9, pc}
   395dc:	teqhi	lr, #0	; <UNPREDICTABLE>
   395e0:	strmi	r2, [r2], -r1, lsl #22
   395e4:	svcvc	0x0001f812
   395e8:	sbchi	pc, r2, #64	; 0x40
   395ec:			; <UNDEFINED> instruction: 0xf000292e
   395f0:	ldmdbcs	ip, {r0, r1, r2, r6, r7, r9, pc}^
   395f4:	stmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   395f8:			; <UNDEFINED> instruction: 0x46394610
   395fc:	movwcs	fp, #7948	; 0x1f0c
   39600:	stmdbcs	r0, {r8, r9, sp}
   39604:			; <UNDEFINED> instruction: 0xf8dfd1e6
   39608:			; <UNDEFINED> instruction: 0x462017d8
   3960c:			; <UNDEFINED> instruction: 0xf7dd4479
   39610:			; <UNDEFINED> instruction: 0xf8dfefe6
   39614:			; <UNDEFINED> instruction: 0x463217d0
   39618:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3961c:	ldm	lr!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39620:	tstcs	r8, r4
   39624:			; <UNDEFINED> instruction: 0xf7df4620
   39628:	teqlt	r8, lr, asr lr
   3962c:	mrscs	r2, (UNDEF: 59)
   39630:			; <UNDEFINED> instruction: 0x4620461a
   39634:	bl	fe3775bc <ASN1_generate_nconf@plt+0xfe35d01c>
   39638:	ldclle	8, cr2, [r2]
   3963c:	tstcs	r3, r0, asr #12
   39640:	svc	0x00bef7dd
   39644:	tstcs	r1, r5, lsr r7
   39648:			; <UNDEFINED> instruction: 0xf7de4648
   3964c:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   39650:	rscshi	pc, r7, r0
   39654:			; <UNDEFINED> instruction: 0x3010f8d8
   39658:			; <UNDEFINED> instruction: 0xf47f2b00
   3965c:	bls	e52ec <ASN1_generate_nconf@plt+0xcad4c>
   39660:			; <UNDEFINED> instruction: 0x3784f8df
   39664:			; <UNDEFINED> instruction: 0x1784f8df
   39668:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   3966c:			; <UNDEFINED> instruction: 0xf7dd6818
   39670:			; <UNDEFINED> instruction: 0xe716e8d6
   39674:	strtmi	r2, [r0], -r8, lsl #2
   39678:	mrc	7, 1, APSR_nzcv, cr4, cr15, {6}
   3967c:	strbmi	fp, [r0], -r8, lsr #18
   39680:	bl	ef7608 <ASN1_generate_nconf@plt+0xedd068>
   39684:			; <UNDEFINED> instruction: 0xf0002800
   39688:			; <UNDEFINED> instruction: 0xf8df82b4
   3968c:			; <UNDEFINED> instruction: 0xf8df7764
   39690:	ldrbtmi	r1, [pc], #-1892	; 39698 <ASN1_generate_nconf@plt+0x1f0f8>
   39694:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   39698:	stmia	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3969c:	strtmi	r2, [r0], -r4, lsl #2
   396a0:	mcr	7, 1, pc, cr0, cr15, {6}	; <UNPREDICTABLE>
   396a4:	strtmi	fp, [r0], -r0, lsr #2
   396a8:	ldcl	7, cr15, [sl], {221}	; 0xdd
   396ac:	rsbsle	r2, r2, r1, lsl #16
   396b0:			; <UNDEFINED> instruction: 0xf7df2001
   396b4:			; <UNDEFINED> instruction: 0xe769ef3a
   396b8:			; <UNDEFINED> instruction: 0x073cf8df
   396bc:	strtmi	r2, [r9], -r4, lsl #4
   396c0:			; <UNDEFINED> instruction: 0xf7e04478
   396c4:	stmdacs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
   396c8:	svcge	0x0060f47f
   396cc:			; <UNDEFINED> instruction: 0x072cf8df
   396d0:	strtmi	r2, [r9], -sl, lsl #4
   396d4:			; <UNDEFINED> instruction: 0xf7e04478
   396d8:	stmdacs	r0, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
   396dc:	sbcshi	pc, r1, r0, asr #32
   396e0:			; <UNDEFINED> instruction: 0x071cf8df
   396e4:	strtmi	r2, [r9], -lr, lsl #4
   396e8:			; <UNDEFINED> instruction: 0xf7e04478
   396ec:	stmdacs	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
   396f0:	sbchi	pc, r2, #0
   396f4:			; <UNDEFINED> instruction: 0xf8df4640
   396f8:			; <UNDEFINED> instruction: 0xf7df670c
   396fc:			; <UNDEFINED> instruction: 0xf8dfe952
   39700:	ldrbtmi	r1, [lr], #-1800	; 0xfffff8f8
   39704:			; <UNDEFINED> instruction: 0x46024479
   39708:			; <UNDEFINED> instruction: 0xf7dd6870
   3970c:	strbmi	lr, [r0], -r8, lsl #17
   39710:	stcl	7, cr15, [r4, #-888]!	; 0xfffffc88
   39714:	svclt	0x00c21e01
   39718:	bge	964330 <ASN1_generate_nconf@plt+0x949d90>
   3971c:	vmax.u8	d18, d0, d0
   39720:			; <UNDEFINED> instruction: 0xf84382f2
   39724:	addsmi	r6, sl, #4, 30
   39728:			; <UNDEFINED> instruction: 0x4648d1fb
   3972c:	cdp	7, 4, cr15, cr2, cr0, {7}
   39730:			; <UNDEFINED> instruction: 0xf1d9aa26
   39734:			; <UNDEFINED> instruction: 0xf04f0300
   39738:			; <UNDEFINED> instruction: 0xf0030101
   3973c:	bl	ba3c0 <ASN1_generate_nconf@plt+0x9fe20>
   39740:			; <UNDEFINED> instruction: 0xf0090080
   39744:	svclt	0x0058021f
   39748:	movwcs	r4, #602	; 0x25a
   3974c:	stcvc	8, cr15, [r4], {80}	; 0x50
   39750:	blx	9ef58 <ASN1_generate_nconf@plt+0x849b8>
   39754:	teqmi	r7, #2097152	; 0x200000	; <UNPREDICTABLE>
   39758:			; <UNDEFINED> instruction: 0xf840a905
   3975c:	ldrmi	r7, [sl], -r4, lsl #25
   39760:	andeq	pc, r1, r9, lsl #2
   39764:	b	ef76e8 <ASN1_generate_nconf@plt+0xedd148>
   39768:	ldclle	8, cr2, [r9], #-0
   3976c:			; <UNDEFINED> instruction: 0x369cf8df
   39770:			; <UNDEFINED> instruction: 0x169cf8df
   39774:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   39778:			; <UNDEFINED> instruction: 0xf7dd6858
   3977c:	bls	f38c4 <ASN1_generate_nconf@plt+0xd9324>
   39780:			; <UNDEFINED> instruction: 0x3664f8df
   39784:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   39788:	cdp	7, 7, cr15, cr4, cr0, {7}
   3978c:	blcs	1331d8 <ASN1_generate_nconf@plt+0x118c38>
   39790:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
   39794:			; <UNDEFINED> instruction: 0xf8dfe712
   39798:	ldmdavs	r8!, {r2, r3, r4, r5, r6, r9, sl, ip}^
   3979c:			; <UNDEFINED> instruction: 0xf7dd4479
   397a0:	ldcvs	8, cr14, [r8], #248	; 0xf8
   397a4:	b	b77720 <ASN1_generate_nconf@plt+0xb5d180>
   397a8:			; <UNDEFINED> instruction: 0x1010e9d7
   397ac:	ldcl	7, cr15, [ip, #-884]	; 0xfffffc8c
   397b0:	stmdacs	r0, {r3, r4, r5, r7, sl, sp, lr}
   397b4:			; <UNDEFINED> instruction: 0xf8dfd04d
   397b8:	stmdbvs	r2, {r5, r6, r9, sl, ip}^
   397bc:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   397c0:	stmda	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   397c4:			; <UNDEFINED> instruction: 0xf8dfe6e2
   397c8:	teqcs	r8, r4, asr r6
   397cc:	ldmpl	r2, {r1, r9, fp, ip, pc}^
   397d0:	stmda	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   397d4:	ldrdcc	pc, [r4], -sl
   397d8:	teqcs	r9, r0, lsl #4
   397dc:			; <UNDEFINED> instruction: 0xf7e04640
   397e0:	svccs	0x0000e960
   397e4:	mrcge	4, 4, APSR_nzcv, cr3, cr15, {3}
   397e8:			; <UNDEFINED> instruction: 0xf8dfe69c
   397ec:			; <UNDEFINED> instruction: 0x46403634
   397f0:	ldmpl	r1, {r1, r9, fp, ip, pc}^
   397f4:	stmib	r4, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   397f8:	blcs	544cc <ASN1_generate_nconf@plt+0x39f2c>
   397fc:	mvnshi	pc, r0
   39800:	tstcs	r0, r0, lsl #4
   39804:			; <UNDEFINED> instruction: 0xf7e04640
   39808:	ldrt	lr, [r6], ip, asr #18
   3980c:			; <UNDEFINED> instruction: 0xf7dd4640
   39810:			; <UNDEFINED> instruction: 0xf8dfe88e
   39814:	bls	c705c <ASN1_generate_nconf@plt+0xacabc>
   39818:			; <UNDEFINED> instruction: 0xf7dd58d1
   3981c:			; <UNDEFINED> instruction: 0x4640ef52
   39820:	stm	r4, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39824:			; <UNDEFINED> instruction: 0xf7df6879
   39828:			; <UNDEFINED> instruction: 0xe69fed7c
   3982c:			; <UNDEFINED> instruction: 0xf7dd9003
   39830:			; <UNDEFINED> instruction: 0xf7deeebc
   39834:	bls	13461c <ASN1_generate_nconf@plt+0x11a07c>
   39838:			; <UNDEFINED> instruction: 0xf7dd4611
   3983c:	strmi	lr, [r2], -lr, asr #30
   39840:	bls	f3238 <ASN1_generate_nconf@plt+0xd8c98>
   39844:	strcc	pc, [r0, #2271]!	; 0x8df
   39848:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   3984c:	cdp	7, 1, cr15, cr2, cr0, {7}
   39850:			; <UNDEFINED> instruction: 0xf8dfe627
   39854:	ldmdavs	r8!, {r2, r4, r6, r7, r8, sl, ip}^
   39858:			; <UNDEFINED> instruction: 0xf7dc4479
   3985c:	ldr	lr, [r5], r0, ror #31
   39860:			; <UNDEFINED> instruction: 0xf7e04648
   39864:	blge	9f4f0c <ASN1_generate_nconf@plt+0x9da96c>
   39868:	addeq	lr, r0, r3, lsl #22
   3986c:	stccc	8, cr15, [r4], {80}	; 0x50
   39870:			; <UNDEFINED> instruction: 0xf43f421e
   39874:			; <UNDEFINED> instruction: 0xf643af7b
   39878:			; <UNDEFINED> instruction: 0x462972ff
   3987c:			; <UNDEFINED> instruction: 0xf7de4620
   39880:			; <UNDEFINED> instruction: 0xf8dfe964
   39884:	strtmi	r1, [r0], -r8, lsr #11
   39888:	strlt	pc, [r4, #2271]!	; 0x8df
   3988c:			; <UNDEFINED> instruction: 0xf7dd4479
   39890:			; <UNDEFINED> instruction: 0xf8dfeea6
   39894:	strtmi	r1, [r0], -r0, lsr #11
   39898:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
   3989c:	mrc	7, 4, APSR_nzcv, cr14, cr13, {6}
   398a0:	ldrne	pc, [r4, #2271]	; 0x8df
   398a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   398a8:	mrc	7, 4, APSR_nzcv, cr8, cr13, {6}
   398ac:	strne	pc, [ip, #2271]	; 0x8df
   398b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   398b4:	mrc	7, 4, APSR_nzcv, cr2, cr13, {6}
   398b8:	ldrsbcc	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
   398bc:	vldmdble	r8!, {d2-d1}
   398c0:	ldrbge	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   398c4:			; <UNDEFINED> instruction: 0xf8df2600
   398c8:			; <UNDEFINED> instruction: 0xf8df957c
   398cc:	ldrbtmi	r7, [sl], #1404	; 0x57c
   398d0:			; <UNDEFINED> instruction: 0xf8cd44f9
   398d4:	ldrbtmi	fp, [pc], #-8	; 398dc <ASN1_generate_nconf@plt+0x1f33c>
   398d8:	vldrvs	d25, [fp, #8]
   398dc:	eorlt	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   398e0:	mulcs	r0, fp, r8
   398e4:	ands	fp, r6, sl, asr r9
   398e8:			; <UNDEFINED> instruction: 0xf0002a26
   398ec:	andcs	r8, r1, #137	; 0x89
   398f0:			; <UNDEFINED> instruction: 0x46204659
   398f4:	bl	1677878 <ASN1_generate_nconf@plt+0x165d2d8>
   398f8:	svccs	0x0001f81b
   398fc:	bcs	f65e6c <ASN1_generate_nconf@plt+0xf4b8cc>
   39900:	bcs	fedaec <ASN1_generate_nconf@plt+0xfd354c>
   39904:			; <UNDEFINED> instruction: 0x4649d1f0
   39908:			; <UNDEFINED> instruction: 0xf7dd4620
   3990c:			; <UNDEFINED> instruction: 0xf81bee68
   39910:	bcs	4551c <ASN1_generate_nconf@plt+0x2af7c>
   39914:			; <UNDEFINED> instruction: 0xf8dfd1f3
   39918:	andcs	r1, r1, #52, 10	; 0xd000000
   3991c:	ldrmi	r4, [r6], #-1568	; 0xfffff9e0
   39920:			; <UNDEFINED> instruction: 0xf7df4479
   39924:			; <UNDEFINED> instruction: 0xf8dfeb42
   39928:	ldrbtmi	r3, [fp], #-1320	; 0xfffffad8
   3992c:	adcsmi	r6, r3, #9920	; 0x26c0
   39930:			; <UNDEFINED> instruction: 0xf8dfdcd2
   39934:	strtmi	r1, [r0], -r0, lsr #10
   39938:			; <UNDEFINED> instruction: 0xf7dd4479
   3993c:	movwcs	lr, #3664	; 0xe50
   39940:	cmpcs	ip, sl, lsl r6
   39944:			; <UNDEFINED> instruction: 0xf7e04640
   39948:	stmdacs	r0, {r2, r3, r5, r7, fp, sp, lr, pc}
   3994c:			; <UNDEFINED> instruction: 0xf8dfd161
   39950:	ldrbtmi	r2, [sl], #-1288	; 0xfffffaf8
   39954:	strne	pc, [r4, #-2271]	; 0xfffff721
   39958:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3995c:	svc	0x005ef7dc
   39960:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   39964:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39968:	svc	0x0058f7dc
   3996c:			; <UNDEFINED> instruction: 0xf7dd4640
   39970:	pkhbtmi	lr, r1, r6, lsl #28
   39974:	b	15778fc <ASN1_generate_nconf@plt+0x155d35c>
   39978:	stclle	14, cr1, [lr, #-28]	; 0xffffffe4
   3997c:	strbmi	r2, [r8], -r0, lsl #2
   39980:	mcr	7, 7, pc, cr8, cr12, {6}	; <UNPREDICTABLE>
   39984:	ldrbge	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   39988:			; <UNDEFINED> instruction: 0x460644fa
   3998c:	stmdb	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39990:	ldrtmi	r4, [r0], -r2, lsl #12
   39994:			; <UNDEFINED> instruction: 0xf7de9202
   39998:			; <UNDEFINED> instruction: 0xf8dfe88e
   3999c:	strcs	r1, [r1], -ip, asr #9
   399a0:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   399a4:	strtmi	r4, [r0], -r3, lsl #12
   399a8:	svc	0x0038f7dc
   399ac:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   399b0:	mcr	4, 0, r4, cr8, cr11, {3}
   399b4:	adcsmi	r3, lr, #16, 20	; 0x10000
   399b8:	ldrtmi	sp, [r1], -pc, lsr #32
   399bc:			; <UNDEFINED> instruction: 0xf7dc4648
   399c0:	strcc	lr, [r1], -sl, asr #29
   399c4:			; <UNDEFINED> instruction: 0xf7dd4683
   399c8:	strmi	lr, [r2], -lr, lsr #18
   399cc:	andls	r4, r2, #88, 12	; 0x5800000
   399d0:	ldmda	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   399d4:	ldrbmi	r9, [r1], -r2, lsl #20
   399d8:	strtmi	r4, [r0], -r3, lsl #12
   399dc:	svc	0x001ef7dc
   399e0:	svclt	0x00181bf3
   399e4:			; <UNDEFINED> instruction: 0x43b32301
   399e8:	cdp	0, 1, cr13, cr8, cr5, {7}
   399ec:			; <UNDEFINED> instruction: 0x46201a10
   399f0:	ldcl	7, cr15, [r4, #884]!	; 0x374
   399f4:			; <UNDEFINED> instruction: 0x4651e7df
   399f8:			; <UNDEFINED> instruction: 0xf7dd4620
   399fc:			; <UNDEFINED> instruction: 0xe77bedf0
   39a00:			; <UNDEFINED> instruction: 0x46204639
   39a04:	stcl	7, cr15, [sl, #884]!	; 0x374
   39a08:			; <UNDEFINED> instruction: 0x4640e776
   39a0c:	stmdb	r4!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39a10:			; <UNDEFINED> instruction: 0xf8dfe54f
   39a14:	ldrbtmi	r2, [sl], #-1116	; 0xfffffba4
   39a18:			; <UNDEFINED> instruction: 0xf8dfe79c
   39a1c:			; <UNDEFINED> instruction: 0x46201458
   39a20:			; <UNDEFINED> instruction: 0xf7dd4479
   39a24:			; <UNDEFINED> instruction: 0xf44feddc
   39a28:	strtmi	r4, [r9], -r0, lsl #5
   39a2c:			; <UNDEFINED> instruction: 0xf7dc4640
   39a30:			; <UNDEFINED> instruction: 0x4606eff0
   39a34:	eorsle	r2, sp, r0, lsl #16
   39a38:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   39a3c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39a40:	mcr	7, 7, pc, cr12, cr12, {6}	; <UNPREDICTABLE>
   39a44:	orrlt	r7, r2, #3276800	; 0x320000
   39a48:	ldrtge	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   39a4c:	bleq	75b90 <ASN1_generate_nconf@plt+0x5b5f0>
   39a50:	strtcc	pc, [ip], #-2271	; 0xfffff721
   39a54:	stmibcs	fp!, {r1, r3, r6, r9, sl, ip, sp, lr, pc}
   39a58:			; <UNDEFINED> instruction: 0xf6ca44fa
   39a5c:	ldrbtmi	r2, [fp], #-2474	; 0xfffff656
   39a60:	movwls	r4, #9823	; 0x265f
   39a64:	andcs	lr, r1, #8
   39a68:			; <UNDEFINED> instruction: 0x46204631
   39a6c:			; <UNDEFINED> instruction: 0xf7df4493
   39a70:			; <UNDEFINED> instruction: 0xf816ea9c
   39a74:	biclt	r2, r2, r1, lsl #30
   39a78:	mvnsle	r2, sl, lsr sl
   39a7c:	ldrbmi	r3, [r1], -r1, lsl #14
   39a80:	andseq	pc, sl, #-1073741774	; 0xc0000032
   39a84:			; <UNDEFINED> instruction: 0xf7df4620
   39a88:	blx	2b44d2 <ASN1_generate_nconf@plt+0x299f32>
   39a8c:			; <UNDEFINED> instruction: 0xf1b3f307
   39a90:	svclt	0x00883f55
   39a94:	stmdale	r1, {r1, r8, fp, ip, pc}
   39a98:	ldrbtmi	r4, [r9], #-2554	; 0xfffff606
   39a9c:	strtmi	r2, [r0], -r1, lsl #4
   39aa0:	bleq	75be4 <ASN1_generate_nconf@plt+0x5b644>
   39aa4:	b	fe077a28 <ASN1_generate_nconf@plt+0xfe05d488>
   39aa8:	ldmibmi	r7!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   39aac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39ab0:	ldc	7, cr15, [r4, #884]	; 0x374
   39ab4:	strtmi	r4, [r0], -r1, asr #12
   39ab8:	mcr2	0, 1, pc, cr4, cr5, {0}	; <UNPREDICTABLE>
   39abc:	strbmi	r2, [r1], -r0, lsl #4
   39ac0:			; <UNDEFINED> instruction: 0xf0154620
   39ac4:	strtmi	pc, [r0], -r9, asr #30
   39ac8:			; <UNDEFINED> instruction: 0xf0174641
   39acc:	strbmi	pc, [r0], -r7, lsl #17	; <UNPREDICTABLE>
   39ad0:	stc	7, cr15, [r2, #-884]	; 0xfffffc8c
   39ad4:			; <UNDEFINED> instruction: 0xf0402800
   39ad8:	stmibmi	ip!, {r0, r1, r2, r7, pc}^
   39adc:			; <UNDEFINED> instruction: 0x46204479
   39ae0:	mrc	7, 4, APSR_nzcv, cr12, cr12, {6}
   39ae4:			; <UNDEFINED> instruction: 0xf7dd4640
   39ae8:			; <UNDEFINED> instruction: 0x4606e9f6
   39aec:	ldm	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39af0:	ldrtmi	r4, [r0], -r2, lsl #12
   39af4:			; <UNDEFINED> instruction: 0xf7dd9202
   39af8:	stmibmi	r5!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   39afc:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   39b00:	ldrbtmi	r4, [lr], #-3812	; 0xfffff11c
   39b04:	strtmi	r4, [r0], -r3, lsl #12
   39b08:	mcr	7, 4, pc, cr8, cr12, {6}	; <UNPREDICTABLE>
   39b0c:			; <UNDEFINED> instruction: 0xf7dd4640
   39b10:	strmi	lr, [r1], -r4, lsr #24
   39b14:			; <UNDEFINED> instruction: 0xf7dd4620
   39b18:	ldrtmi	lr, [r1], -r2, lsl #30
   39b1c:			; <UNDEFINED> instruction: 0xf7dc4620
   39b20:			; <UNDEFINED> instruction: 0x4640ee7e
   39b24:	svc	0x0072f7df
   39b28:	strtmi	r4, [r0], -r1, lsl #12
   39b2c:	blx	477b2e <ASN1_generate_nconf@plt+0x45d58e>
   39b30:			; <UNDEFINED> instruction: 0x46204631
   39b34:	mrc	7, 3, APSR_nzcv, cr2, cr12, {6}
   39b38:			; <UNDEFINED> instruction: 0xf7df4640
   39b3c:	strmi	lr, [r6], -r2, ror #22
   39b40:	subsle	r2, sp, r0, lsl #16
   39b44:			; <UNDEFINED> instruction: 0x462049d4
   39b48:			; <UNDEFINED> instruction: 0xf7dc4479
   39b4c:	ldrtmi	lr, [r1], -r8, ror #28
   39b50:			; <UNDEFINED> instruction: 0xf7df4620
   39b54:			; <UNDEFINED> instruction: 0x4631eefa
   39b58:			; <UNDEFINED> instruction: 0xf7dd4620
   39b5c:			; <UNDEFINED> instruction: 0x4630edfa
   39b60:	b	15f7ae8 <ASN1_generate_nconf@plt+0x15dd548>
   39b64:	strtmi	r4, [r0], -sp, asr #19
   39b68:			; <UNDEFINED> instruction: 0xf7dd4479
   39b6c:	ldrb	lr, [sp, #-3384]	; 0xfffff2c8
   39b70:			; <UNDEFINED> instruction: 0xf43f2b00
   39b74:			; <UNDEFINED> instruction: 0x4610ad3e
   39b78:			; <UNDEFINED> instruction: 0xf04f4639
   39b7c:	strb	r3, [r0, #-1023]	; 0xfffffc01
   39b80:			; <UNDEFINED> instruction: 0xf43f2f00
   39b84:	svccs	0x0020ad40
   39b88:	sbchi	pc, r8, r0
   39b8c:	rsble	r2, r4, sl, lsr pc
   39b90:	andle	r2, r8, lr, lsr #30
   39b94:	svclt	0x00182f5c
   39b98:			; <UNDEFINED> instruction: 0xf8102f2f
   39b9c:	svclt	0x000c1f02
   39ba0:	movwcs	r2, #769	; 0x301
   39ba4:	stmvc	r3, {r0, r2, r3, r5, r8, sl, sp, lr, pc}
   39ba8:	blcs	40db8 <ASN1_generate_nconf@plt+0x26818>
   39bac:	cfstrsge	mvf15, [fp, #-252]!	; 0xffffff04
   39bb0:	subsle	r2, r2, r0, lsr #22
   39bb4:	subsle	r2, r0, sl, lsr fp
   39bb8:	svclt	0x00182b5c
   39bbc:	svclt	0x00162b2f
   39bc0:	svcne	0x0003f810
   39bc4:	movwcs	r2, #769	; 0x301
   39bc8:	cfldrsge	mvf15, [fp, #-508]	; 0xfffffe04
   39bcc:	stclne	8, cr7, [r2], {195}	; 0xc3
   39bd0:			; <UNDEFINED> instruction: 0xf43f2b00
   39bd4:	blcs	86503c <ASN1_generate_nconf@plt+0x84aa9c>
   39bd8:	blcs	ee9840 <ASN1_generate_nconf@plt+0xecf2a0>
   39bdc:			; <UNDEFINED> instruction: 0xf810d03d
   39be0:			; <UNDEFINED> instruction: 0xf04f1f04
   39be4:	str	r3, [ip, #-1023]	; 0xfffffc01
   39be8:	ldrbtmi	r4, [r9], #-2477	; 0xfffff653
   39bec:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   39bf0:	blmi	feb73410 <ASN1_generate_nconf@plt+0xfeb58e70>
   39bf4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   39bf8:			; <UNDEFINED> instruction: 0xf47f2b00
   39bfc:	ldr	sl, [lr, #3162]!	; 0xc5a
   39c00:	strtmi	r4, [r0], -r9, lsr #19
   39c04:			; <UNDEFINED> instruction: 0xf7dd4479
   39c08:	str	lr, [fp, sl, ror #25]!
   39c0c:			; <UNDEFINED> instruction: 0xf04f3301
   39c10:	andvc	r0, r2, r0, lsl #4
   39c14:	stmdbvc	fp!, {r2, r5, ip, lr, pc}^
   39c18:	svclt	0x00182b5c
   39c1c:	tstle	fp, pc, lsr #22
   39c20:	strtmi	r4, [r0], -r2, lsr #19
   39c24:			; <UNDEFINED> instruction: 0xf7dd4479
   39c28:	stmibmi	r1!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   39c2c:			; <UNDEFINED> instruction: 0x46204632
   39c30:			; <UNDEFINED> instruction: 0xf7dc4479
   39c34:	ldrbt	lr, [r9], #3572	; 0xdf4
   39c38:			; <UNDEFINED> instruction: 0xf0124630
   39c3c:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   39c40:	ldmibmi	ip, {r5, r8, sl, fp, ip, lr, pc}
   39c44:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39c48:	stcl	7, cr15, [r8], {221}	; 0xdd
   39c4c:			; <UNDEFINED> instruction: 0x4632499a
   39c50:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39c54:	stcl	7, cr15, [r2, #880]!	; 0x370
   39c58:	ldrmi	lr, [r0], -r8, ror #9
   39c5c:	andvc	r2, r3, r0, lsl #6
   39c60:			; <UNDEFINED> instruction: 0x46204996
   39c64:			; <UNDEFINED> instruction: 0xf7dd4479
   39c68:	ldmibmi	r5, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   39c6c:			; <UNDEFINED> instruction: 0x46204632
   39c70:			; <UNDEFINED> instruction: 0xf7dc4479
   39c74:	ldrb	lr, [r9], #3540	; 0xdd4
   39c78:	tstcs	r5, r2, lsl #12
   39c7c:			; <UNDEFINED> instruction: 0xf7e04640
   39c80:	ldr	lr, [r7, #-2582]!	; 0xfffff5ea
   39c84:	ldrtmi	r4, [r0], -pc, lsl #19
   39c88:			; <UNDEFINED> instruction: 0xf7dd4479
   39c8c:	pkhbtmi	lr, r1, sl, lsl #31
   39c90:	rsbsle	r2, r8, r0, lsl #16
   39c94:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
   39c98:	blcs	5410c <ASN1_generate_nconf@plt+0x39b6c>
   39c9c:	blmi	fe32de28 <ASN1_generate_nconf@plt+0xfe313888>
   39ca0:	cfldrdvs	mvd4, [fp, #-492]	; 0xfffffe14
   39ca4:	eorsle	r2, ip, r2, lsl #22
   39ca8:	eorge	pc, r4, #14614528	; 0xdf0000
   39cac:	ldrbtmi	r4, [sl], #3977	; 0xf89
   39cb0:	vst3.16	{d20-d22}, [pc :256]
   39cb4:	strtmi	r4, [r9], -r0, lsl #5
   39cb8:			; <UNDEFINED> instruction: 0xf7df4648
   39cbc:			; <UNDEFINED> instruction: 0x1e06eab4
   39cc0:			; <UNDEFINED> instruction: 0xf04fdd1d
   39cc4:	and	r0, r1, r0, lsl #22
   39cc8:	ble	ffccb39c <ASN1_generate_nconf@plt+0xffcb0dfc>
   39ccc:	andeq	lr, fp, #169984	; 0x29800
   39cd0:	tsteq	fp, r5, lsl #22
   39cd4:			; <UNDEFINED> instruction: 0xf7df4620
   39cd8:	stmdacs	r0, {r3, r5, r6, r8, fp, sp, lr, pc}
   39cdc:	strmi	fp, [r3], #4040	; 0xfc8
   39ce0:	strdcs	sp, [r8, -r2]
   39ce4:			; <UNDEFINED> instruction: 0xf7df4620
   39ce8:	ldmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   39cec:			; <UNDEFINED> instruction: 0xf7e04640
   39cf0:			; <UNDEFINED> instruction: 0xb120e804
   39cf4:			; <UNDEFINED> instruction: 0x46516878
   39cf8:	ldc	7, cr15, [r0, #880]	; 0x370
   39cfc:	strbmi	lr, [r8], -r4, ror #15
   39d00:	stmda	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39d04:			; <UNDEFINED> instruction: 0x4640e492
   39d08:			; <UNDEFINED> instruction: 0xf7e06876
   39d0c:	ldmdbmi	r2!, {r1, r2, r3, r4, r9, fp, sp, lr, pc}^
   39d10:			; <UNDEFINED> instruction: 0x46024479
   39d14:			; <UNDEFINED> instruction: 0xf7dc4630
   39d18:	ldr	lr, [r0, #-3458]!	; 0xfffff27e
   39d1c:	subvc	r2, r3, r0, lsl #6
   39d20:			; <UNDEFINED> instruction: 0x4630e779
   39d24:	b	feef7ca4 <ASN1_generate_nconf@plt+0xfeedd704>
   39d28:	strmi	r2, [r7], -r5, lsl #16
   39d2c:	stmdbmi	fp!, {r0, r3, r5, r8, fp, ip, lr, pc}^
   39d30:	ldrbtmi	r1, [r9], #-2088	; 0xfffff7d8
   39d34:	b	fe0f7cbc <ASN1_generate_nconf@plt+0xfe0dd71c>
   39d38:	svccc	0x0004b1e8
   39d3c:	ldrtmi	r4, [lr], #-2408	; 0xfffff698
   39d40:			; <UNDEFINED> instruction: 0x46304479
   39d44:	b	1ef7ccc <ASN1_generate_nconf@plt+0x1edd72c>
   39d48:	stmdbmi	r6!, {r3, r5, r7, r8, ip, sp, pc}^
   39d4c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39d50:	b	1d77cd8 <ASN1_generate_nconf@plt+0x1d5d738>
   39d54:	stmdbmi	r4!, {r3, r4, r5, r6, r8, ip, sp, pc}^
   39d58:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39d5c:	ldc	7, cr15, [lr], #-884	; 0xfffffc8c
   39d60:	stmdals	r2, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   39d64:	blmi	84b634 <ASN1_generate_nconf@plt+0x831094>
   39d68:	stmiapl	r3, {r5, r6, r8, fp, lr}^
   39d6c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   39d70:	ldcl	7, cr15, [r4, #-880]	; 0xfffffc90
   39d74:	ldmdbmi	lr, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}^
   39d78:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39d7c:	stc	7, cr15, [lr], #-884	; 0xfffffc8c
   39d80:			; <UNDEFINED> instruction: 0xd1e8e792
   39d84:	ldmdbmi	fp, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   39d88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39d8c:	stc	7, cr15, [r6], #-884	; 0xfffffc8c
   39d90:			; <UNDEFINED> instruction: 0x46324959
   39d94:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   39d98:	stcl	7, cr15, [r0, #-880]	; 0xfffffc90
   39d9c:			; <UNDEFINED> instruction: 0xf7e04620
   39da0:	strb	lr, [r3], #-2922	; 0xfffff496
   39da4:	stmdb	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39da8:			; <UNDEFINED> instruction: 0x000455b8
   39dac:	andeq	r1, r0, r0, ror r5
   39db0:	andeq	r6, r2, sl, lsr #24
   39db4:	muleq	r4, ip, r5
   39db8:	andeq	sp, r4, sl, asr #8
   39dbc:	andeq	r6, r2, r8, asr #18
   39dc0:	andeq	r5, r4, ip, lsr r5
   39dc4:	andeq	sp, r4, lr, ror #7
   39dc8:			; <UNDEFINED> instruction: 0x0004d3b0
   39dcc:	muleq	r4, r2, r3
   39dd0:	andeq	sp, r4, r0, ror r3
   39dd4:	andeq	sp, r4, sl, asr r3
   39dd8:	andeq	r6, r2, r4, asr #25
   39ddc:	andeq	r6, r2, r2, lsl fp
   39de0:	andeq	r6, r2, r8, asr #24
   39de4:	andeq	r6, r2, r2, lsl sp
   39de8:	andeq	r1, r0, r0, lsr #11
   39dec:	andeq	r4, r2, sl, asr r3
   39df0:	andeq	sp, r4, lr, asr #4
   39df4:	strdeq	r4, [r2], -r8
   39df8:	andeq	lr, r1, r8, ror #25
   39dfc:	andeq	r6, r2, ip, asr #24
   39e00:	andeq	r6, r2, r0, asr #19
   39e04:	ldrdeq	sp, [r4], -lr
   39e08:			; <UNDEFINED> instruction: 0x000269b4
   39e0c:	andeq	sp, r4, ip, ror #2
   39e10:	andeq	r6, r2, sl, ror r9
   39e14:	andeq	r6, r2, r8, lsl #17
   39e18:	andeq	r6, r2, ip, lsr #15
   39e1c:	andeq	r1, r0, r4, asr #10
   39e20:	andeq	r1, r0, r8, ror r5
   39e24:	strdeq	r1, [r0], -r8
   39e28:	andeq	r6, r2, r0, lsr #14
   39e2c:	andeq	r6, r2, r8, lsl #17
   39e30:	andeq	sp, r4, r8, asr #32
   39e34:	andeq	r6, r2, sl, lsr #17
   39e38:			; <UNDEFINED> instruction: 0x000268be
   39e3c:	andeq	r6, r2, lr, asr #19
   39e40:	muleq	r2, lr, r8
   39e44:	andeq	r6, r2, r4, lsr #17
   39e48:	andeq	r6, r2, r6, lsr #17
   39e4c:	andeq	ip, r2, r4, asr #13
   39e50:			; <UNDEFINED> instruction: 0x0004cfb6
   39e54:	andeq	r6, r2, r8, asr #18
   39e58:	andeq	r3, r2, r6, lsr r4
   39e5c:	andeq	r3, r2, r2, asr r5
   39e60:	andeq	r6, r2, lr, lsl r8
   39e64:	andeq	r6, r2, r4, lsr #16
   39e68:	andeq	r6, r2, sl, lsl #16
   39e6c:	ldrdeq	r6, [r2], -r0
   39e70:	andeq	sp, r1, r2, ror r4
   39e74:	andeq	r6, r2, r0, ror #16
   39e78:	andeq	r6, r2, lr, ror r7
   39e7c:	muleq	r2, r8, r7
   39e80:	andeq	ip, r2, r6, lsl #11
   39e84:	andeq	r6, r2, r6, ror #15
   39e88:	ldrdeq	r6, [r2], -r2
   39e8c:	muleq	r2, r0, r3
   39e90:	andeq	r3, r2, sl, ror r3
   39e94:			; <UNDEFINED> instruction: 0x000232b6
   39e98:	andeq	r6, r2, r4, asr #4
   39e9c:	andeq	r6, r2, r8, asr #13
   39ea0:	andeq	r3, r2, lr, asr r4
   39ea4:	andeq	ip, r4, ip, ror #25
   39ea8:	andeq	r6, r2, r8, lsl #12
   39eac:	andeq	r6, r2, r0, lsr r6
   39eb0:	andeq	r6, r2, r0, ror r6
   39eb4:	andeq	r6, r2, lr, lsl #12
   39eb8:	andeq	r6, r2, sl, ror #12
   39ebc:	strdeq	r6, [r2], -r0
   39ec0:	andeq	r6, r2, r4, lsl r6
   39ec4:	andeq	r9, r1, r8, lsl #25
   39ec8:	andeq	ip, r4, sl, asr #24
   39ecc:	andeq	ip, r4, r0, asr #24
   39ed0:	andeq	r6, r2, r2, ror #12
   39ed4:	andeq	ip, r4, r0, lsr ip
   39ed8:	andeq	r6, r2, r0, asr #7
   39edc:	andeq	r6, r2, r6, asr #11
   39ee0:	andeq	r6, r2, r0, asr #11
   39ee4:			; <UNDEFINED> instruction: 0x000265ba
   39ee8:	strdeq	r6, [r2], -sl
   39eec:	andeq	r6, r2, r0, lsl #11
   39ef0:	muleq	r2, sl, r3
   39ef4:	andeq	r6, r2, sl, asr #9
   39ef8:	andeq	r6, r2, lr, lsr r5
   39efc:	push	{r1, r2, r3, r4, r6, r7, r8, fp, lr}
   39f00:	ldrbtmi	r4, [r9], #-4080	; 0xfffff010
   39f04:	strmi	fp, [r2], r3, lsl #1
   39f08:	addmi	pc, r0, pc, asr #8
   39f0c:			; <UNDEFINED> instruction: 0xf0104699
   39f10:	svcmi	0x00dafc43
   39f14:			; <UNDEFINED> instruction: 0x4605447f
   39f18:	b	feff7e9c <ASN1_generate_nconf@plt+0xfefdd8fc>
   39f1c:	stmda	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39f20:			; <UNDEFINED> instruction: 0xf7de4604
   39f24:			; <UNDEFINED> instruction: 0xf7ddee02
   39f28:	blx	fec75f28 <ASN1_generate_nconf@plt+0xfec5b988>
   39f2c:	ldmdbeq	r2, {r7, r9, ip, sp, lr, pc}^
   39f30:	svclt	0x00142c00
   39f34:			; <UNDEFINED> instruction: 0xf04f4693
   39f38:			; <UNDEFINED> instruction: 0xf1bb0b01
   39f3c:	andle	r0, sp, r0, lsl #30
   39f40:	strtmi	r4, [r8], -pc, asr #19
   39f44:	subsvs	pc, sl, #1325400064	; 0x4f000000
   39f48:			; <UNDEFINED> instruction: 0xf7dd4479
   39f4c:	strtmi	lr, [r0], -r8, asr #28
   39f50:	stmdb	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39f54:	andlt	r2, r3, r1
   39f58:	svchi	0x00f0e8bd
   39f5c:	movwcs	r4, #5760	; 0x1680
   39f60:	addmi	pc, r0, #1325400064	; 0x4f000000
   39f64:			; <UNDEFINED> instruction: 0x46202175
   39f68:	mrc	7, 2, APSR_nzcv, cr4, cr15, {6}
   39f6c:	rscle	r2, r7, r0, lsl #16
   39f70:	ldrbtmi	r4, [fp], #-3012	; 0xfffff43c
   39f74:	ldmdbvs	r8, {r8, r9, ip, pc}^
   39f78:	mcr	7, 5, pc, cr12, cr13, {6}	; <UNPREDICTABLE>
   39f7c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   39f80:	blls	6e300 <ASN1_generate_nconf@plt+0x53d60>
   39f84:	bcs	545f4 <ASN1_generate_nconf@plt+0x3a054>
   39f88:	adcshi	pc, r6, r0, asr #32
   39f8c:	svceq	0x0000f1b9
   39f90:	strbmi	sp, [r8], -sl
   39f94:	stmib	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39f98:	strmi	r4, [r2], -r9, asr #12
   39f9c:			; <UNDEFINED> instruction: 0xf7de4630
   39fa0:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   39fa4:	msrhi	CPSR_sx, r0
   39fa8:	ldrbmi	r2, [r0], -r0, lsl #2
   39fac:	ldm	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39fb0:	sbcsls	pc, r4, #14614528	; 0xdf0000
   39fb4:			; <UNDEFINED> instruction: 0x460244f9
   39fb8:			; <UNDEFINED> instruction: 0x46114630
   39fbc:	bl	1477f40 <ASN1_generate_nconf@plt+0x145d9a0>
   39fc0:			; <UNDEFINED> instruction: 0xf7df4630
   39fc4:			; <UNDEFINED> instruction: 0x4633e858
   39fc8:	cmncs	sp, r1, lsl #4
   39fcc:			; <UNDEFINED> instruction: 0xf7df4640
   39fd0:	strbmi	lr, [r1], -r0, asr #29
   39fd4:			; <UNDEFINED> instruction: 0xf7dd4620
   39fd8:			; <UNDEFINED> instruction: 0xf8d9eb80
   39fdc:	blcs	46084 <ASN1_generate_nconf@plt+0x2bae4>
   39fe0:	rschi	pc, r4, r0, asr #32
   39fe4:	adchi	pc, r4, #14614528	; 0xdf0000
   39fe8:			; <UNDEFINED> instruction: 0xf8d844f8
   39fec:	blcs	460a4 <ASN1_generate_nconf@plt+0x2bb04>
   39ff0:	rschi	pc, fp, r0, asr #32
   39ff4:	addsls	pc, r8, #14614528	; 0xdf0000
   39ff8:	addshi	pc, r8, #14614528	; 0xdf0000
   39ffc:	addsge	pc, r8, #14614528	; 0xdf0000
   3a000:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   3a004:	strd	r4, [fp], -sl
   3a008:	stmdb	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a00c:	strmi	r2, [r3], -r4, lsl #2
   3a010:	blcs	4b898 <ASN1_generate_nconf@plt+0x312f8>
   3a014:			; <UNDEFINED> instruction: 0xf7dfd07d
   3a018:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   3a01c:	addhi	pc, r8, r0, asr #32
   3a020:	cmncs	r5, r0, lsl #6
   3a024:			; <UNDEFINED> instruction: 0x4620461a
   3a028:	mrc	7, 4, APSR_nzcv, cr2, cr15, {6}
   3a02c:	stmdacs	r0, {r3, r8, sp}
   3a030:	stclle	6, cr4, [r9, #128]!	; 0x80
   3a034:	ldmibmi	sl, {r0, r3, r4, r7, r8, r9, fp, lr}
   3a038:	rsbge	pc, r8, #14614528	; 0xdf0000
   3a03c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3a040:	rsblt	pc, r4, #14614528	; 0xdf0000
   3a044:			; <UNDEFINED> instruction: 0xf8df44fa
   3a048:	ldmdavs	r8, {r2, r5, r6, r9, ip, pc}
   3a04c:	movwls	r4, #1275	; 0x4fb
   3a050:	bl	ff977fc8 <ASN1_generate_nconf@plt+0xff95da28>
   3a054:	ldrbtmi	r4, [r9], #1584	; 0x630
   3a058:	blx	10760ba <ASN1_generate_nconf@plt+0x105bb1a>
   3a05c:	rscsvc	pc, pc, #70254592	; 0x4300000
   3a060:	strtmi	r4, [r0], -r9, lsr #12
   3a064:	ldcl	7, cr15, [r0, #-884]!	; 0xfffffc8c
   3a068:	ble	941878 <ASN1_generate_nconf@plt+0x9272d8>
   3a06c:	strtmi	r2, [r0], -r8, lsl #2
   3a070:	ldmdb	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a074:			; <UNDEFINED> instruction: 0xf0002800
   3a078:			; <UNDEFINED> instruction: 0xf8df80ed
   3a07c:			; <UNDEFINED> instruction: 0x46498234
   3a080:			; <UNDEFINED> instruction: 0xf8d844f8
   3a084:			; <UNDEFINED> instruction: 0xf7dc0004
   3a088:	smlabtcs	r4, sl, fp, lr
   3a08c:			; <UNDEFINED> instruction: 0xf7df4620
   3a090:			; <UNDEFINED> instruction: 0xb128e92a
   3a094:			; <UNDEFINED> instruction: 0xf7dc4620
   3a098:	stmdacs	r1, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3a09c:	adcshi	pc, r3, r0
   3a0a0:			; <UNDEFINED> instruction: 0xf7df2001
   3a0a4:			; <UNDEFINED> instruction: 0xf643ea42
   3a0a8:			; <UNDEFINED> instruction: 0x462972ff
   3a0ac:			; <UNDEFINED> instruction: 0xf7dd4620
   3a0b0:	cdpne	13, 0, cr14, cr2, cr12, {2}
   3a0b4:			; <UNDEFINED> instruction: 0xf000dbda
   3a0b8:	stmiane	r9!, {r1, r2, r6, r7, pc}
   3a0bc:	bcc	b20c8 <ASN1_generate_nconf@plt+0x97b28>
   3a0c0:			; <UNDEFINED> instruction: 0xf811d056
   3a0c4:	blcs	3894d0 <ASN1_generate_nconf@plt+0x36ef30>
   3a0c8:	blcs	2e9d30 <ASN1_generate_nconf@plt+0x2cf790>
   3a0cc:			; <UNDEFINED> instruction: 0xf8dad0f7
   3a0d0:	blcs	46258 <ASN1_generate_nconf@plt+0x2bcb8>
   3a0d4:	addhi	pc, r7, r0, asr #32
   3a0d8:			; <UNDEFINED> instruction: 0xf0402a05
   3a0dc:	ldrbmi	r8, [r9], -r4, lsl #1
   3a0e0:	andls	r4, r1, #40, 12	; 0x2800000
   3a0e4:	svc	0x0034f7df
   3a0e8:			; <UNDEFINED> instruction: 0xf0002800
   3a0ec:	bls	9a3a4 <ASN1_generate_nconf@plt+0x7fe04>
   3a0f0:	stmdaeq	r5, {r0, r2, r8, ip, sp, lr, pc}
   3a0f4:	eors	r2, sp, r6, lsl #14
   3a0f8:	teqcs	r8, lr, ror #20
   3a0fc:			; <UNDEFINED> instruction: 0xf7dc58ba
   3a100:	blls	74fb8 <ASN1_generate_nconf@plt+0x5aa18>
   3a104:	teqcs	r9, sl, asr r6
   3a108:	ldmdavs	fp, {r4, r5, r9, sl, lr}^
   3a10c:	stcl	7, cr15, [r8], {223}	; 0xdf
   3a110:	blmi	18f3e08 <ASN1_generate_nconf@plt+0x18d9868>
   3a114:	ldmpl	pc!, {r3, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
   3a118:	ldmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3a11c:	b	17f8098 <ASN1_generate_nconf@plt+0x17ddaf8>
   3a120:			; <UNDEFINED> instruction: 0xf7e06838
   3a124:	ldrtmi	lr, [r0], -r8, lsr #19
   3a128:			; <UNDEFINED> instruction: 0xf7dd2103
   3a12c:	str	lr, [r7, -sl, asr #20]
   3a130:			; <UNDEFINED> instruction: 0xf7dc4620
   3a134:	stmdacs	r1, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   3a138:	svcge	0x0072f47f
   3a13c:			; <UNDEFINED> instruction: 0xf8d84649
   3a140:			; <UNDEFINED> instruction: 0xf7dc0004
   3a144:			; <UNDEFINED> instruction: 0xf8d8eb6c
   3a148:			; <UNDEFINED> instruction: 0xf7dc0048
   3a14c:	ldmib	r8, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
   3a150:			; <UNDEFINED> instruction: 0xf7dd1010
   3a154:	ldmdbmi	r9, {r1, r3, r7, fp, sp, lr, pc}^
   3a158:			; <UNDEFINED> instruction: 0xf8c84479
   3a15c:	stmdacs	r0, {r3, r6}
   3a160:	addhi	pc, r3, r0
   3a164:			; <UNDEFINED> instruction: 0xf8d86942
   3a168:			; <UNDEFINED> instruction: 0xf7dc0004
   3a16c:			; <UNDEFINED> instruction: 0xe757eb58
   3a170:	strcs	r4, [r1, -r8, lsr #13]
   3a174:	tstcs	r0, r8, lsr #12
   3a178:	stmib	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a17c:	ldrtmi	r2, [sl], -sl, lsl #6
   3a180:	strtmi	r4, [r0], -r9, lsr #12
   3a184:	andcc	pc, r0, r8, lsl #17
   3a188:	svc	0x000ef7de
   3a18c:			; <UNDEFINED> instruction: 0xf7dfe003
   3a190:	stmdacs	r0, {r1, r3, r5, r7, fp, sp, lr, pc}
   3a194:	movwcs	sp, #199	; 0xc7
   3a198:	ldrmi	r2, [sl], -fp, lsl #2
   3a19c:			; <UNDEFINED> instruction: 0xf7df4620
   3a1a0:	ldrdcs	lr, [r8, -r8]
   3a1a4:	strtmi	r2, [r0], -r0, lsl #16
   3a1a8:	smmlsr	r7, r1, sp, sp
   3a1ac:			; <UNDEFINED> instruction: 0xf7dc4630
   3a1b0:	blmi	11350b0 <ASN1_generate_nconf@plt+0x111ab10>
   3a1b4:			; <UNDEFINED> instruction: 0xf7dd58f9
   3a1b8:	ldrtmi	lr, [r0], -r4, lsl #21
   3a1bc:	bl	fedf8134 <ASN1_generate_nconf@plt+0xfedddb94>
   3a1c0:	ldrdne	pc, [r4], -r9
   3a1c4:	stmia	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a1c8:	blmi	ff3e00 <ASN1_generate_nconf@plt+0xfd9860>
   3a1cc:	ldmpl	r9!, {r4, r5, r9, sl, lr}^
   3a1d0:	ldc	7, cr15, [r6], {223}	; 0xdf
   3a1d4:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
   3a1d8:	andcs	fp, r0, #-1073741806	; 0xc0000012
   3a1dc:			; <UNDEFINED> instruction: 0x46302110
   3a1e0:	mrrc	7, 13, pc, lr, cr15	; <UNPREDICTABLE>
   3a1e4:	bl	1b3e04 <ASN1_generate_nconf@plt+0x199864>
   3a1e8:	mrrcne	8, 0, r0, r7, cr2
   3a1ec:			; <UNDEFINED> instruction: 0xf8d8e7c2
   3a1f0:	ldrb	r3, [r2, r4]!
   3a1f4:			; <UNDEFINED> instruction: 0xf7de4630
   3a1f8:	blmi	a757c0 <ASN1_generate_nconf@plt+0xa5b220>
   3a1fc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3a200:	ldmdb	r8!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a204:	ldmdbmi	r0!, {r2, r3, r4, r7, r9, sl, sp, lr, pc}
   3a208:	ldrdeq	pc, [r4], -r8
   3a20c:			; <UNDEFINED> instruction: 0xf7dc4479
   3a210:			; <UNDEFINED> instruction: 0xf8d8eb06
   3a214:			; <UNDEFINED> instruction: 0xf7dc0048
   3a218:	ldmib	r8, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
   3a21c:			; <UNDEFINED> instruction: 0xf7dd1010
   3a220:			; <UNDEFINED> instruction: 0xf8c8e824
   3a224:	teqlt	r8, r8, asr #32
   3a228:	stmdbvs	r2, {r3, r5, r8, fp, lr}^
   3a22c:			; <UNDEFINED> instruction: 0xf8d84479
   3a230:			; <UNDEFINED> instruction: 0xf7dc0004
   3a234:			; <UNDEFINED> instruction: 0xe711eaf4
   3a238:			; <UNDEFINED> instruction: 0xf8d84925
   3a23c:	ldrbtmi	r0, [r9], #-4
   3a240:	b	ffb781b8 <ASN1_generate_nconf@plt+0xffb5dc18>
   3a244:	blls	73e74 <ASN1_generate_nconf@plt+0x598d4>
   3a248:	ldmdavs	r8, {r1, r5, r8, fp, lr}
   3a24c:			; <UNDEFINED> instruction: 0xf7dc4479
   3a250:	strb	lr, [r8, -r6, ror #21]!
   3a254:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   3a258:	blcs	546cc <ASN1_generate_nconf@plt+0x3a12c>
   3a25c:	mrcge	4, 3, APSR_nzcv, cr0, cr15, {3}
   3a260:	ldmdavs	r8, {r8, r9, fp, ip, pc}
   3a264:	stmdb	r6, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a268:			; <UNDEFINED> instruction: 0xf8d8e66a
   3a26c:	ldrbmi	r0, [r1], -r4
   3a270:	b	ff5781e8 <ASN1_generate_nconf@plt+0xff55dc48>
   3a274:	svclt	0x0000e6d4
   3a278:	andeq	r6, r2, sl, asr #8
   3a27c:	strdeq	r4, [r4], -r8
   3a280:			; <UNDEFINED> instruction: 0x00025ebc
   3a284:	andeq	ip, r4, lr, ror #18
   3a288:	andeq	ip, r4, ip, lsr #18
   3a28c:	strdeq	ip, [r4], -r8
   3a290:	andeq	r6, r2, r4, ror r3
   3a294:	ldrdeq	ip, [r4], -lr
   3a298:	andeq	r5, r2, r4, ror pc
   3a29c:	andeq	r1, r0, r0, lsr #11
   3a2a0:	andeq	r3, r2, lr, ror pc
   3a2a4:	muleq	r4, ip, r8
   3a2a8:	andeq	r6, r2, r8, asr #6
   3a2ac:	andeq	r4, r2, r6, lsr r0
   3a2b0:	andeq	ip, r4, r0, ror #16
   3a2b4:	andeq	r1, r0, r4, asr #10
   3a2b8:	andeq	r6, r2, r8, asr #4
   3a2bc:	andeq	r5, r2, r0, lsl lr
   3a2c0:	strdeq	r1, [r0], -r8
   3a2c4:	andeq	r1, r0, r8, ror r5
   3a2c8:	andeq	r5, r2, r8, lsl lr
   3a2cc:	andeq	r5, r2, ip, lsr sp
   3a2d0:	andeq	r5, r2, sl, lsr sp
   3a2d4:	andeq	r5, r2, r4, lsl lr
   3a2d8:	andeq	ip, r4, sl, lsl #13
   3a2dc:	svcmi	0x00f0e92d
   3a2e0:	stmibvs	fp, {r0, r2, r3, r9, sl, lr}
   3a2e4:	stmibmi	sl!, {r0, r1, r2, r3, r7, ip, sp, pc}^
   3a2e8:	bmi	ffacbcf0 <ASN1_generate_nconf@plt+0xffab1750>
   3a2ec:	mcrmi	4, 7, r4, cr10, cr9, {3}
   3a2f0:	ldrbtmi	r5, [lr], #-2186	; 0xfffff776
   3a2f4:	andls	r6, sp, #1179648	; 0x120000
   3a2f8:	andeq	pc, r0, #79	; 0x4f
   3a2fc:	andls	r2, r7, #0, 4
   3a300:	teqle	lr, r0, lsl #22
   3a304:	stccs	8, cr6, [r0], {108}	; 0x6c
   3a308:	strtmi	sp, [r0], -r5, asr #32
   3a30c:	cmncs	r2, r4, lsl #4
   3a310:			; <UNDEFINED> instruction: 0xf904f012
   3a314:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3a318:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   3a31c:	movwcs	r4, #2527	; 0x9df
   3a320:			; <UNDEFINED> instruction: 0x463a48df
   3a324:	ldmdapl	r0!, {r0, r4, r5, r6, fp, ip, lr}
   3a328:	bl	3782a0 <ASN1_generate_nconf@plt+0x35dd00>
   3a32c:	ldrtmi	r4, [r8], -r4, lsl #12
   3a330:	ldc	7, cr15, [r4, #-892]!	; 0xfffffc84
   3a334:			; <UNDEFINED> instruction: 0xf0002c00
   3a338:	stmdbge	r7, {r4, r6, r8, pc}
   3a33c:			; <UNDEFINED> instruction: 0xf7dc4620
   3a340:	cdpne	14, 0, cr14, cr2, cr8, {2}
   3a344:	sbcshi	pc, sp, r0, asr #6
   3a348:	strbmi	r9, [r0], -r7, lsl #22
   3a34c:			; <UNDEFINED> instruction: 0xf7df2147
   3a350:			; <UNDEFINED> instruction: 0xf8d5eba8
   3a354:			; <UNDEFINED> instruction: 0xf1bbb018
   3a358:			; <UNDEFINED> instruction: 0xf0400f00
   3a35c:			; <UNDEFINED> instruction: 0x462080da
   3a360:	svc	0x0072f7de
   3a364:	blmi	ff30cea8 <ASN1_generate_nconf@plt+0xff2f2908>
   3a368:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3a36c:	blls	3943dc <ASN1_generate_nconf@plt+0x379e3c>
   3a370:			; <UNDEFINED> instruction: 0xf04f405a
   3a374:			; <UNDEFINED> instruction: 0xf0400300
   3a378:	ldrbmi	r8, [r8], -r5, lsl #3
   3a37c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   3a380:	blmi	ff29e348 <ASN1_generate_nconf@plt+0xff283da8>
   3a384:	ldmpl	r2!, {r0, r3, r6, r7, r8, fp, lr}^
   3a388:	ldmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   3a38c:	stmdb	r6!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a390:	stccs	8, cr6, [r0], {108}	; 0x6c
   3a394:			; <UNDEFINED> instruction: 0x4640d1b9
   3a398:	strmi	lr, [r8], #-2509	; 0xfffff633
   3a39c:			; <UNDEFINED> instruction: 0xf7df940a
   3a3a0:	strmi	lr, [r3], lr, asr #21
   3a3a4:	mcr	7, 7, pc, cr10, cr14, {6}	; <UNPREDICTABLE>
   3a3a8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   3a3ac:	addhi	pc, fp, r0
   3a3b0:			; <UNDEFINED> instruction: 0xf7dc4621
   3a3b4:	bge	334afc <ASN1_generate_nconf@plt+0x31a55c>
   3a3b8:	andls	sl, r0, #10240	; 0x2800
   3a3bc:	bge	2a47e4 <ASN1_generate_nconf@plt+0x28a244>
   3a3c0:	stmia	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a3c4:			; <UNDEFINED> instruction: 0xf0002800
   3a3c8:	stmibvs	fp!, {r1, r5, r8, pc}
   3a3cc:			; <UNDEFINED> instruction: 0xf0402b00
   3a3d0:			; <UNDEFINED> instruction: 0xf7df810a
   3a3d4:			; <UNDEFINED> instruction: 0x4681e8fe
   3a3d8:			; <UNDEFINED> instruction: 0xf0002800
   3a3dc:			; <UNDEFINED> instruction: 0x46408112
   3a3e0:	bl	578364 <ASN1_generate_nconf@plt+0x55ddc4>
   3a3e4:	mcr	7, 6, pc, cr4, cr13, {6}	; <UNPREDICTABLE>
   3a3e8:	ldrmi	r2, [sl], -r0, lsl #6
   3a3ec:	strbmi	r4, [r8], -r1, lsl #12
   3a3f0:	stmdb	r4!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a3f4:			; <UNDEFINED> instruction: 0xf0002800
   3a3f8:	ldrbmi	r8, [r8], -r8, lsr #1
   3a3fc:	ldc	7, cr15, [r0], #-880	; 0xfffffc90
   3a400:	strmi	r2, [r2], -r1, lsl #2
   3a404:			; <UNDEFINED> instruction: 0xf7e04648
   3a408:	strmi	lr, [r7], -r0, ror #16
   3a40c:			; <UNDEFINED> instruction: 0xf0002800
   3a410:			; <UNDEFINED> instruction: 0xf7dc810c
   3a414:			; <UNDEFINED> instruction: 0x4659efde
   3a418:	andcs	r4, r0, r2, lsl #12
   3a41c:	ldmda	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a420:	ldrtmi	r9, [r8], -r4
   3a424:	mcr	7, 2, pc, cr10, cr14, {6}	; <UNPREDICTABLE>
   3a428:	blcs	61040 <ASN1_generate_nconf@plt+0x46aa0>
   3a42c:	addhi	pc, sp, r0
   3a430:	bl	b783a8 <ASN1_generate_nconf@plt+0xb5de08>
   3a434:	strmi	r9, [r7], -r4, lsl #22
   3a438:			; <UNDEFINED> instruction: 0xf0002800
   3a43c:	ldrmi	r8, [r9], -fp, asr #1
   3a440:	svc	0x00bef7df
   3a444:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
   3a448:	sbchi	pc, r4, r0
   3a44c:	andcs	sl, r0, #12, 22	; 0x3000
   3a450:	strbmi	r2, [r0], -r2, asr #2
   3a454:	bl	9783d8 <ASN1_generate_nconf@plt+0x95de38>
   3a458:	bleq	7659c <ASN1_generate_nconf@plt+0x5bffc>
   3a45c:	ldrbmi	lr, [r9], -lr
   3a460:			; <UNDEFINED> instruction: 0xf7dc980c
   3a464:			; <UNDEFINED> instruction: 0xf04fe978
   3a468:			; <UNDEFINED> instruction: 0x460132ff
   3a46c:			; <UNDEFINED> instruction: 0xf7dc4638
   3a470:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
   3a474:	adchi	pc, sp, r0
   3a478:	bleq	b68ac <ASN1_generate_nconf@plt+0x9c30c>
   3a47c:			; <UNDEFINED> instruction: 0xf7df980c
   3a480:	strmi	lr, [r3, #3280]	; 0xcd0
   3a484:	stmdavs	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   3a488:	bleq	765cc <ASN1_generate_nconf@plt+0x5c02c>
   3a48c:	ldrtmi	r9, [r8], -fp, lsl #22
   3a490:	stmib	sp, {r3, r8, fp, ip, pc}^
   3a494:	movwls	fp, #513	; 0x201
   3a498:	andcc	lr, r9, #3620864	; 0x374000
   3a49c:	ldc2	7, cr15, [r6], #-948	; 0xfffffc4c
   3a4a0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   3a4a4:	rschi	pc, r2, r0
   3a4a8:	svceq	0x0000f1ba
   3a4ac:	rschi	pc, ip, r0, asr #32
   3a4b0:			; <UNDEFINED> instruction: 0x461c4650
   3a4b4:	b	fe0f842c <ASN1_generate_nconf@plt+0xfe0dde8c>
   3a4b8:			; <UNDEFINED> instruction: 0xf7dd4638
   3a4bc:	strbmi	lr, [r8], -sl, lsl #21
   3a4c0:	bl	feaf8440 <ASN1_generate_nconf@plt+0xfeaddea0>
   3a4c4:	stmiavs	fp!, {r0, r2, r3, r5, r6, sp, lr, pc}
   3a4c8:			; <UNDEFINED> instruction: 0xf0002b00
   3a4cc:	ldmib	r5, {r1, r3, r4, r5, r7, pc}^
   3a4d0:	stmdbvs	sl!, {r0, r1, r8}^
   3a4d4:	stmib	sp, {r3, r8, r9, ip, pc}^
   3a4d8:	andls	r1, fp, #9
   3a4dc:	ldmda	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a4e0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   3a4e4:	svcge	0x007bf47f
   3a4e8:	b	1a78460 <ASN1_generate_nconf@plt+0x1a5dec0>
   3a4ec:			; <UNDEFINED> instruction: 0xf7dd4620
   3a4f0:			; <UNDEFINED> instruction: 0x4620ea70
   3a4f4:	bl	fe478474 <ASN1_generate_nconf@plt+0xfe45ded4>
   3a4f8:			; <UNDEFINED> instruction: 0xf04f4b6b
   3a4fc:	ldmpl	r2!, {r1, r8, r9, fp}^
   3a500:	blmi	1ab2514 <ASN1_generate_nconf@plt+0x1a97f74>
   3a504:	bleq	f6648 <ASN1_generate_nconf@plt+0xdc0a8>
   3a508:	ldmdavs	r0, {r1, r4, r5, r6, r7, fp, ip, lr}
   3a50c:	svc	0x00b2f7df
   3a510:	blmi	19b41ac <ASN1_generate_nconf@plt+0x1999c0c>
   3a514:	bleq	76658 <ASN1_generate_nconf@plt+0x5c0b8>
   3a518:	ldmpl	r5!, {r0, r2, r5, r6, r8, fp, lr}^
   3a51c:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3a520:	ldmda	ip, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a524:	andcs	r6, r2, #40, 16	; 0x280000
   3a528:			; <UNDEFINED> instruction: 0xf7dd4621
   3a52c:			; <UNDEFINED> instruction: 0xe716ec5a
   3a530:	strmi	r4, [r4], -r0, ror #18
   3a534:			; <UNDEFINED> instruction: 0xf04f4b5c
   3a538:	ldrbtmi	r0, [r9], #-2818	; 0xfffff4fe
   3a53c:	ldmdavs	r0, {r1, r4, r5, r6, r7, fp, ip, lr}
   3a540:			; <UNDEFINED> instruction: 0xf7dd9204
   3a544:	bls	17467c <ASN1_generate_nconf@plt+0x15a0dc>
   3a548:	movwcs	lr, #2015	; 0x7df
   3a54c:	bleq	f6690 <ASN1_generate_nconf@plt+0xdc0f0>
   3a550:			; <UNDEFINED> instruction: 0xf1ba461f
   3a554:	eorle	r0, pc, r0, lsl #30
   3a558:	vmul.i8	q10, q0, <illegal reg q3.5>
   3a55c:	stmdals	r8, {r0, r1, r4, r6, r9, sp}
   3a560:	movwls	r4, #21625	; 0x5479
   3a564:			; <UNDEFINED> instruction: 0xf7dd9104
   3a568:	stmdbls	r4, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   3a56c:	andsvc	pc, r5, #1325400064	; 0x4f000000
   3a570:			; <UNDEFINED> instruction: 0xf7dd980a
   3a574:	stmdbls	r4, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
   3a578:	subscs	pc, r5, #64, 4
   3a57c:			; <UNDEFINED> instruction: 0xf7dd9809
   3a580:	ldrbmi	lr, [r0], -lr, lsr #22
   3a584:	ldcl	7, cr15, [r2, #-888]	; 0xfffffc88
   3a588:	ldrmi	r9, [r8], -r5, lsl #22
   3a58c:	b	5f8504 <ASN1_generate_nconf@plt+0x5ddf64>
   3a590:			; <UNDEFINED> instruction: 0xf7dd4638
   3a594:			; <UNDEFINED> instruction: 0x4648ea1e
   3a598:	bl	ff8518 <ASN1_generate_nconf@plt+0xfddf78>
   3a59c:	svceq	0x0000f1bb
   3a5a0:	stmdbge	r7, {r2, r4, r8, ip, lr, pc}
   3a5a4:			; <UNDEFINED> instruction: 0xf7dc4620
   3a5a8:	mcrne	13, 0, lr, cr2, cr4, {0}
   3a5ac:			; <UNDEFINED> instruction: 0xf04fbfd8
   3a5b0:			; <UNDEFINED> instruction: 0xf77f0b00
   3a5b4:			; <UNDEFINED> instruction: 0xe6c7aed4
   3a5b8:			; <UNDEFINED> instruction: 0x46544618
   3a5bc:	ldmib	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a5c0:			; <UNDEFINED> instruction: 0xf7dd4638
   3a5c4:	strbmi	lr, [r8], -r6, lsl #20
   3a5c8:	bl	9f8548 <ASN1_generate_nconf@plt+0x9ddfa8>
   3a5cc:	ldmpl	r2!, {r1, r2, r4, r5, r8, r9, fp, lr}^
   3a5d0:			; <UNDEFINED> instruction: 0x4603e79b
   3a5d4:	bleq	f6718 <ASN1_generate_nconf@plt+0xdc178>
   3a5d8:	ldmdbmi	r8!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3a5dc:	bleq	f6720 <ASN1_generate_nconf@plt+0xdc180>
   3a5e0:	ldrbtmi	r4, [r9], #-2865	; 0xfffff4cf
   3a5e4:	blmi	c74494 <ASN1_generate_nconf@plt+0xc59ef4>
   3a5e8:	ldrbmi	r4, [r0], -r1, lsr #12
   3a5ec:	ldmdavs	r7, {r1, r4, r5, r6, r7, fp, ip, lr}
   3a5f0:	ldm	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a5f4:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   3a5f8:	ldrtmi	r4, [r8], -r2, lsl #12
   3a5fc:	stmdb	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a600:	strbmi	lr, [ip], -r7, ror #13
   3a604:	bleq	f6748 <ASN1_generate_nconf@plt+0xdc1a8>
   3a608:	strbmi	r4, [fp], -pc, asr #12
   3a60c:	bmi	9f44a4 <ASN1_generate_nconf@plt+0x9d9f04>
   3a610:	strls	r4, [r4], #-1697	; 0xfffff95f
   3a614:	stmdbmi	fp!, {r0, r1, r2, r5, r9, sl, lr}
   3a618:	bleq	f675c <ASN1_generate_nconf@plt+0xdc1bc>
   3a61c:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
   3a620:			; <UNDEFINED> instruction: 0xf7dc6810
   3a624:	blls	17659c <ASN1_generate_nconf@plt+0x15bffc>
   3a628:	bmi	834488 <ASN1_generate_nconf@plt+0x819ee8>
   3a62c:	bleq	136770 <ASN1_generate_nconf@plt+0x11c1d0>
   3a630:	stmdbmi	r5!, {r2, ip, pc}
   3a634:	ldrbtmi	r5, [r9], #-2226	; 0xfffff74e
   3a638:			; <UNDEFINED> instruction: 0xf7dc6810
   3a63c:	blls	176584 <ASN1_generate_nconf@plt+0x15bfe4>
   3a640:	blmi	6b4464 <ASN1_generate_nconf@plt+0x699ec4>
   3a644:	bleq	136788 <ASN1_generate_nconf@plt+0x11c1e8>
   3a648:	ldmpl	r2!, {r5, r8, fp, lr}^
   3a64c:	ldmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   3a650:			; <UNDEFINED> instruction: 0xf7dc9204
   3a654:	strtmi	lr, [r0], -r4, asr #31
   3a658:	ldmib	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a65c:			; <UNDEFINED> instruction: 0xf7dd4620
   3a660:			; <UNDEFINED> instruction: 0x4620e9b8
   3a664:	b	ff6785e4 <ASN1_generate_nconf@plt+0xff65e044>
   3a668:	strb	r9, [lr, -r4, lsl #20]
   3a66c:			; <UNDEFINED> instruction: 0xf04f4a0e
   3a670:	andls	r0, r4, r3, lsl #22
   3a674:	ldmpl	r2!, {r1, r2, r4, r8, fp, lr}
   3a678:	ldmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   3a67c:	svc	0x00aef7dc
   3a680:	strb	r9, [r6, -r4, lsl #22]!
   3a684:	ldcl	7, cr15, [ip], #888	; 0x378
   3a688:			; <UNDEFINED> instruction: 0x465b461c
   3a68c:	svclt	0x0000e764
   3a690:	andeq	r4, r4, r0, lsr #14
   3a694:	andeq	r1, r0, r0, ror r5
   3a698:	andeq	r4, r4, sl, lsl r7
   3a69c:	andeq	r1, r0, ip, asr r5
   3a6a0:	andeq	r1, r0, ip, asr #10
   3a6a4:	andeq	r4, r4, r4, lsr #13
   3a6a8:	andeq	r1, r0, r0, lsr #11
   3a6ac:	andeq	r6, r2, r4, lsl r0
   3a6b0:	andeq	r5, r2, ip, asr #31
   3a6b4:	andeq	r5, r2, r2, lsl #29
   3a6b8:	andeq	r5, r2, r4, lsr #17
   3a6bc:	andeq	r5, r2, sl, lsl #28
   3a6c0:	andeq	r5, r2, r6, asr #28
   3a6c4:	strdeq	r5, [r2], -sl
   3a6c8:	andeq	r5, r2, r6, asr lr
   3a6cc:	andeq	r5, r2, ip, lsl #28
   3a6d0:	andeq	r5, r2, r8, asr #28
   3a6d4:	mvnsmi	lr, sp, lsr #18
   3a6d8:	ldmdavs	r2, {r2, r4, r9, sl, lr}
   3a6dc:	svcmi	0x0023b082
   3a6e0:	stmiavs	r5!, {r3, r7, r9, sl, lr}
   3a6e4:	ldrbtmi	r4, [pc], #-1539	; 3a6ec <ASN1_generate_nconf@plt+0x2014c>
   3a6e8:	stccs	3, cr11, [r0, #-232]	; 0xffffff18
   3a6ec:	stmdbvs	lr!, {r0, r2, r4, r5, ip, lr, pc}^
   3a6f0:	ldmib	r5, {r3, r4, r9, sl, lr}^
   3a6f4:	stmdavs	fp!, {r0, r1, r8, sp}^
   3a6f8:	stmiavs	sp!, {r0, r9, sl, ip, pc}
   3a6fc:			; <UNDEFINED> instruction: 0xf7dd9500
   3a700:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   3a704:	blmi	6f135c <ASN1_generate_nconf@plt+0x6d6dbc>
   3a708:	stmiavs	r1!, {r8, sl, sp}
   3a70c:	ldmpl	r8!, {r1, r5, fp, sp, lr}^
   3a710:	ldmdbmi	r8, {r0, r1, r3, r6, r8, fp, sp, lr}
   3a714:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   3a718:	stm	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a71c:			; <UNDEFINED> instruction: 0xf7dc68a0
   3a720:	movwcs	lr, #2672	; 0xa70
   3a724:	eorvs	r6, r3, r3, lsr #1
   3a728:	andlt	r4, r2, r8, lsr #12
   3a72c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3a730:	strcs	r2, [r2, #-848]	; 0xfffffcb0
   3a734:	andcc	pc, r0, r8, asr #17
   3a738:	stccs	7, cr14, [r0, #-960]	; 0xfffffc40
   3a73c:			; <UNDEFINED> instruction: 0xf7dcd1d7
   3a740:	blmi	3353e8 <ASN1_generate_nconf@plt+0x31ae48>
   3a744:			; <UNDEFINED> instruction: 0xf04f490c
   3a748:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
   3a74c:	strmi	r6, [r2], -r0, lsr #32
   3a750:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3a754:	stmda	r2!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a758:	blmi	1b46f8 <ASN1_generate_nconf@plt+0x19a158>
   3a75c:	stmdbmi	r7, {r1, r8, sl, sp}
   3a760:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3a764:			; <UNDEFINED> instruction: 0xf7dc6818
   3a768:			; <UNDEFINED> instruction: 0xe7d7e85a
   3a76c:	andeq	r4, r4, r6, lsr #6
   3a770:	andeq	r1, r0, r0, lsr #11
   3a774:	andeq	r5, r2, r6, lsr #28
   3a778:	andeq	r5, r2, r2, asr #27
   3a77c:	andeq	r5, r2, r2, asr #27
   3a780:	svcmi	0x00f0e92d
   3a784:	smlabbcs	r0, r3, r0, fp
   3a788:	ldrmi	r4, [r5], -r1, lsl #13
   3a78c:	andeq	lr, r0, #3358720	; 0x334000
   3a790:	svc	0x00c8f7db
   3a794:	stmdacs	r0, {ip, pc}
   3a798:	strmi	sp, [r7], -ip, asr #32
   3a79c:	cmnlt	r0, #104, 16	; 0x680000
   3a7a0:	ldrtmi	r4, [lr], -sl, lsr #18
   3a7a4:			; <UNDEFINED> instruction: 0xf7dc4479
   3a7a8:			; <UNDEFINED> instruction: 0xf816e83a
   3a7ac:	mvnslt	r4, r1, lsl #22
   3a7b0:			; <UNDEFINED> instruction: 0x809cf8df
   3a7b4:			; <UNDEFINED> instruction: 0xa09cf8df
   3a7b8:	ldrbtmi	r4, [r8], #2855	; 0xb27
   3a7bc:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   3a7c0:			; <UNDEFINED> instruction: 0xf0149300
   3a7c4:			; <UNDEFINED> instruction: 0xf8d50f80
   3a7c8:	strbmi	fp, [r1], -r4
   3a7cc:			; <UNDEFINED> instruction: 0xf7ded108
   3a7d0:	ldrbmi	lr, [r1], -r8, lsl #23
   3a7d4:			; <UNDEFINED> instruction: 0xf8326802
   3a7d8:	ldrbeq	r2, [r3], #-20	; 0xffffffec
   3a7dc:	stmdbls	r0, {r3, r6, r8, r9, sl, fp, ip, sp, pc}
   3a7e0:	ldrbmi	r4, [r8], -r2, lsr #12
   3a7e4:	ldmda	sl, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a7e8:	blmi	b8848 <ASN1_generate_nconf@plt+0x9e2a8>
   3a7ec:	mvnle	r2, r0, lsl #24
   3a7f0:	stmdavs	r8!, {r1, r3, r4, r8, fp, lr}^
   3a7f4:			; <UNDEFINED> instruction: 0xf7dc4479
   3a7f8:	stmdavs	r9!, {r1, r4, fp, sp, lr, pc}
   3a7fc:	ldrtmi	fp, [r8], -r9, lsl #6
   3a800:	stcl	7, cr15, [r2, #-880]!	; 0xfffffc90
   3a804:	stmiblt	r0, {r2, r9, sl, lr}
   3a808:	ldrbtmi	r4, [lr], #-3605	; 0xfffff1eb
   3a80c:	orrslt	r6, fp, r3, ror lr
   3a810:	stmdavs	r8!, {r2, r4, r8, fp, lr}^
   3a814:			; <UNDEFINED> instruction: 0xf7dc4479
   3a818:	cdpvs	8, 7, cr14, cr1, cr2, {0}
   3a81c:			; <UNDEFINED> instruction: 0xf7dc4648
   3a820:	strtmi	lr, [r0], -lr, asr #26
   3a824:	pop	{r0, r1, ip, sp, pc}
   3a828:	stmiavs	ip!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a82c:	andlt	r4, r3, r0, lsr #12
   3a830:	svchi	0x00f0e8bd
   3a834:			; <UNDEFINED> instruction: 0xb123682b
   3a838:	strtmi	r2, [r0], -r0, lsl #8
   3a83c:	pop	{r0, r1, ip, sp, pc}
   3a840:	strcs	r8, [r3], #-4080	; 0xfffff010
   3a844:	andlt	r4, r3, r0, lsr #12
   3a848:	svchi	0x00f0e8bd
   3a84c:	ldrdeq	r5, [r2], -r0
   3a850:			; <UNDEFINED> instruction: 0x00025db2
   3a854:			; <UNDEFINED> instruction: 0x00025db0
   3a858:	andeq	sl, r1, lr, ror fp
   3a85c:	andeq	r8, r1, r4, lsl r2
   3a860:	ldrdeq	ip, [r4], -r6
   3a864:	andeq	r5, r2, r0, lsl #27
   3a868:	mvnsmi	lr, #737280	; 0xb4000
   3a86c:	svcmi	0x0060460c
   3a870:	stmdbmi	r0!, {r0, r2, r3, r4, r9, sl, lr}^
   3a874:	blmi	184c0d4 <ASN1_generate_nconf@plt+0x1831b34>
   3a878:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
   3a87c:	bvs	feee6a90 <ASN1_generate_nconf@plt+0xfeecc4f0>
   3a880:			; <UNDEFINED> instruction: 0xf8df58cb
   3a884:	ldmdavs	fp, {r3, r4, r5, r6, r8, pc}
   3a888:			; <UNDEFINED> instruction: 0xf04f9301
   3a88c:	movwcs	r0, #768	; 0x300
   3a890:	movwls	r4, #1272	; 0x4f8
   3a894:	teqle	r3, r0, lsl #20
   3a898:	rsbsle	r2, sl, r0, lsl #24
   3a89c:			; <UNDEFINED> instruction: 0x46204b58
   3a8a0:			; <UNDEFINED> instruction: 0xf8d3447b
   3a8a4:	strbmi	r9, [r9], -r0
   3a8a8:	stcl	7, cr15, [r8], {223}	; 0xdf
   3a8ac:	cmple	r4, r0, lsl #16
   3a8b0:	uqsaxmi	r4, r9, r4
   3a8b4:	mrcvs	4, 5, r4, cr8, cr15, {3}
   3a8b8:	stcl	7, cr15, [ip, #-888]	; 0xfffffc88
   3a8bc:	stmdacs	r0, {r2, r9, sl, lr}
   3a8c0:	addhi	pc, r3, r0
   3a8c4:	adcmi	r9, sl, #0, 20
   3a8c8:	strtmi	sp, [r1], -r1, asr #24
   3a8cc:			; <UNDEFINED> instruction: 0xf7dd4630
   3a8d0:	stmdbmi	sp, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   3a8d4:	adccs	r4, r9, #32, 12	; 0x2000000
   3a8d8:			; <UNDEFINED> instruction: 0xf7dd4479
   3a8dc:	bvs	fef34ee4 <ASN1_generate_nconf@plt+0xfef1a944>
   3a8e0:	cmple	pc, r0, lsl #22
   3a8e4:	bmi	12a08ec <ASN1_generate_nconf@plt+0x128634c>
   3a8e8:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   3a8ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a8f0:	subsmi	r9, sl, r1, lsl #22
   3a8f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a8f8:	andlt	sp, r3, r8, ror r1
   3a8fc:	mvnshi	lr, #12386304	; 0xbd0000
   3a900:	ldmdavs	r8!, {r0, r1, r6, r8, fp, lr}^
   3a904:			; <UNDEFINED> instruction: 0xf7db4479
   3a908:	stccs	15, cr14, [r0], {138}	; 0x8a
   3a90c:	bvs	fef2ea18 <ASN1_generate_nconf@plt+0xfef14478>
   3a910:	sbcle	r2, r3, r0, lsl #22
   3a914:			; <UNDEFINED> instruction: 0xf7dd4620
   3a918:	ldmdbmi	lr!, {r1, r6, r7, sl, fp, sp, lr, pc}
   3a91c:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   3a920:	ldmdavs	r8!, {r1, r9, sl, lr}^
   3a924:	svc	0x007af7db
   3a928:			; <UNDEFINED> instruction: 0x46204b3b
   3a92c:			; <UNDEFINED> instruction: 0xf8d3447b
   3a930:	strbmi	r9, [r9], -r0
   3a934:	stc	7, cr15, [r2], {223}	; 0xdf
   3a938:	ldmdami	r8!, {r3, r4, r6, r7, r8, ip, sp, pc}
   3a93c:	ldmdbmi	r8!, {r0, r1, r3, r6, r9, sl, lr}
   3a940:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   3a944:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}^
   3a948:	svc	0x0068f7db
   3a94c:	ldmdami	r5!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3a950:	ldmdbmi	r5!, {r0, r1, r4, r9, sl, lr}
   3a954:			; <UNDEFINED> instruction: 0xf858462a
   3a958:	ldrbtmi	r0, [r9], #-0
   3a95c:			; <UNDEFINED> instruction: 0xf7db6800
   3a960:	ldmdbmi	r2!, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   3a964:	adccs	r4, r4, #32, 12	; 0x2000000
   3a968:			; <UNDEFINED> instruction: 0xf7dd4479
   3a96c:	andcs	lr, r0, r8, lsr r9
   3a970:	bvs	fef3485c <ASN1_generate_nconf@plt+0xfef1a2bc>
   3a974:	addsle	r2, fp, r0, lsl #22
   3a978:	ldmdavs	r8!, {r0, r2, r3, r5, r8, fp, lr}^
   3a97c:			; <UNDEFINED> instruction: 0xf7db4479
   3a980:	ldr	lr, [r5, lr, asr #30]
   3a984:	ldmdavs	r8!, {r0, r1, r3, r5, r8, fp, lr}^
   3a988:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
   3a98c:	svc	0x0046f7db
   3a990:	blmi	974838 <ASN1_generate_nconf@plt+0x95a298>
   3a994:			; <UNDEFINED> instruction: 0xf8584928
   3a998:	ldrbtmi	r4, [r9], #-3
   3a99c:			; <UNDEFINED> instruction: 0xf7db6820
   3a9a0:	blmi	9f66a0 <ASN1_generate_nconf@plt+0x9dc100>
   3a9a4:	bvs	fe70bb98 <ASN1_generate_nconf@plt+0xfe6f15f8>
   3a9a8:	movwcs	fp, #2515	; 0x9d3
   3a9ac:	ldrmi	r2, [sl], -fp, lsl #2
   3a9b0:			; <UNDEFINED> instruction: 0xf7df6820
   3a9b4:	stmdami	r2!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3a9b8:	mrscs	r2, (UNDEF: 59)
   3a9bc:			; <UNDEFINED> instruction: 0x461a4478
   3a9c0:			; <UNDEFINED> instruction: 0xf7df6840
   3a9c4:	andcs	lr, r0, r6, asr #19
   3a9c8:	blmi	5f4804 <ASN1_generate_nconf@plt+0x5da264>
   3a9cc:			; <UNDEFINED> instruction: 0x6eba491d
   3a9d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3a9d4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3a9d8:	svc	0x0020f7db
   3a9dc:	str	r4, [r2, r0, lsr #12]
   3a9e0:	stmdavs	r0!, {r0, r3, r4, r8, fp, lr}
   3a9e4:			; <UNDEFINED> instruction: 0xf7db4479
   3a9e8:	bfi	lr, sl, #30, #1
   3a9ec:	bl	127896c <ASN1_generate_nconf@plt+0x125e3cc>
   3a9f0:	andeq	ip, r4, r8, rrx
   3a9f4:	muleq	r4, r2, r1
   3a9f8:	andeq	r1, r0, r0, ror r5
   3a9fc:	andeq	r4, r4, ip, ror r1
   3aa00:	andeq	r6, r4, r0, lsl r2
   3aa04:	andeq	ip, r4, ip, lsr #32
   3aa08:	andeq	r5, r2, ip, lsr #10
   3aa0c:	andeq	r4, r4, r2, lsr #2
   3aa10:	andeq	r5, r2, ip, lsr #25
   3aa14:	andeq	r5, r2, lr, asr #25
   3aa18:	andeq	r6, r4, r4, lsl #3
   3aa1c:	muleq	r4, lr, pc	; <UNPREDICTABLE>
   3aa20:	andeq	r5, r2, r8, asr #25
   3aa24:	andeq	r1, r0, r0, lsr #11
   3aa28:	andeq	r2, r2, lr, lsl #7
   3aa2c:	muleq	r2, ip, r4
   3aa30:	ldrdeq	r5, [r2], -ip
   3aa34:	andeq	r5, r2, sl, ror #25
   3aa38:	andeq	r5, r2, r6, lsr #24
   3aa3c:	andeq	fp, r4, ip, lsr pc
   3aa40:	andeq	fp, r4, r4, lsr #30
   3aa44:	andeq	r2, r2, r8, ror #5
   3aa48:	andeq	r5, r2, r8, lsr #25
   3aa4c:	svcmi	0x00f0e92d
   3aa50:			; <UNDEFINED> instruction: 0xf8dfb083
   3aa54:	strmi	r9, [pc], -r4, asr #1
   3aa58:	bvs	3751d4 <ASN1_generate_nconf@plt+0x35ac34>
   3aa5c:	ldrbtmi	r4, [r9], #1680	; 0x690
   3aa60:			; <UNDEFINED> instruction: 0xf8d9461d
   3aa64:	cmplt	r4, #16
   3aa68:	strbmi	r9, [r1], -r0, lsl #10
   3aa6c:	ldrtmi	r9, [r8], -r1, lsl #12
   3aa70:	movwcs	lr, #2522	; 0x9da
   3aa74:	stm	r6, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3aa78:	strmi	r2, [r4], -r1, lsl #16
   3aa7c:	strcs	fp, [r3, #-3864]	; 0xfffff0e8
   3aa80:	absmis	f5, f4
   3aa84:	ldmdbvs	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}
   3aa88:	strcs	fp, [r0, #-293]	; 0xfffffedb
   3aa8c:	andlt	r4, r3, r8, lsr #12
   3aa90:	svchi	0x00f0e8bd
   3aa94:	ldmdavs	r0!, {r1, r5, r8, fp, lr}^
   3aa98:			; <UNDEFINED> instruction: 0xf7db4479
   3aa9c:			; <UNDEFINED> instruction: 0xf898eec0
   3aaa0:	ldmdavs	r9!, {sp}
   3aaa4:			; <UNDEFINED> instruction: 0xf7de6870
   3aaa8:	ldmdbmi	lr, {r7, r9, fp, sp, lr, pc}
   3aaac:			; <UNDEFINED> instruction: 0x46226870
   3aab0:			; <UNDEFINED> instruction: 0xf7de4479
   3aab4:			; <UNDEFINED> instruction: 0x4628ea7a
   3aab8:	pop	{r0, r1, ip, sp, pc}
   3aabc:	ldmdbmi	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3aac0:	ldrdeq	pc, [r4], -r9
   3aac4:			; <UNDEFINED> instruction: 0xf7db4479
   3aac8:	mvnlt	lr, sl, lsr #29
   3aacc:	ldrdeq	pc, [r4], -r9
   3aad0:	ldrsblt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3aad4:	ldrsbls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3aad8:	ldrbtmi	r4, [r9], #1275	; 0x4fb
   3aadc:	stcpl	12, cr1, [sl, #-388]!	; 0xfffffe7c
   3aae0:			; <UNDEFINED> instruction: 0xf7de4429
   3aae4:	vstmdbpl	fp!, {s28-s125}
   3aae8:	ldrmi	r3, [ip], #-769	; 0xfffffcff
   3aaec:	stmdble	sl, {r1, r2, r5, r7, r9, lr}
   3aaf0:	ldrdeq	pc, [r4], -r9
   3aaf4:	rscsle	r2, r1, r0, lsl #24
   3aaf8:	ldrbmi	r2, [r9], -r2, lsl #4
   3aafc:	b	1578a7c <ASN1_generate_nconf@plt+0x155e4dc>
   3ab00:	ldrdeq	pc, [r4], -r9
   3ab04:	blmi	334ab4 <ASN1_generate_nconf@plt+0x31a514>
   3ab08:	stmdbmi	fp, {r0, r9, sp}
   3ab0c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3ab10:			; <UNDEFINED> instruction: 0xf7de6858
   3ab14:	str	lr, [r7, sl, asr #20]!
   3ab18:	andeq	fp, r4, r2, lsl #29
   3ab1c:	andeq	fp, r4, ip, asr lr
   3ab20:	andeq	r5, r2, r0, asr #24
   3ab24:	ldrdeq	r5, [r2], -r0
   3ab28:	andeq	r5, r2, r8, ror #23
   3ab2c:	andeq	sp, r1, ip, lsl r0
   3ab30:	andeq	fp, r4, r6, lsl #28
   3ab34:	ldrdeq	fp, [r4], -r4
   3ab38:	andeq	r5, r2, r2, ror r7
   3ab3c:	mvnsmi	lr, sp, lsr #18
   3ab40:			; <UNDEFINED> instruction: 0xf8dfb082
   3ab44:			; <UNDEFINED> instruction: 0x46078058
   3ab48:	ldrmi	r4, [r4], -sp, lsl #12
   3ab4c:			; <UNDEFINED> instruction: 0x260a44f8
   3ab50:	strtmi	r6, [r8], -r1, lsr #16
   3ab54:	mrc	7, 3, APSR_nzcv, cr4, cr14, {6}
   3ab58:	ldcle	8, cr2, [r6, #-0]
   3ab5c:	ldrdne	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   3ab60:	tstls	r1, r8, lsl #12
   3ab64:	bl	fe6f8ae0 <ASN1_generate_nconf@plt+0xfe6de540>
   3ab68:	stmdbls	r1, {r0, r1, r5, fp, sp, lr}
   3ab6c:	addsmi	r4, sl, #2097152	; 0x200000
   3ab70:	svclt	0x00284628
   3ab74:			; <UNDEFINED> instruction: 0xf7dd461a
   3ab78:	stmdavs	r2!, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
   3ab7c:	ldrtmi	r4, [r8], -r9, lsr #12
   3ab80:	b	a78afc <ASN1_generate_nconf@plt+0xa5e55c>
   3ab84:	mvfccsp	f3, #0.0
   3ab88:	andcs	sp, r0, r2, ror #3
   3ab8c:	pop	{r1, ip, sp, pc}
   3ab90:	strdcs	r8, [r1], -r0
   3ab94:	pop	{r1, ip, sp, pc}
   3ab98:	svclt	0x000081f0
   3ab9c:	muleq	r4, r4, sp
   3aba0:	movwcs	fp, #1296	; 0x510
   3aba4:	andcc	pc, r2, #64, 4
   3aba8:	strmi	r2, [r4], -ip, lsr #2
   3abac:	mcr	7, 4, pc, cr12, cr12, {6}	; <UNPREDICTABLE>
   3abb0:	strtmi	r4, [r0], -r8, lsl #18
   3abb4:			; <UNDEFINED> instruction: 0xf7dc4479
   3abb8:	stmdbmi	r7, {r2, r3, r4, r8, fp, sp, lr, pc}
   3abbc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3abc0:	mrrc	7, 13, pc, r0, cr13	; <UNPREDICTABLE>
   3abc4:	strtmi	r4, [r0], -r5, lsl #18
   3abc8:	pop	{r0, r3, r4, r5, r6, sl, lr}
   3abcc:			; <UNDEFINED> instruction: 0xf7de4010
   3abd0:	svclt	0x0000bf41
   3abd4:	muleq	r0, r9, r1
   3abd8:	ldrdeq	r0, [r0], -r7
   3abdc:	andeq	r0, r0, r5, lsl r0
   3abe0:	strmi	r4, [r8], -r7, lsr #20
   3abe4:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   3abe8:	mvnsmi	lr, sp, lsr #18
   3abec:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   3abf0:	ldmdavs	fp, {r1, r8, fp, sp, pc}
   3abf4:			; <UNDEFINED> instruction: 0xf04f9303
   3abf8:			; <UNDEFINED> instruction: 0xf7df0300
   3abfc:	blmi	8f4e2c <ASN1_generate_nconf@plt+0x8da88c>
   3ac00:	svcvs	0x001c447b
   3ac04:	stcls	3, cr11, [r2, #-304]	; 0xfffffed0
   3ac08:	strcs	r4, [r0], -r0, lsl #13
   3ac0c:	stmdbvs	r3!, {r0, r1, sp, lr, pc}
   3ac10:	tstlt	r3, #39845888	; 0x2600000
   3ac14:	stmdavs	r3!, {r2, r3, r4, r9, sl, lr}^
   3ac18:	mvnsle	r4, fp, lsr #5
   3ac1c:	strtmi	r6, [sl], -r7, lsr #16
   3ac20:	ldrtmi	r4, [r8], -r1, asr #12
   3ac24:	svc	0x0098f7db
   3ac28:	mvnsle	r2, r0, lsl #16
   3ac2c:	movwlt	r6, #59683	; 0xe923
   3ac30:	ldmdbmi	r6, {r0, r1, r4, r5, r8, sp, lr}
   3ac34:			; <UNDEFINED> instruction: 0xf6404638
   3ac38:	ldrbtmi	r6, [r9], #-531	; 0xfffffded
   3ac3c:			; <UNDEFINED> instruction: 0xf7dc9101
   3ac40:	stmdbls	r1, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3ac44:			; <UNDEFINED> instruction: 0xf64068a0
   3ac48:			; <UNDEFINED> instruction: 0xf7dc6214
   3ac4c:	stmdbls	r1, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3ac50:			; <UNDEFINED> instruction: 0xf6404620
   3ac54:			; <UNDEFINED> instruction: 0xf7dc6215
   3ac58:	bmi	3b6b68 <ASN1_generate_nconf@plt+0x39c5c8>
   3ac5c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   3ac60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ac64:	subsmi	r9, sl, r3, lsl #22
   3ac68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ac6c:	andlt	sp, r4, r6, lsl #2
   3ac70:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3ac74:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   3ac78:	bfi	r6, r3, #14, #13
   3ac7c:	b	78bfc <ASN1_generate_nconf@plt+0x5e65c>
   3ac80:	andeq	r3, r4, r6, lsr #28
   3ac84:	andeq	r1, r0, r0, ror r5
   3ac88:	andeq	fp, r4, r0, ror #25
   3ac8c:	andeq	r5, r2, sl, asr #3
   3ac90:	andeq	r3, r4, lr, lsr #27
   3ac94:	andeq	fp, r4, sl, ror #24
   3ac98:	push	{r0, r2, r5, fp, lr}
   3ac9c:			; <UNDEFINED> instruction: 0x460f41f0
   3aca0:	ldrbtmi	r4, [r8], #-2340	; 0xfffff6dc
   3aca4:	bmi	94c500 <ASN1_generate_nconf@plt+0x931f60>
   3aca8:	svcvs	0x00044479
   3acac:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   3acb0:	stmpl	sl, {r1, r7, ip, sp, pc}
   3acb4:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
   3acb8:			; <UNDEFINED> instruction: 0xf04f9201
   3acbc:	andcs	r0, r0, #0, 4
   3acc0:	ldmdblt	r4, {r1, r3, r4, sp, lr}
   3acc4:	stmdbvs	r4!, {r2, r3, r4, sp, lr, pc}
   3acc8:	stmdavs	r3!, {r2, r4, r6, r7, r8, ip, sp, pc}^
   3accc:	mvnsle	r4, fp, lsr #5
   3acd0:	strtmi	r6, [sl], -r0, lsr #16
   3acd4:			; <UNDEFINED> instruction: 0xf7db4639
   3acd8:	strmi	lr, [r6], -r0, asr #30
   3acdc:	mvnsle	r2, r0, lsl #16
   3ace0:	blmi	614f70 <ASN1_generate_nconf@plt+0x5fa9d0>
   3ace4:	andls	r4, r0, #376832	; 0x5c000
   3ace8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3acec:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3acf0:	ldc	7, cr15, [r4, #876]	; 0x36c
   3acf4:	ldrtmi	r6, [r0], -r2, ror #17
   3acf8:			; <UNDEFINED> instruction: 0xf7dd4669
   3acfc:	and	lr, r8, r6, lsl #26
   3ad00:	ldmdbmi	r1, {r0, r1, r2, r3, r8, r9, fp, lr}
   3ad04:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3ad08:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3ad0c:	stc	7, cr15, [r6, #876]	; 0x36c
   3ad10:	bmi	3c2d18 <ASN1_generate_nconf@plt+0x3a8778>
   3ad14:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3ad18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ad1c:	subsmi	r9, sl, r1, lsl #22
   3ad20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ad24:	andlt	sp, r2, r2, lsl #2
   3ad28:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3ad2c:	stmib	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ad30:	andeq	fp, r4, lr, lsr ip
   3ad34:	andeq	r3, r4, r4, ror #26
   3ad38:	andeq	r1, r0, r0, ror r5
   3ad3c:	andeq	r3, r4, r8, asr sp
   3ad40:	andeq	r1, r0, r0, lsr #11
   3ad44:	andeq	r5, r2, r8, lsl #20
   3ad48:	andeq	r5, r2, r8, lsl #20
   3ad4c:	strdeq	r3, [r4], -r6
   3ad50:	andscs	r4, r4, sp, asr #20
   3ad54:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
   3ad58:			; <UNDEFINED> instruction: 0x460db5f0
   3ad5c:	addlt	r4, r3, ip, asr #18
   3ad60:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   3ad64:	ldmdavs	fp, {r0, r1, r3, r6, r9, sl, fp, lr}
   3ad68:			; <UNDEFINED> instruction: 0xf04f9301
   3ad6c:			; <UNDEFINED> instruction: 0xf00f0300
   3ad70:	ldrbtmi	pc, [lr], #-3347	; 0xfffff2ed	; <UNPREDICTABLE>
   3ad74:	strtmi	r4, [r8], -r4, lsl #12
   3ad78:			; <UNDEFINED> instruction: 0xf7de1d21
   3ad7c:	strtmi	lr, [r8], -sl, asr #31
   3ad80:			; <UNDEFINED> instruction: 0xf7df2100
   3ad84:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
   3ad88:	blle	1493110 <ASN1_generate_nconf@plt+0x1478b70>
   3ad8c:	tstcs	r0, r2, asr #30
   3ad90:	ldrbtmi	r4, [pc], #-1576	; 3ad98 <ASN1_generate_nconf@plt+0x207f8>
   3ad94:	svc	0x00bcf7de
   3ad98:	bicspl	pc, sp, #64, 12	; 0x4000000
   3ad9c:	ldrtmi	r6, [sl], -r1, ror #16
   3ada0:	svc	0x0084f7db
   3ada4:	ldrbtmi	r4, [r9], #-2365	; 0xfffff6c3
   3ada8:	stmiavs	r0!, {r5, sp, lr}^
   3adac:	ldc2l	0, cr15, [r4], #60	; 0x3c
   3adb0:	strmi	r6, [r3], -r2, lsr #16
   3adb4:	bcs	5303c <ASN1_generate_nconf@plt+0x38a9c>
   3adb8:	strtmi	sp, [r8], -r9, asr #32
   3adbc:	movwls	r4, #1641	; 0x669
   3adc0:	stm	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3adc4:	addsmi	r6, r8, #14876672	; 0xe30000
   3adc8:	blmi	daf230 <ASN1_generate_nconf@plt+0xd94c90>
   3adcc:	ldrbtmi	r4, [fp], #-2613	; 0xfffff5cb
   3add0:	svcvs	0x00184935
   3add4:			; <UNDEFINED> instruction: 0x671c4479
   3add8:	ldmpl	r3!, {r5, r8, sp, lr}
   3addc:			; <UNDEFINED> instruction: 0xf7db6818
   3ade0:	bmi	cf6260 <ASN1_generate_nconf@plt+0xcdbcc0>
   3ade4:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
   3ade8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3adec:	subsmi	r9, sl, r1, lsl #22
   3adf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3adf4:	andcs	sp, r0, r5, asr #2
   3adf8:	ldcllt	0, cr11, [r0, #12]!
   3adfc:	stmdbmi	ip!, {r0, r3, r5, r8, r9, fp, lr}
   3ae00:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   3ae04:			; <UNDEFINED> instruction: 0xf7db6818
   3ae08:	stmdavs	r0!, {r1, r3, r8, sl, fp, sp, lr, pc}
   3ae0c:			; <UNDEFINED> instruction: 0xf6404639
   3ae10:			; <UNDEFINED> instruction: 0xf7dc52eb
   3ae14:	stmiavs	r0!, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   3ae18:			; <UNDEFINED> instruction: 0xf6404639
   3ae1c:			; <UNDEFINED> instruction: 0xf7dc52ec
   3ae20:			; <UNDEFINED> instruction: 0x4639eede
   3ae24:			; <UNDEFINED> instruction: 0xf6404620
   3ae28:			; <UNDEFINED> instruction: 0xf7dc52ed
   3ae2c:			; <UNDEFINED> instruction: 0xe7d8eed8
   3ae30:	stmdbmi	r0!, {r2, r3, r4, r8, r9, fp, lr}
   3ae34:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   3ae38:			; <UNDEFINED> instruction: 0xf7db6818
   3ae3c:	ldmdbmi	lr, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
   3ae40:			; <UNDEFINED> instruction: 0xf6404620
   3ae44:	ldrbtmi	r5, [r9], #-729	; 0xfffffd27
   3ae48:	mcr	7, 6, pc, cr8, cr12, {6}	; <UNPREDICTABLE>
   3ae4c:	blmi	5b4d78 <ASN1_generate_nconf@plt+0x59a7d8>
   3ae50:	ldmpl	r3!, {r1, r3, r4, r8, fp, lr}^
   3ae54:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3ae58:	stcl	7, cr15, [r0], #876	; 0x36c
   3ae5c:	ldrtmi	r6, [r9], -r0, lsr #16
   3ae60:	rscpl	pc, r1, #64, 12	; 0x4000000
   3ae64:	mrc	7, 5, APSR_nzcv, cr10, cr12, {6}
   3ae68:	ldrtmi	r6, [r9], -r0, lsr #17
   3ae6c:	rscpl	pc, r2, #64, 12	; 0x4000000
   3ae70:	mrc	7, 5, APSR_nzcv, cr4, cr12, {6}
   3ae74:			; <UNDEFINED> instruction: 0x46204639
   3ae78:	rscpl	pc, r3, #64, 12	; 0x4000000
   3ae7c:	mcr	7, 5, pc, cr14, cr12, {6}	; <UNPREDICTABLE>
   3ae80:			; <UNDEFINED> instruction: 0xf7dee7af
   3ae84:	svclt	0x0000e8fe
   3ae88:			; <UNDEFINED> instruction: 0x00043cb6
   3ae8c:	andeq	r1, r0, r0, ror r5
   3ae90:	andeq	r5, r2, sl, asr #19
   3ae94:	muleq	r4, sl, ip
   3ae98:	andeq	r5, r2, r2, ror r0
   3ae9c:	andeq	r5, r2, sl, lsr #19
   3aea0:	andeq	fp, r4, r2, lsl fp
   3aea4:	andeq	r1, r0, r0, lsr #11
   3aea8:	ldrdeq	r5, [r2], -ip
   3aeac:	andeq	r3, r4, r6, lsr #24
   3aeb0:	andeq	r5, r2, sl, lsl #19
   3aeb4:	andeq	r5, r2, r2, lsl #18
   3aeb8:			; <UNDEFINED> instruction: 0x00024fbe
   3aebc:	andeq	r5, r2, r0, lsl r9
   3aec0:	ldrlt	r4, [r8, #-2313]!	; 0xfffff6f7
   3aec4:			; <UNDEFINED> instruction: 0xf7dc4479
   3aec8:			; <UNDEFINED> instruction: 0x4604ee7c
   3aecc:			; <UNDEFINED> instruction: 0xb1284605
   3aed0:	ldrmi	r2, [sl], -r0, lsl #6
   3aed4:			; <UNDEFINED> instruction: 0xf7de4619
   3aed8:			; <UNDEFINED> instruction: 0x4605ea30
   3aedc:			; <UNDEFINED> instruction: 0xf7de4620
   3aee0:	qsaxmi	lr, r8, lr
   3aee4:	svclt	0x0000bd38
   3aee8:	andeq	r8, r1, ip, asr #20
   3aeec:	mvnsmi	lr, #737280	; 0xb4000
   3aef0:	mcrrmi	6, 1, r4, r6, cr13
   3aef4:	blmi	11e7108 <ASN1_generate_nconf@plt+0x11ccb68>
   3aef8:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   3aefc:			; <UNDEFINED> instruction: 0xf8df460f
   3af00:			; <UNDEFINED> instruction: 0xf8d48114
   3af04:	ldrmi	r9, [r4], -r0
   3af08:	ldrbtmi	r4, [r8], #2627	; 0xa43
   3af0c:			; <UNDEFINED> instruction: 0x4648447a
   3af10:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3af14:			; <UNDEFINED> instruction: 0xf04f9301
   3af18:			; <UNDEFINED> instruction: 0xf7dd0300
   3af1c:	adcmi	lr, r0, #192, 18	; 0x300000
   3af20:			; <UNDEFINED> instruction: 0x4602d110
   3af24:			; <UNDEFINED> instruction: 0x46484639
   3af28:	mrc	7, 0, APSR_nzcv, cr6, cr11, {6}
   3af2c:	stmdblt	r8, {r2, r9, sl, lr}^
   3af30:	ldrbtmi	r4, [pc], #-3898	; 3af38 <ASN1_generate_nconf@plt+0x20998>
   3af34:	rorslt	r6, r8, pc
   3af38:	ldcl	7, cr15, [r0, #-880]	; 0xfffffc90
   3af3c:	strcs	r6, [r1], #-3963	; 0xfffff085
   3af40:	and	r6, r2, fp, lsr #32
   3af44:	movwcs	r2, #1025	; 0x401
   3af48:	bmi	d92ffc <ASN1_generate_nconf@plt+0xd78a5c>
   3af4c:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   3af50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3af54:	subsmi	r9, sl, r1, lsl #22
   3af58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3af5c:			; <UNDEFINED> instruction: 0x4620d153
   3af60:	pop	{r0, r1, ip, sp, pc}
   3af64:	mrcvs	3, 5, r8, cr8, cr0, {7}
   3af68:			; <UNDEFINED> instruction: 0xf7de4669
   3af6c:			; <UNDEFINED> instruction: 0x4681e9f4
   3af70:	blmi	b67d78 <ASN1_generate_nconf@plt+0xb4d7d8>
   3af74:			; <UNDEFINED> instruction: 0xf8584630
   3af78:			; <UNDEFINED> instruction: 0xf7dc1003
   3af7c:			; <UNDEFINED> instruction: 0x4607ea30
   3af80:			; <UNDEFINED> instruction: 0xf7dcb390
   3af84:	strmi	lr, [r0], lr, lsl #17
   3af88:	bls	67410 <ASN1_generate_nconf@plt+0x4ce70>
   3af8c:			; <UNDEFINED> instruction: 0xf7de4649
   3af90:	ldmdblt	r0!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   3af94:	strbmi	r4, [r8], -r4, lsr #18
   3af98:	ldrbtmi	r2, [r9], #-735	; 0xfffffd21
   3af9c:	mrc	7, 0, APSR_nzcv, cr14, cr12, {6}
   3afa0:			; <UNDEFINED> instruction: 0x4639e7d3
   3afa4:			; <UNDEFINED> instruction: 0xf7de4640
   3afa8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   3afac:			; <UNDEFINED> instruction: 0x4630d0f2
   3afb0:	svc	0x00b4f7db
   3afb4:	strbmi	r4, [r0], -r1, lsl #12
   3afb8:	svc	0x0050f7de
   3afbc:	rscle	r2, r9, r0, lsl #16
   3afc0:			; <UNDEFINED> instruction: 0x4648491a
   3afc4:	strcs	r2, [r1], #-738	; 0xfffffd1e
   3afc8:			; <UNDEFINED> instruction: 0xf7dc4479
   3afcc:			; <UNDEFINED> instruction: 0xf8c5ee08
   3afd0:	ldr	r8, [sl, r0]!
   3afd4:	ldmdbmi	r7, {r1, r2, r4, r8, r9, fp, lr}
   3afd8:			; <UNDEFINED> instruction: 0xf8586eba
   3afdc:	ldrbtmi	r3, [r9], #-3
   3afe0:			; <UNDEFINED> instruction: 0xf7db6818
   3afe4:			; <UNDEFINED> instruction: 0xe7b0ec1c
   3afe8:	ldmdbmi	r3, {r0, r4, r8, r9, fp, lr}
   3afec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3aff0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3aff4:	ldc	7, cr15, [r2], {219}	; 0xdb
   3aff8:			; <UNDEFINED> instruction: 0x46484910
   3affc:	ldrbtmi	r2, [r9], #-726	; 0xfffffd2a
   3b000:	stcl	7, cr15, [ip, #880]!	; 0x370
   3b004:			; <UNDEFINED> instruction: 0xf7dee7a1
   3b008:	svclt	0x0000e83c
   3b00c:			; <UNDEFINED> instruction: 0x00045bb6
   3b010:	andeq	r1, r0, r0, ror r5
   3b014:	andeq	r3, r4, r2, lsl #22
   3b018:	andeq	r3, r4, r0, lsl #22
   3b01c:	andeq	fp, r4, lr, lsr #19
   3b020:			; <UNDEFINED> instruction: 0x00043abe
   3b024:			; <UNDEFINED> instruction: 0x000015b8
   3b028:	andeq	r4, r2, sl, ror #28
   3b02c:	andeq	r4, r2, ip, lsr lr
   3b030:	andeq	r1, r0, r0, lsr #11
   3b034:	ldrdeq	r1, [r2], -lr
   3b038:	andeq	r1, r2, r8, ror #26
   3b03c:	andeq	r4, r2, r6, lsl #28
   3b040:	svcmi	0x00f0e92d
   3b044:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   3b048:	strmi	r8, [r5], -r2, lsl #22
   3b04c:	ldccs	8, cr15, [r0], #892	; 0x37c
   3b050:			; <UNDEFINED> instruction: 0xf8df2400
   3b054:			; <UNDEFINED> instruction: 0x26013cb0
   3b058:			; <UNDEFINED> instruction: 0xf8df447a
   3b05c:	sbcslt	r7, r9, ip, lsr #25
   3b060:	ldrbtmi	r5, [pc], #-2259	; 3b068 <ASN1_generate_nconf@plt+0x20ac8>
   3b064:	cmpls	r7, #1769472	; 0x1b0000
   3b068:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b06c:	ldmdb	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b070:	ldcne	8, cr15, [r8], {223}	; 0xdf
   3b074:	rsccc	pc, lr, #64, 4
   3b078:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   3b07c:	strbmi	lr, [r3], #-2509	; 0xfffff633
   3b080:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3b084:	stmib	sp, {r3, r6, r8, r9, ip, sp}^
   3b088:	movtls	r3, #49994	; 0xc34a
   3b08c:	strbmi	lr, [r5], #-2509	; 0xfffff633
   3b090:	strbls	r9, [sp], #-1095	; 0xfffffbb9
   3b094:			; <UNDEFINED> instruction: 0xf8df900d
   3b098:	ldrbtmi	r0, [r8], #-3192	; 0xfffff388
   3b09c:	stcl	7, cr15, [r8], {220}	; 0xdc
   3b0a0:	ldclcc	8, cr15, [r0], #-892	; 0xfffffc84
   3b0a4:	ldrbmi	lr, [r4], #-2509	; 0xfffff633
   3b0a8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3b0ac:	stmib	sp, {r4, r6, sl, lr}^
   3b0b0:	stmib	r3, {r1, r4, r6, sl, lr}^
   3b0b4:			; <UNDEFINED> instruction: 0x665c5816
   3b0b8:	subsvs	r6, ip, #92, 2
   3b0bc:	ldrbvs	r6, [ip, #-220]	; 0xffffff24
   3b0c0:	stmib	r3, {r2, r3, r4, r6, sp, lr}^
   3b0c4:	tstvs	ip, sl, lsl #8
   3b0c8:	orrsvs	r6, ip, #28
   3b0cc:			; <UNDEFINED> instruction: 0x964f9656
   3b0d0:			; <UNDEFINED> instruction: 0xf7dc904e
   3b0d4:	strmi	lr, [r3], r8, lsl #22
   3b0d8:	stc	7, cr15, [r0, #876]	; 0x36c
   3b0dc:			; <UNDEFINED> instruction: 0xf980fab0
   3b0e0:	beq	fe476908 <ASN1_generate_nconf@plt+0xfe45c368>
   3b0e4:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3b0e8:	svclt	0x000845a3
   3b0ec:			; <UNDEFINED> instruction: 0xf1b946b1
   3b0f0:			; <UNDEFINED> instruction: 0xf0000f00
   3b0f4:	cdp	0, 0, cr8, cr8, cr10, {6}
   3b0f8:	ssatmi	r4, #3, r0, lsl #20
   3b0fc:	strls	r9, [r7], #-1035	; 0xfffffbf5
   3b100:	strls	r9, [r9], #-1032	; 0xfffffbf8
   3b104:	strls	r9, [sl], #-1036	; 0xfffffbf4
   3b108:	stchi	8, cr15, [ip], {223}	; 0xdf
   3b10c:	stcpl	8, cr15, [ip], {223}	; 0xdf
   3b110:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
   3b114:			; <UNDEFINED> instruction: 0x0014f8d8
   3b118:	stc	7, cr15, [sl, #-876]!	; 0xfffffc94
   3b11c:	ldrsbteq	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   3b120:	bl	ff2f9094 <ASN1_generate_nconf@plt+0xff2deaf4>
   3b124:	strmi	r2, [r8], -r0, lsl #2
   3b128:	stc2	0, cr15, [r4, #-84]	; 0xffffffac
   3b12c:			; <UNDEFINED> instruction: 0xf7de4650
   3b130:			; <UNDEFINED> instruction: 0xf8dfef70
   3b134:	stmdals	r8, {r2, r3, r5, r6, r7, r8, r9, fp, ip, sp}
   3b138:			; <UNDEFINED> instruction: 0xf7de58f9
   3b13c:	stmdals	r7, {r4, r7, r8, sl, fp, sp, lr, pc}
   3b140:	svc	0x0066f7de
   3b144:			; <UNDEFINED> instruction: 0xf7de980c
   3b148:	stmdals	r9, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
   3b14c:	ldc	7, cr15, [r2], #-888	; 0xfffffc88
   3b150:	blcc	ff4794d4 <ASN1_generate_nconf@plt+0xff45ef34>
   3b154:	ldmpl	pc!, {r2, r6, fp, ip, pc}^	; <UNPREDICTABLE>
   3b158:			; <UNDEFINED> instruction: 0xf7de4639
   3b15c:	ldrtmi	lr, [r9], -r0, lsl #27
   3b160:			; <UNDEFINED> instruction: 0xf7de9845
   3b164:	stmdals	r7, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
   3b168:			; <UNDEFINED> instruction: 0xf6404629
   3b16c:			; <UNDEFINED> instruction: 0xf7dc027a
   3b170:	stmdals	r6, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}^
   3b174:			; <UNDEFINED> instruction: 0xf6404629
   3b178:			; <UNDEFINED> instruction: 0xf7dc027b
   3b17c:	stmdals	sp, {r4, r5, r8, sl, fp, sp, lr, pc}^
   3b180:			; <UNDEFINED> instruction: 0xf6404629
   3b184:			; <UNDEFINED> instruction: 0xf7dc027c
   3b188:	stmdals	lr, {r1, r3, r5, r8, sl, fp, sp, lr, pc}^
   3b18c:			; <UNDEFINED> instruction: 0xf6404629
   3b190:			; <UNDEFINED> instruction: 0xf7dc027d
   3b194:	cdp	13, 1, cr14, cr8, cr4, {1}
   3b198:			; <UNDEFINED> instruction: 0xf7db0a90
   3b19c:			; <UNDEFINED> instruction: 0xf8d8eddc
   3b1a0:			; <UNDEFINED> instruction: 0xb1a77070
   3b1a4:			; <UNDEFINED> instruction: 0xf6406838
   3b1a8:	strtmi	r6, [r9], -sl, lsr #4
   3b1ac:	ldc	7, cr15, [r6, #-880]	; 0xfffffc90
   3b1b0:			; <UNDEFINED> instruction: 0xf64068b8
   3b1b4:	strtmi	r6, [r9], -fp, lsr #4
   3b1b8:	ldc	7, cr15, [r0, #-880]	; 0xfffffc90
   3b1bc:	ldmdbvs	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   3b1c0:	eorvs	pc, lr, #64, 12	; 0x4000000
   3b1c4:			; <UNDEFINED> instruction: 0xf7dc4629
   3b1c8:	svccs	0x0000ed0a
   3b1cc:			; <UNDEFINED> instruction: 0xf8dfd1ea
   3b1d0:			; <UNDEFINED> instruction: 0xf44f7b58
   3b1d4:			; <UNDEFINED> instruction: 0xf8df6208
   3b1d8:			; <UNDEFINED> instruction: 0xf04f5b54
   3b1dc:	ldrbtmi	r0, [pc], #-2048	; 3b1e4 <ASN1_generate_nconf@plt+0x20c44>
   3b1e0:	blne	1379564 <ASN1_generate_nconf@plt+0x135efc4>
   3b1e4:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   3b1e8:	tstls	r7, r8, lsr r9
   3b1ec:	rsbshi	pc, r0, r5, asr #17
   3b1f0:	ldcl	7, cr15, [r4], #880	; 0x370
   3b1f4:			; <UNDEFINED> instruction: 0xf6409907
   3b1f8:	ldmibvs	r8!, {r0, r7, r9}
   3b1fc:	stcl	7, cr15, [lr], #880	; 0x370
   3b200:			; <UNDEFINED> instruction: 0xf6409907
   3b204:	ldmdbvs	r8!, {r1, r7, r9}^
   3b208:	stcl	7, cr15, [r8], #880	; 0x370
   3b20c:			; <UNDEFINED> instruction: 0xf7db6e68
   3b210:			; <UNDEFINED> instruction: 0x4620ecb0
   3b214:	mrc	7, 7, APSR_nzcv, cr12, cr14, {6}
   3b218:			; <UNDEFINED> instruction: 0xf7de980b
   3b21c:	stmdbls	r7, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   3b220:			; <UNDEFINED> instruction: 0xf6409850
   3b224:			; <UNDEFINED> instruction: 0xf7dc0287
   3b228:			; <UNDEFINED> instruction: 0xf640ecda
   3b22c:	stmdbls	r7, {r0, r3, r7, r9}
   3b230:			; <UNDEFINED> instruction: 0xf7dc9852
   3b234:	stmdals	r3, {r2, r4, r6, r7, sl, fp, sp, lr, pc}^
   3b238:			; <UNDEFINED> instruction: 0xf85af015
   3b23c:	beq	476aa4 <ASN1_generate_nconf@plt+0x45c504>
   3b240:	stcl	7, cr15, [r8, #-888]	; 0xfffffc88
   3b244:			; <UNDEFINED> instruction: 0xf7dc4658
   3b248:	stmdals	sl, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   3b24c:			; <UNDEFINED> instruction: 0xff14f00f
   3b250:			; <UNDEFINED> instruction: 0xf7de6868
   3b254:	blvs	a768ec <ASN1_generate_nconf@plt+0xa5c34c>
   3b258:	andhi	pc, r4, r5, asr #17
   3b25c:	ldc	7, cr15, [lr, #888]	; 0x378
   3b260:	bcs	ff4795e4 <ASN1_generate_nconf@plt+0xff45f044>
   3b264:	bcc	fe7795e8 <ASN1_generate_nconf@plt+0xfe75f048>
   3b268:			; <UNDEFINED> instruction: 0xf8c5447a
   3b26c:	ldmpl	r3, {r4, r5, pc}^
   3b270:	blls	16152e0 <ASN1_generate_nconf@plt+0x15fad40>
   3b274:			; <UNDEFINED> instruction: 0xf04f405a
   3b278:			; <UNDEFINED> instruction: 0xf0410300
   3b27c:	ldrtmi	r8, [r0], -pc, ror #3
   3b280:	ldc	0, cr11, [sp], #356	; 0x164
   3b284:	pop	{r1, r8, r9, fp, pc}
   3b288:	strdcs	r8, [r9, -r0]
   3b28c:			; <UNDEFINED> instruction: 0xf7db4658
   3b290:			; <UNDEFINED> instruction: 0xf8dfee04
   3b294:			; <UNDEFINED> instruction: 0xf8df2aa4
   3b298:	strbmi	r4, [r1], -r4, lsr #21
   3b29c:			; <UNDEFINED> instruction: 0x4628447a
   3b2a0:	ldrtls	r4, [pc], #-1148	; 3b2a8 <ASN1_generate_nconf@plt+0x20d08>
   3b2a4:	blx	1ff72f6 <ASN1_generate_nconf@plt+0x1fdcd56>
   3b2a8:	mvnscc	pc, #79	; 0x4f
   3b2ac:	mcr	6, 0, r9, cr8, cr1, {0}
   3b2b0:	teqls	r1, #16, 20	; 0x10000
   3b2b4:			; <UNDEFINED> instruction: 0xf8cd464d
   3b2b8:			; <UNDEFINED> instruction: 0x46ca909c
   3b2bc:	rscsls	pc, r8, sp, asr #17
   3b2c0:			; <UNDEFINED> instruction: 0xf8cd464e
   3b2c4:	strbmi	r9, [r8], r8, asr #1
   3b2c8:	stmdbls	r1!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3b2cc:	andseq	pc, r0, #4, 2
   3b2d0:	addls	pc, ip, sp, asr #17
   3b2d4:	sbcls	pc, ip, sp, asr #17
   3b2d8:	subls	pc, r8, sp, asr #17
   3b2dc:	ldmdbls	r4!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3b2e0:	andsls	pc, ip, sp, asr #17
   3b2e4:	subsls	pc, r8, sp, asr #17
   3b2e8:	adcls	pc, r0, sp, asr #17
   3b2ec:	eorls	pc, ip, sp, asr #17
   3b2f0:	rsbls	pc, r0, sp, asr #17
   3b2f4:	subls	pc, r0, sp, asr #17
   3b2f8:	eorsls	pc, r8, sp, asr #17
   3b2fc:	addsls	pc, r8, sp, asr #17
   3b300:	sbcls	pc, r0, sp, asr #17
   3b304:	rscsls	pc, r4, sp, asr #17
   3b308:	addls	pc, r0, sp, asr #17
   3b30c:	eorls	pc, r4, sp, asr #17
   3b310:	stmdbls	lr!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3b314:	rscsls	pc, r0, sp, asr #17
   3b318:	adcsls	pc, r4, sp, asr #17
   3b31c:	eorsls	pc, ip, sp, asr #17
   3b320:	subsls	pc, r0, sp, asr #17
   3b324:	rsbsls	pc, r0, sp, asr #17
   3b328:	stmib	sp, {r0, r1, r2, r4, ip, pc}^
   3b32c:	tstls	r3, #704512	; 0xac000
   3b330:			; <UNDEFINED> instruction: 0xf8df933b
   3b334:			; <UNDEFINED> instruction: 0xf8cd3a0c
   3b338:	ldrbtmi	r9, [fp], #-100	; 0xffffff9c
   3b33c:			; <UNDEFINED> instruction: 0xf8df931b
   3b340:			; <UNDEFINED> instruction: 0xf8cd3a04
   3b344:	ldrbtmi	r9, [fp], #-232	; 0xffffff18
   3b348:	addsls	pc, r4, sp, asr #17
   3b34c:	rsbsls	pc, ip, sp, asr #17
   3b350:	adcls	pc, r8, sp, asr #17
   3b354:	addsls	pc, r0, sp, asr #17
   3b358:	subsls	pc, r4, sp, asr #17
   3b35c:	eorls	pc, r0, sp, asr #17
   3b360:	ldmdbls	r8!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3b364:	rsbsls	pc, r4, sp, asr #17
   3b368:	eorsls	pc, r0, sp, asr #17
   3b36c:	ldmdbls	r6!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3b370:	rsbsls	pc, r8, sp, asr #17
   3b374:	adcls	pc, r4, sp, asr #17
   3b378:	eorls	pc, r8, sp, asr #17
   3b37c:	tstls	sl, #64, 4
   3b380:	mcr2	0, 2, pc, cr0, cr2, {0}	; <UNPREDICTABLE>
   3b384:			; <UNDEFINED> instruction: 0xf0002800
   3b388:			; <UNDEFINED> instruction: 0xf020812c
   3b38c:	blcs	14fbfa4 <ASN1_generate_nconf@plt+0x14e1a04>
   3b390:			; <UNDEFINED> instruction: 0xf1a0d020
   3b394:			; <UNDEFINED> instruction: 0xf0230354
   3b398:	blcs	bbfb0 <ASN1_generate_nconf@plt+0xa1a10>
   3b39c:			; <UNDEFINED> instruction: 0xf6a0d91a
   3b3a0:			; <UNDEFINED> instruction: 0xf00633b9
   3b3a4:	blcs	13bbb0 <ASN1_generate_nconf@plt+0x121610>
   3b3a8:	mcrcs	8, 0, sp, cr0, cr13, {0}
   3b3ac:	strbhi	pc, [r7, #0]!	; <UNPREDICTABLE>
   3b3b0:	ldmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3b3b4:			; <UNDEFINED> instruction: 0xf8df2400
   3b3b8:	ldrbtmi	r3, [r9], #-2452	; 0xfffff66c
   3b3bc:	strtmi	r9, [r2], fp, lsl #8
   3b3c0:	strcs	r9, [r1], -r7, lsl #8
   3b3c4:	stmib	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
   3b3c8:	strls	r4, [ip], #-1032	; 0xfffffbf8
   3b3cc:			; <UNDEFINED> instruction: 0xf7db6818
   3b3d0:	ldr	lr, [r9], r6, lsr #20
   3b3d4:			; <UNDEFINED> instruction: 0xf0002e01
   3b3d8:			; <UNDEFINED> instruction: 0xf6a081b8
   3b3dc:	blcs	1482c8 <ASN1_generate_nconf@plt+0x12dd28>
   3b3e0:	strcs	sp, [r1], -r6, ror #19
   3b3e4:			; <UNDEFINED> instruction: 0xf1ba4632
   3b3e8:	svclt	0x00080f00
   3b3ec:	bcs	43bf4 <ASN1_generate_nconf@plt+0x29654>
   3b3f0:	ldmdacs	r0!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   3b3f4:	cmphi	r3, r0, lsl #6	; <UNPREDICTABLE>
   3b3f8:	blle	ff082508 <ASN1_generate_nconf@plt+0xff067f68>
   3b3fc:	ldmdacs	r1!, {r0, ip, sp}^
   3b400:	movwge	sp, #10430	; 0x28be
   3b404:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   3b408:			; <UNDEFINED> instruction: 0x47184413
   3b40c:	andeq	r0, r0, sp, ror #4
   3b410:			; <UNDEFINED> instruction: 0xffffff75
   3b414:	andeq	r0, r0, r1, ror #6
   3b418:	andeq	r0, r0, sp, ror r3
   3b41c:	andeq	r0, r0, fp, lsl #7
   3b420:	andeq	r0, r0, r3, asr #7
   3b424:	strdeq	r0, [r0], -fp
   3b428:	andeq	r0, r0, r3, ror #8
   3b42c:			; <UNDEFINED> instruction: 0x000004b7
   3b430:	andeq	r0, r0, r5, asr r2
   3b434:	strdeq	r0, [r0], -r1
   3b438:	andeq	r0, r0, r1, lsl #10
   3b43c:	andeq	r0, r0, r9, lsr #10
   3b440:	andeq	r0, r0, sp, asr r6
   3b444:	andeq	r0, r0, sp, asr #12
   3b448:	andeq	r0, r0, r5, asr r6
   3b44c:	andeq	r0, r0, r1, lsr #12
   3b450:	andeq	r0, r0, r9, asr #3
   3b454:	andeq	r0, r0, r9, lsr #12
   3b458:	andeq	r0, r0, r1, lsr r6
   3b45c:	andeq	r0, r0, r5, asr #12
   3b460:			; <UNDEFINED> instruction: 0x000005bb
   3b464:	ldrdeq	r0, [r0], -r1
   3b468:	ldrdeq	r0, [r0], -r9
   3b46c:	andeq	r0, r0, r1, ror #11
   3b470:	andeq	r0, r0, r9, ror #11
   3b474:	strdeq	r0, [r0], -sp
   3b478:	andeq	r0, r0, r5, lsl #12
   3b47c:	andeq	r0, r0, r9, lsl r6
   3b480:	andeq	r0, r0, fp, asr #10
   3b484:	andeq	r0, r0, r3, asr r5
   3b488:	andeq	r0, r0, fp, asr r5
   3b48c:	andeq	r0, r0, r1, ror #10
   3b490:	andeq	r0, r0, r9, ror #10
   3b494:	andeq	r0, r0, pc, ror #10
   3b498:	andeq	r0, r0, r7, ror r5
   3b49c:	andeq	r0, r0, pc, ror r5
   3b4a0:	andeq	r0, r0, r5, lsl #11
   3b4a4:	andeq	r0, r0, fp, asr r2
   3b4a8:	andeq	r0, r0, fp, lsl #11
   3b4ac:	muleq	r0, r5, r5
   3b4b0:	muleq	r0, pc, r5	; <UNPREDICTABLE>
   3b4b4:	andeq	r0, r0, r5, lsr #11
   3b4b8:	andeq	r0, r0, sp, lsr #11
   3b4bc:			; <UNDEFINED> instruction: 0x000005b3
   3b4c0:	andeq	r0, r0, r1, lsl #13
   3b4c4:	andeq	r0, r0, r3, asr #21
   3b4c8:	andeq	r0, r0, r5, lsr #21
   3b4cc:			; <UNDEFINED> instruction: 0x00000ab5
   3b4d0:	andeq	r0, r0, r3, ror sl
   3b4d4:	andeq	r0, r0, r1, lsl #21
   3b4d8:	andeq	r0, r0, pc, lsl #21
   3b4dc:	muleq	r0, sp, sl
   3b4e0:	ldrdeq	r0, [r0], -r3
   3b4e4:	andeq	r0, r0, r3, ror #19
   3b4e8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   3b4ec:	andeq	r0, r0, r7, lsr #20
   3b4f0:	andeq	r0, r0, fp, lsr sl
   3b4f4:	andeq	r0, r0, r9, asr #20
   3b4f8:			; <UNDEFINED> instruction: 0xffffff75
   3b4fc:	andeq	r0, r0, r3, ror #20
   3b500:	andeq	r0, r0, fp, ror #20
   3b504:	andeq	r0, r0, r3, ror #16
   3b508:	andeq	r0, r0, fp, ror #16
   3b50c:	andeq	r0, r0, r7, ror r8
   3b510:	andeq	r0, r0, r3, lsl #17
   3b514:	muleq	r0, r7, r8
   3b518:	muleq	r0, pc, r8	; <UNPREDICTABLE>
   3b51c:	andeq	r0, r0, r7, lsr #17
   3b520:			; <UNDEFINED> instruction: 0x000008b5
   3b524:			; <UNDEFINED> instruction: 0x000008bf
   3b528:	andeq	r0, r0, r9, asr #19
   3b52c:	andeq	r0, r0, r3, lsl #22
   3b530:	andeq	r0, r0, fp, lsl fp
   3b534:	ldrdeq	r0, [r0], -r1
   3b538:	ldrdeq	r0, [r0], -r9
   3b53c:	andeq	r0, r0, r7, ror #21
   3b540:	strdeq	r0, [r0], -r5
   3b544:	andeq	r0, r0, r9, lsl #13
   3b548:	muleq	r0, r3, r6
   3b54c:	muleq	r0, fp, r6
   3b550:	andeq	r0, r0, fp, lsr #13
   3b554:			; <UNDEFINED> instruction: 0x000006bb
   3b558:	andeq	r0, r0, fp, asr #13
   3b55c:	ldrdeq	r0, [r0], -fp
   3b560:	andeq	r0, r0, r5, ror #13
   3b564:	andeq	r0, r0, pc, ror #13
   3b568:	strdeq	r0, [r0], -r9
   3b56c:	andeq	r0, r0, r3, lsl #14
   3b570:	andeq	r0, r0, sp, lsl #14
   3b574:	andeq	r0, r0, r9, lsl r7
   3b578:	andeq	r0, r0, sp, lsr #14
   3b57c:			; <UNDEFINED> instruction: 0xffffff75
   3b580:	andeq	r0, r0, r1, asr #14
   3b584:	andeq	r0, r0, fp, asr #14
   3b588:	andeq	r0, r0, pc, asr r7
   3b58c:	andeq	r0, r0, r9, ror #14
   3b590:	andeq	r0, r0, r3, ror r7
   3b594:	andeq	r0, r0, r1, lsl #15
   3b598:	andeq	r0, r0, fp, lsl #15
   3b59c:	muleq	r0, r3, r7
   3b5a0:	muleq	r0, sp, r7
   3b5a4:	andeq	r0, r0, r7, lsr #15
   3b5a8:			; <UNDEFINED> instruction: 0x000007b1
   3b5ac:			; <UNDEFINED> instruction: 0x000007bb
   3b5b0:	andeq	r0, r0, r5, asr #15
   3b5b4:	ldrdeq	r0, [r0], -r3
   3b5b8:	andeq	r0, r0, r9, ror #15
   3b5bc:	strdeq	r0, [r0], -r3
   3b5c0:	andeq	r0, r0, r9, lsr #16
   3b5c4:	andeq	r0, r0, r7, asr #16
   3b5c8:	andeq	r0, r0, fp, ror #5
   3b5cc:	andeq	r0, r0, fp, ror #5
   3b5d0:	andeq	r0, r0, fp, ror #5
   3b5d4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3b5d8:	ldc2	0, cr15, [r4, #-72]	; 0xffffffb8
   3b5dc:			; <UNDEFINED> instruction: 0xf47f2800
   3b5e0:	blls	3e7138 <ASN1_generate_nconf@plt+0x3ccb98>
   3b5e4:			; <UNDEFINED> instruction: 0xf5a39a09
   3b5e8:	blx	fed182f4 <ASN1_generate_nconf@plt+0xfecfdd54>
   3b5ec:	bcs	78400 <ASN1_generate_nconf@plt+0x5de60>
   3b5f0:	cmpne	r3, #323584	; 0x4f000
   3b5f4:	movwcs	fp, #3848	; 0xf08
   3b5f8:			; <UNDEFINED> instruction: 0xf013461c
   3b5fc:			; <UNDEFINED> instruction: 0xf013f901
   3b600:	stccs	8, cr15, [r0], {245}	; 0xf5
   3b604:	strhi	pc, [r7, -r0, asr #32]
   3b608:			; <UNDEFINED> instruction: 0x3744f8df
   3b60c:	cfldrdvs	mvd4, [sl, #-492]	; 0xfffffe14
   3b610:			; <UNDEFINED> instruction: 0xf0002a00
   3b614:	ldmdbls	r1, {r2, r4, r7, sl, pc}
   3b618:			; <UNDEFINED> instruction: 0xf0002902
   3b61c:	ldclvs	7, cr8, [r9], {73}	; 0x49
   3b620:			; <UNDEFINED> instruction: 0xf0402900
   3b624:	blls	41d2ec <ASN1_generate_nconf@plt+0x402d4c>
   3b628:	movweq	pc, #4515	; 0x11a3	; <UNPREDICTABLE>
   3b62c:			; <UNDEFINED> instruction: 0xf383fab3
   3b630:	teqls	pc, #1490944	; 0x16c000
   3b634:			; <UNDEFINED> instruction: 0x371cf8df
   3b638:	blvs	170c82c <ASN1_generate_nconf@plt+0x16f228c>
   3b63c:			; <UNDEFINED> instruction: 0xf0002b00
   3b640:	blls	75c918 <ASN1_generate_nconf@plt+0x742378>
   3b644:	svclt	0x00c82a00
   3b648:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3b64c:			; <UNDEFINED> instruction: 0xf0002b00
   3b650:			; <UNDEFINED> instruction: 0xf8df84ac
   3b654:	strcs	r1, [r0], #-1796	; 0xfffff8fc
   3b658:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   3b65c:	sbcs	r4, ip, #2030043136	; 0x79000000
   3b660:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3b664:			; <UNDEFINED> instruction: 0xf012e68c
   3b668:	bge	137b25c <ASN1_generate_nconf@plt+0x1360cbc>
   3b66c:			; <UNDEFINED> instruction: 0xf0122102
   3b670:	stmdacs	r0, {r0, r4, r9, fp, ip, sp, lr, pc}
   3b674:	mcrge	4, 4, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   3b678:			; <UNDEFINED> instruction: 0x36d0f8df
   3b67c:			; <UNDEFINED> instruction: 0xf8df58fb
   3b680:	strcs	r1, [r0], #-1756	; 0xfffff924
   3b684:	ssatmi	r9, #3, r7, lsl #20
   3b688:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   3b68c:	stmia	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b690:	strls	r2, [fp], #-1537	; 0xfffff9ff
   3b694:	stmib	sp, {r0, r1, r2, sl, ip, pc}^
   3b698:	strls	r4, [ip], #-1032	; 0xfffffbf8
   3b69c:	vqrshl.s8	d30, d20, d0
   3b6a0:	addsmi	r5, r0, #-536870899	; 0xe000000d
   3b6a4:	vfma.f32	d29, d0, d1
   3b6a8:	addsmi	r5, r8, #220, 6	; 0x70000003
   3b6ac:	strbthi	pc, [r1], #-768	; 0xfffffd00	; <UNPREDICTABLE>
   3b6b0:	cmnvc	sl, #1862270976	; 0x6f000000	; <UNPREDICTABLE>
   3b6b4:	blcs	1819c8 <ASN1_generate_nconf@plt+0x167428>
   3b6b8:	mcrge	6, 3, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   3b6bc:			; <UNDEFINED> instruction: 0xf014a943
   3b6c0:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   3b6c4:	mrcge	4, 2, APSR_nzcv, cr12, cr15, {3}
   3b6c8:	vand	d30, d0, d27
   3b6cc:	addsmi	r7, r0, #-536870898	; 0xe000000e
   3b6d0:			; <UNDEFINED> instruction: 0xf5b0dc0e
   3b6d4:			; <UNDEFINED> instruction: 0xf77f6ffa
   3b6d8:	mrc	14, 0, sl, cr8, cr3, {2}
   3b6dc:			; <UNDEFINED> instruction: 0xf0121a90
   3b6e0:	stmdacs	r0, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3b6e4:	msrhi	CPSR_fsc, r0
   3b6e8:	movwcc	r9, #6933	; 0x1b15
   3b6ec:			; <UNDEFINED> instruction: 0xe6479315
   3b6f0:			; <UNDEFINED> instruction: 0xf63f2b1d
   3b6f4:	cdp	14, 1, cr10, cr8, cr5, {2}
   3b6f8:	blcs	49f40 <ASN1_generate_nconf@plt+0x2f9a0>
   3b6fc:	strbhi	pc, [r9], r0	; <UNPREDICTABLE>
   3b700:			; <UNDEFINED> instruction: 0xf868f013
   3b704:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   3b708:			; <UNDEFINED> instruction: 0xf7dd0a10
   3b70c:	strhlt	lr, [r8, #-208]	; 0xffffff30
   3b710:	mcr2	0, 5, pc, cr6, cr2, {0}	; <UNPREDICTABLE>
   3b714:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   3b718:			; <UNDEFINED> instruction: 0xf7dd0a10
   3b71c:	stmdacs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
   3b720:	mcrge	4, 1, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   3b724:			; <UNDEFINED> instruction: 0x3624f8df
   3b728:	strls	r2, [fp], #-1024	; 0xfffffc00
   3b72c:	strls	r4, [r7], #-1698	; 0xfffff95e
   3b730:	ldmpl	fp!, {r0, r9, sl, sp}^
   3b734:			; <UNDEFINED> instruction: 0x1628f8df
   3b738:	ldmdavs	r8, {r0, r1, r2, r4, r9, fp, ip, pc}
   3b73c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3b740:			; <UNDEFINED> instruction: 0xf7db4408
   3b744:	strls	lr, [ip], #-2156	; 0xfffff794
   3b748:			; <UNDEFINED> instruction: 0xf8dfe4de
   3b74c:	strcs	r3, [r0], #-1536	; 0xfffffa00
   3b750:	strtmi	r9, [r2], r7, lsl #8
   3b754:	ldmpl	fp!, {r3, sl, ip, pc}^
   3b758:			; <UNDEFINED> instruction: 0x1608f8df
   3b75c:	ldmdavs	r8, {r0, r3, sl, ip, pc}
   3b760:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3b764:			; <UNDEFINED> instruction: 0xf7db440b
   3b768:	strb	lr, [sp], #2138	; 0x85a
   3b76c:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   3b770:	strtmi	r2, [r6], -r0, lsl #8
   3b774:	ldrbtmi	r4, [r8], #-1698	; 0xfffff95e
   3b778:			; <UNDEFINED> instruction: 0xf852f013
   3b77c:	strls	r9, [r7], #-1035	; 0xfffffbf5
   3b780:	strmi	lr, [r8], #-2509	; 0xfffff633
   3b784:	ldrt	r9, [pc], #1036	; 3b78c <ASN1_generate_nconf@plt+0x211ec>
   3b788:	mcr2	0, 3, pc, cr10, cr2, {0}	; <UNPREDICTABLE>
   3b78c:			; <UNDEFINED> instruction: 0xf00f2101
   3b790:	ldrdls	pc, [sl], -r3
   3b794:	blls	434f6c <ASN1_generate_nconf@plt+0x41a9cc>
   3b798:	svclt	0x001c2b01
   3b79c:	movwls	r2, #62210	; 0xf302
   3b7a0:	cfstrdge	mvd15, [lr, #508]!	; 0x1fc
   3b7a4:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   3b7a8:	submi	pc, ip, #64, 4
   3b7ac:	strcs	r9, [r0], #-2125	; 0xfffff7b3
   3b7b0:	tstls	pc, r9, ror r4	; <UNPREDICTABLE>
   3b7b4:	b	4f972c <ASN1_generate_nconf@plt+0x4df18c>
   3b7b8:	stmdals	lr, {r0, r1, r2, r3, r8, fp, ip, pc}^
   3b7bc:	submi	pc, sp, #64, 4
   3b7c0:			; <UNDEFINED> instruction: 0xf7dc944d
   3b7c4:	movwcs	lr, #10764	; 0x2a0c
   3b7c8:	movwls	r9, #62542	; 0xf44e
   3b7cc:	blls	434f34 <ASN1_generate_nconf@plt+0x41a994>
   3b7d0:	svclt	0x001c2b01
   3b7d4:	movwls	r2, #62218	; 0xf30a
   3b7d8:	cfldrdge	mvd15, [r2, #508]	; 0x1fc
   3b7dc:	ldrne	pc, [r0, #2271]	; 0x8df
   3b7e0:	subsmi	pc, r7, #64, 4
   3b7e4:	strcs	r9, [r0], #-2125	; 0xfffff7b3
   3b7e8:	tstls	pc, r9, ror r4	; <UNPREDICTABLE>
   3b7ec:	ldmib	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b7f0:	stmdals	lr, {r0, r1, r2, r3, r8, fp, ip, pc}^
   3b7f4:	addvs	pc, fp, #1325400064	; 0x4f000000
   3b7f8:			; <UNDEFINED> instruction: 0xf7dc944d
   3b7fc:	movwcs	lr, #43504	; 0xa9f0
   3b800:	movwls	r9, #62542	; 0xf44e
   3b804:	blls	434efc <ASN1_generate_nconf@plt+0x41a95c>
   3b808:	rsbsmi	pc, r7, #64, 4
   3b80c:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   3b810:	blcs	84818 <ASN1_generate_nconf@plt+0x6a278>
   3b814:	ldrbtmi	r9, [r9], #-2126	; 0xfffff7b2
   3b818:	svclt	0x00089141
   3b81c:	movwls	r2, #62208	; 0xf300
   3b820:	ldmib	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b824:	vst2.16	{d25,d27}, [pc], r1
   3b828:	stmdals	sp, {r0, r1, r2, r3, r7, r9, sp, lr}^
   3b82c:			; <UNDEFINED> instruction: 0xf7dc944e
   3b830:	strbls	lr, [sp], #-2518	; 0xfffff62a
   3b834:	mrc2	0, 0, pc, cr4, cr2, {0}
   3b838:	stmdbge	sp, {r1, r2, r3, r6, r9, fp, sp, pc}^
   3b83c:			; <UNDEFINED> instruction: 0xf7db2301
   3b840:	adcmi	lr, r0, #44, 18	; 0xb0000
   3b844:	ldcge	7, cr15, [ip, #252]	; 0xfc
   3b848:	strne	pc, [ip, #-2271]!	; 0xfffff721
   3b84c:			; <UNDEFINED> instruction: 0xf8df4620
   3b850:	bls	13c8c48 <ASN1_generate_nconf@plt+0x13ae6a8>
   3b854:	strls	r4, [r7], #-1145	; 0xfffffb87
   3b858:			; <UNDEFINED> instruction: 0x468258fb
   3b85c:	andeq	lr, r8, sp, asr #19
   3b860:	andls	r2, ip, r1, lsl #12
   3b864:			; <UNDEFINED> instruction: 0xf7da6818
   3b868:	strls	lr, [fp], #-4058	; 0xfffff026
   3b86c:	blls	4349a4 <ASN1_generate_nconf@plt+0x41a404>
   3b870:	addvs	pc, sp, #1325400064	; 0x4f000000
   3b874:	strne	pc, [r4, #-2271]	; 0xfffff721
   3b878:	blcs	84880 <ASN1_generate_nconf@plt+0x6a2e0>
   3b87c:	ldrbtmi	r9, [r9], #-2126	; 0xfffff7b2
   3b880:	svclt	0x00089141
   3b884:	movwls	r2, #62208	; 0xf300
   3b888:	stmib	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3b88c:	vmla.i8	<illegal reg q12.5>, q0, <illegal reg q0.5>
   3b890:	stmdals	sp, {r0, r3, r5, r6, r9, lr}^
   3b894:			; <UNDEFINED> instruction: 0xf7dc944e
   3b898:	strbls	lr, [sp], #-2466	; 0xfffff65e
   3b89c:	stc2l	0, cr15, [r0, #72]!	; 0x48
   3b8a0:	strtmi	sl, [r1], -lr, asr #20
   3b8a4:			; <UNDEFINED> instruction: 0xf7db2301
   3b8a8:	adcmi	lr, r0, #248, 16	; 0xf80000
   3b8ac:	stclge	7, cr15, [r8, #-252]!	; 0xffffff04
   3b8b0:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   3b8b4:			; <UNDEFINED> instruction: 0xf8df4620
   3b8b8:	bls	13c8b10 <ASN1_generate_nconf@plt+0x13ae570>
   3b8bc:	strls	r4, [r7], #-1145	; 0xfffffb87
   3b8c0:			; <UNDEFINED> instruction: 0xf8dfe7ca
   3b8c4:	vshl.s8	<illegal reg q8.5>, q0, q8
   3b8c8:	stmdals	sp, {r0, r1, r7, r9, lr}^
   3b8cc:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
   3b8d0:	cmpls	r1, pc, lsl #6
   3b8d4:	stmib	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3b8d8:	stc2l	0, cr15, [r2, #72]	; 0x48
   3b8dc:	vmla.i8	<illegal reg q12.5>, q0, <illegal reg q0.5>
   3b8e0:			; <UNDEFINED> instruction: 0xf7dc4283
   3b8e4:	stmdbls	r1, {r1, r2, r5, r7, fp, sp, lr, pc}^
   3b8e8:	addmi	pc, r4, #64, 4
   3b8ec:	stmdals	lr, {r0, r1, r9, sl, lr}^
   3b8f0:			; <UNDEFINED> instruction: 0xf7dc934d
   3b8f4:	movwcs	lr, #2420	; 0x974
   3b8f8:	strb	r9, [r1, #-846]	; 0xfffffcb2
   3b8fc:	ldc2	0, cr15, [r0, #72]!	; 0x48
   3b900:	tstcs	r0, sl, lsl #4
   3b904:	svc	0x000cf7dc
   3b908:	ldr	r9, [r9, #-59]!	; 0xffffffc5
   3b90c:	stc2	0, cr15, [r8, #72]!	; 0x48
   3b910:	tstcs	r0, sl, lsl #4
   3b914:	svc	0x0004f7dc
   3b918:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3b91c:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3b920:	ldmdapl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3b924:	andsvs	r6, r0, fp, lsl r9
   3b928:			; <UNDEFINED> instruction: 0xf0002b00
   3b92c:	movwcs	r8, #21920	; 0x55a0
   3b930:	str	r9, [r5, #-792]!	; 0xfffffce8
   3b934:	ldc2	0, cr15, [r4, #72]	; 0x48
   3b938:			; <UNDEFINED> instruction: 0xf8d6f00f
   3b93c:			; <UNDEFINED> instruction: 0xf47f2800
   3b940:			; <UNDEFINED> instruction: 0x4604ad1f
   3b944:	strmi	r2, [r2], r1, lsl #12
   3b948:	andls	r9, fp, r7
   3b94c:	andeq	lr, r8, sp, asr #19
   3b950:			; <UNDEFINED> instruction: 0xf7ff900c
   3b954:			; <UNDEFINED> instruction: 0xf012bbd9
   3b958:	eorsls	pc, r5, r3, lsl #27
   3b95c:			; <UNDEFINED> instruction: 0xf012e510
   3b960:	eorsls	pc, r4, pc, ror sp	; <UNPREDICTABLE>
   3b964:	movwcs	lr, #5388	; 0x150c
   3b968:	str	r9, [r9, #-793]	; 0xfffffce7
   3b96c:	ldc2l	0, cr15, [r8, #-72]!	; 0xffffffb8
   3b970:	str	r9, [r5, #-41]	; 0xffffffd7
   3b974:			; <UNDEFINED> instruction: 0x932b2301
   3b978:			; <UNDEFINED> instruction: 0xf012e502
   3b97c:	eorsls	pc, r6, r1, ror sp	; <UNPREDICTABLE>
   3b980:			; <UNDEFINED> instruction: 0xf012e4fe
   3b984:	eorsls	pc, r8, sp, ror #26
   3b988:	movwcs	lr, #5370	; 0x14fa
   3b98c:	ldrbt	r9, [r7], #810	; 0x32a
   3b990:	tstls	pc, #67108864	; 0x4000000
   3b994:	blmi	fffb4d6c <ASN1_generate_nconf@plt+0xfff9a7cc>
   3b998:	ldmpl	fp!, {r0, r9, sp}^
   3b99c:	strbt	r6, [pc], #218	; 3b9a4 <ASN1_generate_nconf@plt+0x21404>
   3b9a0:	andcs	r4, r1, #256000	; 0x3e800
   3b9a4:	ldrshvs	r5, [sl], #-139	; 0xffffff75
   3b9a8:	movwcs	lr, #5354	; 0x14ea
   3b9ac:	strbt	r9, [r7], #804	; 0x324
   3b9b0:	ldc2l	0, cr15, [r6, #-72]	; 0xffffffb8
   3b9b4:	strbt	r9, [r3], #30
   3b9b8:			; <UNDEFINED> instruction: 0x932c2301
   3b9bc:			; <UNDEFINED> instruction: 0xf012e4e0
   3b9c0:	eorsls	pc, r7, pc, asr #26
   3b9c4:			; <UNDEFINED> instruction: 0xf012e4dc
   3b9c8:	bge	12baefc <ASN1_generate_nconf@plt+0x12a095c>
   3b9cc:			; <UNDEFINED> instruction: 0x71bef240
   3b9d0:			; <UNDEFINED> instruction: 0xf860f012
   3b9d4:			; <UNDEFINED> instruction: 0xf47f2800
   3b9d8:			; <UNDEFINED> instruction: 0xe64dacd3
   3b9dc:	stc2l	0, cr15, [r0, #-72]	; 0xffffffb8
   3b9e0:	strb	r9, [sp], #29
   3b9e4:	ldc2	0, cr15, [ip, #-72]!	; 0xffffffb8
   3b9e8:	strb	r9, [r9], #40	; 0x28
   3b9ec:	ldc2	0, cr15, [r8, #-72]!	; 0xffffffb8
   3b9f0:	strb	r9, [r5], #37	; 0x25
   3b9f4:	ldc2	0, cr15, [r4, #-72]!	; 0xffffffb8
   3b9f8:	tstcs	r2, sl, asr #20
   3b9fc:			; <UNDEFINED> instruction: 0xf84af012
   3ba00:			; <UNDEFINED> instruction: 0xf47f2800
   3ba04:			; <UNDEFINED> instruction: 0xe637acbd
   3ba08:	stc2	0, cr15, [sl, #-72]!	; 0xffffffb8
   3ba0c:	ldrt	r9, [r7], #7
   3ba10:	stc2	0, cr15, [r6, #-72]!	; 0xffffffb8
   3ba14:	tstcs	r2, fp, asr #20
   3ba18:			; <UNDEFINED> instruction: 0xf83cf012
   3ba1c:			; <UNDEFINED> instruction: 0xf47f2800
   3ba20:	strt	sl, [r9], -pc, lsr #25
   3ba24:	ldc2	0, cr15, [ip, #-72]	; 0xffffffb8
   3ba28:	strt	r9, [r9], #12
   3ba2c:	ldc2	0, cr15, [r8, #-72]	; 0xffffffb8
   3ba30:	strt	r9, [r5], #8
   3ba34:	ldc2	0, cr15, [r4, #-72]	; 0xffffffb8
   3ba38:	strt	r9, [r1], #50	; 0x32
   3ba3c:	ldc2	0, cr15, [r0, #-72]	; 0xffffffb8
   3ba40:	tstcs	r2, r8, asr #20
   3ba44:			; <UNDEFINED> instruction: 0xf826f012
   3ba48:			; <UNDEFINED> instruction: 0xf47f2800
   3ba4c:			; <UNDEFINED> instruction: 0xe613ac99
   3ba50:	stc2	0, cr15, [r6, #-72]	; 0xffffffb8
   3ba54:	ldr	r9, [r3], #11
   3ba58:	stc2	0, cr15, [r2, #-72]	; 0xffffffb8
   3ba5c:	str	r9, [pc], #60	; 3ba64 <ASN1_generate_nconf@plt+0x214c4>
   3ba60:	ldc2l	0, cr15, [lr], #72	; 0x48
   3ba64:	str	r9, [fp], #26
   3ba68:	ldc2l	0, cr15, [sl], #72	; 0x48
   3ba6c:	tstcs	r0, sl, lsl #4
   3ba70:	mrc	7, 2, APSR_nzcv, cr6, cr12, {6}
   3ba74:	stmibmi	r5, {r1, r2, r6, r7, r8, r9, fp, lr}^
   3ba78:	ldmdapl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3ba7c:	andsvs	r6, r0, fp, lsl r9
   3ba80:			; <UNDEFINED> instruction: 0xf0002b00
   3ba84:	movwcs	r8, #29928	; 0x74e8
   3ba88:	ldrbt	r9, [r9], #-792	; 0xfffffce8
   3ba8c:	stc2l	0, cr15, [r8], #72	; 0x48
   3ba90:	ldrbt	r9, [r5], #-57	; 0xffffffc7
   3ba94:	andcs	r4, r1, #195584	; 0x2fc00
   3ba98:	orrsvs	r4, sl, #2063597568	; 0x7b000000
   3ba9c:			; <UNDEFINED> instruction: 0xf012e470
   3baa0:	ldrdls	pc, [lr], -pc	; <UNPREDICTABLE>
   3baa4:			; <UNDEFINED> instruction: 0xf012e46c
   3baa8:	andcs	pc, sl, #56064	; 0xdb00
   3baac:			; <UNDEFINED> instruction: 0xf7dc2100
   3bab0:	eorls	lr, r3, r8, lsr lr
   3bab4:			; <UNDEFINED> instruction: 0xf012e464
   3bab8:	andcs	pc, sl, #54016	; 0xd300
   3babc:			; <UNDEFINED> instruction: 0xf7dc2100
   3bac0:	eorls	lr, r2, r0, lsr lr
   3bac4:			; <UNDEFINED> instruction: 0xf012e45c
   3bac8:	andcs	pc, sl, #51968	; 0xcb00
   3bacc:			; <UNDEFINED> instruction: 0xf7dc2100
   3bad0:	eorls	lr, r1, r8, lsr #28
   3bad4:			; <UNDEFINED> instruction: 0xf012e454
   3bad8:	andcs	pc, sl, #49920	; 0xc300
   3badc:			; <UNDEFINED> instruction: 0xf7dc2100
   3bae0:	eorls	lr, pc, r0, lsr #28
   3bae4:	vst3.16	{d30-d32}, [pc], ip
   3bae8:	tstls	r0, #64, 6
   3baec:	strb	r9, [r7], #-782	; 0xfffffcf2
   3baf0:	movtvc	pc, #5199	; 0x144f	; <UNPREDICTABLE>
   3baf4:	movwls	r9, #58128	; 0xe310
   3baf8:	vshl.s8	q15, q1, q0
   3bafc:	tstls	r0, #201326592	; 0xc000000
   3bb00:	ldrt	r9, [sp], #-782	; 0xfffffcf2
   3bb04:	movwcc	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   3bb08:	movwls	r9, #58128	; 0xe310
   3bb0c:	vqshl.s8	d30, d24, d0
   3bb10:	tstls	r0, #67108864	; 0x4000000
   3bb14:	ldrt	r9, [r3], #-782	; 0xfffffcf2
   3bb18:	mrc	7, 2, APSR_nzcv, cr6, cr11, {6}
   3bb1c:	tstls	r1, #134217728	; 0x8000000
   3bb20:	strt	r9, [sp], #-13
   3bb24:	mrc	7, 2, APSR_nzcv, cr0, cr11, {6}
   3bb28:	mvnsvs	pc, #82837504	; 0x4f00000
   3bb2c:	stmib	sp, {r4, r8, r9, ip, pc}^
   3bb30:	movwcs	r0, #8973	; 0x230d
   3bb34:	strt	r9, [r3], #-785	; 0xfffffcef
   3bb38:	mcr	7, 2, pc, cr6, cr11, {6}	; <UNPREDICTABLE>
   3bb3c:	mvnsvs	pc, #82837504	; 0x4f00000
   3bb40:	stmib	sp, {r4, r8, r9, ip, pc}^
   3bb44:	movwcs	r0, #8973	; 0x230d
   3bb48:	ldr	r9, [r9], #-785	; 0xfffffcef
   3bb4c:	andcs	r4, r1, #149504	; 0x24800
   3bb50:	bicsvs	r4, sl, fp, ror r4
   3bb54:			; <UNDEFINED> instruction: 0xf012e414
   3bb58:	andcs	pc, sl, #33536	; 0x8300
   3bb5c:			; <UNDEFINED> instruction: 0xf7dc2100
   3bb60:	blmi	fe3f72e8 <ASN1_generate_nconf@plt+0xfe3dcd48>
   3bb64:	andsvs	r4, r8, #2063597568	; 0x7b000000
   3bb68:	blmi	fe3b4b98 <ASN1_generate_nconf@plt+0xfe39a5f8>
   3bb6c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3bb70:	str	r6, [r5], #-1242	; 0xfffffb26
   3bb74:	andcs	r4, r1, #142336	; 0x22c00
   3bb78:	ldrvs	r4, [sl, #-1147]	; 0xfffffb85
   3bb7c:			; <UNDEFINED> instruction: 0xf012e400
   3bb80:	blmi	fe2bad44 <ASN1_generate_nconf@plt+0xfe2a07a4>
   3bb84:			; <UNDEFINED> instruction: 0x66d8447b
   3bb88:	bllt	ffef9b8c <ASN1_generate_nconf@plt+0xffedf5ec>
   3bb8c:	stc2l	0, cr15, [r8], #-72	; 0xffffffb8
   3bb90:			; <UNDEFINED> instruction: 0xf7ff9054
   3bb94:	movwcs	fp, #11253	; 0x2bf5
   3bb98:			; <UNDEFINED> instruction: 0xf7ff9356
   3bb9c:			; <UNDEFINED> instruction: 0xf012bbf1
   3bba0:	andsls	pc, fp, pc, asr ip	; <UNPREDICTABLE>
   3bba4:	bllt	ffb79ba8 <ASN1_generate_nconf@plt+0xffb5f608>
   3bba8:	mrrc2	0, 1, pc, sl, cr2	; <UNPREDICTABLE>
   3bbac:			; <UNDEFINED> instruction: 0xf7ff9016
   3bbb0:			; <UNDEFINED> instruction: 0xf012bbe7
   3bbb4:	andls	pc, r9, r5, asr ip	; <UNPREDICTABLE>
   3bbb8:	bllt	ff8f9bbc <ASN1_generate_nconf@plt+0xff8df61c>
   3bbbc:	mrrc2	0, 1, pc, r0, cr2	; <UNPREDICTABLE>
   3bbc0:			; <UNDEFINED> instruction: 0xf7ff9020
   3bbc4:			; <UNDEFINED> instruction: 0xf012bbdd
   3bbc8:	eorls	pc, r7, fp, asr #24
   3bbcc:	bllt	ff679bd0 <ASN1_generate_nconf@plt+0xff65f630>
   3bbd0:	mcrr2	0, 1, pc, r6, cr2	; <UNPREDICTABLE>
   3bbd4:	ldrbtmi	r4, [fp], #-2933	; 0xfffff48b
   3bbd8:			; <UNDEFINED> instruction: 0xf7ff6098
   3bbdc:			; <UNDEFINED> instruction: 0xf012bbd1
   3bbe0:	andcs	pc, sl, #16128	; 0x3f00
   3bbe4:			; <UNDEFINED> instruction: 0xf7dc2100
   3bbe8:	blmi	1cb7260 <ASN1_generate_nconf@plt+0x1c9ccc0>
   3bbec:	andsvs	r4, r8, fp, ror r4
   3bbf0:	bllt	ff1f9bf4 <ASN1_generate_nconf@plt+0xff1df654>
   3bbf4:	ldc2	0, cr15, [r4], #-72	; 0xffffffb8
   3bbf8:			; <UNDEFINED> instruction: 0xf7ff903e
   3bbfc:			; <UNDEFINED> instruction: 0xf012bbc1
   3bc00:	andcs	pc, sl, #12032	; 0x2f00
   3bc04:			; <UNDEFINED> instruction: 0xf7dc2100
   3bc08:	cdpne	13, 0, cr14, cr3, cr12, {4}
   3bc0c:			; <UNDEFINED> instruction: 0xf6bf9313
   3bc10:	stmdbmi	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, sp, pc}^
   3bc14:	blmi	1384c1c <ASN1_generate_nconf@plt+0x136a67c>
   3bc18:	strls	r4, [r7], #-1145	; 0xfffffb87
   3bc1c:	strls	r4, [r8], #-1698	; 0xfffff95e
   3bc20:	ldmpl	fp!, {r0, r9, sl, sp}^
   3bc24:	stmib	sp, {r0, r3, sl, ip, pc}^
   3bc28:	ldmdavs	r8, {r0, r1, r3, sl, lr}
   3bc2c:	ldcl	7, cr15, [r6, #872]!	; 0x368
   3bc30:	blt	1af9c34 <ASN1_generate_nconf@plt+0x1adf694>
   3bc34:	ldc2	0, cr15, [r4], {18}
   3bc38:	tstcs	r0, sl, lsl #4
   3bc3c:	ldcl	7, cr15, [r0, #-880]!	; 0xfffffc90
   3bc40:	teqls	r1, #3, 28	; 0x30
   3bc44:	blge	fe779748 <ASN1_generate_nconf@plt+0xfe75f1a8>
   3bc48:	strcs	r4, [r0], #-2395	; 0xfffff6a5
   3bc4c:	ldrbtmi	r4, [r9], #-2879	; 0xfffff4c1
   3bc50:	ldmdbls	r3, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3bc54:			; <UNDEFINED> instruction: 0x460a4b59
   3bc58:	andcc	r4, r1, #2063597568	; 0x7b000000
   3bc5c:	andeq	pc, r1, #79	; 0x4f
   3bc60:	svclt	0x0008635a
   3bc64:	orrmi	pc, r0, pc, asr #8
   3bc68:			; <UNDEFINED> instruction: 0xf7ff9113
   3bc6c:	movwcs	fp, #7049	; 0x1b89
   3bc70:			; <UNDEFINED> instruction: 0xf7ff932d
   3bc74:	blmi	14eaa90 <ASN1_generate_nconf@plt+0x14d04f0>
   3bc78:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3bc7c:			; <UNDEFINED> instruction: 0xf7ff63da
   3bc80:	blmi	146aa84 <ASN1_generate_nconf@plt+0x14504e4>
   3bc84:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3bc88:			; <UNDEFINED> instruction: 0xf7ff611a
   3bc8c:	ldmdbmi	pc!, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3bc90:	blmi	138449c <ASN1_generate_nconf@plt+0x1369efc>
   3bc94:	ldrbtmi	r5, [fp], #-2169	; 0xfffff787
   3bc98:	tstvs	sl, sl, lsl r0
   3bc9c:			; <UNDEFINED> instruction: 0xf7ff604a
   3bca0:	movwcs	fp, #7023	; 0x1b6f
   3bca4:			; <UNDEFINED> instruction: 0xf7ff933a
   3bca8:	movwcs	fp, #7019	; 0x1b6b
   3bcac:			; <UNDEFINED> instruction: 0xf7ff9333
   3bcb0:			; <UNDEFINED> instruction: 0xf012bb67
   3bcb4:	blmi	11bac10 <ASN1_generate_nconf@plt+0x11a0670>
   3bcb8:	andsvs	r4, r8, fp, ror r4
   3bcbc:	bllt	1879cc0 <ASN1_generate_nconf@plt+0x185f720>
   3bcc0:	blx	ff3f7d12 <ASN1_generate_nconf@plt+0xff3dd772>
   3bcc4:			; <UNDEFINED> instruction: 0xf7ff903d
   3bcc8:			; <UNDEFINED> instruction: 0xf012bb5b
   3bccc:	blmi	107abf8 <ASN1_generate_nconf@plt+0x1060658>
   3bcd0:			; <UNDEFINED> instruction: 0x6698447b
   3bcd4:	subls	r7, r1, r4, lsl #16
   3bcd8:			; <UNDEFINED> instruction: 0xf43f2c00
   3bcdc:			; <UNDEFINED> instruction: 0xf7ddab51
   3bce0:	bls	10b60e8 <ASN1_generate_nconf@plt+0x109bb48>
   3bce4:	stmdavs	r0, {r0, r4, r9, sl, lr}
   3bce8:	andscc	pc, r4, r0, lsr r8	; <UNPREDICTABLE>
   3bcec:	strpl	pc, [r0], #1043	; 0x413
   3bcf0:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
   3bcf4:	svcmi	0x0001f811
   3bcf8:	mvnsle	r2, r0, lsl #24
   3bcfc:	bllt	1079d00 <ASN1_generate_nconf@plt+0x105f760>
   3bd00:			; <UNDEFINED> instruction: 0x000439b4
   3bd04:	andeq	r1, r0, r0, ror r5
   3bd08:	andeq	r3, r4, sl, lsr #19
   3bd0c:	andeq	r4, r2, r4, lsl #27
   3bd10:	andeq	r2, r2, r6, asr r0
   3bd14:	andeq	fp, r4, r8, lsr r8
   3bd18:	ldrdeq	fp, [r4], -r0
   3bd1c:	strdeq	r4, [r2], -r2
   3bd20:	andeq	r1, r0, r8, lsl #11
   3bd24:	ldrdeq	r1, [r0], -r8
   3bd28:	andeq	r5, r4, lr, lsr #17
   3bd2c:	strdeq	fp, [r4], -ip
   3bd30:	andeq	r4, r2, lr, lsl ip
   3bd34:	andeq	r3, r4, r4, lsr #15
   3bd38:	andeq	pc, r3, r4, asr #25
   3bd3c:	andeq	r5, r4, ip, ror #15
   3bd40:	muleq	r2, lr, r4
   3bd44:	andeq	r5, r2, sl, lsr sl
   3bd48:	andeq	r1, r2, sl, lsl #28
   3bd4c:	andeq	r1, r0, r0, lsr #11
   3bd50:	ldrdeq	fp, [r4], -r4
   3bd54:	andeq	fp, r4, r8, lsr #5
   3bd58:	andeq	r5, r2, r4, ror #5
   3bd5c:	andeq	r6, r1, lr, ror #6
   3bd60:	muleq	r1, ip, r2
   3bd64:	andeq	r1, r2, ip, lsr sl
   3bd68:	andeq	pc, r3, sl, ror #15
   3bd6c:	andeq	r4, r2, r4, asr r6
   3bd70:	andeq	r4, r2, ip, lsl r6
   3bd74:	andeq	r4, r2, lr, ror #11
   3bd78:			; <UNDEFINED> instruction: 0x00024fbc
   3bd7c:	andeq	r4, r2, r6, lsl #11
   3bd80:	andeq	r4, r2, r8, lsr #30
   3bd84:	andeq	r4, r2, r6, lsr r5
   3bd88:	andeq	sl, r4, r0, asr #31
   3bd8c:	andeq	r1, r0, r4, ror #9
   3bd90:	andeq	sl, r4, r8, ror #28
   3bd94:	andeq	sl, r4, r8, asr #28
   3bd98:	muleq	r4, r0, sp
   3bd9c:	andeq	sl, r4, ip, ror sp
   3bda0:	andeq	sl, r4, r2, ror sp
   3bda4:	andeq	sl, r4, r8, ror #26
   3bda8:	andeq	sl, r4, ip, asr sp
   3bdac:	andeq	sl, r4, sl, lsl #26
   3bdb0:	andeq	r4, r4, r0, lsr #29
   3bdb4:	andeq	r4, r2, ip, ror #24
   3bdb8:	andeq	r4, r2, sl, asr ip
   3bdbc:	andeq	sl, r4, r8, lsl #25
   3bdc0:	andeq	sl, r4, r6, ror #24
   3bdc4:	andeq	sl, r4, sl, asr ip
   3bdc8:	andeq	sl, r4, sl, asr #24
   3bdcc:	strdeq	r4, [r4], -r8
   3bdd0:	andeq	sl, r4, r0, lsl ip
   3bdd4:	blx	1177e26 <ASN1_generate_nconf@plt+0x115d886>
   3bdd8:			; <UNDEFINED> instruction: 0xf7ff4605
   3bddc:			; <UNDEFINED> instruction: 0xf8dfbad1
   3bde0:	andcs	r3, r1, #36, 18	; 0x90000
   3bde4:	ldrbtmi	r9, [fp], #-530	; 0xfffffdee
   3bde8:			; <UNDEFINED> instruction: 0xf7ff621a
   3bdec:			; <UNDEFINED> instruction: 0xf012bac9
   3bdf0:	andcs	pc, sl, #56320	; 0xdc00
   3bdf4:	movwcs	r2, #4352	; 0x1100
   3bdf8:			; <UNDEFINED> instruction: 0xf7dc9312
   3bdfc:			; <UNDEFINED> instruction: 0xf8dfec92
   3be00:	ldrbtmi	r3, [fp], #-2312	; 0xfffff6f8
   3be04:			; <UNDEFINED> instruction: 0xf7ff6098
   3be08:			; <UNDEFINED> instruction: 0xf012babb
   3be0c:	ldmdbls	pc!, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   3be10:	andseq	pc, ip, #1073741824	; 0x40000000
   3be14:	strmi	r9, [fp], -r0, lsl #4
   3be18:	andseq	pc, r8, #1073741824	; 0x40000000
   3be1c:	stmdbls	r0, {r2, r4, r8, r9, ip, sp}^
   3be20:	bl	fec79d98 <ASN1_generate_nconf@plt+0xfec5f7f8>
   3be24:			; <UNDEFINED> instruction: 0xf0002800
   3be28:	movwcs	r8, #5136	; 0x1410
   3be2c:			; <UNDEFINED> instruction: 0xf7ff9312
   3be30:			; <UNDEFINED> instruction: 0xf012baa7
   3be34:			; <UNDEFINED> instruction: 0xf8dffb15
   3be38:	andcs	r3, r1, #212, 16	; 0xd40000
   3be3c:	ldrbtmi	r9, [fp], #-530	; 0xfffffdee
   3be40:			; <UNDEFINED> instruction: 0xf7ff60d8
   3be44:			; <UNDEFINED> instruction: 0xf8dfba9d
   3be48:	andcs	r3, r1, #200, 16	; 0xc80000
   3be4c:	sbcsvs	r4, sl, #2063597568	; 0x7b000000
   3be50:	blt	fe5f9e54 <ASN1_generate_nconf@plt+0xfe5df8b4>
   3be54:	blx	177ea6 <ASN1_generate_nconf@plt+0x15d906>
   3be58:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3be5c:			; <UNDEFINED> instruction: 0xf7db4479
   3be60:			; <UNDEFINED> instruction: 0xf8dfeeb0
   3be64:	ldrbtmi	r3, [fp], #-2228	; 0xfffff74c
   3be68:			; <UNDEFINED> instruction: 0xf7ff6318
   3be6c:	movwcs	fp, #6793	; 0x1a89
   3be70:			; <UNDEFINED> instruction: 0xf7ff9314
   3be74:	movwcs	fp, #10885	; 0x2a85
   3be78:			; <UNDEFINED> instruction: 0xf7ff9314
   3be7c:			; <UNDEFINED> instruction: 0xf8dfba81
   3be80:	andcs	r3, r0, #156, 16	; 0x9c0000
   3be84:			; <UNDEFINED> instruction: 0x661a447b
   3be88:	blt	1ef9e8c <ASN1_generate_nconf@plt+0x1edf8ec>
   3be8c:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3be90:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3be94:			; <UNDEFINED> instruction: 0xf7ff629a
   3be98:			; <UNDEFINED> instruction: 0xf8dfba73
   3be9c:	andcs	r3, r1, #136, 16	; 0x880000
   3bea0:	orrsvs	r4, sl, fp, ror r4
   3bea4:	blt	1b79ea8 <ASN1_generate_nconf@plt+0x1b5f908>
   3bea8:	tstls	r2, #67108864	; 0x4000000
   3beac:	blt	1a79eb0 <ASN1_generate_nconf@plt+0x1a5f910>
   3beb0:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3beb4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3beb8:	sbcsvs	r6, sl, sl, asr r2
   3bebc:	blt	1879ec0 <ASN1_generate_nconf@plt+0x185f920>
   3bec0:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3bec4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3bec8:			; <UNDEFINED> instruction: 0xf7ff661a
   3becc:			; <UNDEFINED> instruction: 0xf8dfba59
   3bed0:	andcs	r3, r1, #96, 16	; 0x600000
   3bed4:	sbcsvs	r4, sl, fp, ror r4
   3bed8:	blt	14f9edc <ASN1_generate_nconf@plt+0x14df93c>
   3bedc:	tstls	ip, #67108864	; 0x4000000
   3bee0:	blt	13f9ee4 <ASN1_generate_nconf@plt+0x13df944>
   3bee4:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3bee8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   3beec:			; <UNDEFINED> instruction: 0xf7ff655a
   3bef0:			; <UNDEFINED> instruction: 0xf8dfba47
   3bef4:	andcs	r3, r2, #68, 16	; 0x440000
   3bef8:	ldrbvs	r4, [sl, #-1147]	; 0xfffffb85
   3befc:	blt	1079f00 <ASN1_generate_nconf@plt+0x105f960>
   3bf00:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3bf04:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
   3bf08:			; <UNDEFINED> instruction: 0xf7ff655a
   3bf0c:			; <UNDEFINED> instruction: 0xf012ba39
   3bf10:	bls	3fa9b4 <ASN1_generate_nconf@plt+0x3e0414>
   3bf14:	movwcc	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   3bf18:	svclt	0x00b8429a
   3bf1c:	andls	r4, lr, #27262976	; 0x1a00000
   3bf20:			; <UNDEFINED> instruction: 0xf7ff9026
   3bf24:			; <UNDEFINED> instruction: 0xf012ba2d
   3bf28:	bls	3fa99c <ASN1_generate_nconf@plt+0x3e03fc>
   3bf2c:	movwcc	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   3bf30:	svclt	0x00b8429a
   3bf34:	andls	r4, lr, #27262976	; 0x1a00000
   3bf38:			; <UNDEFINED> instruction: 0xf7ff9030
   3bf3c:	ldmdbls	r1, {r0, r5, r9, fp, ip, sp, pc}
   3bf40:	stmdbcc	r2, {r2, r3, r4, r6, r7, sl, fp, sp, lr}
   3bf44:	tstcs	r1, r8, lsl pc
   3bf48:	svclt	0x00082c00
   3bf4c:	stmdbcs	r0, {r8, sp}
   3bf50:	addshi	pc, r9, #64	; 0x40
   3bf54:	stccs	13, cr6, [r0], {28}
   3bf58:	rsbhi	pc, r8, #0
   3bf5c:	blcs	a2ba8 <ASN1_generate_nconf@plt+0x88608>
   3bf60:	blge	18b9064 <ASN1_generate_nconf@plt+0x189eac4>
   3bf64:			; <UNDEFINED> instruction: 0xf8df460c
   3bf68:			; <UNDEFINED> instruction: 0xf8df17d8
   3bf6c:	ldrbtmi	r3, [r9], #-2008	; 0xfffff828
   3bf70:			; <UNDEFINED> instruction: 0xf00de653
   3bf74:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3bf78:	bge	f917c <ASN1_generate_nconf@plt+0xdebdc>
   3bf7c:			; <UNDEFINED> instruction: 0xf10ae4e1
   3bf80:			; <UNDEFINED> instruction: 0xf7ff0a01
   3bf84:			; <UNDEFINED> instruction: 0xf8dfbbb8
   3bf88:			; <UNDEFINED> instruction: 0x46a237bc
   3bf8c:	strcs	r9, [r1], -r7, lsl #8
   3bf90:	ldmpl	fp!, {r0, r1, r3, sl, ip, pc}^
   3bf94:	sbfxne	pc, pc, #17, #17
   3bf98:	strmi	lr, [r8], #-2509	; 0xfffff633
   3bf9c:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   3bfa0:	ldc	7, cr15, [ip], #-872	; 0xfffffc98
   3bfa4:			; <UNDEFINED> instruction: 0xf7ff940c
   3bfa8:	stmdbls	ip, {r0, r1, r2, r3, r5, r7, fp, ip, sp, pc}
   3bfac:	ldmdals	sp, {r1, r2, r6, r8, r9, fp, sp, pc}
   3bfb0:			; <UNDEFINED> instruction: 0xf010aa47
   3bfb4:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}
   3bfb8:	rsbshi	pc, r4, #0
   3bfbc:	stmdage	r3, {r0, r1, r3, r8, r9, fp, ip, pc}^
   3bfc0:			; <UNDEFINED> instruction: 0x461a991a
   3bfc4:	svclt	0x00082b00
   3bfc8:	andls	r4, fp, #10485760	; 0xa00000
   3bfcc:			; <UNDEFINED> instruction: 0xf9b4f014
   3bfd0:	ldmdbls	fp, {r1, r2, r4, r8, r9, fp, ip, pc}
   3bfd4:	blcs	4d844 <ASN1_generate_nconf@plt+0x332a4>
   3bfd8:	strmi	fp, [sl], -r8, lsl #30
   3bfdc:	stmdacs	r0, {r1, r2, r4, r9, ip, pc}
   3bfe0:	cfstrsge	mvf15, [pc], #252	; 3c0e4 <ASN1_generate_nconf@plt+0x21b44>
   3bfe4:	blcs	62c50 <ASN1_generate_nconf@plt+0x486b0>
   3bfe8:	rsbhi	pc, r7, #0
   3bfec:	strls	r2, [fp], #-1024	; 0xfffffc00
   3bff0:	strls	r4, [ip], #-1698	; 0xfffff95e
   3bff4:	cmplt	r3, r9, lsl #22
   3bff8:	ldmdage	r1, {r0, r3, r8, fp, ip, pc}^
   3bffc:	cdp2	0, 8, cr15, cr6, cr15, {0}
   3c000:	subsls	r9, r0, r9
   3c004:			; <UNDEFINED> instruction: 0xf0002800
   3c008:	movwcs	r8, #718	; 0x2ce
   3c00c:	blls	860d5c <ASN1_generate_nconf@plt+0x8467bc>
   3c010:	stmdbls	r0!, {r0, r1, r6, r8, ip, sp, pc}
   3c014:			; <UNDEFINED> instruction: 0xf00fa853
   3c018:	andls	pc, r9, r9, ror lr	; <UNPREDICTABLE>
   3c01c:	stmdacs	r0, {r1, r4, r6, ip, pc}
   3c020:	sbchi	pc, r1, #0
   3c024:	orrslt	r9, fp, r8, lsl #22
   3c028:	stmdbls	ip, {r3, fp, ip, pc}^
   3c02c:	blx	4f8076 <ASN1_generate_nconf@plt+0x4ddad6>
   3c030:	stmdacs	r0, {r0, r3, ip, pc}
   3c034:	sbcshi	pc, r7, #0
   3c038:	ldcl	7, cr15, [r2, #-876]!	; 0xfffffc94
   3c03c:	stmdacs	r0, {r3, ip, pc}
   3c040:	addshi	pc, sl, #0
   3c044:			; <UNDEFINED> instruction: 0xf7dd9909
   3c048:	stmdacs	r0, {r1, r4, r8, fp, sp, lr, pc}
   3c04c:	addshi	pc, r4, #0
   3c050:	blcs	62c74 <ASN1_generate_nconf@plt+0x486d4>
   3c054:	adchi	pc, r4, #0
   3c058:			; <UNDEFINED> instruction: 0xf8df9a35
   3c05c:			; <UNDEFINED> instruction: 0x461016f0
   3c060:	svclt	0x00082a00
   3c064:	blls	2cd8cc <ASN1_generate_nconf@plt+0x2b332c>
   3c068:	andcs	r4, r0, #2030043136	; 0x79000000
   3c06c:	stmdbls	fp, {r0, r8, ip, pc}^
   3c070:	blls	11e0c78 <ASN1_generate_nconf@plt+0x11c66d8>
   3c074:	blx	ffe780be <ASN1_generate_nconf@plt+0xffe5db1e>
   3c078:	stmdacs	r0, {r0, r3, ip, pc}
   3c07c:	sbchi	pc, lr, #0
   3c080:			; <UNDEFINED> instruction: 0x26ccf8df
   3c084:	stmdbls	sl, {r0, r1, r2, fp, ip, pc}^
   3c088:			; <UNDEFINED> instruction: 0xf010447a
   3c08c:	andls	pc, r7, sp, asr sl	; <UNPREDICTABLE>
   3c090:			; <UNDEFINED> instruction: 0xf0002800
   3c094:	ldmdals	r4!, {r0, r1, r4, r7, r9, pc}
   3c098:			; <UNDEFINED> instruction: 0xf8dfb160
   3c09c:	stmdbge	r5, {r3, r4, r5, r7, r9, sl, sp, lr}^
   3c0a0:	vcgt.s8	d18, d8, d0
   3c0a4:	ldrbtmi	r0, [lr], #-517	; 0xfffffdfb
   3c0a8:			; <UNDEFINED> instruction: 0xf0109600
   3c0ac:	stmdacs	r0, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   3c0b0:	subshi	pc, pc, #0
   3c0b4:	ssatvs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   3c0b8:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   3c0bc:			; <UNDEFINED> instruction: 0xf0002b00
   3c0c0:	blls	69cadc <ASN1_generate_nconf@plt+0x68253c>
   3c0c4:	movwcs	fp, #275	; 0x113
   3c0c8:	tstcc	sl, #3358720	; 0x334000
   3c0cc:			; <UNDEFINED> instruction: 0xf7dd980d
   3c0d0:			; <UNDEFINED> instruction: 0xf8dfed0c
   3c0d4:	ldrbtmi	r6, [lr], #-1672	; 0xfffff978
   3c0d8:	stmdacs	r0, {r4, r5, r6, r8, sp, lr}
   3c0dc:	rsbhi	pc, lr, #0
   3c0e0:	andcs	r2, r4, #0, 6
   3c0e4:			; <UNDEFINED> instruction: 0xf7db214e
   3c0e8:	blls	5770b0 <ASN1_generate_nconf@plt+0x55cb10>
   3c0ec:			; <UNDEFINED> instruction: 0xf0402b00
   3c0f0:			; <UNDEFINED> instruction: 0xf8df8260
   3c0f4:	ldrbmi	r6, [r8], -ip, ror #12
   3c0f8:	bne	477960 <ASN1_generate_nconf@plt+0x45d3c0>
   3c0fc:	ldmdbvs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   3c100:	ldc2	0, cr15, [r4], #-80	; 0xffffffb0
   3c104:			; <UNDEFINED> instruction: 0xf0002800
   3c108:	blls	bdc9e0 <ASN1_generate_nconf@plt+0xbc2440>
   3c10c:	ldmdbvs	r0!, {r0, r1, r4, r5, r8, ip, sp, pc}^
   3c110:			; <UNDEFINED> instruction: 0xf7dd4619
   3c114:	stmdacs	r0, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   3c118:	adcshi	pc, r8, #0
   3c11c:	blcs	62d5c <ASN1_generate_nconf@plt+0x487bc>
   3c120:	rsbshi	pc, r0, #64	; 0x40
   3c124:	blcs	62d6c <ASN1_generate_nconf@plt+0x487cc>
   3c128:	andshi	pc, r8, #64	; 0x40
   3c12c:			; <UNDEFINED> instruction: 0x3634f8df
   3c130:	mrcvs	4, 6, r4, cr8, cr11, {3}
   3c134:			; <UNDEFINED> instruction: 0xf7dcb1e0
   3c138:			; <UNDEFINED> instruction: 0xf8dfe8b2
   3c13c:	ldmdacs	pc, {r3, r9, sl, ip, sp}	; <UNPREDICTABLE>
   3c140:	addshi	pc, fp, #0, 4
   3c144:			; <UNDEFINED> instruction: 0xf8df58fb
   3c148:			; <UNDEFINED> instruction: 0xf8df6620
   3c14c:	ldrbtmi	r1, [lr], #-1568	; 0xfffff9e0
   3c150:	ldrbtmi	r9, [r9], #-782	; 0xfffffcf2
   3c154:			; <UNDEFINED> instruction: 0xf7dd6970
   3c158:	blls	3f6ee8 <ASN1_generate_nconf@plt+0x3dc948>
   3c15c:			; <UNDEFINED> instruction: 0xf0002800
   3c160:			; <UNDEFINED> instruction: 0xf8df827f
   3c164:	cdpvs	6, 15, cr1, cr2, cr12, {0}
   3c168:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   3c16c:	bl	15fa0dc <ASN1_generate_nconf@plt+0x15dfb3c>
   3c170:			; <UNDEFINED> instruction: 0x6600f8df
   3c174:	ldrbtmi	r2, [lr], #-257	; 0xfffffeff
   3c178:			; <UNDEFINED> instruction: 0xf7dc6970
   3c17c:	stmdbls	r3, {r1, r3, r5, r6, r7, fp, sp, lr, pc}^
   3c180:	ldmdbvs	r0!, {r0, r4, r8, ip, sp, pc}^
   3c184:			; <UNDEFINED> instruction: 0xf8acf014
   3c188:	strbvs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   3c18c:	ldrbtmi	r9, [lr], #-2861	; 0xfffff4d3
   3c190:	blcs	56758 <ASN1_generate_nconf@plt+0x3c1b8>
   3c194:	ldrbthi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
   3c198:	blcs	62e48 <ASN1_generate_nconf@plt+0x488a8>
   3c19c:	strbthi	pc, [r9], #64	; 0x40	; <UNPREDICTABLE>
   3c1a0:	blcs	62e24 <ASN1_generate_nconf@plt+0x48884>
   3c1a4:	ldrbhi	pc, [lr], #0	; <UNPREDICTABLE>
   3c1a8:	ldc2l	7, cr15, [sl], #1016	; 0x3f8
   3c1ac:	strbvs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   3c1b0:	blvs	fed0d3b0 <ASN1_generate_nconf@plt+0xfecf2e10>
   3c1b4:	blcs	5677c <ASN1_generate_nconf@plt+0x3c1dc>
   3c1b8:	strbhi	pc, [fp], #64	; 0x40	; <UNPREDICTABLE>
   3c1bc:	blcs	62e50 <ASN1_generate_nconf@plt+0x488b0>
   3c1c0:	ldrthi	pc, [fp], #64	; 0x40	; <UNPREDICTABLE>
   3c1c4:	blcs	62e54 <ASN1_generate_nconf@plt+0x488b4>
   3c1c8:	strbthi	pc, [r1], #64	; 0x40	; <UNPREDICTABLE>
   3c1cc:	blcs	62e58 <ASN1_generate_nconf@plt+0x488b8>
   3c1d0:	ldrhi	pc, [ip], #64	; 0x40
   3c1d4:	stmdbcs	r0, {r0, r1, r2, r3, r5, r8, fp, ip, pc}
   3c1d8:			; <UNDEFINED> instruction: 0xf8dfdd05
   3c1dc:	ldrbtmi	r3, [fp], #-1444	; 0xfffffa5c
   3c1e0:			; <UNDEFINED> instruction: 0xf7db6958
   3c1e4:	blls	a370a4 <ASN1_generate_nconf@plt+0xa1cb04>
   3c1e8:			; <UNDEFINED> instruction: 0xf8dfb14b
   3c1ec:	stmdbls	r7!, {r3, r4, r7, r8, sl, ip, sp}
   3c1f0:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3c1f4:	ldmdb	ip, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c1f8:			; <UNDEFINED> instruction: 0xf0402800
   3c1fc:			; <UNDEFINED> instruction: 0xf8df85de
   3c200:	ldmib	sp, {r3, r7, r8, sl, sp, lr}^
   3c204:	ldrbtmi	r2, [lr], #-811	; 0xfffffcd5
   3c208:	andls	r9, r0, #491520	; 0x78000
   3c20c:	ldmdbvs	r0!, {r0, r3, r5, r9, fp, ip, pc}^
   3c210:			; <UNDEFINED> instruction: 0xf990f00e
   3c214:			; <UNDEFINED> instruction: 0xf0002800
   3c218:	blls	59c964 <ASN1_generate_nconf@plt+0x5823c4>
   3c21c:	mrc	1, 0, fp, cr8, cr11, {1}
   3c220:	ldmdbvs	r0!, {r4, r7, r9, fp, ip}^
   3c224:	ldmib	sl!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c228:			; <UNDEFINED> instruction: 0xf0002800
   3c22c:			; <UNDEFINED> instruction: 0xf8df85cb
   3c230:	andcs	r6, r0, #92, 10	; 0x17000000
   3c234:	ldrbtmi	r9, [lr], #-2312	; 0xfffff6f8
   3c238:			; <UNDEFINED> instruction: 0xf0146970
   3c23c:	blls	27b218 <ASN1_generate_nconf@plt+0x260c78>
   3c240:	andls	pc, r8, sp, asr #17
   3c244:	ldmib	sp, {r0, r8, r9, ip, pc}^
   3c248:	andls	r3, r0, #1610612739	; 0x60000003
   3c24c:	eorsne	lr, r8, #3620864	; 0x374000
   3c250:			; <UNDEFINED> instruction: 0xf0146970
   3c254:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3c258:	ldrhi	pc, [pc]	; 3c260 <ASN1_generate_nconf@plt+0x21cc0>
   3c25c:			; <UNDEFINED> instruction: 0xf0002c00
   3c260:	stmdals	sp, {r1, r2, r4, r5, r9, pc}
   3c264:	mcrr	7, 13, pc, r0, cr13	; <UNPREDICTABLE>
   3c268:	stmdacs	r0, {r4, r5, r6, r9, sl, sp, lr}
   3c26c:			; <UNDEFINED> instruction: 0x81a6f000
   3c270:	ldrvs	pc, [ip, #-2271]	; 0xfffff721
   3c274:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   3c278:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   3c27c:			; <UNDEFINED> instruction: 0xf7da6870
   3c280:	blls	576dc0 <ASN1_generate_nconf@plt+0x55c820>
   3c284:			; <UNDEFINED> instruction: 0xf0402b00
   3c288:			; <UNDEFINED> instruction: 0xf8df858d
   3c28c:	ldrbtmi	r3, [fp], #-1292	; 0xfffffaf4
   3c290:	ldrdlt	r6, [r0, #232]!	; 0xe8
   3c294:	stmda	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c298:	strtcc	pc, [r8], #2271	; 0x8df
   3c29c:	vtst.8	d2, d0, d15
   3c2a0:	ldmpl	fp!, {r1, r5, r7, r8, sl, pc}^
   3c2a4:	ldrbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3c2a8:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3c2ac:	movwls	r4, #54398	; 0xd47e
   3c2b0:	mrcvs	4, 3, r4, cr0, cr9, {3}
   3c2b4:	b	fecfa230 <ASN1_generate_nconf@plt+0xfecdfc90>
   3c2b8:	stmdacs	r0, {r0, r2, r3, r8, r9, fp, ip, pc}
   3c2bc:	strhi	pc, [r7]
   3c2c0:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   3c2c4:	ldmdavs	r8, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr}
   3c2c8:			; <UNDEFINED> instruction: 0xf7da4479
   3c2cc:			; <UNDEFINED> instruction: 0xf8dfeaa8
   3c2d0:	ldrdcs	r6, [r1, -r8]
   3c2d4:	mrcvs	4, 3, r4, cr0, cr14, {3}
   3c2d8:	ldmda	sl!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c2dc:	tstlt	r1, r3, asr #18
   3c2e0:			; <UNDEFINED> instruction: 0xf0136e70
   3c2e4:	blls	bbc2e0 <ASN1_generate_nconf@plt+0xba1d40>
   3c2e8:			; <UNDEFINED> instruction: 0xf0402b00
   3c2ec:			; <UNDEFINED> instruction: 0xf8df8512
   3c2f0:	ldrbtmi	r3, [fp], #-1212	; 0xfffffb44
   3c2f4:	blls	ad7c5c <ASN1_generate_nconf@plt+0xabd6bc>
   3c2f8:			; <UNDEFINED> instruction: 0xf0402b00
   3c2fc:	blls	81d710 <ASN1_generate_nconf@plt+0x803170>
   3c300:			; <UNDEFINED> instruction: 0xf0002b00
   3c304:			; <UNDEFINED> instruction: 0xf7fe84f8
   3c308:			; <UNDEFINED> instruction: 0xf8dffc4b
   3c30c:	ldrbtmi	r3, [fp], #-1188	; 0xfffffb5c
   3c310:	bcs	57180 <ASN1_generate_nconf@plt+0x3cbe0>
   3c314:	strbthi	pc, [r6], #64	; 0x40	; <UNPREDICTABLE>
   3c318:	ldrvs	pc, [r8], #2271	; 0x8df
   3c31c:			; <UNDEFINED> instruction: 0x232be9dd
   3c320:	ldmdbls	lr, {r1, r2, r3, r4, r5, r6, sl, lr}
   3c324:	bls	aa0b2c <ASN1_generate_nconf@plt+0xa8658c>
   3c328:			; <UNDEFINED> instruction: 0xf00e6e70
   3c32c:	stmdacs	r0, {r0, r1, r8, fp, ip, sp, lr, pc}
   3c330:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
   3c334:	teqlt	fp, r5, lsl fp
   3c338:	bne	fe477ba0 <ASN1_generate_nconf@plt+0xfe45d600>
   3c33c:			; <UNDEFINED> instruction: 0xf7dc6e70
   3c340:	stmdacs	r0, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
   3c344:	ldrhi	pc, [r4, #-0]!
   3c348:	strbtvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3c34c:	stmdbls	r8, {r9, sp}
   3c350:	mrcvs	4, 3, r4, cr0, cr14, {3}
   3c354:	blx	1a783ae <ASN1_generate_nconf@plt+0x1a5de0e>
   3c358:	bne	477bc0 <ASN1_generate_nconf@plt+0x45d620>
   3c35c:			; <UNDEFINED> instruction: 0x46586e72
   3c360:	blx	1783ba <ASN1_generate_nconf@plt+0x15de1a>
   3c364:			; <UNDEFINED> instruction: 0xf0002800
   3c368:	blls	145c780 <ASN1_generate_nconf@plt+0x14421e0>
   3c36c:			; <UNDEFINED> instruction: 0xf8dfb14b
   3c370:	bge	14494a8 <ASN1_generate_nconf@plt+0x142ef08>
   3c374:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3c378:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3c37c:			; <UNDEFINED> instruction: 0xf7db6958
   3c380:	blls	14f8070 <ASN1_generate_nconf@plt+0x14ddad0>
   3c384:			; <UNDEFINED> instruction: 0xf8dfb14b
   3c388:	bge	14c9480 <ASN1_generate_nconf@plt+0x14aeee0>
   3c38c:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3c390:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3c394:			; <UNDEFINED> instruction: 0xf7dc6958
   3c398:	blls	ef7f08 <ASN1_generate_nconf@plt+0xedd968>
   3c39c:			; <UNDEFINED> instruction: 0xf0402b00
   3c3a0:	stmdals	r5!, {r1, r2, r3, r5, r6, r9, pc}
   3c3a4:			; <UNDEFINED> instruction: 0xf0002800
   3c3a8:			; <UNDEFINED> instruction: 0xf7fe84d7
   3c3ac:			; <UNDEFINED> instruction: 0xf8dffd89
   3c3b0:	ldrbtmi	r6, [lr], #-1052	; 0xfffffbe4
   3c3b4:	ldmdavs	r0!, {r0, r7, r9, sl, lr}^
   3c3b8:	svceq	0x0000f1b9
   3c3bc:	ldrbthi	pc, [fp], #-0	; <UNPREDICTABLE>
   3c3c0:	strne	pc, [ip], #-2271	; 0xfffff721
   3c3c4:			; <UNDEFINED> instruction: 0xf7da4479
   3c3c8:	movwcs	lr, #2602	; 0xa2a
   3c3cc:	tstcs	fp, sl, lsl r6
   3c3d0:			; <UNDEFINED> instruction: 0xf7dd6870
   3c3d4:	ldmdbvs	r0!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
   3c3d8:	andcs	r4, r0, #78643200	; 0x4b00000
   3c3dc:			; <UNDEFINED> instruction: 0xf7db2103
   3c3e0:	stmdacs	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
   3c3e4:	strbthi	pc, [r2], #-0	; <UNPREDICTABLE>
   3c3e8:	ldrbtmi	r4, [lr], #-3834	; 0xfffff106
   3c3ec:	blcs	57dc0 <ASN1_generate_nconf@plt+0x3d820>
   3c3f0:	subhi	pc, r2, #0
   3c3f4:	blcs	63090 <ASN1_generate_nconf@plt+0x48af0>
   3c3f8:	andshi	pc, sl, #0
   3c3fc:	svceq	0x0000f1b9
   3c400:	eorhi	pc, lr, #64	; 0x40
   3c404:			; <UNDEFINED> instruction: 0x464b48f4
   3c408:	cmncs	r6, r1, lsl #4
   3c40c:	mcrvs	4, 2, r4, cr0, cr8, {3}
   3c410:	b	16fa384 <ASN1_generate_nconf@plt+0x16dfde4>
   3c414:	blmi	ff334cdc <ASN1_generate_nconf@plt+0xff31a73c>
   3c418:	ldmpl	fp!, {r4, r5, r6, r7, r8, fp, lr}^
   3c41c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3c420:			; <UNDEFINED> instruction: 0xf7da9307
   3c424:	blls	236c1c <ASN1_generate_nconf@plt+0x21c67c>
   3c428:	stmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c42c:	ldmdbls	r1, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   3c430:	movweq	pc, #4515	; 0x11a3	; <UNPREDICTABLE>
   3c434:			; <UNDEFINED> instruction: 0xf383fab3
   3c438:	teqls	pc, #1490944	; 0x16c000
   3c43c:	svclt	0x000c2901
   3c440:			; <UNDEFINED> instruction: 0xf0032300
   3c444:	blcs	3d050 <ASN1_generate_nconf@plt+0x22ab0>
   3c448:	ldmge	r4!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   3c44c:	blmi	fef8ebe4 <ASN1_generate_nconf@plt+0xfef74644>
   3c450:			; <UNDEFINED> instruction: 0xf7ff4479
   3c454:	blmi	fef2b3e4 <ASN1_generate_nconf@plt+0xfef10e44>
   3c458:	andcs	r4, r7, r2, lsl #12
   3c45c:	stmibmi	r1!, {r3, r4, ip, pc}^
   3c460:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3c464:			; <UNDEFINED> instruction: 0xf7da6818
   3c468:			; <UNDEFINED> instruction: 0xf7fee9da
   3c46c:	blmi	fedac298 <ASN1_generate_nconf@plt+0xfed91cf8>
   3c470:	andcs	r4, r5, r2, lsl #12
   3c474:	ldmibmi	ip, {r3, r4, ip, pc}^
   3c478:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3c47c:			; <UNDEFINED> instruction: 0xf7da6818
   3c480:			; <UNDEFINED> instruction: 0xf7fee9ce
   3c484:	ldmibmi	r9, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}^
   3c488:	blmi	febc5490 <ASN1_generate_nconf@plt+0xfebaaef0>
   3c48c:			; <UNDEFINED> instruction: 0xf7fe4479
   3c490:			; <UNDEFINED> instruction: 0xf7dbbf95
   3c494:	vmls.f64	d14, d8, d6
   3c498:	stmdacs	r0, {r4, r9, fp}
   3c49c:	ldmdbge	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   3c4a0:	stmdblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c4a4:			; <UNDEFINED> instruction: 0x460449d2
   3c4a8:	ldrbtmi	r4, [r9], #-2982	; 0xfffff45a
   3c4ac:	bllt	fedba4b0 <ASN1_generate_nconf@plt+0xfed9ff10>
   3c4b0:	blmi	fe94ebf8 <ASN1_generate_nconf@plt+0xfe934658>
   3c4b4:			; <UNDEFINED> instruction: 0xf7ff4479
   3c4b8:	ldmib	sp, {r4, r5, r7, r8, r9, fp, ip, sp, pc}^
   3c4bc:	stmibmi	lr, {r1, r3, ip, sp}^
   3c4c0:	ldrbtmi	r9, [r9], #-2585	; 0xfffff5e7
   3c4c4:	mrsls	r9, SP_irq
   3c4c8:	stmdbls	r9, {r0, r1, r2, r6, r8, r9, fp, ip, pc}^
   3c4cc:			; <UNDEFINED> instruction: 0xf9ccf010
   3c4d0:	stmdacs	r0, {r2, r3, ip, pc}
   3c4d4:	adchi	pc, fp, r0
   3c4d8:	ldmdals	sl, {r3, r6, r7, r9, fp, lr}
   3c4dc:	ldrbtmi	r9, [sl], #-2376	; 0xfffff6b8
   3c4e0:			; <UNDEFINED> instruction: 0xf832f010
   3c4e4:	stmdacs	r0, {r1, r7, r9, sl, lr}
   3c4e8:	rscshi	pc, r6, r0
   3c4ec:	cmnlt	r3, r8, lsr #22
   3c4f0:	stmdbge	r4, {r0, r1, r6, r7, sl, fp, lr}^
   3c4f4:	vadd.i8	d25, d8, d24
   3c4f8:	ldrbtmi	r0, [ip], #-517	; 0xfffffdfb
   3c4fc:	strls	r9, [r0], #-2841	; 0xfffff4e7
   3c500:	ldc2l	0, cr15, [ip], {16}
   3c504:			; <UNDEFINED> instruction: 0xf0002800
   3c508:	mrrcls	0, 15, r8, r4, cr4
   3c50c:	cfstrscs	mvf9, [r0], {11}
   3c510:	cfldrdge	mvd15, [r0, #-252]!	; 0xffffff04
   3c514:	andcs	r9, r0, #10240	; 0x2800
   3c518:	ldmdals	r6, {r1, r3, r4, r5, r7, r8, fp, lr}
   3c51c:	movwls	r4, #1145	; 0x479
   3c520:	blls	122092c <ASN1_generate_nconf@plt+0x120638c>
   3c524:			; <UNDEFINED> instruction: 0xf0109949
   3c528:	mulls	fp, pc, r9	; <UNPREDICTABLE>
   3c52c:			; <UNDEFINED> instruction: 0xf0002800
   3c530:	bmi	fed9c780 <ASN1_generate_nconf@plt+0xfed821e0>
   3c534:	stmdbls	r8, {r0, r1, r3, r4, fp, ip, pc}^
   3c538:			; <UNDEFINED> instruction: 0xf010447a
   3c53c:	strmi	pc, [r4], -r5, lsl #16
   3c540:			; <UNDEFINED> instruction: 0xf47f2800
   3c544:	blmi	2027aa8 <ASN1_generate_nconf@plt+0x200d508>
   3c548:	strcs	r9, [r1], -r9, lsl #8
   3c54c:	strmi	lr, [r7], #-2509	; 0xfffff633
   3c550:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3c554:	svc	0x008ef7dd
   3c558:	ldcllt	7, cr15, [r6, #1016]	; 0x3f8
   3c55c:	movwcs	r4, #2219	; 0x8ab
   3c560:	cmncs	ip, r0, lsl sl
   3c564:	stmdbvs	r0, {r3, r4, r5, r6, sl, lr}^
   3c568:	stmib	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c56c:			; <UNDEFINED> instruction: 0xf47f2800
   3c570:			; <UNDEFINED> instruction: 0x2601addd
   3c574:	stcllt	7, cr15, [r8, #1016]	; 0x3f8
   3c578:			; <UNDEFINED> instruction: 0x26014b72
   3c57c:	ldmpl	sp!, {r2, r5, r7, r8, fp, lr}^
   3c580:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3c584:	stmda	sl!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c588:			; <UNDEFINED> instruction: 0xf7dd6828
   3c58c:	movwcs	lr, #3956	; 0xf74
   3c590:	ldrmi	r9, [sp], -r9, lsl #16
   3c594:			; <UNDEFINED> instruction: 0xf7dc9309
   3c598:	strls	lr, [r7, #-3756]	; 0xfffff154
   3c59c:	ldclt	7, cr15, [r4, #1016]!	; 0x3f8
   3c5a0:	movwls	r9, #39687	; 0x9b07
   3c5a4:	blls	2b5bc4 <ASN1_generate_nconf@plt+0x29b624>
   3c5a8:	movwls	r2, #30209	; 0x7601
   3c5ac:			; <UNDEFINED> instruction: 0xf7fe9308
   3c5b0:	ldmdbvs	r0!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, pc}^
   3c5b4:			; <UNDEFINED> instruction: 0xf0144619
   3c5b8:	ldr	pc, [sl, #2713]	; 0xa99
   3c5bc:	strcs	r4, [r1], -r1, ror #22
   3c5c0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3c5c4:	svc	0x0056f7dd
   3c5c8:	ldclt	7, cr15, [lr, #1016]	; 0x3f8
   3c5cc:	tstlt	r3, r3, lsr r9
   3c5d0:	blcs	570a4 <ASN1_generate_nconf@plt+0x3cb04>
   3c5d4:	vhadd.s8	<illegal reg q14.5>, q4, q12
   3c5d8:			; <UNDEFINED> instruction: 0xf00f0001
   3c5dc:	blmi	fe3bbfd0 <ASN1_generate_nconf@plt+0xfe3a1a30>
   3c5e0:	subsvs	r4, r8, fp, ror r4
   3c5e4:	blmi	1635ba0 <ASN1_generate_nconf@plt+0x161b600>
   3c5e8:	andls	r2, r7, r1, lsl #12
   3c5ec:	ldmpl	sp!, {r3, ip, pc}^
   3c5f0:	stmdavs	r8!, {r0, r3, r7, r8, fp, lr}
   3c5f4:			; <UNDEFINED> instruction: 0xf7da4479
   3c5f8:	stmdavs	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3c5fc:	svc	0x003af7dd
   3c600:	stclt	7, cr15, [r2, #1016]	; 0x3f8
   3c604:	movwcs	r4, #2181	; 0x885
   3c608:	cmncs	fp, lr, lsl #20
   3c60c:	stmdbvs	r0, {r3, r4, r5, r6, sl, lr}^
   3c610:	ldmdb	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c614:			; <UNDEFINED> instruction: 0xf47f2800
   3c618:	str	sl, [sl, r5, lsl #27]!
   3c61c:	strcs	r4, [r1], -r9, asr #22
   3c620:	ldmpl	fp!, {r0, r1, r2, ip, pc}^
   3c624:			; <UNDEFINED> instruction: 0xf7dd6818
   3c628:			; <UNDEFINED> instruction: 0xf7feef26
   3c62c:	ldcls	13, cr11, [r9], {109}	; 0x6d
   3c630:	blmi	1145e3c <ASN1_generate_nconf@plt+0x112b89c>
   3c634:	strtmi	r9, [r2], r7, lsl #8
   3c638:	strls	r9, [r8], #-1035	; 0xfffffbf5
   3c63c:	strls	r5, [r9], #-2299	; 0xfffff705
   3c640:			; <UNDEFINED> instruction: 0xf7dd6818
   3c644:			; <UNDEFINED> instruction: 0xf7feef18
   3c648:	ldmdbmi	r5!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, pc}^
   3c64c:	blmi	f8de64 <ASN1_generate_nconf@plt+0xf738c4>
   3c650:			; <UNDEFINED> instruction: 0xf7ff4479
   3c654:	blmi	f2b1e4 <ASN1_generate_nconf@plt+0xf10c44>
   3c658:	ldrb	r4, [r5, -r4, lsl #12]!
   3c65c:	ldc	7, cr15, [r0, #-880]	; 0xfffffc90
   3c660:			; <UNDEFINED> instruction: 0x26014970
   3c664:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   3c668:			; <UNDEFINED> instruction: 0xf7da930d
   3c66c:	blls	3b69d4 <ASN1_generate_nconf@plt+0x39c434>
   3c670:			; <UNDEFINED> instruction: 0xf7dd6818
   3c674:			; <UNDEFINED> instruction: 0xf7feef00
   3c678:	ldmpl	fp!, {r0, r1, r2, r6, r8, sl, fp, ip, sp, pc}^
   3c67c:	ldmdavs	r8, {r1, r3, r5, r6, r8, fp, lr}
   3c680:	movwls	r4, #58489	; 0xe479
   3c684:	stmia	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c688:	ldrb	r9, [ip, #-2830]	; 0xfffff4f2
   3c68c:	blmi	b8ec30 <ASN1_generate_nconf@plt+0xb74690>
   3c690:	ldrbtmi	r9, [r9], #-2606	; 0xfffff5d2
   3c694:			; <UNDEFINED> instruction: 0x260158fd
   3c698:			; <UNDEFINED> instruction: 0xf7da6828
   3c69c:	stmdavs	r8!, {r6, r7, fp, sp, lr, pc}
   3c6a0:	mcr	7, 7, pc, cr8, cr13, {6}	; <UNPREDICTABLE>
   3c6a4:	ldclt	7, cr15, [r0, #-1016]!	; 0xfffffc08
   3c6a8:	svc	0x00c2f7da
   3c6ac:	ldc	7, cr15, [sl], #-876	; 0xfffffc94
   3c6b0:	ldrshtvs	r6, [r0], #-163	; 0xffffff5d
   3c6b4:			; <UNDEFINED> instruction: 0xf43f2b00
   3c6b8:	blvs	d27ad0 <ASN1_generate_nconf@plt+0xd0d530>
   3c6bc:			; <UNDEFINED> instruction: 0xf47f2b00
   3c6c0:	vadd.f32	d26, d8, d0
   3c6c4:			; <UNDEFINED> instruction: 0xf00f0001
   3c6c8:	teqvs	r0, #5, 28	; 0x50	; <UNPREDICTABLE>
   3c6cc:	mrcvs	4, 3, lr, cr3, cr9, {7}
   3c6d0:			; <UNDEFINED> instruction: 0xf43f2b00
   3c6d4:	strb	sl, [fp, #3658]	; 0xe4a
   3c6d8:			; <UNDEFINED> instruction: 0x26019c19
   3c6dc:	strls	r4, [r7], #-2841	; 0xfffff4e7
   3c6e0:	stmib	sp, {r0, r1, r3, sl, ip, pc}^
   3c6e4:	ldmpl	fp!, {r3, sl, lr}^
   3c6e8:			; <UNDEFINED> instruction: 0xf7dd6818
   3c6ec:			; <UNDEFINED> instruction: 0xf7feeec4
   3c6f0:	ldcls	13, cr11, [r9], {11}
   3c6f4:	strls	r2, [r7], #-1537	; 0xfffff9ff
   3c6f8:	stmib	sp, {r0, r1, r3, sl, ip, pc}^
   3c6fc:			; <UNDEFINED> instruction: 0xf7fe4408
   3c700:	svclt	0x0000bd03
   3c704:	andeq	r4, r4, r6, lsr #25
   3c708:	andeq	r4, r4, sl, lsl #25
   3c70c:	andeq	r4, r4, lr, asr #24
   3c710:	muleq	r4, r4, sl
   3c714:	andeq	r7, r1, r0, ror r2
   3c718:	andeq	sl, r4, sl, ror sl
   3c71c:	andeq	sl, r4, ip, asr sl
   3c720:	andeq	sl, r4, lr, asr #20
   3c724:	andeq	sl, r4, r0, asr #20
   3c728:	andeq	sl, r4, sl, lsr #20
   3c72c:	andeq	sl, r4, sl, lsl sl
   3c730:	andeq	sl, r4, ip, lsl #20
   3c734:	strdeq	sl, [r4], -r6
   3c738:	andeq	sl, r4, r8, ror #19
   3c73c:	ldrdeq	sl, [r4], -sl	; <UNPREDICTABLE>
   3c740:	andeq	r4, r2, lr, lsr #19
   3c744:	andeq	r1, r0, r0, lsr #11
   3c748:	andeq	r1, r2, r2, lsl #5
   3c74c:	andeq	r4, r2, r4, asr #19
   3c750:	andeq	r4, r2, r4, lsl #19
   3c754:	andeq	r4, r2, sl, lsr #19
   3c758:	andeq	sl, r4, r8, lsr #16
   3c75c:	andeq	sl, r4, sl, lsl #16
   3c760:	andeq	sl, r4, r4, ror #15
   3c764:			; <UNDEFINED> instruction: 0x0004a7b0
   3c768:	muleq	r4, r2, r7
   3c76c:			; <UNDEFINED> instruction: 0xffffe9e7
   3c770:	andeq	r4, r2, sl, ror #18
   3c774:	andeq	sl, r4, sl, ror #14
   3c778:	andeq	sl, r4, r2, asr r7
   3c77c:	andeq	sl, r4, r0, lsr r7
   3c780:	andeq	sl, r4, r2, lsl #14
   3c784:	strdeq	sl, [r4], -r0
   3c788:	ldrdeq	sl, [r4], -sl	; <UNPREDICTABLE>
   3c78c:	andeq	sl, r4, sl, lsr #13
   3c790:	andeq	sl, r4, r8, ror #12
   3c794:	andeq	r4, r2, r2, ror r8
   3c798:	andeq	sl, r4, r2, asr r6
   3c79c:	andeq	sl, r4, r4, lsr r6
   3c7a0:			; <UNDEFINED> instruction: 0xffffe889
   3c7a4:	andeq	r4, r2, ip, lsl #16
   3c7a8:	andeq	sl, r4, ip, lsl #12
   3c7ac:	andeq	sl, r4, lr, ror #11
   3c7b0:	ldrdeq	sl, [r4], -r2
   3c7b4:	andeq	sl, r4, r0, asr #11
   3c7b8:	muleq	r4, r0, r5
   3c7bc:	andeq	sl, r4, r8, ror #10
   3c7c0:			; <UNDEFINED> instruction: 0xffffbdbb
   3c7c4:	andeq	sl, r4, r0, asr r5
   3c7c8:			; <UNDEFINED> instruction: 0xffffe6b7
   3c7cc:	andeq	sl, r4, lr, lsr #10
   3c7d0:	andeq	r4, r2, ip, asr #14
   3c7d4:	strdeq	sl, [r4], -r6
   3c7d8:	ldrdeq	sl, [r4], -r4
   3c7dc:	andeq	r0, r2, r4, asr #30
   3c7e0:	andeq	r1, r2, r0, lsr #32
   3c7e4:	ldrdeq	r4, [r2], -lr
   3c7e8:	andeq	r5, r2, r2, asr #10
   3c7ec:	andeq	r4, r2, r0, ror r4
   3c7f0:	muleq	r1, sl, r4
   3c7f4:	andeq	r4, r2, ip, lsl r4
   3c7f8:	andeq	r4, r2, r6, asr #9
   3c7fc:	andeq	r4, r2, lr, asr #9
   3c800:	andeq	r4, r2, sl, asr #9
   3c804:	andeq	r4, r2, r4, asr #9
   3c808:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   3c80c:	andeq	sl, r4, ip, ror r3
   3c810:			; <UNDEFINED> instruction: 0x00020fb4
   3c814:	andeq	sl, r4, r0, lsl #6
   3c818:	andeq	r0, r2, ip, lsr #30
   3c81c:	ldrdeq	sl, [r4], -r4
   3c820:	andeq	r4, r2, r0, lsr #4
   3c824:	andeq	r4, r2, r2, asr r4
   3c828:	strdeq	r4, [r2], -r0
   3c82c:			; <UNDEFINED> instruction: 0x00020eb6
   3c830:			; <UNDEFINED> instruction: 0xf7fe981b
   3c834:	andls	pc, sp, r5, asr #22
   3c838:			; <UNDEFINED> instruction: 0xf43f2800
   3c83c:			; <UNDEFINED> instruction: 0xf8dfaddf
   3c840:	ldmdavs	r0!, {r2, r3, r4, r5, r7, r8, sl, ip}^
   3c844:			; <UNDEFINED> instruction: 0xf7d94479
   3c848:	blls	9b87f8 <ASN1_generate_nconf@plt+0x99e258>
   3c84c:	ldmdavs	r0!, {r0, r1, r3, r8, sp}^
   3c850:			; <UNDEFINED> instruction: 0xf7dd461a
   3c854:			; <UNDEFINED> instruction: 0x4648ea7e
   3c858:	mrc	7, 0, APSR_nzcv, cr8, cr12, {6}
   3c85c:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   3c860:	ldreq	pc, [ip, #2271]	; 0x8df
   3c864:	andcs	r4, r0, #78643200	; 0x4b00000
   3c868:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
   3c86c:			; <UNDEFINED> instruction: 0xf7db6e40
   3c870:	stmdacs	r0, {r2, r3, r5, fp, sp, lr, pc}
   3c874:	andhi	pc, sl, #0
   3c878:			; <UNDEFINED> instruction: 0xf7dc4648
   3c87c:			; <UNDEFINED> instruction: 0xf8dfee08
   3c880:	ldrbmi	r6, [r1], -r4, lsl #11
   3c884:	ldrbtmi	r9, [lr], #-2852	; 0xfffff4dc
   3c888:	movwls	r9, #2572	; 0xa0c
   3c88c:	ldmdbvs	r0!, {r2, r6, r8, r9, fp, ip, pc}^
   3c890:	mrc2	0, 6, pc, cr2, cr2, {0}
   3c894:			; <UNDEFINED> instruction: 0xf43f2800
   3c898:	blls	ce8250 <ASN1_generate_nconf@plt+0xccdcb0>
   3c89c:	ldmdbvs	r0!, {r0, r1, r4, r5, r8, ip, sp, pc}^
   3c8a0:			; <UNDEFINED> instruction: 0xf7d94619
   3c8a4:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3c8a8:	mcrge	4, 4, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
   3c8ac:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   3c8b0:	mrcvs	4, 2, r4, cr8, cr11, {3}
   3c8b4:	blls	968ddc <ASN1_generate_nconf@plt+0x94e83c>
   3c8b8:	bls	30e144 <ASN1_generate_nconf@plt+0x2f3ba4>
   3c8bc:	movwcs	r9, #768	; 0x300
   3c8c0:	mrc2	0, 5, pc, cr10, cr2, {0}
   3c8c4:			; <UNDEFINED> instruction: 0xf43f2800
   3c8c8:	blls	228220 <ASN1_generate_nconf@plt+0x20dc80>
   3c8cc:			; <UNDEFINED> instruction: 0xf8dfb16b
   3c8d0:	blls	93ddc8 <ASN1_generate_nconf@plt+0x923828>
   3c8d4:	bls	28dabc <ASN1_generate_nconf@plt+0x27351c>
   3c8d8:	movwls	r9, #2311	; 0x907
   3c8dc:	stmdbvs	r0, {r0, r2, r6, r8, r9, fp, ip, pc}^
   3c8e0:	mcr2	0, 5, pc, cr10, cr2, {0}	; <UNPREDICTABLE>
   3c8e4:			; <UNDEFINED> instruction: 0xf43f2800
   3c8e8:	blls	d28200 <ASN1_generate_nconf@plt+0xd0dc60>
   3c8ec:			; <UNDEFINED> instruction: 0xf0402b00
   3c8f0:			; <UNDEFINED> instruction: 0xf8df823f
   3c8f4:	ldrbtmi	r3, [fp], #-1308	; 0xfffffae4
   3c8f8:			; <UNDEFINED> instruction: 0xb1626e9a
   3c8fc:	bcs	5736c <ASN1_generate_nconf@plt+0x3cdcc>
   3c900:	eorshi	pc, r0, #64	; 0x40
   3c904:	strcc	pc, [ip, #-2271]	; 0xfffff721
   3c908:	strne	pc, [ip, #-2271]	; 0xfffff721
   3c90c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3c910:			; <UNDEFINED> instruction: 0xf7da6958
   3c914:			; <UNDEFINED> instruction: 0xf8dfed58
   3c918:	ldmdbls	sp!, {r2, r8, sl, ip, pc}
   3c91c:			; <UNDEFINED> instruction: 0xf8d944f9
   3c920:			; <UNDEFINED> instruction: 0xf7dd0014
   3c924:	stmdacs	r0, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
   3c928:	andshi	pc, r1, #0
   3c92c:			; <UNDEFINED> instruction: 0xf0002d00
   3c930:			; <UNDEFINED> instruction: 0xf8df8203
   3c934:	strtmi	r1, [r8], -ip, ror #9
   3c938:			; <UNDEFINED> instruction: 0xf7db4479
   3c93c:	strmi	lr, [r6], -r2, asr #18
   3c940:			; <UNDEFINED> instruction: 0xf0002800
   3c944:	movwcs	r8, #500	; 0x1f4
   3c948:			; <UNDEFINED> instruction: 0x4619461a
   3c94c:	stmia	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c950:	ldrtmi	r4, [r0], -r3, lsl #12
   3c954:	rsbscc	pc, r4, r9, asr #17
   3c958:	b	87a8d4 <ASN1_generate_nconf@plt+0x860334>
   3c95c:	ldrsbtcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   3c960:			; <UNDEFINED> instruction: 0xf0002b00
   3c964:			; <UNDEFINED> instruction: 0xf8df81df
   3c968:			; <UNDEFINED> instruction: 0xf8df34bc
   3c96c:	ldrbtmi	r1, [fp], #-1212	; 0xfffffb44
   3c970:	ldmdbvs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   3c974:	mcrr	7, 13, pc, lr, cr10	; <UNPREDICTABLE>
   3c978:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   3c97c:			; <UNDEFINED> instruction: 0xf8dfad4f
   3c980:	ldmdbls	r8, {r4, r5, r7, sl, sp, lr}
   3c984:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   3c988:	ldmdbvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   3c98c:			; <UNDEFINED> instruction: 0xf7dd464a
   3c990:	ldmdbvs	r0!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}^
   3c994:	andcs	r4, r4, #42991616	; 0x2900000
   3c998:	svc	0x0088f7dc
   3c99c:			; <UNDEFINED> instruction: 0xf0002800
   3c9a0:			; <UNDEFINED> instruction: 0xf8df8166
   3c9a4:	ldmdbvs	r0!, {r4, r7, sl, ip, sp}^
   3c9a8:			; <UNDEFINED> instruction: 0xf7dd58f9
   3c9ac:			; <UNDEFINED> instruction: 0xf8dfec74
   3c9b0:	ldmdbvs	r0!, {r3, r7, sl, ip, sp}^
   3c9b4:			; <UNDEFINED> instruction: 0xf7dd58f9
   3c9b8:			; <UNDEFINED> instruction: 0xf8dfeae4
   3c9bc:	ldmdbvs	r0!, {r7, sl, ip, sp}^
   3c9c0:			; <UNDEFINED> instruction: 0xf7da58f9
   3c9c4:			; <UNDEFINED> instruction: 0xf8dfe8fa
   3c9c8:	ldmdbvs	r0!, {r3, r4, r5, r6, sl, ip, sp}^
   3c9cc:			; <UNDEFINED> instruction: 0xf7db58f9
   3c9d0:	vaddvs.f64	d30, d16, d8
   3c9d4:	ldmdbls	r8, {r3, r4, r5, r8, r9, ip, sp, pc}
   3c9d8:			; <UNDEFINED> instruction: 0xf7dd464a
   3c9dc:	cdpvs	13, 7, cr14, cr0, cr8, {1}
   3c9e0:	andcs	r4, r4, #42991616	; 0x2900000
   3c9e4:	svc	0x0062f7dc
   3c9e8:			; <UNDEFINED> instruction: 0xf0002800
   3c9ec:			; <UNDEFINED> instruction: 0xf8df81d1
   3c9f0:	teqcs	r5, r4, asr r4
   3c9f4:	ldrbtmi	r6, [sp], #-2163	; 0xfffff78d
   3c9f8:			; <UNDEFINED> instruction: 0x462a6e70
   3c9fc:			; <UNDEFINED> instruction: 0xf7db9355
   3ca00:	blge	1577688 <ASN1_generate_nconf@plt+0x155d0e8>
   3ca04:	teqcs	r6, r0, lsl #4
   3ca08:	movwls	r6, #56944	; 0xde70
   3ca0c:	svc	0x005cf7da
   3ca10:	teqcs	r5, sl, lsr #12
   3ca14:			; <UNDEFINED> instruction: 0xf7db6970
   3ca18:	blls	3b7670 <ASN1_generate_nconf@plt+0x39d0d0>
   3ca1c:	andcs	r6, r0, #112, 18	; 0x1c0000
   3ca20:			; <UNDEFINED> instruction: 0xf7da2136
   3ca24:	mcrls	15, 1, lr, cr6, cr2, {2}
   3ca28:			; <UNDEFINED> instruction: 0xf0002e00
   3ca2c:	ldmdals	r0!, {r0, r1, r2, r8, pc}
   3ca30:	bl	fef7a9a8 <ASN1_generate_nconf@plt+0xfef60408>
   3ca34:	ldrpl	pc, [r0], #-2271	; 0xfffff721
   3ca38:	movwcs	r4, #1585	; 0x631
   3ca3c:	strtvs	r4, [fp], #1149	; 0x47d
   3ca40:	strbtvs	r6, [r8], #-1067	; 0xfffffbd5
   3ca44:	bl	9fa9c0 <ASN1_generate_nconf@plt+0x9e0420>
   3ca48:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3ca4c:	rschi	pc, fp, r0, asr #32
   3ca50:	strbmi	r4, [sl], -r1, lsl #12
   3ca54:			; <UNDEFINED> instruction: 0xf7dd6968
   3ca58:			; <UNDEFINED> instruction: 0xf105ecea
   3ca5c:	stmdbvs	r8!, {r6, r8}^
   3ca60:	ldc	7, cr15, [r6], {220}	; 0xdc
   3ca64:	stmdbvs	r8!, {r0, r3, r4, r5, r6, r7, r8, fp, lr}^
   3ca68:			; <UNDEFINED> instruction: 0xf7dc4479
   3ca6c:	blls	4f7e54 <ASN1_generate_nconf@plt+0x4dd8b4>
   3ca70:			; <UNDEFINED> instruction: 0xf0402b00
   3ca74:	ldclmi	0, cr8, [r6, #712]!	; 0x2c8
   3ca78:	ldrbtmi	r9, [sp], #-2366	; 0xfffff6c2
   3ca7c:			; <UNDEFINED> instruction: 0xf0146968
   3ca80:	stmdacs	r0, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
   3ca84:	blge	1079c84 <ASN1_generate_nconf@plt+0x105f6e4>
   3ca88:			; <UNDEFINED> instruction: 0x460b9913
   3ca8c:	andle	r3, r2, r1, lsl #6
   3ca90:			; <UNDEFINED> instruction: 0xf7da6968
   3ca94:	ldmdbls	r1!, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   3ca98:	movwcc	r4, #5643	; 0x160b
   3ca9c:	blmi	ffbb0ab4 <ASN1_generate_nconf@plt+0xffb96514>
   3caa0:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3caa4:	ldmda	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3caa8:	blcs	63720 <ASN1_generate_nconf@plt+0x49180>
   3caac:	addshi	pc, r2, r0, asr #32
   3cab0:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
   3cab4:	blcs	58028 <ASN1_generate_nconf@plt+0x3da88>
   3cab8:	addhi	pc, r9, r0, asr #32
   3cabc:	ldrbtmi	r4, [lr], #-3815	; 0xfffff119
   3cac0:	svceq	0x0000f1b8
   3cac4:	blls	1030adc <ASN1_generate_nconf@plt+0x101653c>
   3cac8:	stmdals	sp, {r0, r1, r4, r8, ip, sp, pc}^
   3cacc:	ldc	7, cr15, [sl], #-876	; 0xfffffc94
   3cad0:	smlattcs	r0, r3, sp, r4
   3cad4:	ldrbtmi	r9, [sp], #-2619	; 0xfffff5c5
   3cad8:	blls	40ee68 <ASN1_generate_nconf@plt+0x3f48c8>
   3cadc:	ldrbtmi	r9, [r8], #-516	; 0xfffffdfc
   3cae0:	andcc	r6, r4, sl, ror #16
   3cae4:	andls	r9, sp, #1073741824	; 0x40000000
   3cae8:	stmib	sp, {r2, r3, r4, r5, r9, fp, ip, pc}^
   3caec:	strmi	r6, [lr], -r2, lsl #4
   3caf0:	andls	r9, r0, #69632	; 0x11000
   3caf4:	andls	r9, r5, #53248	; 0xd000
   3caf8:	subne	lr, sp, #3620864	; 0x374000
   3cafc:	blx	16f8b54 <ASN1_generate_nconf@plt+0x16de5b4>
   3cb00:	stmdavs	r8!, {r0, r3, r5, r6, r8, fp, sp, lr}^
   3cb04:	blx	97aafa <ASN1_generate_nconf@plt+0x96055a>
   3cb08:	blt	ffffab08 <ASN1_generate_nconf@plt+0xfffe0568>
   3cb0c:	movwcs	r4, #2262	; 0x8d6
   3cb10:	cmncs	lr, r1, lsr #20
   3cb14:	stmdbvs	r0, {r3, r4, r5, r6, sl, lr}^
   3cb18:	mrc	7, 6, APSR_nzcv, cr6, cr10, {6}
   3cb1c:			; <UNDEFINED> instruction: 0xf47f2800
   3cb20:	ldmmi	r2, {r0, r3, r4, r6, r8, r9, fp, sp, pc}^
   3cb24:	ldmibmi	r2, {r0, r9, sl, sp}^
   3cb28:	ldmdapl	r8!, {r0, r5, r8, r9, fp, ip, pc}
   3cb2c:	bls	60dd18 <ASN1_generate_nconf@plt+0x5f3778>
   3cb30:			; <UNDEFINED> instruction: 0xf7d96800
   3cb34:			; <UNDEFINED> instruction: 0xf7feee74
   3cb38:	bls	92b6dc <ASN1_generate_nconf@plt+0x91113c>
   3cb3c:	teqcs	r4, r0, lsl #6
   3cb40:	mcr	7, 6, pc, cr2, cr10, {6}	; <UNPREDICTABLE>
   3cb44:	eorsle	r2, r6, r0, lsl #16
   3cb48:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
   3cb4c:			; <UNDEFINED> instruction: 0xf7ff6958
   3cb50:	movwcs	fp, #2873	; 0xb39
   3cb54:	addvc	pc, r0, #1325400064	; 0x4f000000
   3cb58:			; <UNDEFINED> instruction: 0xf7da2121
   3cb5c:	ldmdbvs	r0!, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
   3cb60:	bllt	b7ab64 <ASN1_generate_nconf@plt+0xb605c4>
   3cb64:	addcs	r9, r0, #31744	; 0x7c00
   3cb68:			; <UNDEFINED> instruction: 0xf7da212a
   3cb6c:			; <UNDEFINED> instruction: 0xf7ffeeae
   3cb70:	movwcs	fp, #2845	; 0xb1d
   3cb74:	ldrmi	r2, [sl], -ip, lsr #2
   3cb78:	mcr	7, 5, pc, cr6, cr10, {6}	; <UNPREDICTABLE>
   3cb7c:	bllt	5fab80 <ASN1_generate_nconf@plt+0x5e05e0>
   3cb80:	ldmpl	r9!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   3cb84:	ldmib	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cb88:			; <UNDEFINED> instruction: 0xf7ff6970
   3cb8c:	bls	8eb7a8 <ASN1_generate_nconf@plt+0x8d1208>
   3cb90:	cmncs	sp, r0, lsl #6
   3cb94:	mrc	7, 4, APSR_nzcv, cr8, cr10, {6}
   3cb98:			; <UNDEFINED> instruction: 0xf47f2800
   3cb9c:	ldmmi	r3!, {r0, r1, r2, r4, r8, r9, fp, sp, pc}
   3cba0:	ldmibmi	r6!, {r0, r9, sl, sp}
   3cba4:	ldmdapl	r8!, {r1, r5, r8, r9, fp, ip, pc}
   3cba8:	bls	60dd94 <ASN1_generate_nconf@plt+0x5f37f4>
   3cbac:			; <UNDEFINED> instruction: 0xf7d96800
   3cbb0:			; <UNDEFINED> instruction: 0xf7feee36
   3cbb4:	stmiami	sp!, {r0, r3, r5, r7, r9, fp, ip, sp, pc}
   3cbb8:	ldmibmi	r1!, {r0, r9, sl, sp}
   3cbbc:	ldmdapl	r8!, {r0, r1, r5, r8, r9, fp, ip, pc}
   3cbc0:	bls	60ddac <ASN1_generate_nconf@plt+0x5f380c>
   3cbc4:			; <UNDEFINED> instruction: 0xf7d96800
   3cbc8:			; <UNDEFINED> instruction: 0xf7feee2a
   3cbcc:			; <UNDEFINED> instruction: 0x4eadba9d
   3cbd0:			; <UNDEFINED> instruction: 0xe775447e
   3cbd4:	ldrbtmi	r4, [lr], #-3756	; 0xfffff154
   3cbd8:	stcmi	7, cr14, [ip, #456]!	; 0x1c8
   3cbdc:			; <UNDEFINED> instruction: 0xf8df213f
   3cbe0:	ldrbtmi	r9, [sp], #-688	; 0xfffffd50
   3cbe4:			; <UNDEFINED> instruction: 0x462a44f9
   3cbe8:			; <UNDEFINED> instruction: 0x0014f8d9
   3cbec:	b	a7ab60 <ASN1_generate_nconf@plt+0xa605c0>
   3cbf0:			; <UNDEFINED> instruction: 0xf8d94ba8
   3cbf4:	andcs	r0, r0, #20
   3cbf8:	hvccs	1099	; 0x44b
   3cbfc:	movwls	r3, #54024	; 0xd308
   3cc00:	mcr	7, 3, pc, cr2, cr10, {6}	; <UNPREDICTABLE>
   3cc04:	ldrdeq	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   3cc08:			; <UNDEFINED> instruction: 0xf43f2800
   3cc0c:	qasxmi	sl, sl, r4
   3cc10:			; <UNDEFINED> instruction: 0xf7db213f
   3cc14:	blls	3b7474 <ASN1_generate_nconf@plt+0x39ced4>
   3cc18:	ldrdeq	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   3cc1c:	mrscs	r2, (UNDEF: 96)
   3cc20:	mrc	7, 2, APSR_nzcv, cr2, cr10, {6}
   3cc24:	ldmmi	r1, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
   3cc28:	ldmibmi	fp, {r0, r1, r4, r5, r9, sl, lr}
   3cc2c:	ldmdapl	r8!, {r1, r2, r5, r9, fp, ip, pc}
   3cc30:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   3cc34:	ldcl	7, cr15, [r2, #868]!	; 0x364
   3cc38:	blt	19fac38 <ASN1_generate_nconf@plt+0x19e0698>
   3cc3c:	tstlt	fp, #30720	; 0x7800
   3cc40:	ldrsbtls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3cc44:	ldrbtmi	r4, [sp], #-3477	; 0xfffff26b
   3cc48:	stmdbvs	lr!, {r3, r6, r9, sl, lr}^
   3cc4c:	bl	fee7abc4 <ASN1_generate_nconf@plt+0xfee60624>
   3cc50:	ldrtmi	r4, [r0], -r1, lsl #12
   3cc54:	ldmda	ip!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cc58:			; <UNDEFINED> instruction: 0xb1ad6e6d
   3cc5c:	strcs	r4, [r1], -r8, asr #12
   3cc60:	bl	febfabd8 <ASN1_generate_nconf@plt+0xfebe0638>
   3cc64:	strtmi	r4, [r8], -r1, lsl #12
   3cc68:	ldmda	r2!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cc6c:	stmibmi	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   3cc70:	blmi	1fc647c <ASN1_generate_nconf@plt+0x1fabedc>
   3cc74:	ldmpl	sp!, {r0, r3, r4, r5, r6, sl, lr}^
   3cc78:			; <UNDEFINED> instruction: 0xf7d96828
   3cc7c:	stmdavs	r8!, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
   3cc80:	bl	ffe7abfc <ASN1_generate_nconf@plt+0xffe6065c>
   3cc84:	blt	107ac84 <ASN1_generate_nconf@plt+0x10606e4>
   3cc88:	ldrbt	r2, [r0], r1, lsl #12
   3cc8c:	strcs	r4, [r1], -r5, lsl #19
   3cc90:	ldrbtmi	r4, [r9], #-2934	; 0xfffff48a
   3cc94:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   3cc98:	stc	7, cr15, [r0], #872	; 0x368
   3cc9c:			; <UNDEFINED> instruction: 0xf7dd6828
   3cca0:	strbmi	lr, [r8], -sl, ror #23
   3cca4:	bl	ffcfac1c <ASN1_generate_nconf@plt+0xffce067c>
   3cca8:	blt	bfaca8 <ASN1_generate_nconf@plt+0xbe0708>
   3ccac:			; <UNDEFINED> instruction: 0x2601497e
   3ccb0:	ldrbtmi	r4, [r9], #-2926	; 0xfffff492
   3ccb4:	cdpmi	7, 7, cr14, cr13, cr14, {7}
   3ccb8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3ccbc:	ldrbtmi	r4, [lr], #-2428	; 0xfffff684
   3ccc0:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
   3ccc4:	stc	7, cr15, [sl, #868]!	; 0x364
   3ccc8:	strbmi	r4, [sl], -fp, asr #12
   3cccc:	tstcs	fp, r0, ror r8
   3ccd0:	ldmda	lr!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ccd4:			; <UNDEFINED> instruction: 0x464b6970
   3ccd8:	cmncs	r6, r1, lsl #4
   3ccdc:	ldcl	7, cr15, [r4, #872]!	; 0x368
   3cce0:	bllt	fe0face4 <ASN1_generate_nconf@plt+0xfe0e0744>
   3cce4:			; <UNDEFINED> instruction: 0xf44f6e58
   3cce8:	movwcs	r7, #640	; 0x280
   3ccec:			; <UNDEFINED> instruction: 0xf7da2121
   3ccf0:			; <UNDEFINED> instruction: 0xf7ffedec
   3ccf4:	blls	82b940 <ASN1_generate_nconf@plt+0x8113a0>
   3ccf8:	smlawbcs	sl, r0, r2, r2
   3ccfc:	stcl	7, cr15, [r4, #872]!	; 0x368
   3cd00:	bllt	13ad04 <ASN1_generate_nconf@plt+0x120764>
   3cd04:			; <UNDEFINED> instruction: 0x212c2300
   3cd08:			; <UNDEFINED> instruction: 0xf7da461a
   3cd0c:			; <UNDEFINED> instruction: 0xf7ffedde
   3cd10:	blmi	1a6b908 <ASN1_generate_nconf@plt+0x1a51368>
   3cd14:	ldrbtmi	r4, [fp], #-2648	; 0xfffff5a8
   3cd18:	mrcvs	8, 2, r5, cr8, cr9, {5}
   3cd1c:	stmdb	sl!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3cd20:	blt	ff9bad24 <ASN1_generate_nconf@plt+0xff9a0784>
   3cd24:	strtmi	r4, [sl], -r4, ror #18
   3cd28:	ldrbtmi	r4, [r9], #-2896	; 0xfffff4b0
   3cd2c:	stmdbmi	r3!, {r1, r4, r5, r7, sl, sp, lr, pc}^
   3cd30:	blmi	13ce5e0 <ASN1_generate_nconf@plt+0x13b4040>
   3cd34:	strt	r4, [sp], #1145	; 0x479
   3cd38:	ldrdcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   3cd3c:			; <UNDEFINED> instruction: 0xf47f2b00
   3cd40:			; <UNDEFINED> instruction: 0xf8d9ae12
   3cd44:	blcs	48f1c <ASN1_generate_nconf@plt+0x2e97c>
   3cd48:	mrcge	4, 0, APSR_nzcv, cr6, cr15, {1}
   3cd4c:	ldmdbmi	ip, {r0, r1, r3, r9, sl, sp, lr, pc}^
   3cd50:	blmi	11c655c <ASN1_generate_nconf@plt+0x11abfbc>
   3cd54:			; <UNDEFINED> instruction: 0xe78e4479
   3cd58:	blcs	639c8 <ASN1_generate_nconf@plt+0x49428>
   3cd5c:	ldrmi	sp, [r8], -fp, lsr #1
   3cd60:	bllt	93ad64 <ASN1_generate_nconf@plt+0x9207c4>
   3cd64:	ldmdavs	r8, {r0, r1, r2, r4, r6, r8, fp, lr}^
   3cd68:			; <UNDEFINED> instruction: 0xf7d94479
   3cd6c:	strb	lr, [r9, #3416]	; 0xd58
   3cd70:	ldmdbmi	r6, {r0, r2, r4, r6, r9, sl, fp, lr}^
   3cd74:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   3cd78:	ldmdbvs	r0!, {r0, r2, r3, r8, ip, pc}^
   3cd7c:	stmda	r4, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cd80:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr}
   3cd84:	cfldrsge	mvf15, [r5, #252]!	; 0xfc
   3cd88:			; <UNDEFINED> instruction: 0xf7da990d
   3cd8c:	ldr	lr, [r0, #2110]!	; 0x83e
   3cd90:	strcs	r4, [r1], -pc, asr #18
   3cd94:	ldrbtmi	r4, [r9], #-2869	; 0xfffff4cb
   3cd98:	stmdbmi	lr, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
   3cd9c:	blmi	d065a8 <ASN1_generate_nconf@plt+0xcec008>
   3cda0:			; <UNDEFINED> instruction: 0xe7684479
   3cda4:			; <UNDEFINED> instruction: 0x6e709914
   3cda8:	mcr2	0, 5, pc, cr0, cr3, {0}	; <UNPREDICTABLE>
   3cdac:	blt	1bbadb0 <ASN1_generate_nconf@plt+0x1ba0810>
   3cdb0:	strcs	r4, [r1], -r9, asr #18
   3cdb4:	ldrbtmi	r4, [r9], #-2861	; 0xfffff4d3
   3cdb8:	stmdbmi	r8, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   3cdbc:	blmi	b065c8 <ASN1_generate_nconf@plt+0xaec028>
   3cdc0:			; <UNDEFINED> instruction: 0xe7584479
   3cdc4:	strcs	r4, [r1], -r6, asr #18
   3cdc8:	ldrbtmi	r4, [r9], #-2856	; 0xfffff4d8
   3cdcc:	stmdbmi	r5, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}^
   3cdd0:	ldmdavs	r8, {r0, r9, sl, sp}
   3cdd4:			; <UNDEFINED> instruction: 0xf7d94479
   3cdd8:	blls	3b8268 <ASN1_generate_nconf@plt+0x39dcc8>
   3cddc:			; <UNDEFINED> instruction: 0xf7dd6818
   3cde0:			; <UNDEFINED> instruction: 0xf7feeb4a
   3cde4:	ldmpl	fp!, {r0, r4, r7, r8, fp, ip, sp, pc}^
   3cde8:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r8, fp, lr}
   3cdec:	movwls	r4, #54393	; 0xd479
   3cdf0:	ldc	7, cr15, [r4, #-868]	; 0xfffffc9c
   3cdf4:			; <UNDEFINED> instruction: 0xf7ff9b0d
   3cdf8:	svclt	0x0000ba55
   3cdfc:	andeq	r4, r2, ip, asr #5
   3ce00:	andeq	sl, r4, r6, ror r0
   3ce04:	andeq	sl, r4, sl, asr r0
   3ce08:	andeq	sl, r4, r0, lsr r0
   3ce0c:	andeq	sl, r4, ip
   3ce10:	andeq	r9, r4, sl, ror #31
   3ce14:	ldrdeq	r9, [r4], -r4
   3ce18:			; <UNDEFINED> instruction: 0xffffdf57
   3ce1c:	andeq	r9, r4, r4, asr #31
   3ce20:	ldrdeq	r6, [r1], -r8
   3ce24:	andeq	r9, r4, r2, ror pc
   3ce28:			; <UNDEFINED> instruction: 0xffffe579
   3ce2c:	andeq	r1, r0, r8, lsl #10
   3ce30:	andeq	r9, r4, r8, asr pc
   3ce34:	andeq	r1, r0, r4, asr #11
   3ce38:	andeq	r1, r0, ip, asr #11
   3ce3c:	andeq	r1, r0, r0, ror #9
   3ce40:	andeq	r1, r0, r4, lsr #10
   3ce44:			; <UNDEFINED> instruction: 0xffffdd87
   3ce48:	andeq	r9, r4, r4, lsr #29
   3ce4c:			; <UNDEFINED> instruction: 0xffffdc69
   3ce50:	andeq	r9, r4, r6, ror #28
   3ce54:	andeq	r9, r4, r0, asr #28
   3ce58:	andeq	r9, r4, lr, lsr #28
   3ce5c:			; <UNDEFINED> instruction: 0xffffbb17
   3ce60:	andeq	r9, r4, sl, lsl #28
   3ce64:	andeq	r3, r4, lr, lsr #31
   3ce68:	andeq	r9, r4, ip, asr #27
   3ce6c:	andeq	r1, r0, r0, lsr #11
   3ce70:	ldrdeq	r0, [r2], -r4
   3ce74:	muleq	r4, r6, sp
   3ce78:	andeq	r1, r0, ip, lsl r5
   3ce7c:	andeq	r0, r2, ip, lsl sl
   3ce80:	andeq	r0, r2, r8, asr #19
   3ce84:			; <UNDEFINED> instruction: 0xffffc869
   3ce88:			; <UNDEFINED> instruction: 0xffffd323
   3ce8c:			; <UNDEFINED> instruction: 0xffffd6f7
   3ce90:	strdeq	r9, [r4], -ip
   3ce94:	muleq	r4, r4, lr
   3ce98:			; <UNDEFINED> instruction: 0x00023fbc
   3ce9c:	muleq	r4, sl, ip
   3cea0:	andeq	r3, r2, r4, asr pc
   3cea4:			; <UNDEFINED> instruction: 0x00023ebe
   3cea8:	muleq	r2, lr, lr
   3ceac:	andeq	r9, r4, r2, lsr #24
   3ceb0:	andeq	r3, r2, ip, ror #28
   3ceb4:	andeq	r9, r4, sl, asr #23
   3ceb8:	andeq	r0, r2, r6, ror #19
   3cebc:			; <UNDEFINED> instruction: 0x000209bc
   3cec0:	andeq	r3, r2, r8, asr #28
   3cec4:	andeq	r3, r2, ip, lsl #28
   3cec8:	andeq	r9, r4, ip, ror #22
   3cecc:			; <UNDEFINED> instruction: 0xffffb3d3
   3ced0:	andeq	r3, r2, r2, lsr lr
   3ced4:	andeq	r0, r2, ip, asr #17
   3ced8:			; <UNDEFINED> instruction: 0x000207b2
   3cedc:	andeq	r0, r2, r0, ror r9
   3cee0:	muleq	r2, lr, r7
   3cee4:	andeq	r3, r2, r4, ror #25
   3cee8:	andeq	r3, r2, r4, lsl #25
   3ceec:	andeq	r0, r0, r0
   3cef0:	mvnsmi	lr, sp, lsr #18
   3cef4:	bmi	f4e758 <ASN1_generate_nconf@plt+0xf341b8>
   3cef8:	blmi	f69118 <ASN1_generate_nconf@plt+0xf4eb78>
   3cefc:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
   3cf00:			; <UNDEFINED> instruction: 0xf8df4605
   3cf04:	ldmpl	r3, {r2, r3, r5, r6, r7, pc}^
   3cf08:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   3cf0c:			; <UNDEFINED> instruction: 0xf04f9305
   3cf10:			; <UNDEFINED> instruction: 0xf7da0300
   3cf14:			; <UNDEFINED> instruction: 0xf7dbeba0
   3cf18:	stmdacs	r0, {r1, r2, fp, sp, lr, pc}
   3cf1c:			; <UNDEFINED> instruction: 0x4604d055
   3cf20:	andcs	r4, r0, #53477376	; 0x3300000
   3cf24:			; <UNDEFINED> instruction: 0xf7dc2164
   3cf28:	movwcs	lr, #3860	; 0xf14
   3cf2c:	orrscs	r2, fp, r0, lsl r2
   3cf30:			; <UNDEFINED> instruction: 0xf7dc4620
   3cf34:	cmnlt	r5, #14, 30	; 0x38
   3cf38:	strtmi	r4, [lr], -r8, lsr #12
   3cf3c:	mcr	7, 2, pc, cr6, cr12, {6}	; <UNPREDICTABLE>
   3cf40:	strtmi	r4, [r1], -r2, lsr #12
   3cf44:			; <UNDEFINED> instruction: 0xf7dc4630
   3cf48:	ldrtmi	lr, [r0], -ip, lsl #23
   3cf4c:	ldcl	7, cr15, [r8], #-876	; 0xfffffc94
   3cf50:	stcle	8, cr2, [r3, #-0]
   3cf54:	movwcs	r4, #1584	; 0x630
   3cf58:	stmib	sp, {r0, sl, sp}^
   3cf5c:			; <UNDEFINED> instruction: 0xf7dd4303
   3cf60:	stmdacs	r0, {r5, r7, fp, sp, lr, pc}
   3cf64:	bmi	9337a0 <ASN1_generate_nconf@plt+0x919200>
   3cf68:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   3cf6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3cf70:	subsmi	r9, sl, r5, lsl #22
   3cf74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3cf78:			; <UNDEFINED> instruction: 0x4630d133
   3cf7c:	pop	{r1, r2, ip, sp, pc}
   3cf80:	andcs	r8, r8, #240, 2	; 0x3c
   3cf84:	andls	sl, r0, #3072	; 0xc00
   3cf88:	andcs	r4, sp, #34603008	; 0x2100000
   3cf8c:	stmia	r6!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3cf90:	ldrtmi	lr, [r8], -r9, ror #15
   3cf94:	mrc	7, 4, APSR_nzcv, cr14, cr10, {6}
   3cf98:	ldrb	r4, [r1, r6, lsl #12]
   3cf9c:	ldmdbmi	r7, {r1, r2, r4, r8, r9, fp, lr}
   3cfa0:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3cfa4:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   3cfa8:	ldc	7, cr15, [r8], #-868	; 0xfffffc9c
   3cfac:			; <UNDEFINED> instruction: 0xf8584b14
   3cfb0:	ldmvs	r8, {r0, r1, ip, sp}
   3cfb4:	stmdavs	r4!, {r3, r4, r6, r8, ip, sp, pc}
   3cfb8:	bl	fecfaf30 <ASN1_generate_nconf@plt+0xfece0990>
   3cfbc:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
   3cfc0:	strtmi	r4, [r0], -r2, lsl #12
   3cfc4:	stc	7, cr15, [sl], #-868	; 0xfffffc9c
   3cfc8:			; <UNDEFINED> instruction: 0x2600b135
   3cfcc:	stmdavs	r0!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   3cfd0:	b	147af4c <ASN1_generate_nconf@plt+0x14609ac>
   3cfd4:	mvnsle	r2, r0, lsl #26
   3cfd8:			; <UNDEFINED> instruction: 0x462e4630
   3cfdc:	mrc	7, 3, APSR_nzcv, cr12, cr11, {6}
   3cfe0:			; <UNDEFINED> instruction: 0xf7dce7c1
   3cfe4:	svclt	0x0000e84e
   3cfe8:	andeq	r1, r4, lr, lsl #22
   3cfec:	andeq	r1, r0, r0, ror r5
   3cff0:	andeq	r1, r4, r4, lsl #22
   3cff4:	andeq	r1, r4, r2, lsr #21
   3cff8:	andeq	r1, r0, r0, lsr #11
   3cffc:	andeq	r3, r2, r4, lsl r0
   3d000:	andeq	r1, r0, r4, ror #9
   3d004:	andeq	r3, r2, r2, asr r0
   3d008:	svcmi	0x00f0e92d
   3d00c:	stc	6, cr4, [sp, #-16]!
   3d010:	strcs	r8, [r3, #-2818]	; 0xfffff4fe
   3d014:			; <UNDEFINED> instruction: 0x2630f8df
   3d018:			; <UNDEFINED> instruction: 0xa630f8df
   3d01c:			; <UNDEFINED> instruction: 0x8630f8df
   3d020:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
   3d024:	strdlt	r4, [r5], sl
   3d028:			; <UNDEFINED> instruction: 0xf10d44f8
   3d02c:			; <UNDEFINED> instruction: 0xf50d0b50
   3d030:	tstls	r6, r1, lsl #6
   3d034:			; <UNDEFINED> instruction: 0xf8df330c
   3d038:			; <UNDEFINED> instruction: 0x465f161c
   3d03c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   3d040:	andsvs	r6, sl, r2, lsl r8
   3d044:	andeq	pc, r0, #79	; 0x4f
   3d048:			; <UNDEFINED> instruction: 0xf847231e
   3d04c:			; <UNDEFINED> instruction: 0xf7d93d08
   3d050:			; <UNDEFINED> instruction: 0xf8dfed06
   3d054:	stmdbls	r6, {r2, r9, sl, sp}
   3d058:			; <UNDEFINED> instruction: 0x4603447a
   3d05c:	tstls	r0, #32, 12	; 0x2000000
   3d060:	stc2	0, cr15, [r0], #64	; 0x40
   3d064:			; <UNDEFINED> instruction: 0xf8df2400
   3d068:			; <UNDEFINED> instruction: 0x46a135f4
   3d06c:	ldrbtmi	r9, [fp], #-1031	; 0xfffffbf9
   3d070:	strmi	lr, [lr], #-2509	; 0xfffff633
   3d074:	strmi	lr, [sl], #-2509	; 0xfffff633
   3d078:	strls	r9, [r6], #-1032	; 0xfffffbf8
   3d07c:	strmi	lr, [ip], #-2509	; 0xfffff633
   3d080:	strmi	r9, [r6], -r9, lsl #6
   3d084:			; <UNDEFINED> instruction: 0xffbef010
   3d088:	andcc	fp, r1, r8, lsr #7
   3d08c:	ldmle	r9!, {r0, r1, r4, fp, sp}^
   3d090:			; <UNDEFINED> instruction: 0xf853a302
   3d094:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   3d098:	svclt	0x00004718
   3d09c:	strdeq	r0, [r0], -r3
   3d0a0:			; <UNDEFINED> instruction: 0xffffffe9
   3d0a4:	strdeq	r0, [r0], -r7
   3d0a8:	andeq	r0, r0, pc, ror #5
   3d0ac:	andeq	r0, r0, r7, ror #5
   3d0b0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   3d0b4:	ldrdeq	r0, [r0], -r7
   3d0b8:	andeq	r0, r0, r1, asr #5
   3d0bc:			; <UNDEFINED> instruction: 0x000002b9
   3d0c0:			; <UNDEFINED> instruction: 0x000002b1
   3d0c4:	andeq	r0, r0, r9, lsr #5
   3d0c8:	andeq	r0, r0, r3, lsr #5
   3d0cc:	muleq	r0, sp, r2
   3d0d0:	muleq	r0, r9, r2
   3d0d4:	andeq	r0, r0, r1, asr r0
   3d0d8:	muleq	r0, r3, r2
   3d0dc:	andeq	r0, r0, r7, ror #4
   3d0e0:	andeq	r0, r0, r3, ror #3
   3d0e4:	andeq	r0, r0, r1, ror #4
   3d0e8:	andeq	r0, r0, r3, asr #4
   3d0ec:			; <UNDEFINED> instruction: 0xf0102502
   3d0f0:	stmdacs	r0, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3d0f4:			; <UNDEFINED> instruction: 0xf011d1c9
   3d0f8:	stmdacs	r0, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
   3d0fc:	sbchi	pc, r7, r0, asr #32
   3d100:	svceq	0x0000f1b9
   3d104:	msrhi	SPSR_f, r0
   3d108:			; <UNDEFINED> instruction: 0xf7dc9810
   3d10c:	strmi	lr, [r6], -lr, ror #25
   3d110:			; <UNDEFINED> instruction: 0xf0002800
   3d114:	movwcs	r8, #298	; 0x12a
   3d118:			; <UNDEFINED> instruction: 0x21212204
   3d11c:	bl	ff57b08c <ASN1_generate_nconf@plt+0xff560aec>
   3d120:	ldrtmi	r2, [r0], -r1, lsl #2
   3d124:	ldmdb	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d128:	movwcs	r4, #1570	; 0x622
   3d12c:			; <UNDEFINED> instruction: 0x4630217c
   3d130:	bl	ff2fb0a0 <ASN1_generate_nconf@plt+0xff2e0b00>
   3d134:			; <UNDEFINED> instruction: 0xf0002800
   3d138:	blls	21d610 <ASN1_generate_nconf@plt+0x203070>
   3d13c:			; <UNDEFINED> instruction: 0xf0402b00
   3d140:			; <UNDEFINED> instruction: 0xf1b98133
   3d144:	andle	r0, r6, r0, lsl #30
   3d148:	ldrtmi	r4, [r0], -r9, asr #12
   3d14c:	ldc	7, cr15, [r8], {217}	; 0xd9
   3d150:			; <UNDEFINED> instruction: 0xf0002800
   3d154:	blls	1dd5f4 <ASN1_generate_nconf@plt+0x1c3054>
   3d158:	stmdbls	r6, {r0, r1, r4, r5, r8, ip, sp, pc}
   3d15c:			; <UNDEFINED> instruction: 0xf7da4630
   3d160:	stmdacs	r0, {r2, r3, r4, r5, fp, sp, lr, pc}
   3d164:	tsthi	sp, r0	; <UNPREDICTABLE>
   3d168:	andne	lr, sl, #3620864	; 0x374000
   3d16c:			; <UNDEFINED> instruction: 0xf0124630
   3d170:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   3d174:	tsthi	r5, r0	; <UNPREDICTABLE>
   3d178:	ldrtmi	r9, [r0], -lr, lsl #22
   3d17c:	ldrdcs	lr, [ip, -sp]
   3d180:	blls	421d88 <ASN1_generate_nconf@plt+0x4077e8>
   3d184:			; <UNDEFINED> instruction: 0xf9d6f00d
   3d188:			; <UNDEFINED> instruction: 0xf0002800
   3d18c:			; <UNDEFINED> instruction: 0xf015820f
   3d190:			; <UNDEFINED> instruction: 0xf0000701
   3d194:			; <UNDEFINED> instruction: 0xf8df815d
   3d198:			; <UNDEFINED> instruction: 0xf04f14c8
   3d19c:			; <UNDEFINED> instruction: 0xf85b0900
   3d1a0:	andcs	r2, r1, r8, lsl #24
   3d1a4:			; <UNDEFINED> instruction: 0xf8df4479
   3d1a8:			; <UNDEFINED> instruction: 0xf7da44bc
   3d1ac:	strbmi	lr, [r8], -r2, lsr #16
   3d1b0:	mcr	7, 2, pc, cr8, cr11, {6}	; <UNPREDICTABLE>
   3d1b4:			; <UNDEFINED> instruction: 0xf85b447c
   3d1b8:	tstcs	r1, r8, lsl #24
   3d1bc:	beq	179870 <ASN1_generate_nconf@plt+0x15f2d0>
   3d1c0:	bmi	4789e8 <ASN1_generate_nconf@plt+0x45e448>
   3d1c4:	strbmi	r4, [r8], -r2, lsl #12
   3d1c8:	movwls	r1, #30931	; 0x78d3
   3d1cc:	cdp2	0, 6, cr15, cr2, cr14, {0}
   3d1d0:	strls	r9, [sl, -fp, lsl #10]
   3d1d4:			; <UNDEFINED> instruction: 0xf8cd464f
   3d1d8:			; <UNDEFINED> instruction: 0x46b3b030
   3d1dc:	cdpls	13, 0, cr9, cr8, cr9, {0}
   3d1e0:	tstcs	r3, pc, lsl r0
   3d1e4:			; <UNDEFINED> instruction: 0xf7da4620
   3d1e8:	strtmi	lr, [r0], -ip, ror #19
   3d1ec:	svc	0x0058f7dc
   3d1f0:			; <UNDEFINED> instruction: 0xf7db3701
   3d1f4:	strtmi	lr, [r0], -r6, ror #20
   3d1f8:	stmdb	lr!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d1fc:			; <UNDEFINED> instruction: 0xf0002800
   3d200:	ldrsbtcs	r8, [r2], #-11
   3d204:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3d208:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3d20c:	movwls	r6, #26649	; 0x6819
   3d210:	stmda	sl, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d214:	ldmdavs	r0, {r1, r2, r9, fp, ip, pc}
   3d218:	mrc	7, 5, APSR_nzcv, cr0, cr10, {6}
   3d21c:			; <UNDEFINED> instruction: 0xf7db4620
   3d220:	andcs	lr, r0, ip, asr sp
   3d224:	mcr	7, 0, pc, cr14, cr11, {6}	; <UNPREDICTABLE>
   3d228:	addsmi	r9, r8, #7168	; 0x1c00
   3d22c:	sbcshi	pc, sl, r0, lsl #6
   3d230:			; <UNDEFINED> instruction: 0x4629465a
   3d234:			; <UNDEFINED> instruction: 0xf7ff2000
   3d238:			; <UNDEFINED> instruction: 0x4604fe5b
   3d23c:			; <UNDEFINED> instruction: 0xf0002800
   3d240:	mcrcs	1, 0, r8, cr0, cr2, {5}
   3d244:	cdp	0, 1, cr13, cr8, cr13, {6}
   3d248:			; <UNDEFINED> instruction: 0x46332a10
   3d24c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   3d250:			; <UNDEFINED> instruction: 0xf7dc4650
   3d254:	mcrne	8, 0, lr, cr2, cr8, {7}
   3d258:			; <UNDEFINED> instruction: 0x81a5f340
   3d25c:			; <UNDEFINED> instruction: 0x46204651
   3d260:	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d264:	stcle	8, cr2, [r1], {-0}
   3d268:	strmi	lr, [r1], #413	; 0x19d
   3d26c:	andpl	pc, r0, #1325400064	; 0x4f000000
   3d270:			; <UNDEFINED> instruction: 0x46204651
   3d274:	mcr	7, 2, pc, cr4, cr10, {6}	; <UNPREDICTABLE>
   3d278:	ldclle	8, cr2, [r6]
   3d27c:			; <UNDEFINED> instruction: 0xf011e7b1
   3d280:	ldrtmi	pc, [r9], -pc, ror #17	; <UNPREDICTABLE>
   3d284:	ldc2	0, cr15, [lr, #64]	; 0x40
   3d288:			; <UNDEFINED> instruction: 0xf47f2800
   3d28c:	ldmibmi	r7!, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
   3d290:	blmi	ffe0eb60 <ASN1_generate_nconf@plt+0xffdf45c0>
   3d294:			; <UNDEFINED> instruction: 0xf8584479
   3d298:	strcs	r3, [r0], -r3
   3d29c:	smladxcs	r1, r4, r6, r4
   3d2a0:			; <UNDEFINED> instruction: 0xf7d96818
   3d2a4:			; <UNDEFINED> instruction: 0x4620eabc
   3d2a8:	ldc	7, cr15, [r6, #-876]	; 0xfffffc94
   3d2ac:			; <UNDEFINED> instruction: 0xf7d94630
   3d2b0:	ldmibmi	r0!, {r5, r6, sl, fp, sp, lr, pc}^
   3d2b4:			; <UNDEFINED> instruction: 0xf50d4ae4
   3d2b8:	ldrbtmi	r5, [r9], #-769	; 0xfffffcff
   3d2bc:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
   3d2c0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   3d2c4:			; <UNDEFINED> instruction: 0xf04f4051
   3d2c8:			; <UNDEFINED> instruction: 0xf0400200
   3d2cc:	ldrtmi	r8, [r8], -sp, lsr #3
   3d2d0:	cfstr32pl	mvfx15, [r1, #-52]	; 0xffffffcc
   3d2d4:	ldc	0, cr11, [sp], #20
   3d2d8:	pop	{r1, r8, r9, fp, pc}
   3d2dc:			; <UNDEFINED> instruction: 0xf0118ff0
   3d2e0:			; <UNDEFINED> instruction: 0x9008f8bf
   3d2e4:	svc	0x00daf7da
   3d2e8:			; <UNDEFINED> instruction: 0xf5b03012
   3d2ec:			; <UNDEFINED> instruction: 0xf67f5f00
   3d2f0:	stmibmi	r1!, {r0, r3, r6, r7, r9, sl, fp, sp, pc}^
   3d2f4:	blmi	ff7cebc4 <ASN1_generate_nconf@plt+0xff7b4624>
   3d2f8:			; <UNDEFINED> instruction: 0xe7cc4479
   3d2fc:	strbvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   3d300:			; <UNDEFINED> instruction: 0xf011e6c0
   3d304:	blmi	ff7bb5c0 <ASN1_generate_nconf@plt+0xff7a1020>
   3d308:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3d30c:	tstls	r1, #26214400	; 0x1900000
   3d310:	ldc2l	0, cr15, [r8, #-64]	; 0xffffffc0
   3d314:	adcsle	r2, sl, r0, lsl #16
   3d318:			; <UNDEFINED> instruction: 0x463248d5
   3d31c:			; <UNDEFINED> instruction: 0x46519b11
   3d320:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   3d324:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
   3d328:	b	1e7b294 <ASN1_generate_nconf@plt+0x1e60cf4>
   3d32c:	movwcs	lr, #5802	; 0x16aa
   3d330:	strt	r9, [r7], r7, lsl #6
   3d334:	strt	r2, [r5], r1, lsl #10
   3d338:	movwls	r2, #62209	; 0xf301
   3d33c:	movwcs	lr, #5794	; 0x16a2
   3d340:	ldr	r9, [pc], lr, lsl #6
   3d344:			; <UNDEFINED> instruction: 0xf88cf011
   3d348:	ldr	r9, [fp], sp
   3d34c:			; <UNDEFINED> instruction: 0xf888f011
   3d350:	ldr	r9, [r7], ip
   3d354:			; <UNDEFINED> instruction: 0xf884f011
   3d358:	ldr	r9, [r3], fp
   3d35c:			; <UNDEFINED> instruction: 0xf880f011
   3d360:	blx	ff0f939e <ASN1_generate_nconf@plt+0xff0dedfe>
   3d364:			; <UNDEFINED> instruction: 0xf47f2800
   3d368:	strcs	sl, [r0], -sp, lsl #29
   3d36c:	ldrtmi	r2, [r4], -r1, lsl #14
   3d370:			; <UNDEFINED> instruction: 0xf011e799
   3d374:	andls	pc, sl, r5, ror r8	; <UNPREDICTABLE>
   3d378:			; <UNDEFINED> instruction: 0xf011e684
   3d37c:	andls	pc, r6, r1, ror r8	; <UNPREDICTABLE>
   3d380:			; <UNDEFINED> instruction: 0xf011e680
   3d384:	strmi	pc, [r1], sp, ror #16
   3d388:			; <UNDEFINED> instruction: 0xf011e67c
   3d38c:	andls	pc, r9, r9, ror #16
   3d390:	ldmmi	fp!, {r3, r4, r5, r6, r9, sl, sp, lr, pc}
   3d394:	ldrtmi	r2, [lr], -r0, lsl #14
   3d398:	ldrbtmi	r4, [r8], #-1596	; 0xfffff9c4
   3d39c:	blx	10793e8 <ASN1_generate_nconf@plt+0x105ee48>
   3d3a0:	strmi	lr, [r4], -r1, lsl #15
   3d3a4:	ldrb	r2, [lr, -r1, lsl #14]!
   3d3a8:	cmpeq	r4, r0, asr #12	; <UNPREDICTABLE>
   3d3ac:			; <UNDEFINED> instruction: 0xf2c84630
   3d3b0:			; <UNDEFINED> instruction: 0xf7db0100
   3d3b4:	strb	lr, [r4], lr, asr #18
   3d3b8:			; <UNDEFINED> instruction: 0xf7d94620
   3d3bc:	vmla.f32	d30, d16, d16
   3d3c0:	addsmi	r3, r8, #67108864	; 0x4000000
   3d3c4:	rsbscs	fp, r4, r8, lsl #30
   3d3c8:	svcge	0x001cf43f
   3d3cc:	svcvc	0x0040f5b0
   3d3d0:	eorscs	fp, r3, ip, lsl #30
   3d3d4:	ldr	r2, [r5, -sl, lsr #32]
   3d3d8:	ldrbtmi	r4, [r8], #-2218	; 0xfffff756
   3d3dc:	mrc	7, 6, APSR_nzcv, cr8, cr9, {6}
   3d3e0:	ldr	r4, [r1], r1, lsl #13
   3d3e4:	ldrbmi	r2, [lr], -r1, lsl #2
   3d3e8:	ldmib	sp, {r3, r9, sl, lr}^
   3d3ec:			; <UNDEFINED> instruction: 0xf00e5b0b
   3d3f0:	ldc	13, cr15, [pc, #324]	; 3d53c <ASN1_generate_nconf@plt+0x22f9c>
   3d3f4:	mulcs	r0, r3, fp
   3d3f8:	ldrbtmi	r4, [ip], #-3235	; 0xfffff35d
   3d3fc:	blhi	278cc4 <ASN1_generate_nconf@plt+0x25e724>
   3d400:	stc	7, cr15, [r0, #-876]!	; 0xfffffc94
   3d404:	bvc	fe478c28 <ASN1_generate_nconf@plt+0xfe45e688>
   3d408:	ldrtmi	r4, [sl], -r0, lsr #19
   3d40c:	ldrbtmi	r2, [r9], #-1
   3d410:	andsls	pc, r0, sp, asr #17
   3d414:	blvs	ffa38efc <ASN1_generate_nconf@plt+0xffa1e95c>
   3d418:	blhi	78a54 <ASN1_generate_nconf@plt+0x5e4b4>
   3d41c:	blvc	278e3c <ASN1_generate_nconf@plt+0x25e89c>
   3d420:	blvc	f8a5c <ASN1_generate_nconf@plt+0xde4bc>
   3d424:	mcr	7, 7, pc, cr4, cr9, {6}	; <UNPREDICTABLE>
   3d428:			; <UNDEFINED> instruction: 0xf7db2000
   3d42c:	blls	238864 <ASN1_generate_nconf@plt+0x21e2c4>
   3d430:	stccs	8, cr15, [r8], {91}	; 0x5b
   3d434:	bne	ff10ed20 <ASN1_generate_nconf@plt+0xff0f4780>
   3d438:	ldrmi	r4, [r3], #-1608	; 0xfffff9b8
   3d43c:			; <UNDEFINED> instruction: 0xf0149306
   3d440:	blls	1fb964 <ASN1_generate_nconf@plt+0x1e13c4>
   3d444:			; <UNDEFINED> instruction: 0x4621463a
   3d448:	andcs	r9, r1, r0
   3d44c:	mrc	7, 6, APSR_nzcv, cr0, cr9, {6}
   3d450:	streq	pc, [r2], #-21	; 0xffffffeb
   3d454:	adchi	pc, r5, r0
   3d458:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
   3d45c:	stmib	sl, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d460:	ldrtmi	r9, [r2], -r9, lsl #18
   3d464:			; <UNDEFINED> instruction: 0xf7ff2000
   3d468:	strmi	pc, [r4], -r3, asr #26
   3d46c:			; <UNDEFINED> instruction: 0xf0002800
   3d470:	blls	25d7ec <ASN1_generate_nconf@plt+0x24324c>
   3d474:	bmi	fe229bc8 <ASN1_generate_nconf@plt+0xfe20f628>
   3d478:	streq	pc, [r4, #-427]	; 0xfffffe55
   3d47c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   3d480:			; <UNDEFINED> instruction: 0x4628447a
   3d484:	svc	0x00def7db
   3d488:	vcge.f32	d17, d0, d2
   3d48c:	strtmi	r8, [r9], -sl, lsl #1
   3d490:			; <UNDEFINED> instruction: 0xf7d94620
   3d494:	stmdacs	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3d498:	addhi	pc, r3, r0, asr #6
   3d49c:	andpl	pc, r0, #1325400064	; 0x4f000000
   3d4a0:	strtmi	r4, [r0], -r9, lsr #12
   3d4a4:	stc	7, cr15, [ip, #-872]!	; 0xfffffc98
   3d4a8:	ldclle	8, cr2, [r7]
   3d4ac:	strtmi	r2, [r0], -r3, lsl #2
   3d4b0:	stm	r6, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d4b4:			; <UNDEFINED> instruction: 0xf7dc4620
   3d4b8:			; <UNDEFINED> instruction: 0xf8dfedf4
   3d4bc:			; <UNDEFINED> instruction: 0xf7dba1dc
   3d4c0:	andcs	lr, r0, r0, lsl #18
   3d4c4:	ldc	7, cr15, [lr], #876	; 0x36c
   3d4c8:	stccs	8, cr15, [r8], {91}	; 0x5b
   3d4cc:	strcs	r4, [r0, #-1274]	; 0xfffffb06
   3d4d0:	streq	pc, [r4, -fp, lsr #3]
   3d4d4:	cfmadd32	mvax5, mvfx4, mvfx8, mvfx9
   3d4d8:			; <UNDEFINED> instruction: 0x4603aa10
   3d4dc:	ldrmi	r4, [r3], #-2159	; 0xfffff791
   3d4e0:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
   3d4e4:	stmdb	r6, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d4e8:	strtmi	r2, [r8], -r1, lsl #2
   3d4ec:	ldc2l	0, cr15, [r2], {14}
   3d4f0:	andslt	pc, ip, sp, asr #17
   3d4f4:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   3d4f8:	ldrtmi	r4, [r0], r3, asr #13
   3d4fc:	tstcs	r3, r8, lsl r0
   3d500:			; <UNDEFINED> instruction: 0xf7da4620
   3d504:			; <UNDEFINED> instruction: 0x4620e85e
   3d508:	stcl	7, cr15, [sl, #880]	; 0x370
   3d50c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   3d510:	ldm	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d514:			; <UNDEFINED> instruction: 0xf7d94620
   3d518:	orrslt	lr, r0, #224, 30	; 0x380
   3d51c:	blmi	14c56ec <ASN1_generate_nconf@plt+0x14ab14c>
   3d520:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3d524:			; <UNDEFINED> instruction: 0xf7db6831
   3d528:	ldmdavs	r0!, {r6, r7, r9, sl, fp, sp, lr, pc}
   3d52c:	stc	7, cr15, [r6, #-872]!	; 0xfffffc98
   3d530:			; <UNDEFINED> instruction: 0xf7db2000
   3d534:	blls	1f875c <ASN1_generate_nconf@plt+0x1de1bc>
   3d538:	sfmle	f4, 2, [r0], {152}	; 0x98
   3d53c:	ldrbmi	r4, [r1], -r2, asr #12
   3d540:			; <UNDEFINED> instruction: 0xf7ff4620
   3d544:	cmplt	r8, #54528	; 0xd500	; <UNPREDICTABLE>
   3d548:	blcs	64170 <ASN1_generate_nconf@plt+0x49bd0>
   3d54c:	mrc	0, 0, sp, cr8, cr7, {6}
   3d550:	vst1.8	{d18-d19}, [pc :64], r0
   3d554:	ldrtmi	r5, [r8], -r0, lsl #2
   3d558:	svc	0x0074f7db
   3d55c:	ldcle	14, cr1, [pc, #-8]	; 3d55c <ASN1_generate_nconf@plt+0x22fbc>
   3d560:			; <UNDEFINED> instruction: 0x46204639
   3d564:	svc	0x0058f7d9
   3d568:	stcle	8, cr2, [r1], {-0}
   3d56c:	strmi	lr, [r5], #-24	; 0xffffffe8
   3d570:	andpl	pc, r0, #1325400064	; 0x4f000000
   3d574:			; <UNDEFINED> instruction: 0x46204639
   3d578:	stcl	7, cr15, [r2], {218}	; 0xda
   3d57c:	ldclle	8, cr2, [r6]
   3d580:			; <UNDEFINED> instruction: 0x4620e7bd
   3d584:	stcl	7, cr15, [sl], {217}	; 0xd9
   3d588:	movwcc	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   3d58c:	svclt	0x00084298
   3d590:	sbcle	r2, r4, r4, ror r0
   3d594:	svcvc	0x0040f5b0
   3d598:	eorscs	fp, r3, ip, lsl #30
   3d59c:	ldr	r2, [lr, sl, lsr #32]!
   3d5a0:	strcs	r4, [r1, -r6, asr #12]
   3d5a4:	svcls	0x000ae67f
   3d5a8:			; <UNDEFINED> instruction: 0xe67c465e
   3d5ac:			; <UNDEFINED> instruction: 0x46044b30
   3d5b0:			; <UNDEFINED> instruction: 0xf8582701
   3d5b4:	ldmdavs	r8, {r0, r1, ip, sp}
   3d5b8:	svc	0x005cf7dc
   3d5bc:	tstcs	r1, r3, ror r6
   3d5c0:			; <UNDEFINED> instruction: 0xb01cf8dd
   3d5c4:	strcs	r4, [r0, -r8, lsl #12]
   3d5c8:	stc2l	0, cr15, [r4], #-56	; 0xffffffc8
   3d5cc:	blvc	778c50 <ASN1_generate_nconf@plt+0x75e6b0>
   3d5d0:			; <UNDEFINED> instruction: 0x464a4933
   3d5d4:	andcs	r9, r1, r4, lsl #10
   3d5d8:	bls	fe478df8 <ASN1_generate_nconf@plt+0xfe45e858>
   3d5dc:			; <UNDEFINED> instruction: 0x46464479
   3d5e0:	ldrdhi	pc, [r0], #143	; 0x8f
   3d5e4:	blvs	ff9f90cc <ASN1_generate_nconf@plt+0xff9deb2c>
   3d5e8:	mrc	4, 1, r4, cr0, cr8, {7}
   3d5ec:	vdiv.f64	d0, d6, d7
   3d5f0:	vstr	d7, [sp]
   3d5f4:	vstr	d0, [sp]
   3d5f8:			; <UNDEFINED> instruction: 0xf7d97b02
   3d5fc:			; <UNDEFINED> instruction: 0x4638edfa
   3d600:	stc	7, cr15, [r0], #-876	; 0xfffffc94
   3d604:			; <UNDEFINED> instruction: 0xf85b9b06
   3d608:	strbmi	r2, [r9], -r8, lsl #24
   3d60c:	strtmi	r1, [r8], -r3, asr #21
   3d610:	movwls	r4, #25619	; 0x6413
   3d614:			; <UNDEFINED> instruction: 0xf85cf014
   3d618:	strbmi	r9, [sl], -r6, lsl #22
   3d61c:	andls	r4, r0, r1, asr #12
   3d620:			; <UNDEFINED> instruction: 0xf7d92001
   3d624:	ldrt	lr, [lr], -r6, ror #27
   3d628:	stc	7, cr15, [sl, #-876]!	; 0xfffffc94
   3d62c:	smladcs	r1, r0, fp, r4
   3d630:			; <UNDEFINED> instruction: 0xf858491d
   3d634:	ldrbtmi	r3, [r9], #-3
   3d638:			; <UNDEFINED> instruction: 0xf7d96818
   3d63c:			; <UNDEFINED> instruction: 0xe632e8f0
	...
   3d648:	andeq	r1, r0, r0, ror r5
   3d64c:	muleq	r2, r4, r9
   3d650:	andeq	r1, r4, r4, ror #19
   3d654:	ldrdeq	r1, [r4], -r0
   3d658:	andeq	lr, r3, r8, lsr #20
   3d65c:	andeq	r4, r2, sl, lsr r9
   3d660:	andeq	r4, r2, r8, asr r8
   3d664:	andeq	r4, r2, r8, lsr #21
   3d668:	muleq	r0, ip, r5
   3d66c:	andeq	r4, r1, r4, ror #14
   3d670:	andeq	r1, r0, r0, lsr #11
   3d674:	andeq	r1, r4, r2, asr r7
   3d678:	ldrdeq	r4, [r2], -r8
   3d67c:	andeq	r1, r0, r4, ror #9
   3d680:	andeq	lr, r3, r6, ror #13
   3d684:	andeq	r4, r2, r6, lsl r6
   3d688:	andeq	r4, r2, lr, ror r6
   3d68c:	andeq	r4, r2, r2, lsr #12
   3d690:	andeq	r4, r2, r2, ror #12
   3d694:	ldrdeq	r4, [r2], -ip
   3d698:	muleq	r2, r0, r7
   3d69c:	andeq	r4, r2, sl, lsl r6
   3d6a0:	andeq	r4, r2, r4, asr r4
   3d6a4:	muleq	r2, r0, r4
   3d6a8:	andeq	r4, r2, sl, lsr #9
   3d6ac:	svcmi	0x00f0e92d
   3d6b0:	stclmi	0, cr11, [r3], {137}	; 0x89
   3d6b4:	bleq	679af0 <ASN1_generate_nconf@plt+0x65f550>
   3d6b8:			; <UNDEFINED> instruction: 0xf10d4bc2
   3d6bc:	ldrbtmi	r0, [ip], #-2580	; 0xfffff5ec
   3d6c0:			; <UNDEFINED> instruction: 0x4ec24ac1
   3d6c4:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   3d6c8:	ldrbtmi	r2, [lr], #-1024	; 0xfffffc00
   3d6cc:	movwls	r6, #30747	; 0x781b
   3d6d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d6d4:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   3d6d8:	strtmi	r9, [r1], r1, lsl #8
   3d6dc:	strtmi	r9, [r7], -r5, lsl #6
   3d6e0:			; <UNDEFINED> instruction: 0xf0109306
   3d6e4:	ssatmi	pc, #1, pc, asr #18	; <UNPREDICTABLE>
   3d6e8:	strls	r9, [r3], #-1026	; 0xfffffbfe
   3d6ec:			; <UNDEFINED> instruction: 0xf0104605
   3d6f0:	stmdacs	r0, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
   3d6f4:	andcc	sp, r1, sp, asr #32
   3d6f8:	ldmle	r8!, {r1, r3, fp, sp}^
   3d6fc:			; <UNDEFINED> instruction: 0xf853a302
   3d700:	ldrmi	r2, [r3], #-32	; 0xffffffe0
   3d704:	svclt	0x00004718
   3d708:	andeq	r0, r0, sp, lsr r0
   3d70c:			; <UNDEFINED> instruction: 0xffffffe7
   3d710:	andeq	r0, r0, sp, lsr #3
   3d714:	andeq	r0, r0, sp, lsr #32
   3d718:	muleq	r0, r9, r1
   3d71c:	muleq	r0, r1, r1
   3d720:	andeq	r0, r0, r9, lsl #3
   3d724:	andeq	r0, r0, r3, lsl #3
   3d728:	andeq	r0, r0, sp, ror r1
   3d72c:	andeq	r0, r0, r7, ror r1
   3d730:	andeq	r0, r0, sp, ror r0
   3d734:	mrc2	0, 4, pc, cr4, cr0, {0}
   3d738:	tstcs	r2, r2, asr r6
   3d73c:			; <UNDEFINED> instruction: 0xf9aaf010
   3d740:	bicsle	r2, r4, r0, lsl #16
   3d744:	strtmi	r4, [sl], -r2, lsr #23
   3d748:	strcs	r4, [r0, #-2466]	; 0xfffff65e
   3d74c:	strcs	r4, [r1], #-1704	; 0xfffff958
   3d750:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   3d754:			; <UNDEFINED> instruction: 0xf7d96818
   3d758:	strtmi	lr, [r8], -r2, ror #16
   3d75c:	ldc	7, cr15, [sl, #-876]	; 0xfffffc94
   3d760:			; <UNDEFINED> instruction: 0xf7d94640
   3d764:	bmi	fe777a14 <ASN1_generate_nconf@plt+0xfe75d474>
   3d768:	ldrbtmi	r4, [sl], #-2966	; 0xfffff46a
   3d76c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d770:	subsmi	r9, sl, r7, lsl #22
   3d774:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d778:	msrhi	CPSR_, r0, asr #32
   3d77c:	andlt	r4, r9, r0, lsr #12
   3d780:	svchi	0x00f0e8bd
   3d784:	mcr2	0, 3, pc, cr12, cr0, {0}	; <UNPREDICTABLE>
   3d788:			; <UNDEFINED> instruction: 0xf0104607
   3d78c:	stmdacs	r0, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   3d790:			; <UNDEFINED> instruction: 0xf011d1b1
   3d794:			; <UNDEFINED> instruction: 0x4604f835
   3d798:	bicsle	r2, r3, r0, lsl #16
   3d79c:			; <UNDEFINED> instruction: 0xa014f8dd
   3d7a0:	cmncs	r2, r0, asr #12
   3d7a4:			; <UNDEFINED> instruction: 0xf00e4652
   3d7a8:			; <UNDEFINED> instruction: 0x4605feb9
   3d7ac:			; <UNDEFINED> instruction: 0xf0002800
   3d7b0:			; <UNDEFINED> instruction: 0xf1ba8089
   3d7b4:			; <UNDEFINED> instruction: 0xf0000f04
   3d7b8:	strtmi	r8, [r3], -sl, lsl #1
   3d7bc:	strtmi	r4, [r1], -r2, lsr #12
   3d7c0:	stmdb	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d7c4:			; <UNDEFINED> instruction: 0xf1b84680
   3d7c8:			; <UNDEFINED> instruction: 0xf0000f00
   3d7cc:			; <UNDEFINED> instruction: 0x462880da
   3d7d0:	b	ff97b748 <ASN1_generate_nconf@plt+0xff9611a8>
   3d7d4:			; <UNDEFINED> instruction: 0xf7d94640
   3d7d8:	strmi	lr, [r2], r6, lsl #26
   3d7dc:	ldrtmi	fp, [r8], -pc, ror #2
   3d7e0:	ldcl	7, cr15, [ip, #-872]	; 0xfffffc98
   3d7e4:	strmi	r2, [r2], -r0, lsr #16
   3d7e8:	addshi	pc, r9, r0, lsl #4
   3d7ec:			; <UNDEFINED> instruction: 0x46404639
   3d7f0:	stmib	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d7f4:			; <UNDEFINED> instruction: 0xf0002800
   3d7f8:	blx	fee9da70 <ASN1_generate_nconf@plt+0xfee834d0>
   3d7fc:	blls	bb628 <ASN1_generate_nconf@plt+0xa1088>
   3d800:	blcs	3fe04 <ASN1_generate_nconf@plt+0x25864>
   3d804:	ldrtmi	fp, [sp], -ip, lsl #30
   3d808:	cfstr32cs	mvfx2, [r0, #-4]
   3d80c:	stmdals	r3, {r0, r2, r5, r7, ip, lr, pc}
   3d810:	bls	1c5df4 <ASN1_generate_nconf@plt+0x1ab854>
   3d814:	cdp2	0, 8, cr15, cr2, cr14, {0}
   3d818:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3d81c:	sbchi	pc, r1, r0
   3d820:	blcs	6442c <ASN1_generate_nconf@plt+0x49e8c>
   3d824:			; <UNDEFINED> instruction: 0x4641d05d
   3d828:	ldmda	r8!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d82c:	blcs	6443c <ASN1_generate_nconf@plt+0x49e9c>
   3d830:			; <UNDEFINED> instruction: 0xf1bad057
   3d834:			; <UNDEFINED> instruction: 0xf0000f00
   3d838:			; <UNDEFINED> instruction: 0x465180bb
   3d83c:			; <UNDEFINED> instruction: 0xf7dc4628
   3d840:			; <UNDEFINED> instruction: 0xf1bae884
   3d844:	svclt	0x00080f00
   3d848:	svccs	0x00002700
   3d84c:	blls	1f1a68 <ASN1_generate_nconf@plt+0x1d74c8>
   3d850:			; <UNDEFINED> instruction: 0xf0002b04
   3d854:	vhadd.s8	d24, d24, d24
   3d858:	addsmi	r0, r3, #1342177280	; 0x50000000
   3d85c:			; <UNDEFINED> instruction: 0x4651d17c
   3d860:			; <UNDEFINED> instruction: 0xf7d94628
   3d864:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   3d868:	svcge	0x0077f47f
   3d86c:	strcs	r4, [r1], #-2904	; 0xfffff4a8
   3d870:	ldmpl	r3!, {r1, r3, r4, r6, r8, fp, lr}^
   3d874:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3d878:	svc	0x00d0f7d8
   3d87c:	strcc	lr, [r1], #-1901	; 0xfffff893
   3d880:	ldr	r4, [r4, -r1, lsr #13]!
   3d884:	strls	r3, [r2], #-1025	; 0xfffffbff
   3d888:	strcc	lr, [r1], #-1841	; 0xfffff8cf
   3d88c:	str	r9, [lr, -r1, lsl #8]!
   3d890:	stc2l	0, cr15, [r6, #64]!	; 0x40
   3d894:	str	r9, [sl, -r3]!
   3d898:	stc2l	0, cr15, [r2, #64]!	; 0x40
   3d89c:	str	r4, [r6, -r0, lsl #13]!
   3d8a0:	ldc2l	0, cr15, [lr, #64]	; 0x40
   3d8a4:	orrcs	r4, r2, sl, asr r6
   3d8a8:			; <UNDEFINED> instruction: 0xf8f4f010
   3d8ac:			; <UNDEFINED> instruction: 0xf47f2800
   3d8b0:	smlald	sl, r7, lr, pc	; <UNPREDICTABLE>
   3d8b4:	strcs	r4, [r0], #-2122	; 0xfffff7b6
   3d8b8:	strtmi	r4, [r0], r5, lsr #12
   3d8bc:			; <UNDEFINED> instruction: 0xf0104478
   3d8c0:	strb	pc, [sl, -pc, lsr #31]	; <UNPREDICTABLE>
   3d8c4:	b	1afb83c <ASN1_generate_nconf@plt+0x1ae129c>
   3d8c8:	strcs	r4, [r1], #-1704	; 0xfffff958
   3d8cc:	stmdbmi	r5, {r0, r2, r6, r8, r9, sl, sp, lr, pc}^
   3d8d0:	stmdami	r5, {r0, r1, r5, r9, sl, lr}^
   3d8d4:	ldmdapl	r1!, {r1, r3, r5, r9, sl, lr}^
   3d8d8:			; <UNDEFINED> instruction: 0xf7d95830
   3d8dc:			; <UNDEFINED> instruction: 0x4680e834
   3d8e0:	blls	f76ac <ASN1_generate_nconf@plt+0xdd10c>
   3d8e4:	movweq	lr, #39507	; 0x9a53
   3d8e8:	blls	1f1f9c <ASN1_generate_nconf@plt+0x1d79fc>
   3d8ec:	eorsle	r2, ip, r4, lsl #22
   3d8f0:	andeq	pc, r5, #72, 4	; 0x80000004
   3d8f4:	mlasle	pc, r3, r2, r4	; <UNPREDICTABLE>
   3d8f8:			; <UNDEFINED> instruction: 0xd1242b0e
   3d8fc:	strtmi	r4, [r8], -r1, asr #12
   3d900:	mcr	7, 7, pc, cr10, cr11, {6}	; <UNPREDICTABLE>
   3d904:	stmdacs	r0, {sl, sp}
   3d908:	svcge	0x0027f47f
   3d90c:	strcs	r4, [r1], #-2864	; 0xfffff4d0
   3d910:	ldmpl	r3!, {r1, r2, r4, r5, r8, fp, lr}^
   3d914:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3d918:	svc	0x0080f7d8
   3d91c:	blmi	b77598 <ASN1_generate_nconf@plt+0xb5cff8>
   3d920:	ldmdbmi	r3!, {r0, sl, sp}
   3d924:	ldmpl	r3!, {r8, sl, sp}^
   3d928:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3d92c:	svc	0x0076f7d8
   3d930:	blmi	a37584 <ASN1_generate_nconf@plt+0xa1cfe4>
   3d934:	stmdbmi	pc!, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   3d938:	ldmpl	r3!, {r0, sl, sp}^
   3d93c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3d940:	svc	0x006cf7d8
   3d944:	blmi	8f7570 <ASN1_generate_nconf@plt+0x8dcfd0>
   3d948:	stmdbmi	fp!, {r0, sl, sp}
   3d94c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   3d950:			; <UNDEFINED> instruction: 0xf7d86818
   3d954:	str	lr, [r0, -r4, ror #30]
   3d958:	strcs	r4, [r1], #-2845	; 0xfffff4e3
   3d95c:	ldmpl	r3!, {r0, r1, r2, r5, r8, fp, lr}^
   3d960:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3d964:	svc	0x005af7d8
   3d968:	blmi	9b754c <ASN1_generate_nconf@plt+0x99cfac>
   3d96c:	strtmi	r4, [r9], -r2, asr #12
   3d970:			; <UNDEFINED> instruction: 0xf7db58f0
   3d974:	strb	lr, [r5, r8, asr #27]
   3d978:	strtmi	r4, [r8], -r1, asr #12
   3d97c:	b	fe5fb8ec <ASN1_generate_nconf@plt+0xfe5e134c>
   3d980:	blmi	537888 <ASN1_generate_nconf@plt+0x51d2e8>
   3d984:	ldmdbmi	pc, {r0, sl, sp}	; <UNPREDICTABLE>
   3d988:	ldrbtmi	r5, [r9], #-2294	; 0xfffff70a
   3d98c:			; <UNDEFINED> instruction: 0xf7d86830
   3d990:	ldmdavs	r0!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
   3d994:	stcl	7, cr15, [lr, #-880]!	; 0xfffffc90
   3d998:			; <UNDEFINED> instruction: 0xf7dc4628
   3d99c:	strbmi	lr, [r5], -r0, lsl #20
   3d9a0:	strcs	lr, [r1], #-1755	; 0xfffff925
   3d9a4:			; <UNDEFINED> instruction: 0x4651e6d9
   3d9a8:			; <UNDEFINED> instruction: 0xf7db4628
   3d9ac:	ldrb	lr, [sl, -sl, asr #27]
   3d9b0:			; <UNDEFINED> instruction: 0x46284915
   3d9b4:			; <UNDEFINED> instruction: 0xf7d94479
   3d9b8:			; <UNDEFINED> instruction: 0xe6ceee12
   3d9bc:	bl	187b930 <ASN1_generate_nconf@plt+0x1861390>
   3d9c0:	andeq	r1, r4, lr, asr #6
   3d9c4:	andeq	r1, r0, r0, ror r5
   3d9c8:	ldrdeq	lr, [r3], -sl
   3d9cc:	andeq	r1, r4, r2, asr #6
   3d9d0:	andeq	r1, r0, r0, lsr #11
   3d9d4:	andeq	r4, r1, r6, lsr #5
   3d9d8:	andeq	r1, r4, r2, lsr #5
   3d9dc:	andeq	r4, r2, r0, lsl #9
   3d9e0:	andeq	lr, r3, r4, ror #5
   3d9e4:	andeq	r1, r0, r0, ror #10
   3d9e8:	andeq	r1, r0, r0, lsr #10
   3d9ec:	andeq	r4, r2, r0, asr #7
   3d9f0:	andeq	r4, r2, r4, ror #6
   3d9f4:	andeq	r4, r2, r4, ror #6
   3d9f8:	andeq	r8, r1, r6, lsl sl
   3d9fc:	andeq	r8, r1, r4, lsl #20
   3da00:	ldrdeq	r1, [r0], -r4
   3da04:	andeq	r4, r2, r6, ror #5
   3da08:	andeq	r4, r2, r8, lsl #6
   3da0c:			; <UNDEFINED> instruction: 0x4604b538
   3da10:	strmi	r4, [sp], -r8, lsl #12
   3da14:	ldmdb	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3da18:	andle	r2, r3, fp, lsr #16
   3da1c:	svclt	0x00082c02
   3da20:	tstle	r2, r0, lsl #16
   3da24:			; <UNDEFINED> instruction: 0xf00e4628
   3da28:			; <UNDEFINED> instruction: 0x4620f937
   3da2c:	svclt	0x0000bd38
   3da30:	svcmi	0x00f0e92d
   3da34:	cfstr32	mvfx2, [sp, #-0]
   3da38:	strmi	r8, [r4], -r2, lsl #22
   3da3c:	blcs	ff87bdc0 <ASN1_generate_nconf@plt+0xff861820>
   3da40:			; <UNDEFINED> instruction: 0xf8df460e
   3da44:	ldrbtmi	r3, [sl], #-3040	; 0xfffff420
   3da48:	blvc	ff77bdcc <ASN1_generate_nconf@plt+0xff76182c>
   3da4c:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
   3da50:	andeq	pc, r5, #72, 4	; 0x80000004
   3da54:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   3da58:			; <UNDEFINED> instruction: 0xf04f9323
   3da5c:	vcgt.s8	d16, d8, d0
   3da60:	stmib	sp, {r0, r1, r2, r8, r9}^
   3da64:	stmib	sp, {r0, r1, r3, r4, r8, sl, ip, lr}^
   3da68:	stmib	sp, {r0, r2, r3, r4, r8, sl, ip, lr}^
   3da6c:	stmib	sp, {r0, r1, r2, r3, r4, r8, r9, ip, lr}^
   3da70:			; <UNDEFINED> instruction: 0xf7d93221
   3da74:			; <UNDEFINED> instruction: 0x9004e8b4
   3da78:	strcs	fp, [r1], #-2456	; 0xfffff668
   3da7c:	blcs	feb7be00 <ASN1_generate_nconf@plt+0xfeb61860>
   3da80:	blcc	fe87be04 <ASN1_generate_nconf@plt+0xfe861864>
   3da84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3da88:	blls	917af8 <ASN1_generate_nconf@plt+0x8fd558>
   3da8c:			; <UNDEFINED> instruction: 0xf04f405a
   3da90:			; <UNDEFINED> instruction: 0xf0400300
   3da94:	strtmi	r8, [r0], -r5, lsr #14
   3da98:	ldc	0, cr11, [sp], #148	; 0x94
   3da9c:	pop	{r1, r8, r9, fp, pc}
   3daa0:			; <UNDEFINED> instruction: 0xf8df8ff0
   3daa4:	ldrtmi	r2, [r1], -ip, lsl #23
   3daa8:	strtmi	r4, [lr], -r0, lsr #12
   3daac:	sxtabmi	r4, r8, sl, ror #8
   3dab0:			; <UNDEFINED> instruction: 0xff78f00f
   3dab4:	blcc	1f7be38 <ASN1_generate_nconf@plt+0x1f61898>
   3dab8:			; <UNDEFINED> instruction: 0xf04f46a9
   3dabc:	ldrbtmi	r0, [fp], #-2880	; 0xfffff4c0
   3dac0:			; <UNDEFINED> instruction: 0xf8df9310
   3dac4:	vpadd.i8	<illegal reg q9.5>, q0, q10
   3dac8:	stmib	sp, {r1, r2, r3, r4, r6, r7, r9, fp, ip, lr}^
   3dacc:	ldrbtmi	r5, [fp], #-1291	; 0xfffffaf5
   3dad0:	ldrpl	lr, [r2, #-2509]	; 0xfffff633
   3dad4:	strls	r9, [r9, #-1300]	; 0xfffffaec
   3dad8:	strls	r9, [r8, #-1293]	; 0xfffffaf3
   3dadc:	stmib	sp, {r0, r4, r8, sl, ip, pc}^
   3dae0:	strls	r5, [r3, #-1294]	; 0xfffffaf2
   3dae4:	stmib	sp, {r0, r2, r8, sl, ip, pc}^
   3dae8:	stmib	sp, {r0, r2, r4, r8, sl, ip, lr}^
   3daec:	tstls	r7, #25165824	; 0x1800000
   3daf0:			; <UNDEFINED> instruction: 0xf010900a
   3daf4:	strmi	pc, [r4], -r7, lsl #21
   3daf8:			; <UNDEFINED> instruction: 0xf0002800
   3dafc:	sfmcs	f0, 1, [r2], #-8
   3db00:	adchi	pc, pc, r0, lsl #6
   3db04:	blle	ffd44c90 <ASN1_generate_nconf@plt+0xffd2a6f0>
   3db08:	cfstrscs	mvf3, [r3], #-4
   3db0c:	movwge	sp, #10481	; 0x28f1
   3db10:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3db14:			; <UNDEFINED> instruction: 0x47184413
   3db18:	andeq	r0, r0, fp, lsr #1
   3db1c:			; <UNDEFINED> instruction: 0xffffffdb
   3db20:	ldrdeq	r0, [r0], -sp
   3db24:	muleq	r0, r5, r0
   3db28:	muleq	r0, r1, r0
   3db2c:	ldrdeq	r0, [r0], -r9
   3db30:	ldrdeq	r0, [r0], -r5
   3db34:	ldrdeq	r0, [r0], -r1
   3db38:	andeq	r0, r0, sp, asr #7
   3db3c:	andeq	r0, r0, r7, asr #7
   3db40:	andeq	r0, r0, r1, asr #7
   3db44:			; <UNDEFINED> instruction: 0x000003bb
   3db48:			; <UNDEFINED> instruction: 0x000003b5
   3db4c:	andeq	r0, r0, pc, lsr #7
   3db50:	andeq	r0, r0, r9, lsr #7
   3db54:	andeq	r0, r0, r3, lsr #7
   3db58:	muleq	r0, sp, r3
   3db5c:	muleq	r0, r7, r3
   3db60:	muleq	r0, r1, r3
   3db64:	andeq	r0, r0, fp, lsl #7
   3db68:	andeq	r0, r0, fp, lsl #7
   3db6c:	andeq	r0, r0, r5, lsl #7
   3db70:	andeq	r0, r0, fp, ror r3
   3db74:	andeq	r0, r0, sp, ror #6
   3db78:	andeq	r0, r0, r5, ror #6
   3db7c:	andeq	r0, r0, sp, asr r3
   3db80:	andeq	r0, r0, r5, asr r3
   3db84:	andeq	r0, r0, sp, asr #6
   3db88:	andeq	r0, r0, r1, lsl r3
   3db8c:	andeq	r0, r0, r9, lsl #6
   3db90:	strdeq	r0, [r0], -r7
   3db94:	andeq	r0, r0, r5, ror #5
   3db98:	andeq	r0, r0, sp, lsr #5
   3db9c:	muleq	r0, r9, r0
   3dba0:	andeq	r0, r0, r5, lsr #5
   3dba4:	muleq	r0, sp, r2
   3dba8:	str	r2, [r2, r2, lsr #12]!
   3dbac:			; <UNDEFINED> instruction: 0xe7a02611
   3dbb0:	mrrc2	0, 1, pc, r6, cr0	; <UNPREDICTABLE>
   3dbb4:	vpmax.s8	d26, d0, d18
   3dbb8:			; <UNDEFINED> instruction: 0xf00f71be
   3dbbc:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3dbc0:			; <UNDEFINED> instruction: 0xf8dfd197
   3dbc4:	ldmpl	lr!, {r3, r4, r5, r6, r9, fp, ip, sp}^
   3dbc8:	bne	1d7bf4c <ASN1_generate_nconf@plt+0x1d619ac>
   3dbcc:	bls	2c6bd4 <ASN1_generate_nconf@plt+0x2ac634>
   3dbd0:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   3dbd4:	mcr	7, 1, pc, cr2, cr8, {6}	; <UNPREDICTABLE>
   3dbd8:	bmi	479400 <ASN1_generate_nconf@plt+0x45ee60>
   3dbdc:	strtmi	r4, [r0], r1, lsr #13
   3dbe0:	strls	r4, [sl], #-1698	; 0xfffff95e
   3dbe4:	strls	r9, [r3], #-1029	; 0xfffffbfb
   3dbe8:			; <UNDEFINED> instruction: 0xf8df9409
   3dbec:			; <UNDEFINED> instruction: 0xee183a58
   3dbf0:	ldmpl	lr!, {r4, r9, fp}^
   3dbf4:			; <UNDEFINED> instruction: 0xf7dc4631
   3dbf8:			; <UNDEFINED> instruction: 0x4631e832
   3dbfc:			; <UNDEFINED> instruction: 0xf7dc981c
   3dc00:	stmdals	r4, {r1, r2, r3, r5, fp, sp, lr, pc}
   3dc04:	stmia	r6!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3dc08:			; <UNDEFINED> instruction: 0xf7dc9806
   3dc0c:	stmdals	r7, {r2, r5, r6, fp, sp, lr, pc}
   3dc10:	stmda	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dc14:			; <UNDEFINED> instruction: 0xf7db4648
   3dc18:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   3dc1c:	ldmib	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dc20:			; <UNDEFINED> instruction: 0xf7dc980a
   3dc24:			; <UNDEFINED> instruction: 0x4640e9f6
   3dc28:	ldmib	r2!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dc2c:			; <UNDEFINED> instruction: 0xf7db9803
   3dc30:	stmdals	r5, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
   3dc34:	stmda	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3dc38:			; <UNDEFINED> instruction: 0xf00d4628
   3dc3c:			; <UNDEFINED> instruction: 0x4650fa1d
   3dc40:	stmia	ip!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3dc44:			; <UNDEFINED> instruction: 0xf7dc981b
   3dc48:	stmdals	r9, {r1, r3, r5, r7, fp, sp, lr, pc}
   3dc4c:	b	fe8fbbc0 <ASN1_generate_nconf@plt+0xfe8e1620>
   3dc50:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3dc54:	vst2.8	{d25-d26}, [pc :64]
   3dc58:	ldrbtmi	r7, [r9], #-537	; 0xfffffde7
   3dc5c:	svc	0x00bef7d9
   3dc60:	ldrbmi	lr, [r4, #-1804]	; 0xfffff8f4
   3dc64:			; <UNDEFINED> instruction: 0xf46fdd62
   3dc68:	stmiane	r3!, {r1, r3, r4, r5, r6, r7, r9, sp, lr}
   3dc6c:			; <UNDEFINED> instruction: 0xf63f2b26
   3dc70:	blcs	9e9978 <ASN1_generate_nconf@plt+0x9cf3d8>
   3dc74:	svcge	0x003df63f
   3dc78:			; <UNDEFINED> instruction: 0xf852a202
   3dc7c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   3dc80:	svclt	0x00004710
   3dc84:	andeq	r0, r0, fp, lsl r1
   3dc88:	andeq	r0, r0, fp, lsl r1
   3dc8c:	andeq	r0, r0, fp, lsl r1
   3dc90:	andeq	r0, r0, fp, lsl r1
   3dc94:	andeq	r0, r0, fp, lsl r1
   3dc98:	andeq	r0, r0, fp, lsl r1
   3dc9c:	andeq	r0, r0, fp, lsl r1
   3dca0:	andeq	r0, r0, fp, lsl r1
   3dca4:	andeq	r0, r0, fp, lsl r1
   3dca8:	andeq	r0, r0, fp, lsl r1
   3dcac:	andeq	r0, r0, fp, lsl r1
   3dcb0:	andeq	r0, r0, fp, lsl r1
   3dcb4:	andeq	r0, r0, fp, lsl r1
   3dcb8:	andeq	r0, r0, fp, lsl r1
   3dcbc:	andeq	r0, r0, fp, lsl r1
   3dcc0:	andeq	r0, r0, fp, lsl r1
   3dcc4:	andeq	r0, r0, fp, lsl r1
   3dcc8:	andeq	r0, r0, fp, lsl r1
   3dccc:	andeq	r0, r0, fp, lsl r1
   3dcd0:	andeq	r0, r0, fp, lsl r1
   3dcd4:	andeq	r0, r0, fp, lsl r1
   3dcd8:	andeq	r0, r0, fp, lsl r1
   3dcdc:	andeq	r0, r0, fp, lsl r1
   3dce0:	andeq	r0, r0, fp, lsl r1
   3dce4:	andeq	r0, r0, fp, lsl r1
   3dce8:	andeq	r0, r0, fp, lsl r1
   3dcec:	andeq	r0, r0, fp, lsl r1
   3dcf0:	andeq	r0, r0, fp, lsl r1
   3dcf4:	andeq	r0, r0, fp, lsl r1
   3dcf8:	andeq	r0, r0, fp, lsl r1
   3dcfc:			; <UNDEFINED> instruction: 0xfffffe6f
   3dd00:	andeq	r0, r0, r3, lsl r1
   3dd04:	andeq	r0, r0, r3, lsr #1
   3dd08:	muleq	r0, sp, r0
   3dd0c:	andeq	r0, r0, fp, lsl #2
   3dd10:	strdeq	r0, [r0], -r7
   3dd14:	andeq	r0, r0, pc, ror #1
   3dd18:	ldrdeq	r0, [r0], -fp
   3dd1c:	ldrdeq	r0, [r0], -r3
   3dd20:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3dd24:			; <UNDEFINED> instruction: 0xf04fe6e5
   3dd28:	strbt	r0, [r2], r1, lsl #16
   3dd2c:	bicspl	pc, ip, #64, 4
   3dd30:			; <UNDEFINED> instruction: 0xf77f429c
   3dd34:			; <UNDEFINED> instruction: 0xf00caede
   3dd38:	strmi	pc, [r4], -fp, lsl #17
   3dd3c:			; <UNDEFINED> instruction: 0xf47f2800
   3dd40:	mcr	14, 0, sl, cr8, cr8, {6}
   3dd44:	pkhbtmi	r0, r1, r0, lsl #20
   3dd48:	strmi	r4, [r0], r2, lsl #13
   3dd4c:	andls	r9, r3, r5
   3dd50:	andls	r9, sl, r9
   3dd54:			; <UNDEFINED> instruction: 0xf010e749
   3dd58:	andls	pc, pc, r3, lsl #23
   3dd5c:			; <UNDEFINED> instruction: 0xf010e6c9
   3dd60:	bge	8bcb64 <ASN1_generate_nconf@plt+0x8a25c4>
   3dd64:			; <UNDEFINED> instruction: 0xf00f210a
   3dd68:	stmdacs	r0, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   3dd6c:	mcrge	4, 6, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   3dd70:			; <UNDEFINED> instruction: 0xf010e727
   3dd74:	andsls	pc, r1, r5, ror fp	; <UNPREDICTABLE>
   3dd78:			; <UNDEFINED> instruction: 0xf010e6bb
   3dd7c:	bge	87cb48 <ASN1_generate_nconf@plt+0x8625a8>
   3dd80:			; <UNDEFINED> instruction: 0xf00f210a
   3dd84:	stmdacs	r0, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
   3dd88:	mrcge	4, 5, APSR_nzcv, cr3, cr15, {3}
   3dd8c:			; <UNDEFINED> instruction: 0xf010e719
   3dd90:	andls	pc, lr, r7, ror #22
   3dd94:			; <UNDEFINED> instruction: 0xf010e6ad
   3dd98:	andsls	pc, r6, r3, ror #22
   3dd9c:	stmdbls	r4, {r0, r3, r5, r7, r9, sl, sp, lr, pc}
   3dda0:			; <UNDEFINED> instruction: 0xf0104620
   3dda4:	stmdacs	r0, {r0, r1, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   3dda8:	svcge	0x000bf43f
   3ddac:	movwcc	r9, #6924	; 0x1b0c
   3ddb0:	ldr	r9, [lr], ip, lsl #6
   3ddb4:	blx	1579dfe <ASN1_generate_nconf@plt+0x155f85e>
   3ddb8:			; <UNDEFINED> instruction: 0xe69a9015
   3ddbc:	blx	1479e06 <ASN1_generate_nconf@plt+0x145f866>
   3ddc0:	ldr	r9, [r6], r5
   3ddc4:			; <UNDEFINED> instruction: 0xb1ab9b03
   3ddc8:	blcs	649f0 <ASN1_generate_nconf@plt+0x4a450>
   3ddcc:	ldrhi	pc, [lr], #-0
   3ddd0:	blcs	649f0 <ASN1_generate_nconf@plt+0x4a450>
   3ddd4:	rsbshi	pc, fp, #0
   3ddd8:	stmdals	r6, {r3, r8, fp, ip, pc}
   3dddc:	b	11fbd50 <ASN1_generate_nconf@plt+0x11e17b0>
   3dde0:	blcs	64a04 <ASN1_generate_nconf@plt+0x4a464>
   3dde4:	rsbshi	pc, sl, #0
   3dde8:	stmdals	r7, {r0, r1, r8, fp, ip, pc}
   3ddec:	b	ffbd60 <ASN1_generate_nconf@plt+0xfe17c0>
   3ddf0:	movwls	r2, #33536	; 0x8300
   3ddf4:	blx	d79e3e <ASN1_generate_nconf@plt+0xd5f89e>
   3ddf8:	ldrbt	r9, [sl], -r3
   3ddfc:	ldc2l	0, cr15, [r0], #64	; 0x40
   3de00:			; <UNDEFINED> instruction: 0xf00fa91d
   3de04:	stmdacs	r0, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   3de08:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {3}
   3de0c:			; <UNDEFINED> instruction: 0xf010e6d9
   3de10:	ldmdbge	lr, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
   3de14:			; <UNDEFINED> instruction: 0xff2ef00f
   3de18:			; <UNDEFINED> instruction: 0xf47f2800
   3de1c:	ldrb	sl, [r0], sl, ror #28
   3de20:	blx	7f9e6a <ASN1_generate_nconf@plt+0x7df8ca>
   3de24:	strbt	r9, [r4], -sp
   3de28:			; <UNDEFINED> instruction: 0xb1bb9b08
   3de2c:	blcs	64a4c <ASN1_generate_nconf@plt+0x4a4ac>
   3de30:	eorshi	pc, r4, #0
   3de34:	stmdbls	r8, {r0, r1, r8, r9, fp, ip, pc}
   3de38:	ldrmi	r9, [sl], -r6, lsl #16
   3de3c:	svclt	0x00082b00
   3de40:	andls	r4, r3, #10485760	; 0xa00000
   3de44:	b	4fbdb8 <ASN1_generate_nconf@plt+0x4e1818>
   3de48:	blcs	64a6c <ASN1_generate_nconf@plt+0x4a4cc>
   3de4c:	eorshi	pc, r7, #0
   3de50:	stmdals	r7, {r0, r1, r8, fp, ip, pc}
   3de54:	b	2fbdc8 <ASN1_generate_nconf@plt+0x2e1828>
   3de58:	movwls	r2, #13056	; 0x3300
   3de5c:	blx	79ea6 <ASN1_generate_nconf@plt+0x5f906>
   3de60:	strb	r9, [r6], -r8
   3de64:	blx	fff79eac <ASN1_generate_nconf@plt+0xfff5f90c>
   3de68:			; <UNDEFINED> instruction: 0xe6429012
   3de6c:	blx	ffe79eb4 <ASN1_generate_nconf@plt+0xffe5f914>
   3de70:			; <UNDEFINED> instruction: 0xe63e9013
   3de74:	blx	ffd79ebc <ASN1_generate_nconf@plt+0xffd5f91c>
   3de78:			; <UNDEFINED> instruction: 0xe63a9014
   3de7c:	blx	ffc79ec4 <ASN1_generate_nconf@plt+0xffc5f924>
   3de80:	ldrt	r9, [r6], -r9
   3de84:	blx	ffb79ecc <ASN1_generate_nconf@plt+0xffb5f92c>
   3de88:			; <UNDEFINED> instruction: 0xf00d2100
   3de8c:			; <UNDEFINED> instruction: 0x4605f855
   3de90:	blls	637754 <ASN1_generate_nconf@plt+0x61d1b4>
   3de94:	blvs	7afc8 <ASN1_generate_nconf@plt+0x60a28>
   3de98:			; <UNDEFINED> instruction: 0xe62a9310
   3de9c:	movwls	r2, #45824	; 0xb300
   3dea0:	movwcs	lr, #5671	; 0x1627
   3dea4:	strt	r9, [r4], -fp, lsl #6
   3dea8:	bleq	179fdc <ASN1_generate_nconf@plt+0x15fa3c>
   3deac:			; <UNDEFINED> instruction: 0xf04be621
   3deb0:	ldr	r0, [lr], -r0, lsl #23
   3deb4:	blvc	7afe8 <ASN1_generate_nconf@plt+0x60a48>
   3deb8:			; <UNDEFINED> instruction: 0xf02be61b
   3debc:	ldr	r0, [r8], -r0, asr #22
   3dec0:	blvc	fe07aff4 <ASN1_generate_nconf@plt+0xfe060a54>
   3dec4:			; <UNDEFINED> instruction: 0xf04be615
   3dec8:	ldr	r0, [r2], -r2, lsl #22
   3decc:	bleq	27a000 <ASN1_generate_nconf@plt+0x25fa60>
   3ded0:			; <UNDEFINED> instruction: 0xf04be60f
   3ded4:	str	r0, [ip], -r0, lsr #22
   3ded8:	bleq	47a00c <ASN1_generate_nconf@plt+0x45fa6c>
   3dedc:			; <UNDEFINED> instruction: 0xf04be609
   3dee0:	str	r0, [r6], -r1, lsl #22
   3dee4:			; <UNDEFINED> instruction: 0xe6042635
   3dee8:	str	r2, [r2], -r4, lsr #12
   3deec:			; <UNDEFINED> instruction: 0xe6002676
   3def0:	ldrb	r2, [lr, #1619]!	; 0x653
   3def4:	smmlseq	r4, pc, r8, pc	; <UNPREDICTABLE>
   3def8:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   3defc:	ldc2	0, cr15, [r0], {16}
   3df00:			; <UNDEFINED> instruction: 0xf010e66a
   3df04:	sxtab16mi	pc, r2, sp, ror #24	; <UNPREDICTABLE>
   3df08:	ldc2l	0, cr15, [r0], #-64	; 0xffffffc0
   3df0c:	movteq	pc, #22	; <UNPREDICTABLE>
   3df10:	andsls	r9, r8, r7, lsl r3
   3df14:	ldmib	sp, {r3, r5, r6, r8, ip, lr, pc}^
   3df18:	tstmi	r3, #1610612736	; 0x60000000
   3df1c:			; <UNDEFINED> instruction: 0xf0409319
   3df20:	cdpcs	2, 2, cr8, cr2, cr14, {1}
   3df24:	mvnhi	pc, r0
   3df28:			; <UNDEFINED> instruction: 0xf0002e11
   3df2c:	mcrcs	2, 0, r8, cr0, cr0, {1}
   3df30:	addshi	pc, fp, #0
   3df34:	stmdals	r9, {r8, r9, sp}
   3df38:			; <UNDEFINED> instruction: 0x4619aa1f
   3df3c:			; <UNDEFINED> instruction: 0xf992f00e
   3df40:			; <UNDEFINED> instruction: 0xf0002800
   3df44:			; <UNDEFINED> instruction: 0xf02b823c
   3df48:	movwcs	r0, #2880	; 0xb40
   3df4c:	movwcc	lr, #27085	; 0x69cd
   3df50:	nopeq	{6}
   3df54:	ldrmi	r9, [sl], -r9, lsl #6
   3df58:			; <UNDEFINED> instruction: 0xf10006f3
   3df5c:			; <UNDEFINED> instruction: 0xf01b81c6
   3df60:	rsbsle	r0, r3, r0, lsl #31
   3df64:			; <UNDEFINED> instruction: 0x93212302
   3df68:	cmnle	r2, r0, lsl #20
   3df6c:			; <UNDEFINED> instruction: 0x93202302
   3df70:	cmnle	lr, r1, lsl lr
   3df74:	blcs	64bf0 <ASN1_generate_nconf@plt+0x4a650>
   3df78:	movthi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
   3df7c:	ldcl	7, cr15, [r0, #868]	; 0x364
   3df80:	beq	4797a8 <ASN1_generate_nconf@plt+0x45f208>
   3df84:	stmdacs	r0, {r0, r1, r9, sl, lr}
   3df88:	teqhi	r1, #0	; <UNPREDICTABLE>
   3df8c:	ldmdavs	r0, {r3, r4, r9, fp, ip, pc}
   3df90:			; <UNDEFINED> instruction: 0xf0002800
   3df94:			; <UNDEFINED> instruction: 0xf8df8240
   3df98:			; <UNDEFINED> instruction: 0x469a16b8
   3df9c:	ldrmi	r9, [r6], -r3, lsl #12
   3dfa0:			; <UNDEFINED> instruction: 0xf8cd4479
   3dfa4:	strmi	fp, [fp], r8, lsr #32
   3dfa8:	ldrbmi	lr, [r0], -r7
   3dfac:	ldmdb	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dfb0:	svceq	0x0004f856
   3dfb4:			; <UNDEFINED> instruction: 0xf0002800
   3dfb8:	vhsub.s8	d24, d8, d27
   3dfbc:	ldrbmi	r0, [sl], -r5, lsl #2
   3dfc0:	blx	ff0fa000 <ASN1_generate_nconf@plt+0xff0dfa60>
   3dfc4:	stmdacs	r0, {r0, r9, sl, lr}
   3dfc8:			; <UNDEFINED> instruction: 0xf8dfd1ef
   3dfcc:			; <UNDEFINED> instruction: 0x46823670
   3dfd0:	strmi	r9, [r1], r5
   3dfd4:	strmi	r9, [r0], r3
   3dfd8:	strcs	r9, [r2], #-9
   3dfdc:	strdls	r5, [sl], -lr
   3dfe0:			; <UNDEFINED> instruction: 0xf7dc6830
   3dfe4:	str	lr, [r0], -r8, asr #20
   3dfe8:	bls	124c10 <ASN1_generate_nconf@plt+0x10a670>
   3dfec:			; <UNDEFINED> instruction: 0xf383fab3
   3dff0:	bcs	40564 <ASN1_generate_nconf@plt+0x25fc4>
   3dff4:	movwcs	fp, #3848	; 0xf08
   3dff8:			; <UNDEFINED> instruction: 0xf0402b00
   3dffc:	blls	25e764 <ASN1_generate_nconf@plt+0x2441c4>
   3e000:			; <UNDEFINED> instruction: 0xf0002b00
   3e004:	blls	1de6cc <ASN1_generate_nconf@plt+0x1c412c>
   3e008:			; <UNDEFINED> instruction: 0xf0002b00
   3e00c:	stmdbls	r8, {r2, r3, r4, r9, pc}
   3e010:			; <UNDEFINED> instruction: 0xf7db9806
   3e014:	blls	2384cc <ASN1_generate_nconf@plt+0x21df2c>
   3e018:			; <UNDEFINED> instruction: 0xf0002b00
   3e01c:	blls	11eabc <ASN1_generate_nconf@plt+0x10451c>
   3e020:	ldrmi	r9, [sl], -r8, lsl #16
   3e024:	svclt	0x00082b00
   3e028:	stmdals	r7, {r1, r9, sl, lr}
   3e02c:			; <UNDEFINED> instruction: 0xf7db4611
   3e030:	movwcs	lr, #2334	; 0x91e
   3e034:	bge	824060 <ASN1_generate_nconf@plt+0x809ac0>
   3e038:			; <UNDEFINED> instruction: 0xf00e4619
   3e03c:	stmdacs	r0, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
   3e040:	rsbshi	pc, fp, #0
   3e044:	movwls	r2, #33536	; 0x8300
   3e048:	str	r9, [r1, r3, lsl #6]
   3e04c:	blcs	64c78 <ASN1_generate_nconf@plt+0x4a6d8>
   3e050:	stmdals	r5, {r1, r2, r3, r7, ip, lr, pc}
   3e054:			; <UNDEFINED> instruction: 0xf8dfb168
   3e058:	ldmdbge	ip, {r2, r3, r4, r5, r6, r7, r8, sl, lr, pc}
   3e05c:	vcgt.s8	d18, d8, d0
   3e060:	ldrbtmi	r0, [ip], #517	; 0x205
   3e064:	andgt	pc, r0, sp, asr #17
   3e068:			; <UNDEFINED> instruction: 0xff28f00e
   3e06c:			; <UNDEFINED> instruction: 0xf0002800
   3e070:			; <UNDEFINED> instruction: 0xf1a68267
   3e074:	stmdals	sp, {r1, r5, r9, fp}
   3e078:	blx	fe2fcb68 <ASN1_generate_nconf@plt+0xfe2e25c8>
   3e07c:	bne	16f89c0 <ASN1_generate_nconf@plt+0x16de420>
   3e080:	svclt	0x00142800
   3e084:	movwcs	r4, #1619	; 0x653
   3e088:	blcs	62cf0 <ASN1_generate_nconf@plt+0x48750>
   3e08c:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   3e090:			; <UNDEFINED> instruction: 0xf0002e22
   3e094:	cdpcs	3, 5, cr8, cr3, cr2, {4}
   3e098:			; <UNDEFINED> instruction: 0x81abf000
   3e09c:	vmov.32	d8[0], r9
   3e0a0:	movwls	r3, #43536	; 0xaa10
   3e0a4:	stmdals	lr, {r0, r1, r8, r9, ip, pc}
   3e0a8:	bls	846678 <ASN1_generate_nconf@plt+0x82c0d8>
   3e0ac:	blx	dfa0ec <ASN1_generate_nconf@plt+0xddfb4c>
   3e0b0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   3e0b4:	mvnshi	pc, r0
   3e0b8:	blcs	64ce4 <ASN1_generate_nconf@plt+0x4a744>
   3e0bc:	mvnhi	pc, r0
   3e0c0:	vqdmulh.s<illegal width 8>	d25, d8, d16
   3e0c4:	addsmi	r0, r3, #1879048192	; 0x70000000
   3e0c8:	rsbhi	pc, r5, #0
   3e0cc:	andeq	pc, r5, #72, 4	; 0x80000004
   3e0d0:			; <UNDEFINED> instruction: 0xf0004293
   3e0d4:	blcs	15eaec <ASN1_generate_nconf@plt+0x14454c>
   3e0d8:	bichi	pc, sp, r0, asr #32
   3e0dc:	ldrbmi	r2, [r0], -r0, lsl #2
   3e0e0:	mrc	7, 0, APSR_nzcv, cr6, cr9, {6}
   3e0e4:	blls	1a2100 <ASN1_generate_nconf@plt+0x187b60>
   3e0e8:			; <UNDEFINED> instruction: 0xf0002b00
   3e0ec:	blls	41ef4c <ASN1_generate_nconf@plt+0x4049ac>
   3e0f0:	ldmdals	fp, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
   3e0f4:	mrc	7, 2, APSR_nzcv, cr2, cr11, {6}
   3e0f8:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   3e0fc:	ldrbtmi	r9, [r9], #-2063	; 0xfffff7f1
   3e100:	ldcl	7, cr15, [lr, #-868]	; 0xfffffc9c
   3e104:	andsls	r9, fp, r9
   3e108:			; <UNDEFINED> instruction: 0xf0002800
   3e10c:	ldmdals	r1, {r1, r2, r4, r5, r6, r7, r8, r9, pc}
   3e110:	bls	8866f4 <ASN1_generate_nconf@plt+0x86c154>
   3e114:	blx	fa154 <ASN1_generate_nconf@plt+0xdfbb4>
   3e118:	stmdacs	r0, {r0, r3, ip, pc}
   3e11c:	subshi	pc, r8, #0
   3e120:			; <UNDEFINED> instruction: 0xf0002e24
   3e124:	mrccs	2, 0, r8, cr1, cr14, {1}
   3e128:	bichi	pc, r0, r0
   3e12c:	blcs	64d90 <ASN1_generate_nconf@plt+0x4a7f0>
   3e130:	cdpcs	0, 5, cr13, cr3, cr5, {3}
   3e134:			; <UNDEFINED> instruction: 0xf44bbf18
   3e138:			; <UNDEFINED> instruction: 0xf0004b00
   3e13c:			; <UNDEFINED> instruction: 0xf8df82eb
   3e140:	movwcs	r2, #1308	; 0x51c
   3e144:	ldrne	pc, [r8, #-2271]	; 0xfffff721
   3e148:			; <UNDEFINED> instruction: 0x9611447a
   3e14c:			; <UNDEFINED> instruction: 0xf8cd4479
   3e150:			; <UNDEFINED> instruction: 0xf8cdb030
   3e154:			; <UNDEFINED> instruction: 0x461ea038
   3e158:			; <UNDEFINED> instruction: 0x46919415
   3e15c:			; <UNDEFINED> instruction: 0xf8dd970f
   3e160:			; <UNDEFINED> instruction: 0xf8ddb014
   3e164:	stcls	0, cr10, [r3], {24}
   3e168:	tstls	sp, r8, lsl #30
   3e16c:	eors	r9, r4, fp, lsl #10
   3e170:			; <UNDEFINED> instruction: 0x46504631
   3e174:	b	ffbfc0dc <ASN1_generate_nconf@plt+0xffbe1b3c>
   3e178:			; <UNDEFINED> instruction: 0x46074631
   3e17c:			; <UNDEFINED> instruction: 0xf7d89807
   3e180:	strbmi	lr, [sl], -sl, ror #21
   3e184:	tsteq	r5, r8, asr #4	; <UNPREDICTABLE>
   3e188:	ldrtmi	r4, [r8], -r5, lsl #12
   3e18c:			; <UNDEFINED> instruction: 0xf9dcf00e
   3e190:	stmdacs	r0, {r7, r9, sl, lr}
   3e194:	msrhi	SPSR_s, #0
   3e198:	strtmi	r9, [r8], -sp, lsl #22
   3e19c:	andcs	r9, r0, #557056	; 0x88000
   3e1a0:	blls	322dac <ASN1_generate_nconf@plt+0x30880c>
   3e1a4:	blls	822dac <ASN1_generate_nconf@plt+0x80880c>
   3e1a8:	blx	17fa1ea <ASN1_generate_nconf@plt+0x17dfc4a>
   3e1ac:	stmdacs	r0, {r2, r9, sl, lr}
   3e1b0:	movthi	pc, #49152	; 0xc000	; <UNPREDICTABLE>
   3e1b4:	strmi	r9, [r2], -ip, lsl #22
   3e1b8:	ldrbmi	r4, [r8], -r1, asr #12
   3e1bc:	blls	7e2dc4 <ASN1_generate_nconf@plt+0x7c8824>
   3e1c0:	b	fe5fc134 <ASN1_generate_nconf@plt+0xfe5e1b94>
   3e1c4:			; <UNDEFINED> instruction: 0xf0002800
   3e1c8:			; <UNDEFINED> instruction: 0x46408336
   3e1cc:			; <UNDEFINED> instruction: 0xf7db3601
   3e1d0:	strtmi	lr, [r0], -r0, lsr #30
   3e1d4:	bl	ffbfc148 <ASN1_generate_nconf@plt+0xffbe1ba8>
   3e1d8:	ldrbmi	r2, [r0], -r0, lsl #8
   3e1dc:	mcr	7, 1, pc, cr0, cr11, {6}	; <UNPREDICTABLE>
   3e1e0:	blle	ff18ec00 <ASN1_generate_nconf@plt+0xff174660>
   3e1e4:	strls	r9, [r3], #-3601	; 0xfffff1ef
   3e1e8:	smlsdls	r8, r3, lr, r2
   3e1ec:			; <UNDEFINED> instruction: 0xf8dd9d0b
   3e1f0:			; <UNDEFINED> instruction: 0xf8ddb030
   3e1f4:	ldcls	0, cr10, [r5], {56}	; 0x38
   3e1f8:			; <UNDEFINED> instruction: 0xf0009f0f
   3e1fc:			; <UNDEFINED> instruction: 0xf04f8342
   3e200:	blls	180608 <ASN1_generate_nconf@plt+0x166068>
   3e204:			; <UNDEFINED> instruction: 0xf0002b00
   3e208:	blls	65ed80 <ASN1_generate_nconf@plt+0x6447e0>
   3e20c:			; <UNDEFINED> instruction: 0xf0402b00
   3e210:	cdpcs	2, 2, cr8, cr4, cr1, {3}
   3e214:	adchi	pc, fp, #64	; 0x40
   3e218:	strbmi	r9, [sl], -r9, lsl #22
   3e21c:			; <UNDEFINED> instruction: 0x8014f8dd
   3e220:	andlt	pc, r4, sp, asr #17
   3e224:	strbmi	r9, [r0], -r0, lsl #6
   3e228:			; <UNDEFINED> instruction: 0x311be9dd
   3e22c:	ldcl	7, cr15, [sl, #864]	; 0x360
   3e230:	strcc	pc, [r8], #-2271	; 0xfffff721
   3e234:			; <UNDEFINED> instruction: 0xf0002800
   3e238:	ldmpl	lr!, {r6, r8, r9, pc}^
   3e23c:	strtne	pc, [r4], #-2271	; 0xfffff721
   3e240:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   3e244:	b	ffafc1ac <ASN1_generate_nconf@plt+0xffae1c0c>
   3e248:	ldmdbls	ip, {r1, r3, r4, r6, r9, sl, lr}
   3e24c:			; <UNDEFINED> instruction: 0xf7d94640
   3e250:	pkhtbmi	lr, r3, sl, asr #16
   3e254:	bicslt	r9, r8, r8, lsl #16
   3e258:	strne	pc, [ip], #-2271	; 0xfffff721
   3e25c:			; <UNDEFINED> instruction: 0xf7d94479
   3e260:			; <UNDEFINED> instruction: 0x4680ecb0
   3e264:			; <UNDEFINED> instruction: 0xf0002800
   3e268:	mrcls	3, 0, r8, cr8, cr15, {0}
   3e26c:	ldrtmi	lr, [r1], -r8
   3e270:			; <UNDEFINED> instruction: 0xf7d84658
   3e274:			; <UNDEFINED> instruction: 0x3601ea70
   3e278:	strbmi	r4, [r0], -r1, lsl #12
   3e27c:	b	1a7c1e8 <ASN1_generate_nconf@plt+0x1a61c48>
   3e280:			; <UNDEFINED> instruction: 0xf7db4658
   3e284:	addmi	lr, r6, #13184	; 0x3380
   3e288:			; <UNDEFINED> instruction: 0x4640dbf1
   3e28c:	stc	7, cr15, [r6, #876]	; 0x36c
   3e290:			; <UNDEFINED> instruction: 0xf04f4658
   3e294:			; <UNDEFINED> instruction: 0xf7db0800
   3e298:	strt	lr, [r6], #3358	; 0xd1e
   3e29c:	mcrr	7, 13, pc, r0, cr9	; <UNPREDICTABLE>
   3e2a0:	stmdacs	r0, {r1, r2, ip, pc}
   3e2a4:	cfstrdge	mvd15, [r6, #508]	; 0x1fc
   3e2a8:	cdp	12, 0, cr9, cr8, cr6, {0}
   3e2ac:	ssatmi	r4, #2, r0, lsl #20
   3e2b0:	strtmi	r4, [r2], r0, lsr #13
   3e2b4:	strls	r9, [r5], #-1034	; 0xfffffbf6
   3e2b8:	strls	r9, [r9], #-1027	; 0xfffffbfd
   3e2bc:			; <UNDEFINED> instruction: 0xf7d9e495
   3e2c0:	andls	lr, r7, r0, lsr ip
   3e2c4:			; <UNDEFINED> instruction: 0xf47f2800
   3e2c8:	stcls	13, cr10, [r7], {195}	; 0xc3
   3e2cc:			; <UNDEFINED> instruction: 0xf7d9e7ed
   3e2d0:	andls	lr, r6, r8, lsr #24
   3e2d4:			; <UNDEFINED> instruction: 0xf47f2800
   3e2d8:			; <UNDEFINED> instruction: 0xe7e5ad7f
   3e2dc:	stc	7, cr15, [r0], #-868	; 0xfffffc9c
   3e2e0:	stmdacs	r0, {r0, r1, r2, ip, pc}
   3e2e4:	cfstrsge	mvf15, [r0, #508]	; 0x1fc
   3e2e8:	blls	2b82ac <ASN1_generate_nconf@plt+0x29dd0c>
   3e2ec:			; <UNDEFINED> instruction: 0xf47f2b00
   3e2f0:			; <UNDEFINED> instruction: 0xf01baeb0
   3e2f4:			; <UNDEFINED> instruction: 0xf43f0f80
   3e2f8:			; <UNDEFINED> instruction: 0xe637ae3b
   3e2fc:	bls	3a4f10 <ASN1_generate_nconf@plt+0x38a970>
   3e300:	movwls	r4, #25363	; 0x6313
   3e304:	mrcge	4, 0, APSR_nzcv, cr6, cr15, {3}
   3e308:	blmi	ff364b28 <ASN1_generate_nconf@plt+0xff34a588>
   3e30c:	andls	r4, r7, #3522560	; 0x35c000
   3e310:	ldrbtmi	r5, [r9], #-2302	; 0xfffff702
   3e314:			; <UNDEFINED> instruction: 0xf7d86830
   3e318:	ldrb	lr, [r5], #-2690	; 0xfffff57e
   3e31c:	vpmin.s8	q10, q12, q2
   3e320:	ldrbtmi	r0, [sl], #-261	; 0xfffffefb
   3e324:			; <UNDEFINED> instruction: 0xf910f00e
   3e328:	stmdacs	r0, {r1, r3, ip, pc}
   3e32c:	rsbhi	pc, r5, #0
   3e330:	stmdbls	sp, {r0, r1, r8, r9, fp, ip, pc}
   3e334:	blcs	4fba4 <ASN1_generate_nconf@plt+0x35604>
   3e338:	strmi	fp, [sl], -r8, lsl #30
   3e33c:	stmibmi	sp, {r0, r1, r9, ip, pc}^
   3e340:	stmdals	r3, {r9, sp}
   3e344:	blls	80f530 <ASN1_generate_nconf@plt+0x7f4f90>
   3e348:	strls	r9, [r0, #-257]	; 0xfffffeff
   3e34c:			; <UNDEFINED> instruction: 0xf00e9922
   3e350:	andls	pc, r3, fp, lsl #21
   3e354:			; <UNDEFINED> instruction: 0xf0002800
   3e358:	movwcs	r8, #433	; 0x1b1
   3e35c:	rsbge	pc, r0, sp, asr #17
   3e360:	bcc	479b88 <ASN1_generate_nconf@plt+0x45f5e8>
   3e364:	blls	1f7de8 <ASN1_generate_nconf@plt+0x1dd848>
   3e368:			; <UNDEFINED> instruction: 0xf47f2b00
   3e36c:	blmi	fed29cfc <ASN1_generate_nconf@plt+0xfed0f75c>
   3e370:	ldmpl	lr!, {r0, r6, r7, r8, fp, lr}^
   3e374:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   3e378:	b	147c2e0 <ASN1_generate_nconf@plt+0x1461d40>
   3e37c:	blmi	fec37414 <ASN1_generate_nconf@plt+0xfec1ce74>
   3e380:	ldmpl	lr!, {r1, r2, r3, r4, r5, r7, r8, fp, lr}^
   3e384:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   3e388:	stmdb	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e38c:			; <UNDEFINED> instruction: 0xf1bae41c
   3e390:			; <UNDEFINED> instruction: 0xf47f0f00
   3e394:	blmi	feaa9ad8 <ASN1_generate_nconf@plt+0xfea8f538>
   3e398:	andsge	pc, ip, sp, asr #17
   3e39c:	andsge	pc, r8, sp, asr #17
   3e3a0:	ldmibmi	r7!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   3e3a4:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   3e3a8:	b	e7c310 <ASN1_generate_nconf@plt+0xe61d70>
   3e3ac:	blmi	fe9373e4 <ASN1_generate_nconf@plt+0xfe91ce44>
   3e3b0:	ldmpl	lr!, {r2, r4, r5, r7, r8, fp, lr}^
   3e3b4:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   3e3b8:	ldmdb	r0, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e3bc:	andls	lr, r7, r4, lsl #8
   3e3c0:			; <UNDEFINED> instruction: 0xf04f9a19
   3e3c4:	blmi	fe7807cc <ASN1_generate_nconf@plt+0xfe76622c>
   3e3c8:	bls	479bf0 <ASN1_generate_nconf@plt+0x45f650>
   3e3cc:	eorls	pc, r8, sp, asr #17
   3e3d0:	andls	r4, r6, #200, 12	; 0xc800000
   3e3d4:	ldmpl	fp!, {r1, r3, r6, r7, r9, sl, lr}^
   3e3d8:			; <UNDEFINED> instruction: 0xf8cd49ab
   3e3dc:	ldmdavs	r8, {r2, r4, ip, pc}
   3e3e0:			; <UNDEFINED> instruction: 0xf8cd4479
   3e3e4:			; <UNDEFINED> instruction: 0xf8cd900c
   3e3e8:			; <UNDEFINED> instruction: 0xf7d89024
   3e3ec:			; <UNDEFINED> instruction: 0xf7ffea18
   3e3f0:	blls	12d3e8 <ASN1_generate_nconf@plt+0x112e48>
   3e3f4:	blls	66a848 <ASN1_generate_nconf@plt+0x6502a8>
   3e3f8:	str	r9, [r0, sl, lsl #6]!
   3e3fc:	blcs	65024 <ASN1_generate_nconf@plt+0x4aa84>
   3e400:	addshi	pc, r5, #64	; 0x40
   3e404:	vmla.f64	d9, d8, d8
   3e408:	movwls	r3, #43536	; 0xaa10
   3e40c:	strb	r9, [sl], -r3, lsl #6
   3e410:			; <UNDEFINED> instruction: 0xf8dd9e03
   3e414:	blls	1aa4bc <ASN1_generate_nconf@plt+0x18ff1c>
   3e418:			; <UNDEFINED> instruction: 0xf0002b00
   3e41c:			; <UNDEFINED> instruction: 0xf8df80ae
   3e420:	ldmdbge	ip, {r2, r3, r5, r6, r9, lr, pc}
   3e424:	movwcs	r9, #2053	; 0x805
   3e428:	vqshl.s8	q10, q14, q12
   3e42c:			; <UNDEFINED> instruction: 0xf8cd0205
   3e430:			; <UNDEFINED> instruction: 0xf00ec000
   3e434:	stmdacs	r0, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
   3e438:	addhi	pc, r4, r0
   3e43c:	tstls	r8, #0, 6
   3e440:	movwls	r9, #13066	; 0x330a
   3e444:			; <UNDEFINED> instruction: 0xf7d9e62f
   3e448:	andls	lr, r6, ip, ror #22
   3e44c:			; <UNDEFINED> instruction: 0xf47f2800
   3e450:	blls	1e9bd0 <ASN1_generate_nconf@plt+0x1cf630>
   3e454:	bcc	479c7c <ASN1_generate_nconf@plt+0x45f6dc>
   3e458:			; <UNDEFINED> instruction: 0x46984699
   3e45c:	movwls	r4, #42650	; 0xa69a
   3e460:	movwls	r9, #13061	; 0x3305
   3e464:			; <UNDEFINED> instruction: 0xf7ff9309
   3e468:	blmi	1d6d370 <ASN1_generate_nconf@plt+0x1d52dd0>
   3e46c:	strvs	lr, [r6], -sp, asr #19
   3e470:			; <UNDEFINED> instruction: 0xf7ff58fe
   3e474:	blmi	1cad320 <ASN1_generate_nconf@plt+0x1c92d80>
   3e478:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e47c:	andsls	pc, r4, sp, asr #17
   3e480:			; <UNDEFINED> instruction: 0xf8cd46c8
   3e484:	strcs	r9, [r2], #-36	; 0xffffffdc
   3e488:	stmibmi	r1, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   3e48c:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   3e490:	stmib	r4, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e494:	blls	2b7b2c <ASN1_generate_nconf@plt+0x29d58c>
   3e498:	ldrt	r9, [r8], -r5, lsl #6
   3e49c:	strmi	r4, [r1], r7, ror #22
   3e4a0:	strmi	r9, [r0], r5
   3e4a4:	strcs	r9, [r2], #-9
   3e4a8:	ldr	r5, [r9, #2302]	; 0x8fe
   3e4ac:	tstlt	fp, fp, lsl #22
   3e4b0:	blpl	fe07b5e4 <ASN1_generate_nconf@plt+0xfe061044>
   3e4b4:	beq	479d1c <ASN1_generate_nconf@plt+0x45f77c>
   3e4b8:	bls	78fe2c <ASN1_generate_nconf@plt+0x77588c>
   3e4bc:			; <UNDEFINED> instruction: 0xf7d94651
   3e4c0:	strdls	lr, [r5], -r8
   3e4c4:	blcs	650e0 <ASN1_generate_nconf@plt+0x4ab40>
   3e4c8:	cmnhi	sp, r0	; <UNPREDICTABLE>
   3e4cc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e4d0:	teqlt	r3, r4, lsl fp
   3e4d4:	ldrmi	r4, [sl], -pc, ror #18
   3e4d8:	blls	464504 <ASN1_generate_nconf@plt+0x449f64>
   3e4dc:			; <UNDEFINED> instruction: 0xf7d84479
   3e4e0:	blls	538b60 <ASN1_generate_nconf@plt+0x51e5c0>
   3e4e4:	stmdbmi	ip!, {r0, r1, r4, r5, r8, ip, sp, pc}^
   3e4e8:	stmdals	r9, {r1, r3, r4, r9, sl, lr}
   3e4ec:	ldrbtmi	r9, [r9], #-2832	; 0xfffff4f0
   3e4f0:	ldmib	r4, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e4f4:			; <UNDEFINED> instruction: 0xb12a9a12
   3e4f8:	blls	450aa0 <ASN1_generate_nconf@plt+0x436500>
   3e4fc:	ldrbtmi	r9, [r9], #-2057	; 0xfffff7f7
   3e500:	stmib	ip, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e504:	vqdmulh.s<illegal width 8>	d25, d8, d17
   3e508:	addsmi	r0, r3, #1879048192	; 0x70000000
   3e50c:	sbchi	pc, ip, r0
   3e510:	andeq	pc, r5, #72, 4	; 0x80000004
   3e514:			; <UNDEFINED> instruction: 0xf0004293
   3e518:	blcs	15ebd4 <ASN1_generate_nconf@plt+0x144634>
   3e51c:	rschi	pc, pc, r0, asr #32
   3e520:	ldrbmi	r9, [fp], -r5, lsl #18
   3e524:	ldrbmi	r9, [r2], -r9, lsl #16
   3e528:	mrc	7, 7, APSR_nzcv, cr4, cr10, {6}
   3e52c:			; <UNDEFINED> instruction: 0xf0002800
   3e530:			; <UNDEFINED> instruction: 0xf04f8159
   3e534:			; <UNDEFINED> instruction: 0xf7ff0800
   3e538:	blls	1ed2a0 <ASN1_generate_nconf@plt+0x1d2d00>
   3e53c:			; <UNDEFINED> instruction: 0xe73f9319
   3e540:	beq	479d68 <ASN1_generate_nconf@plt+0x45f7c8>
   3e544:			; <UNDEFINED> instruction: 0xf04f4b3d
   3e548:			; <UNDEFINED> instruction: 0xf8cd0900
   3e54c:	strbmi	r9, [r8], r8, lsr #32
   3e550:	andsls	pc, r4, sp, asr #17
   3e554:			; <UNDEFINED> instruction: 0xf8cd46ca
   3e558:	strcs	r9, [r2], #-12
   3e55c:			; <UNDEFINED> instruction: 0xf8cd58fe
   3e560:	ldmdavs	r0!, {r2, r5, ip, pc}
   3e564:	svc	0x0086f7db
   3e568:			; <UNDEFINED> instruction: 0xf7d9e53a
   3e56c:	ldrdls	lr, [r7], -sl
   3e570:			; <UNDEFINED> instruction: 0xf47f2800
   3e574:	blls	229acc <ASN1_generate_nconf@plt+0x20f52c>
   3e578:	stmdals	lr, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   3e57c:	bls	846b4c <ASN1_generate_nconf@plt+0x82c5ac>
   3e580:			; <UNDEFINED> instruction: 0xffccf00d
   3e584:	stmdacs	r0, {r1, r7, r9, sl, lr}
   3e588:			; <UNDEFINED> instruction: 0x81acf000
   3e58c:	movwls	r9, #43781	; 0xab05
   3e590:	tstls	r8, #201326592	; 0xc000000
   3e594:	ldmdbge	fp, {r0, r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
   3e598:			; <UNDEFINED> instruction: 0xf7db4650
   3e59c:	andls	lr, r5, sl, asr #20
   3e5a0:	strbmi	lr, [fp], -r1, lsr #11
   3e5a4:			; <UNDEFINED> instruction: 0x0115e9dd
   3e5a8:			; <UNDEFINED> instruction: 0xf00c4642
   3e5ac:	strmi	pc, [r1], pc, asr #24
   3e5b0:			; <UNDEFINED> instruction: 0xf0002800
   3e5b4:	ldmdbmi	sl!, {r0, r1, r2, r5, r6, r7, pc}
   3e5b8:			; <UNDEFINED> instruction: 0xf7da4479
   3e5bc:	blls	378784 <ASN1_generate_nconf@plt+0x35e1e4>
   3e5c0:			; <UNDEFINED> instruction: 0xf43f2b00
   3e5c4:	stmdbls	r4, {r1, r2, r3, r4, r9, sl, fp, sp, pc}
   3e5c8:			; <UNDEFINED> instruction: 0xf7db4648
   3e5cc:	ldr	lr, [r8], -ip, lsl #24
   3e5d0:	strcs	r4, [r2], #-2842	; 0xfffff4e6
   3e5d4:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   3e5d8:			; <UNDEFINED> instruction: 0x46c158fe
   3e5dc:	movwcs	lr, #1280	; 0x500
   3e5e0:			; <UNDEFINED> instruction: 0x461a4650
   3e5e4:			; <UNDEFINED> instruction: 0xf7d94619
   3e5e8:	andls	lr, r5, ip, lsl #20
   3e5ec:	blmi	537be0 <ASN1_generate_nconf@plt+0x51d640>
   3e5f0:	andls	r4, r5, r2, lsl #13
   3e5f4:	andls	r4, r3, r1, lsl #13
   3e5f8:	andls	r4, r9, r0, lsl #13
   3e5fc:	ldmpl	lr!, {r1, sl, sp}^
   3e600:	strbt	r9, [sp], #10
   3e604:	stc	7, cr15, [sl], #-872	; 0xfffffc98
   3e608:	ldrt	r9, [r7], #29
   3e60c:	stmdbmi	r5!, {r0, r1, r3, r8, r9, fp, lr}
   3e610:	ldmpl	lr!, {r1, r3, r9, fp, ip, pc}^
   3e614:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   3e618:	stmdb	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e61c:	blt	ff57c620 <ASN1_generate_nconf@plt+0xff562080>
   3e620:	andeq	r0, r4, r6, asr #31
   3e624:	andeq	r1, r0, r0, ror r5
   3e628:			; <UNDEFINED> instruction: 0x00040fb8
   3e62c:	andeq	r0, r4, r8, lsl #31
   3e630:	andeq	pc, r3, r8, lsr #24
   3e634:	andeq	r2, r2, r2, asr #15
   3e638:	andeq	r0, r2, r6, lsl #7
   3e63c:	andeq	r1, r0, r0, lsr #11
   3e640:	andeq	r3, r1, r6, lsr #28
   3e644:	ldrdeq	r1, [r0], -r8
   3e648:	andeq	r4, r2, r2, lsl r2
   3e64c:	ldrdeq	pc, [r3], -sl
   3e650:	andeq	r5, r1, r4, lsl #29
   3e654:	andeq	r5, r1, r2, asr pc
   3e658:	andeq	r5, r1, sl, ror #24
   3e65c:			; <UNDEFINED> instruction: 0x00015fb8
   3e660:	muleq	r1, ip, lr
   3e664:	andeq	r5, r1, sl, lsl #31
   3e668:	andeq	r4, r1, r0, ror lr
   3e66c:	andeq	r5, r1, lr, ror #23
   3e670:	andeq	r5, r1, r2, lsl #22
   3e674:	andeq	r5, r1, r4, lsr #25
   3e678:	andeq	r5, r1, r8, ror #22
   3e67c:	andeq	r5, r1, r0, lsr fp
   3e680:	andeq	r5, r1, r6, lsl #23
   3e684:	andeq	r5, r1, r0, asr sl
   3e688:	andeq	r4, r1, r4, ror #10
   3e68c:	andeq	r5, r1, ip, lsl #23
   3e690:	andeq	r3, r2, lr, asr #18
   3e694:	strdeq	r5, [r1], -r0
   3e698:	andeq	r5, r1, sl, ror #27
   3e69c:	andeq	r5, r1, r6, ror #27
   3e6a0:			; <UNDEFINED> instruction: 0xfffff451
   3e6a4:	andeq	r3, r2, r0, lsr #15
   3e6a8:	stmdbls	r5, {r1, r2, r4, r5, r6, r9, sl, fp, sp}
   3e6ac:	ldrbmi	r9, [fp], -r9, lsl #16
   3e6b0:	bls	72e2e8 <ASN1_generate_nconf@plt+0x713d48>
   3e6b4:			; <UNDEFINED> instruction: 0xf7d84652
   3e6b8:	ldr	lr, [r7, -r8, ror #28]!
   3e6bc:	strcs	r9, [r2], #-2563	; 0xfffff5fd
   3e6c0:	andls	r4, r5, #160768	; 0x27400
   3e6c4:	bcs	479eec <ASN1_generate_nconf@plt+0x45f94c>
   3e6c8:	ldrmi	r9, [r1], r9, lsl #4
   3e6cc:			; <UNDEFINED> instruction: 0x469058fe
   3e6d0:	str	r4, [r5], #1682	; 0x692
   3e6d4:	andcc	lr, r9, #3620864	; 0x374000
   3e6d8:	stmdals	r5, {r0, r1, r8, fp, ip, pc}
   3e6dc:	andlt	pc, r0, sp, asr #17
   3e6e0:	ldc	7, cr15, [lr, #864]	; 0x360
   3e6e4:			; <UNDEFINED> instruction: 0xf47f2800
   3e6e8:	blmi	fe52a380 <ASN1_generate_nconf@plt+0xfe50fde0>
   3e6ec:	ldmibmi	r3, {r7, r9, sl, lr}
   3e6f0:	ldmpl	lr!, {r2, sl, sp}^
   3e6f4:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   3e6f8:	ldm	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e6fc:	blmi	fe3f78c4 <ASN1_generate_nconf@plt+0xfe3dd324>
   3e700:	stmibmi	pc, {r2, sl, sp}	; <UNPREDICTABLE>
   3e704:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e708:	ldrbtmi	r5, [r9], #-2302	; 0xfffff702
   3e70c:			; <UNDEFINED> instruction: 0xf7d86830
   3e710:	strbt	lr, [r5], #-2182	; 0xfffff77a
   3e714:	svceq	0x0040f01b
   3e718:	bls	8b2804 <ASN1_generate_nconf@plt+0x898264>
   3e71c:	movweq	pc, #29256	; 0x7248	; <UNPREDICTABLE>
   3e720:	mlasle	r7, sl, r2, r4
   3e724:	bls	746b2c <ASN1_generate_nconf@plt+0x72c58c>
   3e728:	stmibmi	r0, {r0, r1, r3, r6, sl, ip, sp, lr, pc}
   3e72c:	ldrbmi	r4, [r3], -r8, lsl #12
   3e730:	andls	pc, r0, sp, asr #17
   3e734:	mrc	7, 1, APSR_nzcv, cr14, cr10, {6}
   3e738:	stmdacs	r0, {r0, r2, ip, pc}
   3e73c:	sbchi	pc, r8, r0
   3e740:	svceq	0x0002f01b
   3e744:			; <UNDEFINED> instruction: 0xf04fd011
   3e748:	and	r0, r9, r0, lsl #16
   3e74c:	ldmdals	ip, {r0, r6, r9, sl, lr}
   3e750:	stmda	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e754:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   3e758:	stmdals	r5, {r0, r9, sl, lr}
   3e75c:	bl	ffa7c6c8 <ASN1_generate_nconf@plt+0xffa62128>
   3e760:			; <UNDEFINED> instruction: 0xf7db981c
   3e764:	strmi	lr, [r0, #2910]	; 0xb5e
   3e768:			; <UNDEFINED> instruction: 0x46cbdbf0
   3e76c:	cfsubdcs	mvd14, mvd5, mvd7
   3e770:	mcrge	4, 5, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   3e774:	stmdals	r9, {r0, r2, r8, fp, ip, pc}
   3e778:	ldrdhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3e77c:	mcr	7, 1, pc, cr4, cr9, {6}	; <UNPREDICTABLE>
   3e780:	blt	d3c784 <ASN1_generate_nconf@plt+0xd221e4>
   3e784:	strmi	r4, [r0], ip, ror #22
   3e788:	ldmpl	lr!, {r1, sl, sp}^
   3e78c:	blls	337834 <ASN1_generate_nconf@plt+0x31d294>
   3e790:	sbcle	r2, r7, r0, lsl #22
   3e794:	blpl	fe07b8c8 <ASN1_generate_nconf@plt+0xfe061328>
   3e798:	blls	1386b0 <ASN1_generate_nconf@plt+0x11e110>
   3e79c:			; <UNDEFINED> instruction: 0xf47f2b00
   3e7a0:	stmdals	lr, {r1, r3, r5, r9, sl, fp, sp, pc}
   3e7a4:	bls	846d74 <ASN1_generate_nconf@plt+0x82c7d4>
   3e7a8:	cdp2	0, 11, cr15, cr8, cr13, {0}
   3e7ac:	stmdacs	r0, {r1, r7, r9, sl, lr}
   3e7b0:	adcshi	pc, r0, r0
   3e7b4:	vmla.f64	d9, d8, d3
   3e7b8:	movwls	r3, #43536	; 0xaa10
   3e7bc:	tstls	r8, #67108864	; 0x4000000
   3e7c0:			; <UNDEFINED> instruction: 0xf8cde47e
   3e7c4:	blmi	176281c <ASN1_generate_nconf@plt+0x174827c>
   3e7c8:			; <UNDEFINED> instruction: 0xf8dd2200
   3e7cc:			; <UNDEFINED> instruction: 0x46909014
   3e7d0:	strcs	r9, [r3], #-517	; 0xfffffdfb
   3e7d4:	ldmdbmi	fp, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}^
   3e7d8:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   3e7dc:	ldmda	lr, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e7e0:	bllt	ffffc7e4 <ASN1_generate_nconf@plt+0xfffe2244>
   3e7e4:	pkhtbmi	r4, r0, r4, asr #22
   3e7e8:	strcs	r4, [r3], #-2391	; 0xfffff6a9
   3e7ec:	ldrbtmi	r5, [r9], #-2302	; 0xfffff702
   3e7f0:			; <UNDEFINED> instruction: 0xf7d86830
   3e7f4:			; <UNDEFINED> instruction: 0xf7ffe814
   3e7f8:	blmi	142d7cc <ASN1_generate_nconf@plt+0x141322c>
   3e7fc:	beq	47a024 <ASN1_generate_nconf@plt+0x45fa84>
   3e800:	strmi	r9, [r2], r3
   3e804:	strmi	r9, [r1], r9
   3e808:			; <UNDEFINED> instruction: 0x468058fe
   3e80c:	strcs	r9, [r2], #-5
   3e810:			; <UNDEFINED> instruction: 0xf7db6830
   3e814:			; <UNDEFINED> instruction: 0xf7ffee30
   3e818:	bls	1ad7ac <ASN1_generate_nconf@plt+0x19320c>
   3e81c:	blmi	11c782c <ASN1_generate_nconf@plt+0x11ad28c>
   3e820:	andls	r4, r9, #1212416	; 0x128000
   3e824:	ldmpl	lr!, {r0, r4, r7, r9, sl, lr}^
   3e828:			; <UNDEFINED> instruction: 0x46904479
   3e82c:			; <UNDEFINED> instruction: 0xf7d76830
   3e830:			; <UNDEFINED> instruction: 0xf7ffeff6
   3e834:	svcls	0x000fbbd5
   3e838:	blmi	1010244 <ASN1_generate_nconf@plt+0xff5ca4>
   3e83c:	strcs	r9, [r3], #-1027	; 0xfffffbfd
   3e840:			; <UNDEFINED> instruction: 0xf8dd9d0b
   3e844:	ldmpl	lr!, {r3, r4, r5, sp, pc}^
   3e848:	bllt	ff2fc84c <ASN1_generate_nconf@plt+0xff2e22ac>
   3e84c:			; <UNDEFINED> instruction: 0xa70ee9dd
   3e850:	blmi	e9025c <ASN1_generate_nconf@plt+0xe75cbc>
   3e854:	andls	r2, r3, r3, lsl #8
   3e858:	ldmpl	lr!, {r0, r1, r3, r8, sl, fp, ip, pc}^
   3e85c:	bllt	ff07c860 <ASN1_generate_nconf@plt+0xff0622c0>
   3e860:			; <UNDEFINED> instruction: 0xa70ee9dd
   3e864:	blmi	d50270 <ASN1_generate_nconf@plt+0xd35cd0>
   3e868:	strcs	r9, [r3], #-1027	; 0xfffffbfd
   3e86c:	ldmpl	lr!, {r0, r1, r3, r8, sl, fp, ip, pc}^
   3e870:	bllt	fedfc874 <ASN1_generate_nconf@plt+0xfede22d4>
   3e874:	ldrbmi	r9, [fp], -r5, lsl #18
   3e878:	ldrbmi	r9, [r2], -r9, lsl #16
   3e87c:	mcr	7, 7, pc, cr4, cr10, {6}	; <UNPREDICTABLE>
   3e880:			; <UNDEFINED> instruction: 0xf41be654
   3e884:			; <UNDEFINED> instruction: 0xf47f5f80
   3e888:	stmdals	r5, {r0, r2, r3, r4, r9, sl, fp, sp, pc}
   3e88c:			; <UNDEFINED> instruction: 0x4651465a
   3e890:	ldc	7, cr15, [r0], {219}	; 0xdb
   3e894:			; <UNDEFINED> instruction: 0xf47f2800
   3e898:	blmi	a2a0f4 <ASN1_generate_nconf@plt+0xa0fb54>
   3e89c:	strmi	r4, [r0], r1, lsl #13
   3e8a0:	ldmpl	lr!, {r0, r1, sl, sp}^
   3e8a4:	bllt	fe77c8a8 <ASN1_generate_nconf@plt+0xfe762308>
   3e8a8:	strcs	r4, [r5], #-2345	; 0xfffff6d7
   3e8ac:	ldmdavs	r0!, {r3, r9, fp, ip, pc}
   3e8b0:			; <UNDEFINED> instruction: 0xf7d74479
   3e8b4:			; <UNDEFINED> instruction: 0xf7ffefb4
   3e8b8:	ldmpl	lr!, {r0, r1, r4, r7, r8, r9, fp, ip, sp, pc}^
   3e8bc:	stmdbmi	r5!, {r2, sl, sp}
   3e8c0:	ldrdhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3e8c4:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   3e8c8:	svc	0x00a8f7d7
   3e8cc:	bllt	fe27c8d0 <ASN1_generate_nconf@plt+0xfe262330>
   3e8d0:	strcs	r4, [r3], #-2841	; 0xfffff4e7
   3e8d4:			; <UNDEFINED> instruction: 0x8014f8dd
   3e8d8:			; <UNDEFINED> instruction: 0x46c158fe
   3e8dc:	bllt	fe07c8e0 <ASN1_generate_nconf@plt+0xfe062340>
   3e8e0:	bl	ff3fc850 <ASN1_generate_nconf@plt+0xff3e22b0>
   3e8e4:	strcs	r9, [r2], #-2565	; 0xfffff5fb
   3e8e8:	andls	r4, sl, #19456	; 0x4c00
   3e8ec:	andls	r4, r3, #152043520	; 0x9100000
   3e8f0:	andls	r4, r9, #144, 12	; 0x9000000
   3e8f4:			; <UNDEFINED> instruction: 0xf7ff58fe
   3e8f8:	blmi	42d6cc <ASN1_generate_nconf@plt+0x41312c>
   3e8fc:	ldmdbmi	r6, {r7, r9, sl, lr}
   3e900:	bls	41030c <ASN1_generate_nconf@plt+0x3f5d6c>
   3e904:	ldmpl	lr!, {r1, sl, sp}^
   3e908:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   3e90c:	svc	0x0086f7d7
   3e910:	bllt	19fc914 <ASN1_generate_nconf@plt+0x19e2374>
   3e914:	strcs	r9, [r2], #-2563	; 0xfffff5fd
   3e918:	andls	r4, sl, #7168	; 0x1c00
   3e91c:	bcs	47a144 <ASN1_generate_nconf@plt+0x45fba4>
   3e920:	ldrmi	r9, [r1], r5, lsl #4
   3e924:			; <UNDEFINED> instruction: 0x469058fe
   3e928:			; <UNDEFINED> instruction: 0xf7ff9209
   3e92c:	blls	12d698 <ASN1_generate_nconf@plt+0x1130f8>
   3e930:	blls	263560 <ASN1_generate_nconf@plt+0x248fc0>
   3e934:	str	r9, [r2, #-771]	; 0xfffffcfd
   3e938:	andeq	r1, r0, r0, lsr #11
   3e93c:	andeq	r3, r2, r0, lsr r7
   3e940:	andeq	r3, r2, lr, lsr r7
   3e944:	andeq	r3, r2, r6, lsr #12
   3e948:	strdeq	r3, [r1], -lr
   3e94c:	strdeq	r5, [r1], -r4
   3e950:	andeq	r5, r1, r0, asr r9
   3e954:	andeq	r5, r1, r2, lsr #18
   3e958:	andeq	r5, r1, r4, lsr r7
   3e95c:	andeq	r0, r0, r0
   3e960:	andcs	r4, lr, r5, lsl #18
   3e964:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   3e968:	b	97c8d0 <ASN1_generate_nconf@plt+0x962330>
   3e96c:	andcs	r4, r0, #3072	; 0xc00
   3e970:	andsvs	r4, sl, fp, ror r4
   3e974:	svclt	0x0000bd08
   3e978:			; <UNDEFINED> instruction: 0xfffffff7
   3e97c:	andeq	r7, r4, ip, ror #31
   3e980:	mvnsmi	lr, sp, lsr #18
   3e984:	stmdavs	r3, {r0, r2, r3, r8, sl, fp, lr}
   3e988:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   3e98c:			; <UNDEFINED> instruction: 0xb194689e
   3e990:	strcs	r4, [r0], #-3851	; 0xfffff0f5
   3e994:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   3e998:	and	r4, r1, pc, ror r4
   3e99c:	andle	r4, sl, r4, asr #10
   3e9a0:			; <UNDEFINED> instruction: 0x4630683b
   3e9a4:	strcc	r6, [r1], #-2154	; 0xfffff796
   3e9a8:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   3e9ac:	svc	0x0048f7da
   3e9b0:	blcs	58a64 <ASN1_generate_nconf@plt+0x3e4c4>
   3e9b4:			; <UNDEFINED> instruction: 0x4620d1f2
   3e9b8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3e9bc:	ldrdeq	r7, [r4], -r4
   3e9c0:	andeq	r7, r4, r4, asr r2
   3e9c4:	mvnsmi	lr, #737280	; 0xb4000
   3e9c8:	stmdavs	r5, {r4, r9, sl, fp, lr}
   3e9cc:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   3e9d0:			; <UNDEFINED> instruction: 0xf1036834
   3e9d4:			; <UNDEFINED> instruction: 0xf8d50245
   3e9d8:	bl	19ee10 <ASN1_generate_nconf@plt+0x184870>
   3e9dc:	bl	17f7f0 <ASN1_generate_nconf@plt+0x165250>
   3e9e0:			; <UNDEFINED> instruction: 0xf8d30582
   3e9e4:	cmnlt	r4, r4, lsr #1
   3e9e8:			; <UNDEFINED> instruction: 0xf06f2400
   3e9ec:	and	r4, r1, r0, lsl #18
   3e9f0:	andle	r4, r8, ip, asr #10
   3e9f4:	strbmi	r4, [r1], -sl, lsr #12
   3e9f8:	strcc	r4, [r1], #-1592	; 0xfffff9c8
   3e9fc:	b	ff4fc968 <ASN1_generate_nconf@plt+0xff4e23c8>
   3ea00:	blcs	58ad4 <ASN1_generate_nconf@plt+0x3e534>
   3ea04:			; <UNDEFINED> instruction: 0x4620d1f4
   3ea08:	mvnshi	lr, #12386304	; 0xbd0000
   3ea0c:	muleq	r4, r0, pc	; <UNPREDICTABLE>
   3ea10:	bmi	890e98 <ASN1_generate_nconf@plt+0x8768f8>
   3ea14:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3ea18:			; <UNDEFINED> instruction: 0x4df0e92d
   3ea1c:	ldcmi	0, cr11, [pc, #-592]	; 3e7d4 <ASN1_generate_nconf@plt+0x24234>
   3ea20:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   3ea24:	ldmdavs	r2, {r0, r1, r2, r3, r4, r7, fp, sp, lr}
   3ea28:			; <UNDEFINED> instruction: 0xf04f9213
   3ea2c:	stmdavs	ip!, {r9}
   3ea30:			; <UNDEFINED> instruction: 0xf8dfb304
   3ea34:	strcs	sl, [r0], #-108	; 0xffffff94
   3ea38:	bleq	37ae74 <ASN1_generate_nconf@plt+0x3608d4>
   3ea3c:	ldrbtmi	r4, [sl], #1696	; 0x6a0
   3ea40:	stmdavs	fp!, {r1, r2, sp, lr, pc}
   3ea44:			; <UNDEFINED> instruction: 0xb1ab3401
   3ea48:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   3ea4c:	mulsle	r1, ip, r2
   3ea50:	movwcs	r6, #2158	; 0x86e
   3ea54:	ldrdne	pc, [r0], -sl
   3ea58:			; <UNDEFINED> instruction: 0x4638465a
   3ea5c:	eorne	pc, r6, r1, asr r8	; <UNPREDICTABLE>
   3ea60:	andhi	pc, r4, sp, asr #17
   3ea64:	strls	r6, [r0], -lr, lsr #17
   3ea68:	svc	0x0022f7d9
   3ea6c:	mvnle	r2, r0, lsl #16
   3ea70:	ldrbtcc	pc, [pc], #79	; 3ea78 <ASN1_generate_nconf@plt+0x244d8>	; <UNPREDICTABLE>
   3ea74:	blmi	2512a8 <ASN1_generate_nconf@plt+0x236d08>
   3ea78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ea7c:	blls	518aec <ASN1_generate_nconf@plt+0x4fe54c>
   3ea80:			; <UNDEFINED> instruction: 0xf04f405a
   3ea84:	mrsle	r0, SP_svc
   3ea88:	andslt	r4, r4, r0, lsr #12
   3ea8c:	ldclhi	8, cr14, [r0, #756]!	; 0x2f4
   3ea90:	b	ffdfca00 <ASN1_generate_nconf@plt+0xffde2460>
   3ea94:	strdeq	pc, [r3], -r8
   3ea98:	andeq	r1, r0, r0, ror r5
   3ea9c:	andeq	r7, r4, sl, lsr pc
   3eaa0:	andeq	r7, r4, lr, lsr #3
   3eaa4:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   3eaa8:	svcmi	0x00f0e92d
   3eaac:			; <UNDEFINED> instruction: 0xf8dfb08f
   3eab0:	ldmdbmi	sl, {r3, r5, r6, r8, pc}^
   3eab4:	ldrbtmi	r4, [r8], #2906	; 0xb5a
   3eab8:	stmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   3eabc:	ldrdeq	pc, [ip], -r8
   3eac0:	biccs	r5, ip, fp, asr #17
   3eac4:	ldmdavs	fp, {r1, r2, r4, r7, fp, sp, lr}
   3eac8:			; <UNDEFINED> instruction: 0xf04f930d
   3eacc:			; <UNDEFINED> instruction: 0xf8d20300
   3ead0:	movwcs	r4, #372	; 0x174
   3ead4:	stmib	sp, {r0, r1, ip, pc}^
   3ead8:			; <UNDEFINED> instruction: 0xf88d3306
   3eadc:	stmib	sp, {r5, ip, sp}^
   3eae0:	movwls	r3, #49930	; 0xc30a
   3eae4:	tstls	r9, r5, lsl #2
   3eae8:	cmple	r8, r0, lsl #16
   3eaec:	ldrdcc	pc, [r0], -r8
   3eaf0:	eorsle	r2, r6, r0, lsl #22
   3eaf4:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   3eaf8:	beq	47af20 <ASN1_generate_nconf@plt+0x460980>
   3eafc:	and	sl, r4, r4, lsl #30
   3eb00:			; <UNDEFINED> instruction: 0xf06f9a03
   3eb04:	addsmi	r4, sl, #0, 6
   3eb08:	movwcs	sp, #127	; 0x7f
   3eb0c:	ldrmi	r9, [sl], -r3, lsl #26
   3eb10:			; <UNDEFINED> instruction: 0x46204619
   3eb14:	andge	pc, r0, sp, asr #17
   3eb18:	strls	r3, [r3, #-1281]	; 0xfffffaff
   3eb1c:	stcl	7, cr15, [r2], #-876	; 0xfffffc94
   3eb20:	strbmi	r2, [fp], -sp, lsl #4
   3eb24:	andls	r2, r0, #0, 2
   3eb28:	ldrtmi	r4, [sl], -r0, lsr #12
   3eb2c:	stcl	7, cr15, [r6], #-876	; 0xfffffc94
   3eb30:			; <UNDEFINED> instruction: 0xf8d8483c
   3eb34:	ldrtmi	ip, [r3], -r4
   3eb38:			; <UNDEFINED> instruction: 0x463a4478
   3eb3c:			; <UNDEFINED> instruction: 0xf8d04631
   3eb40:	strtmi	lr, [r0], -r0
   3eb44:	eorpl	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   3eb48:			; <UNDEFINED> instruction: 0xf7db9500
   3eb4c:	stmdbls	r4, {r3, r4, r6, sl, fp, sp, lr, pc}
   3eb50:			; <UNDEFINED> instruction: 0x4620463a
   3eb54:			; <UNDEFINED> instruction: 0xf7db4431
   3eb58:			; <UNDEFINED> instruction: 0xf8d8ea50
   3eb5c:	blcs	4ab64 <ASN1_generate_nconf@plt+0x305c4>
   3eb60:	bmi	cb32a0 <ASN1_generate_nconf@plt+0xc98d00>
   3eb64:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   3eb68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3eb6c:	subsmi	r9, sl, sp, lsl #22
   3eb70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3eb74:	stmdals	r3, {r0, r2, r3, r6, r8, ip, lr, pc}
   3eb78:	pop	{r0, r1, r2, r3, ip, sp, pc}
   3eb7c:			; <UNDEFINED> instruction: 0xf8d88ff0
   3eb80:	andls	r2, r3, #0
   3eb84:	rscle	r2, ip, r0, lsl #20
   3eb88:	bleq	97afc4 <ASN1_generate_nconf@plt+0x960a24>
   3eb8c:	beq	47afb4 <ASN1_generate_nconf@plt+0x460a14>
   3eb90:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   3eb94:	movwls	sl, #16132	; 0x3f04
   3eb98:	bls	136bb0 <ASN1_generate_nconf@plt+0x11c610>
   3eb9c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   3eba0:	mlasle	r2, sl, r2, r4
   3eba4:	stcls	3, cr2, [r3, #-0]
   3eba8:			; <UNDEFINED> instruction: 0x4619461a
   3ebac:			; <UNDEFINED> instruction: 0xf8cd4620
   3ebb0:	strcc	sl, [r1, #-0]
   3ebb4:			; <UNDEFINED> instruction: 0xf7d89503
   3ebb8:			; <UNDEFINED> instruction: 0x465becfe
   3ebbc:	tstcs	r1, r0, lsl r2
   3ebc0:			; <UNDEFINED> instruction: 0xf7d84620
   3ebc4:	andcs	lr, sp, #52736	; 0xce00
   3ebc8:	tstcs	r0, fp, asr #12
   3ebcc:	strtmi	r9, [r0], -r0, lsl #4
   3ebd0:			; <UNDEFINED> instruction: 0xf7db463a
   3ebd4:	ldmdami	r5, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   3ebd8:	ldrdgt	pc, [r4], -r8
   3ebdc:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   3ebe0:			; <UNDEFINED> instruction: 0x4631463a
   3ebe4:	ldrd	pc, [r0], -r0
   3ebe8:			; <UNDEFINED> instruction: 0xf85e4620
   3ebec:	strls	r5, [r0, #-44]	; 0xffffffd4
   3ebf0:	b	fe97cb64 <ASN1_generate_nconf@plt+0xfe9625c4>
   3ebf4:	ldrtmi	r9, [sl], -r4, lsl #18
   3ebf8:	ldrtmi	r4, [r1], #-1568	; 0xfffff9e0
   3ebfc:	stcl	7, cr15, [r0], #868	; 0x364
   3ec00:	ldrdcc	pc, [r0], -r8
   3ec04:	bicle	r2, r8, r0, lsl #22
   3ec08:			; <UNDEFINED> instruction: 0xf06fe7ab
   3ec0c:	movwls	r4, #13056	; 0x3300
   3ec10:			; <UNDEFINED> instruction: 0xf7dae7a7
   3ec14:	svclt	0x0000ea36
   3ec18:	andeq	r7, r4, r6, lsr #29
   3ec1c:	andeq	pc, r3, r4, asr pc	; <UNPREDICTABLE>
   3ec20:	andeq	r1, r0, r0, ror r5
   3ec24:	strheq	r7, [r4], -r4
   3ec28:	andeq	pc, r3, r6, lsr #29
   3ec2c:	andeq	r7, r4, lr
   3ec30:	svcmi	0x00f0e92d
   3ec34:	stclmi	0, cr11, [sl, #-548]	; 0xfffffddc
   3ec38:	bmi	1311168 <ASN1_generate_nconf@plt+0x12f6bc8>
   3ec3c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   3ec40:	stmiavs	ip!, {r0, r1, fp, sp, lr}^
   3ec44:	ldmvs	pc, {r1, r3, r7, fp, ip, lr}	; <UNPREDICTABLE>
   3ec48:	ldrsbvs	pc, [r4, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
   3ec4c:	andls	r6, r7, #1179648	; 0x120000
   3ec50:	andeq	pc, r0, #79	; 0x4f
   3ec54:	cmple	r5, r0, lsl #24
   3ec58:			; <UNDEFINED> instruction: 0xf10d682b
   3ec5c:	cmnlt	r3, #12, 16	; 0xc0000
   3ec60:	ldrdls	pc, [r8, -pc]
   3ec64:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   3ec68:	ldrbtmi	r4, [r9], #1706	; 0x6aa
   3ec6c:			; <UNDEFINED> instruction: 0xf06fe003
   3ec70:	addsmi	r4, ip, #0, 6
   3ec74:			; <UNDEFINED> instruction: 0xf8dad06f
   3ec78:	movwcs	lr, #4
   3ec7c:	ldrdgt	pc, [r0], -r9
   3ec80:			; <UNDEFINED> instruction: 0x46424619
   3ec84:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   3ec88:	eorpl	pc, lr, ip, asr r8	; <UNPREDICTABLE>
   3ec8c:			; <UNDEFINED> instruction: 0xf7db9500
   3ec90:			; <UNDEFINED> instruction: 0xf8daebb6
   3ec94:			; <UNDEFINED> instruction: 0xf8d9e004
   3ec98:	ldrtmi	ip, [fp], -r0
   3ec9c:	ldrtmi	r4, [r9], -r2, asr #12
   3eca0:			; <UNDEFINED> instruction: 0xf85c4630
   3eca4:	strls	r5, [r0, #-46]	; 0xffffffd2
   3eca8:	bl	fea7cc1c <ASN1_generate_nconf@plt+0xfea6267c>
   3ecac:	ldrdcc	pc, [r0], -sl
   3ecb0:	bicsle	r2, ip, r0, lsl #22
   3ecb4:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   3ecb8:	blcs	5902c <ASN1_generate_nconf@plt+0x3ea8c>
   3ecbc:	strbmi	sp, [r2], -r5, asr #2
   3ecc0:			; <UNDEFINED> instruction: 0x46304639
   3ecc4:	ldmib	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ecc8:	blmi	a11578 <ASN1_generate_nconf@plt+0x9f6fd8>
   3eccc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ecd0:	blls	218d40 <ASN1_generate_nconf@plt+0x1fe7a0>
   3ecd4:			; <UNDEFINED> instruction: 0xf04f405a
   3ecd8:	teqle	pc, r0, lsl #6
   3ecdc:	andlt	r4, r9, r0, lsr #12
   3ece0:	svchi	0x00f0e8bd
   3ece4:			; <UNDEFINED> instruction: 0xf10d682c
   3ece8:	cmnlt	r4, #12, 16	; 0xc0000
   3ecec:	ldrdlt	pc, [r8], pc	; <UNPREDICTABLE>
   3ecf0:	beq	47b12c <ASN1_generate_nconf@plt+0x460b8c>
   3ecf4:	ldmdbeq	r0, {r0, r2, r8, ip, sp, lr, pc}
   3ecf8:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   3ecfc:	strcs	r4, [r0], #-1275	; 0xfffffb05
   3ed00:			; <UNDEFINED> instruction: 0xf06fe003
   3ed04:	addsmi	r4, ip, #0, 6
   3ed08:	ldrbmi	sp, [r3], -r5, lsr #32
   3ed0c:	tstcs	r1, ip, lsl #4
   3ed10:			; <UNDEFINED> instruction: 0xf7d84630
   3ed14:	movwcs	lr, #3110	; 0xc26
   3ed18:			; <UNDEFINED> instruction: 0x4619461a
   3ed1c:			; <UNDEFINED> instruction: 0xf8cd4630
   3ed20:			; <UNDEFINED> instruction: 0xf7d89000
   3ed24:			; <UNDEFINED> instruction: 0xf8d5ec48
   3ed28:			; <UNDEFINED> instruction: 0xf8dbc004
   3ed2c:	ldrtmi	r0, [fp], -r0
   3ed30:	ldrtmi	r4, [r9], -r2, asr #12
   3ed34:			; <UNDEFINED> instruction: 0xf8503401
   3ed38:	andls	r0, r0, ip, lsr #32
   3ed3c:			; <UNDEFINED> instruction: 0xf7db4630
   3ed40:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   3ed44:	bicsle	r2, ip, r0, lsl #22
   3ed48:			; <UNDEFINED> instruction: 0x4642e7b4
   3ed4c:			; <UNDEFINED> instruction: 0x46304639
   3ed50:	ldc	7, cr15, [r6], #-868	; 0xfffffc9c
   3ed54:			; <UNDEFINED> instruction: 0xf06fe7b8
   3ed58:	str	r4, [fp, r0, lsl #8]!
   3ed5c:	ldmib	r0, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ed60:	andeq	r7, r4, r0, lsr #26
   3ed64:	andeq	pc, r3, lr, asr #27
   3ed68:	andeq	r1, r0, r0, ror r5
   3ed6c:	andeq	r6, r4, r2, lsl #31
   3ed70:	andeq	r7, r4, r6, lsr #25
   3ed74:	andeq	pc, r3, r0, asr #26
   3ed78:	strdeq	r6, [r4], -r0
   3ed7c:	svcmi	0x00f0e92d
   3ed80:			; <UNDEFINED> instruction: 0xf8dfb085
   3ed84:	stmdbmi	ip, {r4, r5, r8, pc}^
   3ed88:	ldrbtmi	r4, [r8], #2636	; 0xa4c
   3ed8c:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3ed90:	ldrdmi	pc, [ip], -r8
   3ed94:	ldmvs	sp, {r1, r3, r7, fp, ip, lr}
   3ed98:	ldrsbvs	pc, [r4, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
   3ed9c:	andls	r6, r3, #1179648	; 0x120000
   3eda0:	andeq	pc, r0, #79	; 0x4f
   3eda4:	cmple	r6, r0, lsl #24
   3eda8:	ldrdcc	pc, [r0], -r8
   3edac:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   3edb0:			; <UNDEFINED> instruction: 0xf8dfb373
   3edb4:			; <UNDEFINED> instruction: 0xf108a10c
   3edb8:	ldrbtmi	r0, [sl], #2832	; 0xb10
   3edbc:			; <UNDEFINED> instruction: 0xf06fe003
   3edc0:	addsmi	r4, ip, #0, 6
   3edc4:			; <UNDEFINED> instruction: 0xf8d8d070
   3edc8:	strtmi	ip, [fp], -r4
   3edcc:	ldrdvc	pc, [r0], -sl
   3edd0:	strtmi	r4, [r9], -sl, asr #12
   3edd4:			; <UNDEFINED> instruction: 0xf8574630
   3edd8:	strls	r7, [r0, -ip, lsr #32]
   3eddc:	bl	3fcd50 <ASN1_generate_nconf@plt+0x3e27b0>
   3ede0:	andle	r2, sl, r1, lsl #16
   3ede4:			; <UNDEFINED> instruction: 0xf04f2300
   3ede8:			; <UNDEFINED> instruction: 0x461a30ff
   3edec:	ldrmi	r9, [r9], -r1
   3edf0:			; <UNDEFINED> instruction: 0xf8cd4630
   3edf4:			; <UNDEFINED> instruction: 0xf7d7b000
   3edf8:	blmi	cfa770 <ASN1_generate_nconf@plt+0xce01d0>
   3edfc:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
   3ee00:	blcs	58e74 <ASN1_generate_nconf@plt+0x3e8d4>
   3ee04:	blmi	c73578 <ASN1_generate_nconf@plt+0xc58fd8>
   3ee08:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3ee0c:	cmple	r5, r0, lsl #22
   3ee10:	strtmi	r4, [r9], -sl, asr #12
   3ee14:			; <UNDEFINED> instruction: 0xf7db4630
   3ee18:	bmi	b791e0 <ASN1_generate_nconf@plt+0xb5ec40>
   3ee1c:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   3ee20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ee24:	subsmi	r9, sl, r3, lsl #22
   3ee28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ee2c:			; <UNDEFINED> instruction: 0x4620d13f
   3ee30:	pop	{r0, r2, ip, sp, pc}
   3ee34:			; <UNDEFINED> instruction: 0xf8d88ff0
   3ee38:			; <UNDEFINED> instruction: 0xf10d4000
   3ee3c:	cmnlt	ip, #8, 18	; 0x20000
   3ee40:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
   3ee44:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   3ee48:	bleq	47b270 <ASN1_generate_nconf@plt+0x460cd0>
   3ee4c:	ldrbtmi	r2, [sl], #1024	; 0x400
   3ee50:			; <UNDEFINED> instruction: 0xf06fe003
   3ee54:	addsmi	r4, ip, #0, 6
   3ee58:			; <UNDEFINED> instruction: 0xf8d8d026
   3ee5c:	strtmi	ip, [fp], -r4
   3ee60:	ldrdvc	pc, [r0], -sl
   3ee64:	strtmi	r4, [r9], -sl, asr #12
   3ee68:			; <UNDEFINED> instruction: 0xf8574630
   3ee6c:	strls	r7, [r0, -ip, lsr #32]
   3ee70:	stmdb	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ee74:	andle	r2, sl, r1, lsl #16
   3ee78:			; <UNDEFINED> instruction: 0xf04f2300
   3ee7c:			; <UNDEFINED> instruction: 0x461a30ff
   3ee80:	ldrmi	r9, [r9], -r1
   3ee84:			; <UNDEFINED> instruction: 0xf8cd4630
   3ee88:			; <UNDEFINED> instruction: 0xf7d7b000
   3ee8c:	blmi	4ba6dc <ASN1_generate_nconf@plt+0x4a013c>
   3ee90:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
   3ee94:	blcs	58f08 <ASN1_generate_nconf@plt+0x3e968>
   3ee98:	sbfx	sp, fp, #3, #21
   3ee9c:	strtmi	r4, [r9], -sl, asr #12
   3eea0:			; <UNDEFINED> instruction: 0xf7d94630
   3eea4:	ldr	lr, [r8, lr, lsl #23]!
   3eea8:	strmi	pc, [r0], #-111	; 0xffffff91
   3eeac:			; <UNDEFINED> instruction: 0xf7dae7ab
   3eeb0:	svclt	0x0000e8e8
   3eeb4:	ldrdeq	r7, [r4], -r2
   3eeb8:	andeq	pc, r3, r0, lsl #25
   3eebc:	andeq	r1, r0, r0, ror r5
   3eec0:	andeq	r6, r4, r2, lsr lr
   3eec4:	andeq	r7, r4, lr, asr fp
   3eec8:	andeq	r7, r4, r4, asr fp
   3eecc:	andeq	pc, r3, lr, ror #23
   3eed0:	muleq	r4, lr, sp
   3eed4:	andeq	r7, r4, sl, asr #21
   3eed8:	mvnsmi	lr, #737280	; 0xb4000
   3eedc:	stmdavs	r3, {r4, r8, sl, fp, lr}
   3eee0:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   3eee4:			; <UNDEFINED> instruction: 0xf8d3689e
   3eee8:			; <UNDEFINED> instruction: 0xb1ac717c
   3eeec:	ldrsbthi	pc, [r4], -pc	; <UNPREDICTABLE>
   3eef0:			; <UNDEFINED> instruction: 0xf06f2400
   3eef4:	ldrbtmi	r4, [r8], #2304	; 0x900
   3eef8:	strbmi	lr, [ip, #-1]
   3eefc:			; <UNDEFINED> instruction: 0xf8d8d00c
   3ef00:	ldrtmi	r3, [r1], -r0
   3ef04:	ldrtmi	r6, [r8], -sl, ror #16
   3ef08:			; <UNDEFINED> instruction: 0xf8533401
   3ef0c:			; <UNDEFINED> instruction: 0xf7d82022
   3ef10:	stmdavs	fp!, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
   3ef14:	mvnsle	r2, r0, lsl #22
   3ef18:	pop	{r5, r9, sl, lr}
   3ef1c:	svclt	0x000083f8
   3ef20:	andeq	r7, r4, ip, ror sl
   3ef24:	strdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   3ef28:	svcmi	0x00f0e92d
   3ef2c:	ldcmi	0, cr11, [r5, #-524]	; 0xfffffdf4
   3ef30:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3ef34:	ldmib	r3, {r1, r2, r3, r5, fp, sp, lr}^
   3ef38:	mvnslt	fp, r2, lsl #16
   3ef3c:	ldrdls	pc, [r8], #-143	; 0xffffff71
   3ef40:	beq	c7b35c <ASN1_generate_nconf@plt+0xc60dbc>
   3ef44:	ldrbtmi	r2, [r9], #1536	; 0x600
   3ef48:	addsmi	lr, r6, #1
   3ef4c:			; <UNDEFINED> instruction: 0xf8d9d015
   3ef50:			; <UNDEFINED> instruction: 0xf04f7000
   3ef54:	stmdavs	sl!, {r0, sl, fp}^
   3ef58:			; <UNDEFINED> instruction: 0xf1054653
   3ef5c:			; <UNDEFINED> instruction: 0x46410410
   3ef60:	strbtmi	r4, [r6], #-1624	; 0xfffff9a8
   3ef64:	eorcs	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   3ef68:			; <UNDEFINED> instruction: 0x4c00e9cd
   3ef6c:	svc	0x00caf7d9
   3ef70:			; <UNDEFINED> instruction: 0xf06f682b
   3ef74:	blcs	4f77c <ASN1_generate_nconf@plt+0x351dc>
   3ef78:	ldrtmi	sp, [r0], -r7, ror #3
   3ef7c:	pop	{r0, r1, ip, sp, pc}
   3ef80:	svclt	0x00008ff0
   3ef84:	andeq	r7, r4, sl, lsr #20
   3ef88:	andeq	r6, r4, r6, lsr #25
   3ef8c:	svcmi	0x00f0e92d
   3ef90:	ldcmi	0, cr11, [r5, #-524]	; 0xfffffdf4
   3ef94:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3ef98:	ldmib	r3, {r1, r2, r3, r5, fp, sp, lr}^
   3ef9c:	mvnslt	fp, r2, lsl #16
   3efa0:	ldrdls	pc, [r8], #-143	; 0xffffff71
   3efa4:	bvc	fe4fc3c0 <ASN1_generate_nconf@plt+0xfe4e1e20>
   3efa8:	ldrbtmi	r2, [r9], #1536	; 0x600
   3efac:	addsmi	lr, r6, #1
   3efb0:			; <UNDEFINED> instruction: 0xf8d9d015
   3efb4:			; <UNDEFINED> instruction: 0xf04f7000
   3efb8:	stmdavs	sl!, {r0, sl, fp}^
   3efbc:			; <UNDEFINED> instruction: 0xf1054653
   3efc0:			; <UNDEFINED> instruction: 0x46410410
   3efc4:	strbtmi	r4, [r6], #-1624	; 0xfffff9a8
   3efc8:	eorcs	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   3efcc:			; <UNDEFINED> instruction: 0x4c00e9cd
   3efd0:	svc	0x0098f7d9
   3efd4:			; <UNDEFINED> instruction: 0xf06f682b
   3efd8:	blcs	4f7e0 <ASN1_generate_nconf@plt+0x35240>
   3efdc:	ldrtmi	sp, [r0], -r7, ror #3
   3efe0:	pop	{r0, r1, ip, sp, pc}
   3efe4:	svclt	0x00008ff0
   3efe8:	andeq	r7, r4, r6, asr #19
   3efec:	andeq	r6, r4, r2, asr #24
   3eff0:	svcmi	0x00f0e92d
   3eff4:	ldcmi	0, cr11, [r5, #-524]	; 0xfffffdf4
   3eff8:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3effc:	ldmib	r3, {r1, r2, r3, r5, fp, sp, lr}^
   3f000:	mvnslt	fp, r2, lsl #16
   3f004:	ldrdls	pc, [r8], #-143	; 0xffffff71
   3f008:	bvc	1fc424 <ASN1_generate_nconf@plt+0x1e1e84>
   3f00c:	ldrbtmi	r2, [r9], #1536	; 0x600
   3f010:	addsmi	lr, r6, #1
   3f014:			; <UNDEFINED> instruction: 0xf8d9d015
   3f018:			; <UNDEFINED> instruction: 0xf04f7000
   3f01c:	stmdavs	sl!, {r0, sl, fp}^
   3f020:			; <UNDEFINED> instruction: 0xf1054653
   3f024:			; <UNDEFINED> instruction: 0x46410410
   3f028:	strbtmi	r4, [r6], #-1624	; 0xfffff9a8
   3f02c:	eorcs	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   3f030:			; <UNDEFINED> instruction: 0x4c00e9cd
   3f034:	svc	0x0066f7d9
   3f038:			; <UNDEFINED> instruction: 0xf06f682b
   3f03c:	blcs	4f844 <ASN1_generate_nconf@plt+0x352a4>
   3f040:	ldrtmi	sp, [r0], -r7, ror #3
   3f044:	pop	{r0, r1, ip, sp, pc}
   3f048:	svclt	0x00008ff0
   3f04c:	andeq	r7, r4, r2, ror #18
   3f050:	ldrdeq	r6, [r4], -lr
   3f054:	ldrbtmi	lr, [r0], sp, lsr #18
   3f058:	ldcmi	0, cr11, [r5, #-524]	; 0xfffffdf4
   3f05c:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3f060:	ldmvs	pc, {r1, r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
   3f064:			; <UNDEFINED> instruction: 0xf8dfb306
   3f068:			; <UNDEFINED> instruction: 0xf105904c
   3f06c:			; <UNDEFINED> instruction: 0x26000a30
   3f070:	strd	r4, [r1], -r9
   3f074:	mulsle	r7, r6, r2
   3f078:	ldrdmi	pc, [r0], -r9
   3f07c:	stceq	0, cr15, [r1], {79}	; 0x4f
   3f080:			; <UNDEFINED> instruction: 0xf105686a
   3f084:			; <UNDEFINED> instruction: 0x46530e10
   3f088:			; <UNDEFINED> instruction: 0x46384639
   3f08c:			; <UNDEFINED> instruction: 0xf8544466
   3f090:			; <UNDEFINED> instruction: 0xf8cd2022
   3f094:			; <UNDEFINED> instruction: 0xf8cdc004
   3f098:			; <UNDEFINED> instruction: 0xf7dae000
   3f09c:	stmdavs	fp!, {r4, r5, r6, r9, fp, sp, lr, pc}
   3f0a0:	andmi	pc, r0, #111	; 0x6f
   3f0a4:	mvnle	r2, r0, lsl #22
   3f0a8:	andlt	r4, r3, r0, lsr r6
   3f0ac:			; <UNDEFINED> instruction: 0x86f0e8bd
   3f0b0:	strdeq	r7, [r4], -lr
   3f0b4:	andeq	r6, r4, ip, ror fp
   3f0b8:	ldrbtmi	lr, [r0], sp, lsr #18
   3f0bc:	ldcmi	0, cr11, [r5, #-524]	; 0xfffffdf4
   3f0c0:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3f0c4:	ldmvs	pc, {r1, r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
   3f0c8:			; <UNDEFINED> instruction: 0xf8dfb306
   3f0cc:			; <UNDEFINED> instruction: 0xf505904c
   3f0d0:			; <UNDEFINED> instruction: 0x26007a92
   3f0d4:	strd	r4, [r1], -r9
   3f0d8:	mulsle	r7, r6, r2
   3f0dc:	ldrdmi	pc, [r0], -r9
   3f0e0:	stceq	0, cr15, [r1], {79}	; 0x4f
   3f0e4:			; <UNDEFINED> instruction: 0xf105686a
   3f0e8:			; <UNDEFINED> instruction: 0x46530e10
   3f0ec:			; <UNDEFINED> instruction: 0x46384639
   3f0f0:			; <UNDEFINED> instruction: 0xf8544466
   3f0f4:			; <UNDEFINED> instruction: 0xf8cd2022
   3f0f8:			; <UNDEFINED> instruction: 0xf8cdc004
   3f0fc:			; <UNDEFINED> instruction: 0xf7dae000
   3f100:	stmdavs	fp!, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
   3f104:	andmi	pc, r0, #111	; 0x6f
   3f108:	mvnle	r2, r0, lsl #22
   3f10c:	andlt	r4, r3, r0, lsr r6
   3f110:			; <UNDEFINED> instruction: 0x86f0e8bd
   3f114:	muleq	r4, sl, r8
   3f118:	andeq	r6, r4, r8, lsl fp
   3f11c:	ldrbtmi	lr, [r0], sp, lsr #18
   3f120:	ldcmi	0, cr11, [r5, #-524]	; 0xfffffdf4
   3f124:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3f128:	ldmvs	pc, {r1, r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
   3f12c:			; <UNDEFINED> instruction: 0xf8dfb306
   3f130:			; <UNDEFINED> instruction: 0xf505904c
   3f134:	strcs	r7, [r0], -r6, lsl #20
   3f138:	strd	r4, [r1], -r9
   3f13c:	mulsle	r7, r6, r2
   3f140:	ldrdmi	pc, [r0], -r9
   3f144:	stceq	0, cr15, [r1], {79}	; 0x4f
   3f148:			; <UNDEFINED> instruction: 0xf105686a
   3f14c:			; <UNDEFINED> instruction: 0x46530e10
   3f150:			; <UNDEFINED> instruction: 0x46384639
   3f154:			; <UNDEFINED> instruction: 0xf8544466
   3f158:			; <UNDEFINED> instruction: 0xf8cd2022
   3f15c:			; <UNDEFINED> instruction: 0xf8cdc004
   3f160:			; <UNDEFINED> instruction: 0xf7dae000
   3f164:	stmdavs	fp!, {r2, r3, r9, fp, sp, lr, pc}
   3f168:	andmi	pc, r0, #111	; 0x6f
   3f16c:	mvnle	r2, r0, lsl #22
   3f170:	andlt	r4, r3, r0, lsr r6
   3f174:			; <UNDEFINED> instruction: 0x86f0e8bd
   3f178:	andeq	r7, r4, r6, lsr r8
   3f17c:			; <UNDEFINED> instruction: 0x00046ab4
   3f180:	ldrbmi	lr, [r0, sp, lsr #18]!
   3f184:	ldcmi	0, cr11, [r8], {132}	; 0x84
   3f188:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
   3f18c:			; <UNDEFINED> instruction: 0xf8d36827
   3f190:			; <UNDEFINED> instruction: 0xb32fa008
   3f194:	ldrsbhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3f198:	stmdbvc	r3, {r2, r8, sl, ip, sp, lr, pc}^
   3f19c:	ldrbtmi	r2, [r8], #1792	; 0x700
   3f1a0:	addsmi	lr, r7, #1
   3f1a4:	stmdavs	r0!, {r2, r3, r4, ip, lr, pc}^
   3f1a8:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   3f1ac:	ldrdcs	pc, [r0], -r8
   3f1b0:	cfstr64vc	mvdx15, [r3], #-16
   3f1b4:			; <UNDEFINED> instruction: 0xf504464b
   3f1b8:	vmax.s8	<illegal reg q3.5>, q2, <illegal reg q10.5>
   3f1bc:			; <UNDEFINED> instruction: 0x46514514
   3f1c0:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   3f1c4:			; <UNDEFINED> instruction: 0xf8cd4650
   3f1c8:	ldrbtmi	lr, [r7], #-12
   3f1cc:			; <UNDEFINED> instruction: 0x6c01e9cd
   3f1d0:			; <UNDEFINED> instruction: 0xf7db9500
   3f1d4:	stmdavs	r3!, {r1, r3, r4, fp, sp, lr, pc}
   3f1d8:	andmi	pc, r0, #111	; 0x6f
   3f1dc:	mvnle	r2, r0, lsl #22
   3f1e0:	andlt	r4, r4, r8, lsr r6
   3f1e4:			; <UNDEFINED> instruction: 0x87f0e8bd
   3f1e8:	ldrdeq	r7, [r4], -r2
   3f1ec:	andeq	r6, r4, lr, asr #20
   3f1f0:	ldrbtmi	lr, [r0], sp, lsr #18
   3f1f4:	ldcmi	0, cr11, [r5, #-524]	; 0xfffffdf4
   3f1f8:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3f1fc:	ldmvs	pc, {r1, r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
   3f200:			; <UNDEFINED> instruction: 0xf8dfb306
   3f204:			; <UNDEFINED> instruction: 0xf505904c
   3f208:	strcs	r7, [r0], -r3, asr #20
   3f20c:	strd	r4, [r1], -r9
   3f210:	mulsle	r7, r6, r2
   3f214:	ldrdmi	pc, [r0], -r9
   3f218:	stceq	0, cr15, [r1], {79}	; 0x4f
   3f21c:			; <UNDEFINED> instruction: 0xf505686a
   3f220:	ldrbmi	r7, [r3], -r3, ror #28
   3f224:			; <UNDEFINED> instruction: 0x46384639
   3f228:			; <UNDEFINED> instruction: 0xf8544466
   3f22c:			; <UNDEFINED> instruction: 0xf8cd2022
   3f230:			; <UNDEFINED> instruction: 0xf8cdc004
   3f234:			; <UNDEFINED> instruction: 0xf7d8e000
   3f238:	stmdavs	fp!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   3f23c:	andmi	pc, r0, #111	; 0x6f
   3f240:	mvnle	r2, r0, lsl #22
   3f244:	andlt	r4, r3, r0, lsr r6
   3f248:			; <UNDEFINED> instruction: 0x86f0e8bd
   3f24c:	andeq	r7, r4, r2, ror #14
   3f250:	andeq	r6, r4, r0, ror #19
   3f254:	mvnsmi	lr, #737280	; 0xb4000
   3f258:	stmdavs	r3, {r4, r8, sl, fp, lr}
   3f25c:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   3f260:			; <UNDEFINED> instruction: 0xb1c4689e
   3f264:	ldrsbthi	pc, [r8], -pc	; <UNPREDICTABLE>
   3f268:	ldmibmi	r4, {r0, r2, r9, ip, sp, lr, pc}
   3f26c:	ldrbtmi	r2, [r8], #1024	; 0x400
   3f270:	addsmi	lr, r4, #1
   3f274:	stmdavs	pc!, {r0, r1, r2, r3, ip, lr, pc}^	; <UNPREDICTABLE>
   3f278:			; <UNDEFINED> instruction: 0xf8d84633
   3f27c:	ldrtmi	r1, [r2], -r0
   3f280:	strcc	r4, [r1], #-1608	; 0xfffff9b8
   3f284:	eorne	pc, r7, r1, asr r8	; <UNPREDICTABLE>
   3f288:	ldm	r6!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f28c:			; <UNDEFINED> instruction: 0xf06f682b
   3f290:	blcs	4fa98 <ASN1_generate_nconf@plt+0x354f8>
   3f294:	strtmi	sp, [r0], -sp, ror #3
   3f298:	mvnshi	lr, #12386304	; 0xbd0000
   3f29c:	andeq	r7, r4, r0, lsl #14
   3f2a0:	andeq	r6, r4, lr, ror r9
   3f2a4:	bmi	8d1730 <ASN1_generate_nconf@plt+0x8b7190>
   3f2a8:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3f2ac:	mvnsmi	lr, #737280	; 0xb4000
   3f2b0:	stcmi	0, cr11, [r0, #-556]!	; 0xfffffdd4
   3f2b4:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   3f2b8:	ldmdavs	r2, {r1, r2, r3, r4, r7, fp, sp, lr}
   3f2bc:			; <UNDEFINED> instruction: 0xf04f9209
   3f2c0:	stmdavs	ip!, {r9}
   3f2c4:			; <UNDEFINED> instruction: 0xf8dfb314
   3f2c8:	strcs	r9, [r0], #-112	; 0xffffff90
   3f2cc:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   3f2d0:	ldrbtmi	r4, [r9], #1575	; 0x627
   3f2d4:	stmdavs	fp!, {r1, r2, sp, lr, pc}
   3f2d8:			; <UNDEFINED> instruction: 0xb1bb3401
   3f2dc:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   3f2e0:	mulsle	r3, ip, r2
   3f2e4:			; <UNDEFINED> instruction: 0xf8d9686a
   3f2e8:			; <UNDEFINED> instruction: 0xf8533000
   3f2ec:	tstls	r3, r2, lsr #32
   3f2f0:	ldmdb	r0, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f2f4:	movwcs	r9, #2307	; 0x903
   3f2f8:	stmib	sp, {r1, r6, r9, sl, lr}^
   3f2fc:	ldrtmi	r0, [r0], -r0, lsl #14
   3f300:	b	ff5fd26c <ASN1_generate_nconf@plt+0xff5e2ccc>
   3f304:	mvnle	r2, r0, lsl #16
   3f308:	ldrbtcc	pc, [pc], #79	; 3f310 <ASN1_generate_nconf@plt+0x24d70>	; <UNPREDICTABLE>
   3f30c:	blmi	251b40 <ASN1_generate_nconf@plt+0x2375a0>
   3f310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f314:	blls	299384 <ASN1_generate_nconf@plt+0x27ede4>
   3f318:			; <UNDEFINED> instruction: 0xf04f405a
   3f31c:	mrsle	r0, SP_svc
   3f320:	andlt	r4, fp, r0, lsr #12
   3f324:	mvnshi	lr, #12386304	; 0xbd0000
   3f328:	mcr	7, 5, pc, cr10, cr9, {6}	; <UNPREDICTABLE>
   3f32c:	andeq	pc, r3, r4, ror #14
   3f330:	andeq	r1, r0, r0, ror r5
   3f334:	andeq	r7, r4, r6, lsr #13
   3f338:	andeq	r6, r4, sl, lsl r9
   3f33c:	strdeq	pc, [r3], -ip
   3f340:	bmi	7517b4 <ASN1_generate_nconf@plt+0x737214>
   3f344:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3f348:	mvnsmi	lr, #737280	; 0xb4000
   3f34c:	ldcmi	0, cr11, [sl, #-588]	; 0xfffffdb4
   3f350:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   3f354:	ldmdavs	r2, {r1, r2, r3, r4, r7, fp, sp, lr}
   3f358:			; <UNDEFINED> instruction: 0xf04f9211
   3f35c:	stmdavs	ip!, {r9}
   3f360:			; <UNDEFINED> instruction: 0xf8dfb1b4
   3f364:	svcge	0x00018058
   3f368:			; <UNDEFINED> instruction: 0xf06f2400
   3f36c:	ldrbtmi	r4, [r8], #2304	; 0x900
   3f370:	strbmi	lr, [ip, #-1]
   3f374:			; <UNDEFINED> instruction: 0xf8d8d00c
   3f378:	ldrtmi	r3, [sl], -r0
   3f37c:	ldrtmi	r6, [r0], -r9, ror #16
   3f380:			; <UNDEFINED> instruction: 0xf8533401
   3f384:			; <UNDEFINED> instruction: 0xf7d81021
   3f388:	stmdavs	fp!, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
   3f38c:	mvnsle	r2, r0, lsl #22
   3f390:	blmi	251bc4 <ASN1_generate_nconf@plt+0x237624>
   3f394:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f398:	blls	499408 <ASN1_generate_nconf@plt+0x47ee68>
   3f39c:			; <UNDEFINED> instruction: 0xf04f405a
   3f3a0:	mrsle	r0, SP_svc
   3f3a4:	andslt	r4, r3, r0, lsr #12
   3f3a8:	mvnshi	lr, #12386304	; 0xbd0000
   3f3ac:	mcr	7, 3, pc, cr8, cr9, {6}	; <UNPREDICTABLE>
   3f3b0:	andeq	pc, r3, r8, asr #13
   3f3b4:	andeq	r1, r0, r0, ror r5
   3f3b8:	andeq	r7, r4, sl, lsl #12
   3f3bc:	andeq	r6, r4, lr, ror r8
   3f3c0:	andeq	pc, r3, r8, ror r6	; <UNPREDICTABLE>
   3f3c4:	bmi	751838 <ASN1_generate_nconf@plt+0x737298>
   3f3c8:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3f3cc:	mvnsmi	lr, #737280	; 0xb4000
   3f3d0:	ldcmi	0, cr11, [sl, #-588]	; 0xfffffdb4
   3f3d4:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   3f3d8:	ldmdavs	r2, {r1, r2, r3, r4, r7, fp, sp, lr}
   3f3dc:			; <UNDEFINED> instruction: 0xf04f9211
   3f3e0:	stmdavs	ip!, {r9}
   3f3e4:			; <UNDEFINED> instruction: 0xf8dfb1b4
   3f3e8:	svcge	0x00018058
   3f3ec:			; <UNDEFINED> instruction: 0xf06f2400
   3f3f0:	ldrbtmi	r4, [r8], #2304	; 0x900
   3f3f4:	strbmi	lr, [ip, #-1]
   3f3f8:			; <UNDEFINED> instruction: 0xf8d8d00c
   3f3fc:	ldrtmi	r3, [sl], -r0
   3f400:	ldrtmi	r6, [r0], -r9, ror #16
   3f404:			; <UNDEFINED> instruction: 0xf8533401
   3f408:			; <UNDEFINED> instruction: 0xf7d71021
   3f40c:	stmdavs	fp!, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   3f410:	mvnsle	r2, r0, lsl #22
   3f414:	blmi	251c48 <ASN1_generate_nconf@plt+0x2376a8>
   3f418:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f41c:	blls	49948c <ASN1_generate_nconf@plt+0x47eeec>
   3f420:			; <UNDEFINED> instruction: 0xf04f405a
   3f424:	mrsle	r0, SP_svc
   3f428:	andslt	r4, r3, r0, lsr #12
   3f42c:	mvnshi	lr, #12386304	; 0xbd0000
   3f430:	mcr	7, 1, pc, cr6, cr9, {6}	; <UNPREDICTABLE>
   3f434:	andeq	pc, r3, r4, asr #12
   3f438:	andeq	r1, r0, r0, ror r5
   3f43c:	andeq	r7, r4, r6, lsl #11
   3f440:	strdeq	r6, [r4], -sl
   3f444:	strdeq	pc, [r3], -r4
   3f448:	bmi	7518bc <ASN1_generate_nconf@plt+0x73731c>
   3f44c:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3f450:	mvnsmi	lr, #737280	; 0xb4000
   3f454:	ldcmi	0, cr11, [sl, #-556]	; 0xfffffdd4
   3f458:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   3f45c:	ldmdavs	r2, {r1, r2, r3, r4, r7, fp, sp, lr}
   3f460:			; <UNDEFINED> instruction: 0xf04f9209
   3f464:	stmdavs	ip!, {r9}
   3f468:			; <UNDEFINED> instruction: 0xf8dfb1b4
   3f46c:	svcge	0x00018058
   3f470:			; <UNDEFINED> instruction: 0xf06f2400
   3f474:	ldrbtmi	r4, [r8], #2304	; 0x900
   3f478:	strbmi	lr, [ip, #-1]
   3f47c:			; <UNDEFINED> instruction: 0xf8d8d00c
   3f480:	ldrtmi	r3, [sl], -r0
   3f484:	ldrtmi	r6, [r0], -r9, ror #16
   3f488:			; <UNDEFINED> instruction: 0xf8533401
   3f48c:			; <UNDEFINED> instruction: 0xf7d81021
   3f490:	stmdavs	fp!, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
   3f494:	mvnsle	r2, r0, lsl #22
   3f498:	blmi	251ccc <ASN1_generate_nconf@plt+0x23772c>
   3f49c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f4a0:	blls	299510 <ASN1_generate_nconf@plt+0x27ef70>
   3f4a4:			; <UNDEFINED> instruction: 0xf04f405a
   3f4a8:	mrsle	r0, SP_svc
   3f4ac:	andlt	r4, fp, r0, lsr #12
   3f4b0:	mvnshi	lr, #12386304	; 0xbd0000
   3f4b4:	stcl	7, cr15, [r4, #868]!	; 0x364
   3f4b8:	andeq	pc, r3, r0, asr #11
   3f4bc:	andeq	r1, r0, r0, ror r5
   3f4c0:	andeq	r7, r4, r2, lsl #10
   3f4c4:	andeq	r6, r4, r6, ror r7
   3f4c8:	andeq	pc, r3, r0, ror r5	; <UNPREDICTABLE>
   3f4cc:	bmi	751940 <ASN1_generate_nconf@plt+0x7373a0>
   3f4d0:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3f4d4:	mvnsmi	lr, #737280	; 0xb4000
   3f4d8:	ldcmi	0, cr11, [sl, #-540]	; 0xfffffde4
   3f4dc:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   3f4e0:	ldmdavs	r2, {r1, r2, r3, r4, r7, fp, sp, lr}
   3f4e4:			; <UNDEFINED> instruction: 0xf04f9205
   3f4e8:	stmdavs	ip!, {r9}
   3f4ec:			; <UNDEFINED> instruction: 0xf8dfb1b4
   3f4f0:			; <UNDEFINED> instruction: 0x466f8058
   3f4f4:			; <UNDEFINED> instruction: 0xf06f2400
   3f4f8:	ldrbtmi	r4, [r8], #2304	; 0x900
   3f4fc:	strbmi	lr, [ip, #-1]
   3f500:			; <UNDEFINED> instruction: 0xf8d8d00c
   3f504:	ldrtmi	r3, [sl], -r0
   3f508:	ldrtmi	r6, [r0], -r9, ror #16
   3f50c:			; <UNDEFINED> instruction: 0xf8533401
   3f510:			; <UNDEFINED> instruction: 0xf7da1021
   3f514:	stmdavs	fp!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
   3f518:	mvnsle	r2, r0, lsl #22
   3f51c:	blmi	251d50 <ASN1_generate_nconf@plt+0x2377b0>
   3f520:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f524:	blls	199594 <ASN1_generate_nconf@plt+0x17eff4>
   3f528:			; <UNDEFINED> instruction: 0xf04f405a
   3f52c:	mrsle	r0, SP_svc
   3f530:	andlt	r4, r7, r0, lsr #12
   3f534:	mvnshi	lr, #12386304	; 0xbd0000
   3f538:	stc	7, cr15, [r2, #868]!	; 0x364
   3f53c:	andeq	pc, r3, ip, lsr r5	; <UNPREDICTABLE>
   3f540:	andeq	r1, r0, r0, ror r5
   3f544:	andeq	r7, r4, lr, ror r4
   3f548:	strdeq	r6, [r4], -r2
   3f54c:	andeq	pc, r3, ip, ror #9
   3f550:	bmi	9919e8 <ASN1_generate_nconf@plt+0x977448>
   3f554:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3f558:	ldrbmi	lr, [r0, sp, lsr #18]!
   3f55c:	cdpmi	0, 2, cr11, cr3, cr8, {4}
   3f560:	ldrbtmi	r5, [lr], #-2186	; 0xfffff776
   3f564:	ldmdavs	r2, {r0, r1, r2, r3, r4, r7, fp, sp, lr}
   3f568:			; <UNDEFINED> instruction: 0xf04f9207
   3f56c:			; <UNDEFINED> instruction: 0xf8d30200
   3f570:	ldmdavs	r4!, {r3, r4, r5, r6, r8, ip, lr}
   3f574:			; <UNDEFINED> instruction: 0xf8dfb32c
   3f578:	strcs	sl, [r0], #-120	; 0xffffff88
   3f57c:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   3f580:	ldrbtmi	r4, [sl], #1696	; 0x6a0
   3f584:			; <UNDEFINED> instruction: 0xf06fe003
   3f588:	addsmi	r4, ip, #0, 6
   3f58c:	movwcs	sp, #25
   3f590:	ldrmi	r4, [sl], -r8, lsr #12
   3f594:			; <UNDEFINED> instruction: 0xf8cd4619
   3f598:	strcc	r8, [r1], #-0
   3f59c:	svc	0x0082f7d9
   3f5a0:	ldrdcc	pc, [r0], -sl
   3f5a4:			; <UNDEFINED> instruction: 0x46396872
   3f5a8:			; <UNDEFINED> instruction: 0xf8534628
   3f5ac:			; <UNDEFINED> instruction: 0xf7d72022
   3f5b0:	andcs	lr, r0, #176, 28	; 0xb00
   3f5b4:	strtmi	r4, [r8], -r9, asr #12
   3f5b8:	b	febfd528 <ASN1_generate_nconf@plt+0xfebe2f88>
   3f5bc:	blcs	59690 <ASN1_generate_nconf@plt+0x3f0f0>
   3f5c0:	bmi	373d4c <ASN1_generate_nconf@plt+0x3597ac>
   3f5c4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3f5c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f5cc:	subsmi	r9, sl, r7, lsl #22
   3f5d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f5d4:	strtmi	sp, [r0], -r3, lsl #2
   3f5d8:	pop	{r3, ip, sp, pc}
   3f5dc:			; <UNDEFINED> instruction: 0xf7d987f0
   3f5e0:	svclt	0x0000ed50
   3f5e4:			; <UNDEFINED> instruction: 0x0003f4b8
   3f5e8:	andeq	r1, r0, r0, ror r5
   3f5ec:	strdeq	r7, [r4], -sl
   3f5f0:	andeq	r6, r4, sl, ror #12
   3f5f4:	andeq	pc, r3, r6, asr #8
   3f5f8:	bmi	751a6c <ASN1_generate_nconf@plt+0x7374cc>
   3f5fc:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3f600:	mvnsmi	lr, #737280	; 0xb4000
   3f604:	ldcmi	0, cr11, [sl, #-540]	; 0xfffffde4
   3f608:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   3f60c:	ldmdavs	r2, {r1, r2, r3, r4, r7, fp, sp, lr}
   3f610:			; <UNDEFINED> instruction: 0xf04f9205
   3f614:	stmdavs	ip!, {r9}
   3f618:			; <UNDEFINED> instruction: 0xf8dfb1b4
   3f61c:	svcge	0x00018058
   3f620:			; <UNDEFINED> instruction: 0xf06f2400
   3f624:	ldrbtmi	r4, [r8], #2304	; 0x900
   3f628:	strbmi	lr, [ip, #-1]
   3f62c:			; <UNDEFINED> instruction: 0xf8d8d00c
   3f630:	ldrtmi	r3, [sl], -r0
   3f634:	ldrtmi	r6, [r0], -r9, ror #16
   3f638:			; <UNDEFINED> instruction: 0xf8533401
   3f63c:			; <UNDEFINED> instruction: 0xf7d81021
   3f640:	stmdavs	fp!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   3f644:	mvnsle	r2, r0, lsl #22
   3f648:	blmi	251e7c <ASN1_generate_nconf@plt+0x2378dc>
   3f64c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f650:	blls	1996c0 <ASN1_generate_nconf@plt+0x17f120>
   3f654:			; <UNDEFINED> instruction: 0xf04f405a
   3f658:	mrsle	r0, SP_svc
   3f65c:	andlt	r4, r7, r0, lsr #12
   3f660:	mvnshi	lr, #12386304	; 0xbd0000
   3f664:	stc	7, cr15, [ip, #-868]	; 0xfffffc9c
   3f668:	andeq	pc, r3, r0, lsl r4	; <UNPREDICTABLE>
   3f66c:	andeq	r1, r0, r0, ror r5
   3f670:	andeq	r7, r4, r2, asr r3
   3f674:	andeq	r6, r4, r6, asr #11
   3f678:	andeq	pc, r3, r0, asr #7
   3f67c:	bmi	8d1b08 <ASN1_generate_nconf@plt+0x8b7568>
   3f680:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
   3f684:	mvnsmi	lr, #737280	; 0xb4000
   3f688:	stcmi	0, cr11, [r0, #-556]!	; 0xfffffdd4
   3f68c:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   3f690:	ldmdavs	r2, {r1, r2, r3, r4, r7, fp, sp, lr}
   3f694:			; <UNDEFINED> instruction: 0xf04f9209
   3f698:	stmdavs	ip!, {r9}
   3f69c:			; <UNDEFINED> instruction: 0xf8dfb314
   3f6a0:	strcs	r9, [r0], #-112	; 0xffffff90
   3f6a4:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   3f6a8:	ldrbtmi	r4, [r9], #1575	; 0x627
   3f6ac:	stmdavs	fp!, {r1, r2, sp, lr, pc}
   3f6b0:			; <UNDEFINED> instruction: 0xb1bb3401
   3f6b4:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   3f6b8:	mulsle	r3, ip, r2
   3f6bc:			; <UNDEFINED> instruction: 0xf8d9686a
   3f6c0:			; <UNDEFINED> instruction: 0xf8533000
   3f6c4:	tstls	r3, r2, lsr #32
   3f6c8:	b	ffffd638 <ASN1_generate_nconf@plt+0xfffe3098>
   3f6cc:	movwcs	r9, #2307	; 0x903
   3f6d0:	stmib	sp, {r1, r6, r9, sl, lr}^
   3f6d4:	ldrtmi	r0, [r0], -r0, lsl #14
   3f6d8:	stmia	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f6dc:	mvnle	r2, r0, lsl #16
   3f6e0:	ldrbtcc	pc, [pc], #79	; 3f6e8 <ASN1_generate_nconf@plt+0x25148>	; <UNPREDICTABLE>
   3f6e4:	blmi	251f18 <ASN1_generate_nconf@plt+0x237978>
   3f6e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f6ec:	blls	29975c <ASN1_generate_nconf@plt+0x27f1bc>
   3f6f0:			; <UNDEFINED> instruction: 0xf04f405a
   3f6f4:	mrsle	r0, SP_svc
   3f6f8:	andlt	r4, fp, r0, lsr #12
   3f6fc:	mvnshi	lr, #12386304	; 0xbd0000
   3f700:	ldc	7, cr15, [lr], #868	; 0x364
   3f704:	andeq	pc, r3, ip, lsl #7
   3f708:	andeq	r1, r0, r0, ror r5
   3f70c:	andeq	r7, r4, lr, asr #5
   3f710:	andeq	r6, r4, r2, asr #10
   3f714:	andeq	pc, r3, r4, lsr #6
   3f718:	svcmi	0x00f0e92d
   3f71c:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   3f720:	blhi	17abdc <ASN1_generate_nconf@plt+0x16063c>
   3f724:	streq	pc, [r0], #-79	; 0xffffffb1
   3f728:	vmls.f64	d4, d24, d10
   3f72c:	umlalslt	r1, r1, r0, sl	; <UNPREDICTABLE>
   3f730:	bmi	ff2a3f5c <ASN1_generate_nconf@plt+0xff2899bc>
   3f734:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f738:			; <UNDEFINED> instruction: 0x932f681b
   3f73c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f740:	stmib	sp, {r1, r2, r6, r7, r8, r9, fp, lr}^
   3f744:	ldrbtmi	r4, [fp], #-1035	; 0xfffffbf5
   3f748:	movwls	r9, #17421	; 0x440d
   3f74c:	cmnhi	ip, r0	; <UNPREDICTABLE>
   3f750:	strls	fp, [r6], #-4056	; 0xfffff028
   3f754:	tsthi	r6, r0, asr #6	; <UNPREDICTABLE>
   3f758:			; <UNDEFINED> instruction: 0xf44fab0b
   3f75c:	strcs	r7, [r4, #-1728]	; 0xfffff940
   3f760:	cfmadd32	mvax4, mvfx4, mvfx9, mvfx8
   3f764:			; <UNDEFINED> instruction: 0x469a3a10
   3f768:	strls	sl, [r2], #-3854	; 0xfffff0f2
   3f76c:	strls	r9, [r6], #-1799	; 0xfffff8f9
   3f770:	strbmi	r9, [r3], -r9, lsl #16
   3f774:	blx	1d10c6 <ASN1_generate_nconf@plt+0x1b6b26>
   3f778:	stmdavs	r1, {r2}^
   3f77c:	strvc	lr, [r0, #-2509]	; 0xfffff633
   3f780:			; <UNDEFINED> instruction: 0xf7d8900e
   3f784:	stmdacs	r2, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
   3f788:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
   3f78c:	rscshi	pc, sl, r0, lsl #6
   3f790:	vadd.i8	d2, d0, d1
   3f794:	blmi	fecdfb9c <ASN1_generate_nconf@plt+0xfecc55fc>
   3f798:	ldmibmi	r2!, {r2, r9, fp, ip, pc}
   3f79c:	ldrbtmi	r5, [r9], #-2260	; 0xfffff72c
   3f7a0:			; <UNDEFINED> instruction: 0xf7d76820
   3f7a4:	stmdavs	r0!, {r2, r3, r4, r5, fp, sp, lr, pc}
   3f7a8:	mcr	7, 3, pc, cr4, cr10, {6}	; <UNPREDICTABLE>
   3f7ac:	blcs	663bc <ASN1_generate_nconf@plt+0x4be1c>
   3f7b0:	msrhi	CPSR_fs, r0
   3f7b4:	movwls	r2, #21249	; 0x5301
   3f7b8:	svcge	0x002e4bab
   3f7bc:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
   3f7c0:	bcc	47afe8 <ASN1_generate_nconf@plt+0x460a48>
   3f7c4:			; <UNDEFINED> instruction: 0xf8439b07
   3f7c8:	addsmi	r6, pc, #4, 30
   3f7cc:			; <UNDEFINED> instruction: 0xf04fd1fb
   3f7d0:			; <UNDEFINED> instruction: 0xf10d0800
   3f7d4:			; <UNDEFINED> instruction: 0x46440b34
   3f7d8:	bvc	ff07c91c <ASN1_generate_nconf@plt+0xff06237c>
   3f7dc:			; <UNDEFINED> instruction: 0xf504fb0a
   3f7e0:	ldmdbne	sl, {r0, r3, r8, r9, fp, ip, pc}^
   3f7e4:	cmnlt	r3, #1490944	; 0x16c000
   3f7e8:	tstcs	r0, r0, asr r8
   3f7ec:			; <UNDEFINED> instruction: 0xf7d9465a
   3f7f0:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   3f7f4:	sbcshi	pc, r9, r0
   3f7f8:	blcs	a6434 <ASN1_generate_nconf@plt+0x8be94>
   3f7fc:	sbcshi	pc, r5, r0, lsl #4
   3f800:	stmdbge	ip, {r0, r3, r8, r9, fp, ip, pc}
   3f804:	strtmi	r4, [fp], #-1626	; 0xfffff9a6
   3f808:			; <UNDEFINED> instruction: 0xf7d96858
   3f80c:	stmdals	ip, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
   3f810:	ldcl	7, cr15, [r0, #872]	; 0x368
   3f814:	blge	c65c4c <ASN1_generate_nconf@plt+0xc4b6ac>
   3f818:	stfeqd	f7, [r0], {209}	; 0xd1
   3f81c:	ldreq	pc, [pc, #-1]	; 3f823 <ASN1_generate_nconf@plt+0x25283>
   3f820:	ldceq	0, cr15, [pc], {12}
   3f824:			; <UNDEFINED> instruction: 0xf1ccbf58
   3f828:	strmi	r0, [r8, #1280]	; 0x500
   3f82c:	selmi	fp, r8, r8
   3f830:	addeq	lr, r0, r3, lsl #22
   3f834:	adcmi	r2, fp, r1, lsl #6
   3f838:	stccs	8, cr15, [r4], {80}	; 0x50
   3f83c:			; <UNDEFINED> instruction: 0xf8404313
   3f840:	strcc	r3, [r1], #-3204	; 0xfffff37c
   3f844:	bicle	r4, r9, r1, lsr #11
   3f848:	svcvs	0x0080f5b8
   3f84c:	adcshi	pc, lr, r0, lsl #5
   3f850:	stmdbge	pc, {r8, r9, sp}	; <UNPREDICTABLE>
   3f854:	andeq	pc, r1, r8, lsl #2
   3f858:			; <UNDEFINED> instruction: 0x9600461a
   3f85c:	ldmib	lr!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f860:			; <UNDEFINED> instruction: 0xf0001c41
   3f864:	stmdacs	r0, {r1, r6, r7, pc}
   3f868:	strls	sp, [r8, -ip, lsr #1]
   3f86c:	beq	d7bca8 <ASN1_generate_nconf@plt+0xd61708>
   3f870:	blt	47b0dc <ASN1_generate_nconf@plt+0x460b3c>
   3f874:	cfmul32	mvfx2, mvfx8, mvfx0
   3f878:	vst1.32	{d23-d24}, [pc :64], r0
   3f87c:	ands	r7, r6, r0, asr #17
   3f880:	blle	489888 <ASN1_generate_nconf@plt+0x46f2e8>
   3f884:	blmi	1de60b0 <ASN1_generate_nconf@plt+0x1dcbb10>
   3f888:	tstpl	r6, r2, lsl #16
   3f88c:	andls	r2, r5, #268435456	; 0x10000000
   3f890:	bls	14d89c <ASN1_generate_nconf@plt+0x1332fc>
   3f894:	cdp	0, 1, cr9, cr8, cr2, {0}
   3f898:	ldmpl	r4, {r4, r9, fp, ip}^
   3f89c:			; <UNDEFINED> instruction: 0xf7d66820
   3f8a0:	stmdavs	r0!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3f8a4:	stcl	7, cr15, [r6, #872]!	; 0x368
   3f8a8:	strmi	r3, [r9, #1281]!	; 0x501
   3f8ac:	blx	2739fe <ASN1_generate_nconf@plt+0x25945e>
   3f8b0:	blls	2bc8cc <ASN1_generate_nconf@plt+0x2a232c>
   3f8b4:	ldmdbpl	fp, {r1, r3, r4, r8, fp, ip}
   3f8b8:	rscsle	r2, r5, r0, lsl #22
   3f8bc:	tstcs	r0, r0, asr r8
   3f8c0:			; <UNDEFINED> instruction: 0xf7d94652
   3f8c4:	stmdacs	r0, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   3f8c8:	adchi	pc, r8, r0
   3f8cc:	blcs	a6508 <ASN1_generate_nconf@plt+0x8bf68>
   3f8d0:	adchi	pc, r4, r0, lsl #4
   3f8d4:	ldrbmi	r9, [r2], -r9, lsl #22
   3f8d8:	strtmi	sl, [r3], #-2316	; 0xfffff6f4
   3f8dc:			; <UNDEFINED> instruction: 0xf7d96858
   3f8e0:	bls	3bb400 <ASN1_generate_nconf@plt+0x3a0e60>
   3f8e4:	tstle	r5, r1, lsl #20
   3f8e8:	andls	r9, r3, #12, 16	; 0xc0000
   3f8ec:	stcl	7, cr15, [r2, #-872]!	; 0xfffffc98
   3f8f0:	bge	c66528 <ASN1_generate_nconf@plt+0xc4bf88>
   3f8f4:			; <UNDEFINED> instruction: 0xf0034259
   3f8f8:			; <UNDEFINED> instruction: 0xf001031f
   3f8fc:	svclt	0x0058011f
   3f900:	bl	d0234 <ASN1_generate_nconf@plt+0xb5c94>
   3f904:	bls	ffb0c <ASN1_generate_nconf@plt+0xe556c>
   3f908:	stceq	8, cr15, [r4], {80}	; 0x50
   3f90c:	vpmax.u8	d15, d3, d2
   3f910:	sbcle	r4, r9, r3, lsl #4
   3f914:	ldrtmi	r9, [fp], -r9, lsl #16
   3f918:	strtmi	r4, [r0], #-1626	; 0xfffff9a6
   3f91c:	stmib	sp, {r0, r6, fp, sp, lr}^
   3f920:			; <UNDEFINED> instruction: 0xf7d80800
   3f924:	stmdacs	r1, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
   3f928:	stmdacs	r3, {r1, r3, r5, r7, r8, sl, fp, ip, lr, pc}
   3f92c:	blls	334024 <ASN1_generate_nconf@plt+0x319a84>
   3f930:	cfldr64ne	mvdx3, [sl], {1}
   3f934:	bls	1ef588 <ASN1_generate_nconf@plt+0x1d4fe8>
   3f938:	movwls	r2, #21249	; 0x5301
   3f93c:	svclt	0x001c18d2
   3f940:	movwls	r4, #26131	; 0x6613
   3f944:	strmi	r9, [r9, #2825]!	; 0xb09
   3f948:	tstpl	lr, r2, lsl #20
   3f94c:	rscscc	pc, pc, #-2147483648	; 0x80000000
   3f950:			; <UNDEFINED> instruction: 0xd1ac9202
   3f954:	svcls	0x00089b02
   3f958:			; <UNDEFINED> instruction: 0xf73f2b00
   3f95c:	blls	1ab630 <ASN1_generate_nconf@plt+0x191090>
   3f960:	cmple	r3, r0, lsl #22
   3f964:	blmi	f12270 <ASN1_generate_nconf@plt+0xef7cd0>
   3f968:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f96c:	blls	c199dc <ASN1_generate_nconf@plt+0xbff43c>
   3f970:			; <UNDEFINED> instruction: 0xf04f405a
   3f974:	cmnle	fp, r0, lsl #6
   3f978:	eorslt	r9, r1, r6, lsl #16
   3f97c:	blhi	17ac78 <ASN1_generate_nconf@plt+0x1606d8>
   3f980:	svchi	0x00f0e8bd
   3f984:	tstle	r6, r3, lsl #16
   3f988:	mrrcne	11, 0, r9, r8, cr11
   3f98c:	svcge	0x000ef43f
   3f990:	ldrmi	r9, [sl], #-2566	; 0xfffff5fa
   3f994:	strcc	r9, [r1], #-518	; 0xfffffdfa
   3f998:			; <UNDEFINED> instruction: 0xf47f45a1
   3f99c:	blls	eb548 <ASN1_generate_nconf@plt+0xd0fa8>
   3f9a0:	sbcsle	r2, pc, r0, lsl #22
   3f9a4:	movwls	r2, #21248	; 0x5300
   3f9a8:	blmi	bb95c8 <ASN1_generate_nconf@plt+0xb9f028>
   3f9ac:	andls	r2, r5, #268435456	; 0x10000000
   3f9b0:	stmdbmi	pc!, {r2, r9, fp, ip, pc}	; <UNPREDICTABLE>
   3f9b4:	ldrbtmi	r5, [r9], #-2260	; 0xfffff72c
   3f9b8:			; <UNDEFINED> instruction: 0xf7d66820
   3f9bc:	stmdavs	r0!, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
   3f9c0:	ldcl	7, cr15, [r8, #-872]	; 0xfffffc98
   3f9c4:	svcvs	0x0080f5b8
   3f9c8:	svcge	0x0042f6ff
   3f9cc:	strbmi	r9, [r2], -r4, lsl #24
   3f9d0:	vst2.8	{d20-d21}, [pc :128], r3
   3f9d4:	stmdbmi	r7!, {r7, r8, r9, sp, lr}
   3f9d8:	ldrbtmi	r5, [r9], #-2084	; 0xfffff7dc
   3f9dc:			; <UNDEFINED> instruction: 0xf7d66820
   3f9e0:	stmdavs	r0!, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   3f9e4:	stcl	7, cr15, [r6, #-872]	; 0xfffffc98
   3f9e8:			; <UNDEFINED> instruction: 0xf7dae010
   3f9ec:	stmdavs	r3, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
   3f9f0:			; <UNDEFINED> instruction: 0xf43f2b04
   3f9f4:	blmi	6eb598 <ASN1_generate_nconf@plt+0x6d0ff8>
   3f9f8:	ldmdbmi	pc, {r2, r9, fp, ip, pc}	; <UNPREDICTABLE>
   3f9fc:	ldrbtmi	r5, [r9], #-2260	; 0xfffff72c
   3fa00:			; <UNDEFINED> instruction: 0xf7d66820
   3fa04:	stmdavs	r0!, {r2, r3, r8, r9, sl, fp, sp, lr, pc}
   3fa08:	ldc	7, cr15, [r4, #-872]!	; 0xfffffc98
   3fa0c:	mvnscc	pc, #79	; 0x4f
   3fa10:	str	r9, [r7, r6, lsl #6]!
   3fa14:	movwcc	r9, #6914	; 0x1b02
   3fa18:	ldr	r9, [ip, r2, lsl #6]!
   3fa1c:	andcs	r4, r1, #16, 22	; 0x4000
   3fa20:	bls	16423c <ASN1_generate_nconf@plt+0x149c9c>
   3fa24:	svcls	0x00084915
   3fa28:	ldrbtmi	r5, [r9], #-2260	; 0xfffff72c
   3fa2c:			; <UNDEFINED> instruction: 0xf7d66820
   3fa30:	stmdavs	r0!, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   3fa34:	ldc	7, cr15, [lr, #-872]	; 0xfffffc98
   3fa38:	blcs	66648 <ASN1_generate_nconf@plt+0x4c0a8>
   3fa3c:	mcrge	7, 6, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   3fa40:	blcs	6665c <ASN1_generate_nconf@plt+0x4c0bc>
   3fa44:	strb	sp, [r1, lr, lsl #1]!
   3fa48:	strmi	sl, [r8, r9, lsl #16]
   3fa4c:	str	r9, [r9, r6]
   3fa50:	bl	5fd9bc <ASN1_generate_nconf@plt+0x5e341c>
   3fa54:	andeq	r1, r0, r0, ror r5
   3fa58:	ldrdeq	pc, [r3], -r8
   3fa5c:	andeq	pc, r3, r6, asr #5
   3fa60:	andeq	r1, r0, r0, lsr #11
   3fa64:	andeq	r2, r2, lr, lsl #15
   3fa68:	andeq	r2, r2, lr, ror #14
   3fa6c:	andeq	pc, r3, r4, lsr #1
   3fa70:	andeq	r2, r2, sl, lsl #11
   3fa74:	andeq	r2, r2, r6, lsl #11
   3fa78:			; <UNDEFINED> instruction: 0x000225be
   3fa7c:	andeq	r2, r2, r6, lsl r5
   3fa80:	svcmi	0x00f0e92d
   3fa84:	ldcmi	0, cr11, [sl, #-524]	; 0xfffffdf4
   3fa88:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3fa8c:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3fa90:	ldrbtmi	r6, [sl], #2092	; 0x82c
   3fa94:	blvc	fa1e8 <ASN1_generate_nconf@plt+0xdfc48>
   3fa98:			; <UNDEFINED> instruction: 0xf103b334
   3fa9c:			; <UNDEFINED> instruction: 0xf103081c
   3faa0:	strcs	r0, [r0], #-2340	; 0xfffff6dc
   3faa4:	stmdavs	sl!, {r0, r1, sp, lr, pc}
   3faa8:	addsmi	fp, ip, #-2147483588	; 0x8000003c
   3faac:	stmdavs	lr!, {r2, r3, r4, ip, lr, pc}^
   3fab0:	eorcs	r4, r4, #95420416	; 0x5b00000
   3fab4:	rsbscs	r4, r2, r9, lsr r6
   3fab8:			; <UNDEFINED> instruction: 0xf8593401
   3fabc:	stmib	sp, {r1, r2, r5, sp, lr}^
   3fac0:			; <UNDEFINED> instruction: 0xf7d98600
   3fac4:			; <UNDEFINED> instruction: 0xf06fecba
   3fac8:	stmdacs	r0, {r8, r9, lr}
   3facc:	blmi	2f4280 <ASN1_generate_nconf@plt+0x2d9ce0>
   3fad0:	ldrbtcc	pc, [pc], #79	; 3fad8 <ASN1_generate_nconf@plt+0x25538>	; <UNPREDICTABLE>
   3fad4:			; <UNDEFINED> instruction: 0xf85a4909
   3fad8:	ldrbtmi	r5, [r9], #-3
   3fadc:			; <UNDEFINED> instruction: 0xf7d66828
   3fae0:	stmdavs	r8!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   3fae4:	stcl	7, cr15, [r6], {218}	; 0xda
   3fae8:	andlt	r4, r3, r0, lsr #12
   3faec:	svchi	0x00f0e8bd
   3faf0:	ldrdeq	r6, [r4], -r2
   3faf4:	andeq	lr, r3, sl, ror pc
   3faf8:	andeq	r1, r0, r0, lsr #11
   3fafc:	strdeq	r2, [r2], -sl
   3fb00:	svcmi	0x00f0e92d
   3fb04:	ldcmi	0, cr11, [sl, #-524]	; 0xfffffdf4
   3fb08:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3fb0c:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3fb10:	ldrbtmi	r6, [sl], #2092	; 0x82c
   3fb14:	blvc	fa268 <ASN1_generate_nconf@plt+0xdfcc8>
   3fb18:			; <UNDEFINED> instruction: 0x801cf8d3
   3fb1c:			; <UNDEFINED> instruction: 0xf103b324
   3fb20:	strcs	r0, [r0], #-2340	; 0xfffff6dc
   3fb24:	stmdavs	sl!, {r0, r1, sp, lr, pc}
   3fb28:	addsmi	fp, ip, #-2147483588	; 0x8000003c
   3fb2c:	stmdavs	lr!, {r2, r3, r4, ip, lr, pc}^
   3fb30:	eorcs	r4, r4, #95420416	; 0x5b00000
   3fb34:	rsbscs	r4, r2, r9, lsr r6
   3fb38:			; <UNDEFINED> instruction: 0xf8593401
   3fb3c:	stmib	sp, {r1, r2, r5, sp, lr}^
   3fb40:			; <UNDEFINED> instruction: 0xf7d78600
   3fb44:			; <UNDEFINED> instruction: 0xf06fef3a
   3fb48:	stmdacs	r0, {r8, r9, lr}
   3fb4c:	blmi	2f6f00 <ASN1_generate_nconf@plt+0x2dc960>
   3fb50:	ldrbtcc	pc, [pc], #79	; 3fb58 <ASN1_generate_nconf@plt+0x255b8>	; <UNPREDICTABLE>
   3fb54:			; <UNDEFINED> instruction: 0xf85a4909
   3fb58:	ldrbtmi	r5, [r9], #-3
   3fb5c:			; <UNDEFINED> instruction: 0xf7d66828
   3fb60:	stmdavs	r8!, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   3fb64:	stc	7, cr15, [r6], {218}	; 0xda
   3fb68:	andlt	r4, r3, r0, lsr #12
   3fb6c:	svchi	0x00f0e8bd
   3fb70:	andeq	r6, r4, r2, asr lr
   3fb74:	strdeq	lr, [r3], -sl
   3fb78:	andeq	r1, r0, r0, lsr #11
   3fb7c:	andeq	r2, r2, lr, lsl #9
   3fb80:	svcmi	0x00f0e92d
   3fb84:	ldcmi	0, cr11, [sl, #-524]	; 0xfffffdf4
   3fb88:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3fb8c:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3fb90:	ldrbtmi	r6, [sl], #2092	; 0x82c
   3fb94:	blvc	fa2e8 <ASN1_generate_nconf@plt+0xdfd48>
   3fb98:			; <UNDEFINED> instruction: 0xf103b334
   3fb9c:			; <UNDEFINED> instruction: 0xf1030840
   3fba0:	strcs	r0, [r0], #-2332	; 0xfffff6e4
   3fba4:	stmdavs	sl!, {r0, r1, sp, lr, pc}
   3fba8:	addsmi	fp, ip, #-2147483588	; 0x8000003c
   3fbac:	stmdavs	lr!, {r2, r3, r4, ip, lr, pc}^
   3fbb0:	andscs	r4, r4, #95420416	; 0x5b00000
   3fbb4:	andcs	r4, r0, r9, lsr r6
   3fbb8:			; <UNDEFINED> instruction: 0xf8583401
   3fbbc:	stmib	sp, {r1, r2, r5, sp, lr}^
   3fbc0:			; <UNDEFINED> instruction: 0xf7d69600
   3fbc4:			; <UNDEFINED> instruction: 0xf06fef88
   3fbc8:	stmdacs	r0, {r8, r9, lr}
   3fbcc:	blmi	2f4380 <ASN1_generate_nconf@plt+0x2d9de0>
   3fbd0:	ldrbtcc	pc, [pc], #79	; 3fbd8 <ASN1_generate_nconf@plt+0x25638>	; <UNPREDICTABLE>
   3fbd4:			; <UNDEFINED> instruction: 0xf85a4909
   3fbd8:	ldrbtmi	r5, [r9], #-3
   3fbdc:			; <UNDEFINED> instruction: 0xf7d66828
   3fbe0:	stmdavs	r8!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
   3fbe4:	mcrr	7, 13, pc, r6, cr10	; <UNPREDICTABLE>
   3fbe8:	andlt	r4, r3, r0, lsr #12
   3fbec:	svchi	0x00f0e8bd
   3fbf0:	ldrdeq	r6, [r4], -r2
   3fbf4:	andeq	lr, r3, sl, ror lr
   3fbf8:	andeq	r1, r0, r0, lsr #11
   3fbfc:	andeq	r2, r2, r2, lsr #8
   3fc00:	svcmi	0x00f0e92d
   3fc04:	ldcmi	0, cr11, [sl, #-524]	; 0xfffffdf4
   3fc08:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3fc0c:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3fc10:	ldrbtmi	r6, [sl], #2092	; 0x82c
   3fc14:	blvc	fa368 <ASN1_generate_nconf@plt+0xdfdc8>
   3fc18:			; <UNDEFINED> instruction: 0x901cf8d3
   3fc1c:			; <UNDEFINED> instruction: 0xf103b324
   3fc20:	strcs	r0, [r0], #-2112	; 0xfffff7c0
   3fc24:	stmdavs	sl!, {r0, r1, sp, lr, pc}
   3fc28:	addsmi	fp, ip, #-2147483588	; 0x8000003c
   3fc2c:	stmdavs	lr!, {r2, r3, r4, ip, lr, pc}^
   3fc30:	andscs	r4, r4, #95420416	; 0x5b00000
   3fc34:	andcs	r4, r0, r9, lsr r6
   3fc38:			; <UNDEFINED> instruction: 0xf8583401
   3fc3c:	stmib	sp, {r1, r2, r5, sp, lr}^
   3fc40:			; <UNDEFINED> instruction: 0xf7d99600
   3fc44:			; <UNDEFINED> instruction: 0xf06feff4
   3fc48:	stmdacs	r0, {r8, r9, lr}
   3fc4c:	blmi	2f7000 <ASN1_generate_nconf@plt+0x2dca60>
   3fc50:	ldrbtcc	pc, [pc], #79	; 3fc58 <ASN1_generate_nconf@plt+0x256b8>	; <UNPREDICTABLE>
   3fc54:			; <UNDEFINED> instruction: 0xf85a4909
   3fc58:	ldrbtmi	r5, [r9], #-3
   3fc5c:			; <UNDEFINED> instruction: 0xf7d66828
   3fc60:	stmdavs	r8!, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   3fc64:	stc	7, cr15, [r6], {218}	; 0xda
   3fc68:	andlt	r4, r3, r0, lsr #12
   3fc6c:	svchi	0x00f0e8bd
   3fc70:	andeq	r6, r4, r2, asr sp
   3fc74:	strdeq	lr, [r3], -sl
   3fc78:	andeq	r1, r0, r0, lsr #11
   3fc7c:			; <UNDEFINED> instruction: 0x000223b6
   3fc80:	svcmi	0x00f0e92d
   3fc84:	ldcmi	0, cr11, [sl, #-524]	; 0xfffffdf4
   3fc88:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3fc8c:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3fc90:	ldrbtmi	r6, [sl], #2092	; 0x82c
   3fc94:	blvc	fa3e8 <ASN1_generate_nconf@plt+0xdfe48>
   3fc98:			; <UNDEFINED> instruction: 0xf103b334
   3fc9c:			; <UNDEFINED> instruction: 0xf103084c
   3fca0:	strcs	r0, [r0], #-2332	; 0xfffff6e4
   3fca4:	stmdavs	sl!, {r0, r1, sp, lr, pc}
   3fca8:	addsmi	fp, ip, #-2147483588	; 0x8000003c
   3fcac:	stmdavs	lr!, {r2, r3, r4, ip, lr, pc}^
   3fcb0:	andscs	r4, r4, #95420416	; 0x5b00000
   3fcb4:	andcs	r4, r0, r9, lsr r6
   3fcb8:			; <UNDEFINED> instruction: 0xf8583401
   3fcbc:	stmib	sp, {r1, r2, r5, sp, lr}^
   3fcc0:			; <UNDEFINED> instruction: 0xf7d89600
   3fcc4:			; <UNDEFINED> instruction: 0xf06febbe
   3fcc8:	stmdacs	r0, {r8, r9, lr}
   3fccc:	blmi	2f4480 <ASN1_generate_nconf@plt+0x2d9ee0>
   3fcd0:	ldrbtcc	pc, [pc], #79	; 3fcd8 <ASN1_generate_nconf@plt+0x25738>	; <UNPREDICTABLE>
   3fcd4:			; <UNDEFINED> instruction: 0xf85a4909
   3fcd8:	ldrbtmi	r5, [r9], #-3
   3fcdc:			; <UNDEFINED> instruction: 0xf7d66828
   3fce0:	stmdavs	r8!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   3fce4:	bl	ff1fdc54 <ASN1_generate_nconf@plt+0xff1e36b4>
   3fce8:	andlt	r4, r3, r0, lsr #12
   3fcec:	svchi	0x00f0e8bd
   3fcf0:	ldrdeq	r6, [r4], -r2
   3fcf4:	andeq	lr, r3, sl, ror sp
   3fcf8:	andeq	r1, r0, r0, lsr #11
   3fcfc:	andeq	r2, r2, sl, asr #6
   3fd00:	svcmi	0x00f0e92d
   3fd04:	ldcmi	0, cr11, [sl, #-524]	; 0xfffffdf4
   3fd08:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3fd0c:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3fd10:	ldrbtmi	r6, [sl], #2092	; 0x82c
   3fd14:	blvc	fa468 <ASN1_generate_nconf@plt+0xdfec8>
   3fd18:			; <UNDEFINED> instruction: 0x901cf8d3
   3fd1c:			; <UNDEFINED> instruction: 0xf103b324
   3fd20:	strcs	r0, [r0], #-2124	; 0xfffff7b4
   3fd24:	stmdavs	sl!, {r0, r1, sp, lr, pc}
   3fd28:	addsmi	fp, ip, #-2147483588	; 0x8000003c
   3fd2c:	stmdavs	lr!, {r2, r3, r4, ip, lr, pc}^
   3fd30:	andscs	r4, r4, #95420416	; 0x5b00000
   3fd34:	andcs	r4, r0, r9, lsr r6
   3fd38:			; <UNDEFINED> instruction: 0xf8583401
   3fd3c:	stmib	sp, {r1, r2, r5, sp, lr}^
   3fd40:			; <UNDEFINED> instruction: 0xf7d69600
   3fd44:			; <UNDEFINED> instruction: 0xf06fecd8
   3fd48:	stmdacs	r1, {r8, r9, lr}
   3fd4c:	blmi	2f4100 <ASN1_generate_nconf@plt+0x2d9b60>
   3fd50:	ldrbtcc	pc, [pc], #79	; 3fd58 <ASN1_generate_nconf@plt+0x257b8>	; <UNPREDICTABLE>
   3fd54:			; <UNDEFINED> instruction: 0xf85a4909
   3fd58:	ldrbtmi	r5, [r9], #-3
   3fd5c:			; <UNDEFINED> instruction: 0xf7d66828
   3fd60:	stmdavs	r8!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   3fd64:	bl	fe1fdcd4 <ASN1_generate_nconf@plt+0xfe1e3734>
   3fd68:	andlt	r4, r3, r0, lsr #12
   3fd6c:	svchi	0x00f0e8bd
   3fd70:	andeq	r6, r4, r2, asr ip
   3fd74:	strdeq	lr, [r3], -sl
   3fd78:	andeq	r1, r0, r0, lsr #11
   3fd7c:	ldrdeq	r2, [r2], -lr
   3fd80:	svcmi	0x00f0e92d
   3fd84:	ldcmi	0, cr11, [fp, #-532]	; 0xfffffdec
   3fd88:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3fd8c:	stmdavs	ip!, {r1, r3, r4, r9, fp, lr}
   3fd90:	ldmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3fd94:	andls	r6, r3, #131072	; 0x20000
   3fd98:			; <UNDEFINED> instruction: 0xf503b33c
   3fd9c:			; <UNDEFINED> instruction: 0xf1037782
   3fda0:	strcs	r0, [r0], #-2848	; 0xfffff4e0
   3fda4:	ldmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3fda8:	bmi	7bf6c <ASN1_generate_nconf@plt+0x619cc>
   3fdac:	stmdavs	fp!, {r0, r1, sp, lr, pc}
   3fdb0:	ldrbmi	fp, [r4, #-475]	; 0xfffffe25
   3fdb4:	stmdavs	r8!, {r0, r3, r4, ip, lr, pc}^
   3fdb8:			; <UNDEFINED> instruction: 0x465a4633
   3fdbc:	strcc	r4, [r1], #-1601	; 0xfffff9bf
   3fdc0:	eoreq	pc, r0, r7, asr r8	; <UNPREDICTABLE>
   3fdc4:	andls	pc, r0, sp, asr #17
   3fdc8:	stc	7, cr15, [sl, #864]	; 0x360
   3fdcc:	mvnle	r2, r0, lsl #16
   3fdd0:			; <UNDEFINED> instruction: 0xf04f4b0a
   3fdd4:	bls	10d1d8 <ASN1_generate_nconf@plt+0xf2c38>
   3fdd8:	ldmpl	r5, {r0, r3, r8, fp, lr}^
   3fddc:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3fde0:	ldc	7, cr15, [ip, #-856]	; 0xfffffca8
   3fde4:			; <UNDEFINED> instruction: 0xf7da6828
   3fde8:	strtmi	lr, [r0], -r6, asr #22
   3fdec:	pop	{r0, r2, ip, sp, pc}
   3fdf0:	svclt	0x00008ff0
   3fdf4:	ldrdeq	r6, [r4], -r2
   3fdf8:	andeq	lr, r3, ip, ror ip
   3fdfc:	andeq	r1, r0, r0, lsr #11
   3fe00:	andeq	r2, r2, r4, ror r2
   3fe04:	svcmi	0x00f0e92d
   3fe08:	ldcmi	0, cr11, [fp, #-532]	; 0xfffffdec
   3fe0c:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   3fe10:	stmdavs	ip!, {r1, r3, r4, r9, fp, lr}
   3fe14:	ldmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3fe18:			; <UNDEFINED> instruction: 0xf8d36802
   3fe1c:	andls	fp, r3, #32
   3fe20:			; <UNDEFINED> instruction: 0xf503b32c
   3fe24:	strcs	r7, [r0], #-1922	; 0xfffff87e
   3fe28:	ldmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3fe2c:	bmi	7bff0 <ASN1_generate_nconf@plt+0x61a50>
   3fe30:	stmdavs	fp!, {r0, r1, sp, lr, pc}
   3fe34:	ldrbmi	fp, [r4, #-475]	; 0xfffffe25
   3fe38:	stmdavs	r8!, {r0, r3, r4, ip, lr, pc}^
   3fe3c:			; <UNDEFINED> instruction: 0x465a4633
   3fe40:	strcc	r4, [r1], #-1601	; 0xfffff9bf
   3fe44:	eoreq	pc, r0, r7, asr r8	; <UNPREDICTABLE>
   3fe48:	andls	pc, r0, sp, asr #17
   3fe4c:	b	fe87ddbc <ASN1_generate_nconf@plt+0xfe86381c>
   3fe50:	rscle	r2, lr, r1, lsl #16
   3fe54:			; <UNDEFINED> instruction: 0xf04f4b0a
   3fe58:	bls	10d25c <ASN1_generate_nconf@plt+0xf2cbc>
   3fe5c:	ldmpl	r5, {r0, r3, r8, fp, lr}^
   3fe60:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3fe64:	ldcl	7, cr15, [sl], {214}	; 0xd6
   3fe68:			; <UNDEFINED> instruction: 0xf7da6828
   3fe6c:	strtmi	lr, [r0], -r4, lsl #22
   3fe70:	pop	{r0, r2, ip, sp, pc}
   3fe74:	svclt	0x00008ff0
   3fe78:	andeq	r6, r4, lr, asr #22
   3fe7c:	strdeq	lr, [r3], -r8
   3fe80:	andeq	r1, r0, r0, lsr #11
   3fe84:	andeq	r2, r2, r4, lsl #4
   3fe88:	mvnsmi	lr, sp, lsr #18
   3fe8c:	blmi	5916e4 <ASN1_generate_nconf@plt+0x577144>
   3fe90:	svcmi	0x00154605
   3fe94:			; <UNDEFINED> instruction: 0xf8dfb082
   3fe98:	ldrbtmi	ip, [fp], #-84	; 0xffffffac
   3fe9c:			; <UNDEFINED> instruction: 0x460e447f
   3fea0:	andhi	pc, ip, r3, asr r8	; <UNPREDICTABLE>
   3fea4:	ldrcs	pc, [r8, #2263]	; 0x8d7
   3fea8:	ldrdeq	pc, [r0], -r8
   3feac:	ldmdbmi	r0, {r1, r3, r4, r5, r7, r8, fp, ip, sp, pc}
   3feb0:			; <UNDEFINED> instruction: 0x462a4479
   3feb4:	strls	r4, [r0], -r3, lsr #12
   3feb8:	ldc	7, cr15, [r0], #856	; 0x358
   3febc:	ldrmi	r2, [sl], -r0, lsl #6
   3fec0:	ldrdeq	pc, [r0], -r8
   3fec4:			; <UNDEFINED> instruction: 0xf7d9210b
   3fec8:	blmi	2fbbe0 <ASN1_generate_nconf@plt+0x2e1640>
   3fecc:	strtmi	r2, [r0], -r1, lsl #4
   3fed0:	andsvs	r4, sl, fp, ror r4
   3fed4:	pop	{r1, ip, sp, pc}
   3fed8:			; <UNDEFINED> instruction: 0xf7d841f0
   3fedc:	stmdbmi	r6, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}
   3fee0:			; <UNDEFINED> instruction: 0xe7e64479
   3fee4:	andeq	lr, r3, r2, ror fp
   3fee8:	andeq	r6, r4, r0, asr #21
   3feec:	andeq	r1, r0, r0, lsr #11
   3fef0:	ldrdeq	r2, [r2], -ip
   3fef4:	andeq	r6, r4, ip, lsl #21
   3fef8:	muleq	r2, ip, r1
   3fefc:	strdlt	fp, [r5], r0
   3ff00:	svcmi	0x00144c13
   3ff04:	ldrbtmi	r4, [ip], #-3348	; 0xfffff2ec
   3ff08:	movwls	r4, #13439	; 0x347f
   3ff0c:	stmdbpl	r6!, {r0, r1, r9, sl, lr}^
   3ff10:			; <UNDEFINED> instruction: 0xf8d7460d
   3ff14:	cfstr32ls	mvfx1, [r3], {152}	; 0x98
   3ff18:	stmiblt	r9!, {r4, r5, fp, sp, lr}
   3ff1c:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   3ff20:	strpl	lr, [r0], #-2509	; 0xfffff633
   3ff24:	ldcl	7, cr15, [sl], #-856	; 0xfffffca8
   3ff28:	ldrmi	r2, [sl], -r0, lsl #6
   3ff2c:	tstcs	fp, r0, lsr r8
   3ff30:	svc	0x000ef7d9
   3ff34:	andcs	r4, r1, #10240	; 0x2800
   3ff38:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   3ff3c:	andlt	r6, r5, sl, lsl r0
   3ff40:	ldrhtmi	lr, [r0], #141	; 0x8d
   3ff44:	bllt	fe2fdeac <ASN1_generate_nconf@plt+0xfe2e390c>
   3ff48:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   3ff4c:	svclt	0x0000e7e8
   3ff50:	andeq	lr, r3, r6, lsl #22
   3ff54:	andeq	r6, r4, r4, asr sl
   3ff58:	andeq	r1, r0, r0, lsr #11
   3ff5c:	andeq	r2, r2, sl, lsr #3
   3ff60:	andeq	r6, r4, r2, lsr #20
   3ff64:	andeq	r2, r2, sl, ror #2
   3ff68:	ldrblt	r4, [r0, #2852]!	; 0xb24
   3ff6c:	svcmi	0x0024447b
   3ff70:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   3ff74:	ldmibpl	fp, {r1, r8, r9, fp, pc}^
   3ff78:	ldmdavs	r8, {r0, r2, r7, ip, sp, pc}
   3ff7c:	eorsle	r1, r6, r3, asr ip
   3ff80:			; <UNDEFINED> instruction: 0xeeb04b20
   3ff84:	strmi	r8, [lr], -r0, asr #22
   3ff88:	ldrbtmi	r4, [fp], #-1556	; 0xfffff9ec
   3ff8c:	ldrcc	pc, [r8, #2259]	; 0x8d3
   3ff90:	ldmdbmi	sp, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
   3ff94:	svcmi	0x001d4479
   3ff98:	ldrbtmi	r4, [pc], #-1570	; 3ffa0 <ASN1_generate_nconf@plt+0x25a00>
   3ff9c:	orreq	lr, r5, #7168	; 0x1c00
   3ffa0:	stc	8, cr6, [sp, #364]	; 0x16c
   3ffa4:	movwls	r8, #15104	; 0x3b00
   3ffa8:	ldc	7, cr15, [r8], #-856	; 0xfffffca8
   3ffac:	bmi	fe47b7d0 <ASN1_generate_nconf@plt+0xfe461230>
   3ffb0:	andcs	r6, r6, sl, lsr r8
   3ffb4:	vmov.32	r4, d8[1]
   3ffb8:			; <UNDEFINED> instruction: 0xf8527be7
   3ffbc:	ldrbtmi	r2, [fp], #-38	; 0xffffffda
   3ffc0:	andvs	pc, r5, r0, lsl #22
   3ffc4:			; <UNDEFINED> instruction: 0x63b4f503
   3ffc8:	blvs	27b9ec <ASN1_generate_nconf@plt+0x26144c>
   3ffcc:	bcs	fe47b7f0 <ASN1_generate_nconf@plt+0xfe461250>
   3ffd0:	sbceq	lr, r0, r3, lsl #22
   3ffd4:	blvc	ffa3babc <ASN1_generate_nconf@plt+0xffa2151c>
   3ffd8:	blvc	1fb87c <ASN1_generate_nconf@plt+0x1e12dc>
   3ffdc:	blvc	7b5e4 <ASN1_generate_nconf@plt+0x61044>
   3ffe0:	ldc	0, cr11, [sp], #20
   3ffe4:			; <UNDEFINED> instruction: 0xbdf08b02
   3ffe8:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
   3ffec:	stmdbmi	sl, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   3fff0:			; <UNDEFINED> instruction: 0xf7d74479
   3fff4:	strdcs	lr, [r1], -r4
   3fff8:	stmdb	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fffc:	andeq	lr, r3, r0, lsr #21
   40000:	andeq	r1, r0, r0, lsr #11
   40004:	ldrdeq	r6, [r4], -r2
   40008:	andeq	r2, r2, r4, ror #2
   4000c:	andeq	r5, r4, r2, asr ip
   40010:	muleq	r4, lr, r9
   40014:	strdeq	r2, [r2], -lr
   40018:	andeq	r2, r2, ip, lsl r1
   4001c:	strdlt	fp, [r3], #80	; 0x50
   40020:	stmdavs	r6, {r5, r9, fp, lr}
   40024:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   40028:	ldmpl	r3, {r0, r1, r2, r4, r5, fp, ip, sp, lr}^
   4002c:	movtls	r6, #6171	; 0x181b
   40030:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   40034:	eorsle	r2, r0, r0, lsl #30
   40038:			; <UNDEFINED> instruction: 0xf44fac01
   4003c:	smlabbcs	r0, r0, r2, r7
   40040:	strtmi	r4, [r0], -r5, lsl #12
   40044:	b	fe67dfa8 <ASN1_generate_nconf@plt+0xfe663a08>
   40048:	tstcs	r1, r8, lsl sl
   4004c:	ldrbtmi	r7, [sl], #-33	; 0xffffffdf
   40050:			; <UNDEFINED> instruction: 0xb1237813
   40054:			; <UNDEFINED> instruction: 0xf81254e1
   40058:	blcs	4fc64 <ASN1_generate_nconf@plt+0x356c4>
   4005c:	stfplp	f5, [r3, #1000]!	; 0x3e8
   40060:	ldrtmi	fp, [r3], -r3, lsr #19
   40064:	eorvs	r3, fp, r1, lsl #6
   40068:	stcpl	8, cr7, [r1], #104	; 0x68
   4006c:	rscsle	r2, r9, r0, lsl #18
   40070:	bmi	42e620 <ASN1_generate_nconf@plt+0x414080>
   40074:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   40078:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4007c:	subsmi	r9, sl, r1, asr #22
   40080:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   40084:	ldrtmi	sp, [r0], -fp, lsl #2
   40088:	ldcllt	0, cr11, [r0, #268]!	; 0x10c
   4008c:	andcs	r4, r0, #53477376	; 0x3300000
   40090:	stmdavs	fp!, {r1, r3, r4, ip, sp, lr}
   40094:	eorvs	r3, fp, r1, lsl #6
   40098:	ldrtmi	lr, [lr], -fp, ror #15
   4009c:			; <UNDEFINED> instruction: 0xf7d8e7e9
   400a0:	svclt	0x0000eff0
   400a4:	andeq	lr, r3, r6, ror #19
   400a8:	andeq	r1, r0, r0, ror r5
   400ac:	andeq	r0, r4, r6, ror #20
   400b0:	muleq	r3, r6, r9
   400b4:	svcvs	0x0080f5b0
   400b8:	svcmi	0x00f8e92d
   400bc:	addhi	pc, r6, r0
   400c0:	svcvs	0x0000f5b0
   400c4:			; <UNDEFINED> instruction: 0xf5b0d008
   400c8:	svclt	0x00187f00
   400cc:	bleq	7c210 <ASN1_generate_nconf@plt+0x61c70>
   400d0:	ldrbmi	sp, [r8], -ip, rrx
   400d4:	svchi	0x00f8e8bd
   400d8:	vst2.16	{d20-d21}, [pc], r3
   400dc:	strtmi	r7, [r1], r0, lsl #9
   400e0:			; <UNDEFINED> instruction: 0xf5004478
   400e4:			; <UNDEFINED> instruction: 0xf50076d6
   400e8:			; <UNDEFINED> instruction: 0xf50075e0
   400ec:			; <UNDEFINED> instruction: 0xf5007730
   400f0:			; <UNDEFINED> instruction: 0xf5007870
   400f4:			; <UNDEFINED> instruction: 0xf7da6a98
   400f8:	pkhbtmi	lr, r3, r6, lsl #18
   400fc:	rscle	r2, r8, r0, lsl #16
   40100:	tstcs	r4, r0, lsl #4
   40104:			; <UNDEFINED> instruction: 0xf7d74650
   40108:			; <UNDEFINED> instruction: 0x4649e9f4
   4010c:	strmi	r2, [r3], -r0, lsl #4
   40110:	ldrmi	r4, [r8], r0, asr #12
   40114:	stmib	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40118:	andcs	r4, r0, #34603008	; 0x2100000
   4011c:	ldrtmi	r4, [r8], -r3, lsl #12
   40120:			; <UNDEFINED> instruction: 0xf7d7461f
   40124:	andcs	lr, r0, #3768320	; 0x398000
   40128:			; <UNDEFINED> instruction: 0x46032114
   4012c:			; <UNDEFINED> instruction: 0x461e4630
   40130:	ldmib	lr, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40134:	andcs	r4, r0, #34603008	; 0x2100000
   40138:	strtmi	r4, [r8], -r3, lsl #12
   4013c:			; <UNDEFINED> instruction: 0xf7d7461c
   40140:	svccs	0x0000e9d8
   40144:			; <UNDEFINED> instruction: 0xf1b8bf18
   40148:	strmi	r0, [r5], -r0, lsl #30
   4014c:	blx	fed741b0 <ASN1_generate_nconf@plt+0xfed59c10>
   40150:	ldmdbeq	r2, {r2, r7, r9, ip, sp, lr, pc}^
   40154:	svclt	0x00082e00
   40158:	stmdacs	r0, {r0, r9, sp}
   4015c:	andcs	fp, r1, #8, 30
   40160:	strmi	fp, [r3], -sl, ror #18
   40164:	ldrtmi	r4, [r1], -r2, lsr #12
   40168:			; <UNDEFINED> instruction: 0xf7d74658
   4016c:	teqlt	r0, r4	; <illegal shifter operand>
   40170:	ldrtmi	r4, [r9], -r2, asr #12
   40174:			; <UNDEFINED> instruction: 0xf7d74658
   40178:	stmdacs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   4017c:	ldrbmi	sp, [r8], -r9, lsr #3
   40180:	bleq	7c2c4 <ASN1_generate_nconf@plt+0x61d24>
   40184:	svc	0x00c4f7d8
   40188:			; <UNDEFINED> instruction: 0xf7da4640
   4018c:	ldrtmi	lr, [r8], -r4, lsr #19
   40190:	stmib	r0!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40194:			; <UNDEFINED> instruction: 0xf7da4630
   40198:			; <UNDEFINED> instruction: 0x4620e99e
   4019c:	ldmib	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   401a0:			; <UNDEFINED> instruction: 0xf7da4628
   401a4:			; <UNDEFINED> instruction: 0x4658e998
   401a8:	svchi	0x00f8e8bd
   401ac:	strbcs	r4, [r0], #-2063	; 0xfffff7f1
   401b0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   401b4:	vqshl.s8	q2, q12, q0
   401b8:			; <UNDEFINED> instruction: 0xf50046d4
   401bc:			; <UNDEFINED> instruction: 0xf500659d
   401c0:			; <UNDEFINED> instruction: 0xf50067a5
   401c4:	vadd.i8	d6, d16, d29
   401c8:	ldr	r5, [r4, ip, lsr #21]
   401cc:	strcs	r4, [r0], #2056	; 0x808
   401d0:	ldrbtmi	r4, [r8], #-1697	; 0xfffff95f
   401d4:			; <UNDEFINED> instruction: 0xf1001d06
   401d8:			; <UNDEFINED> instruction: 0xf1000518
   401dc:			; <UNDEFINED> instruction: 0xf5000798
   401e0:			; <UNDEFINED> instruction: 0xf500788c
   401e4:	str	r7, [r6, ip, asr #21]
   401e8:	ldrdeq	r0, [r4], -r4
   401ec:	andeq	r0, r4, r0, lsl #18
   401f0:	andeq	r0, r4, r2, ror #17
   401f4:	svcmi	0x00f0e92d
   401f8:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   401fc:	strmi	r8, [r8], r8, lsl #22
   40200:	stmdapl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   40204:			; <UNDEFINED> instruction: 0xf8df227c
   40208:	tstcs	r0, r8, ror #16
   4020c:	sxtahmi	r4, r9, sp, ror #8
   40210:	cfstr64pl	mvdx15, [r0, #692]!	; 0x2b4
   40214:	blge	1e6c420 <ASN1_generate_nconf@plt+0x1e51e80>
   40218:	tstls	ip, #64, 28	; 0x400
   4021c:	movwls	sl, #35698	; 0x8b72
   40220:	streq	pc, [ip, -r6, lsr #3]
   40224:	ldrmi	r5, [r8], -ip, lsr #18
   40228:	bicspl	pc, pc, #54525952	; 0x3400000
   4022c:	stmdavs	r4!, {r5, r6, r8, sl, fp, sp, pc}
   40230:			; <UNDEFINED> instruction: 0xf04f61dc
   40234:			; <UNDEFINED> instruction: 0xf8df0400
   40238:	tstcc	ip, #60, 16	; 0x3c0000
   4023c:	ldmib	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40240:	blge	e51438 <ASN1_generate_nconf@plt+0xe36e98>
   40244:	stmdbge	r8, {r2, r4, sl, ip, sp}^
   40248:	beq	67c8dc <ASN1_generate_nconf@plt+0x66233c>
   4024c:	movwls	r9, #61722	; 0xf11a
   40250:	tstls	r3, r4, asr #18
   40254:	ldrls	ip, [r4, #-3087]	; 0xfffff3f1
   40258:	ldrls	r4, [r2, #-1589]	; 0xfffff9cb
   4025c:	ldfeqd	f7, [r8], {165}	; 0xa5
   40260:			; <UNDEFINED> instruction: 0x26009d14
   40264:	andeq	lr, pc, sl, lsr #17
   40268:	ldm	r4, {r3, r4, r6, r9, sp}
   4026c:	movwcs	r0, #8195	; 0x2003
   40270:	mcr	12, 0, r9, cr10, cr2, {0}
   40274:			; <UNDEFINED> instruction: 0x97186a10
   40278:	bvs	47baa0 <ASN1_generate_nconf@plt+0x461500>
   4027c:	andeq	lr, r3, sl, lsl #17
   40280:	ldmdals	r3, {r0, r4, r5, r9, sl, lr}
   40284:			; <UNDEFINED> instruction: 0xf8cd46b3
   40288:			; <UNDEFINED> instruction: 0xf10dc040
   4028c:	rsbsvs	r0, lr, r0, lsr #25
   40290:	subgt	pc, r4, sp, asr #17
   40294:	stfeqp	f7, [r0], {13}
   40298:			; <UNDEFINED> instruction: 0xf8cd60be
   4029c:			; <UNDEFINED> instruction: 0xf1a5c038
   402a0:	stmib	r7, {r3, r4, sl, fp}^
   402a4:	ldrtmi	r6, [r5], -r3, lsl #12
   402a8:	subsgt	pc, r4, sp, asr #17
   402ac:			; <UNDEFINED> instruction: 0x61be617e
   402b0:	ldrvs	pc, [pc, r8, asr #4]
   402b4:	vmov.i32	d25, #100663296	; 0x06000000
   402b8:			; <UNDEFINED> instruction: 0xf8440701
   402bc:			; <UNDEFINED> instruction: 0xf8446c0c
   402c0:	ldcls	12, cr6, [r0], {24}
   402c4:	svcls	0x0011970a
   402c8:	adcvs	r6, r6, r6, rrx
   402cc:	cdp	4, 0, cr2, cr9, cr10, {0}
   402d0:			; <UNDEFINED> instruction: 0x9c0e4a90
   402d4:	smladxcs	r3, lr, r0, r6
   402d8:	mcr	6, 0, r9, cr9, cr9, {0}
   402dc:	stmdb	r4, {r4, r9, fp, ip, sp, lr}^
   402e0:			; <UNDEFINED> instruction: 0xf7d76307
   402e4:	ldrtmi	lr, [r1], -sl, asr #18
   402e8:	ldmdals	r5, {r5, r6, r9, sp}
   402ec:	stmdb	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   402f0:			; <UNDEFINED> instruction: 0xf8df9b0f
   402f4:	strbmi	r2, [r1], -r4, lsl #15
   402f8:			; <UNDEFINED> instruction: 0xf8df4648
   402fc:	ldrbtmi	sl, [sl], #-1920	; 0xfffff880
   40300:	subsvs	r6, lr, lr, lsl r0
   40304:	blx	13fc342 <ASN1_generate_nconf@plt+0x13e1da2>
   40308:			; <UNDEFINED> instruction: 0x8774f8df
   4030c:	svcls	0x000a44fa
   40310:			; <UNDEFINED> instruction: 0xf8df2306
   40314:	ldrbtmi	r4, [r8], #1904	; 0x770
   40318:	ldrbtmi	r9, [ip], #-779	; 0xfffffcf5
   4031c:	beq	fe47bb44 <ASN1_generate_nconf@plt+0xfe4615a4>
   40320:	cdp2	0, 7, cr15, cr0, cr13, {0}
   40324:	stmdacs	sl, {r4, r6, r8, r9, ip, sp, pc}
   40328:	tsthi	r8, r0, lsl #6	; <UNPREDICTABLE>
   4032c:	blle	ffe0744c <ASN1_generate_nconf@plt+0xffdeceac>
   40330:	stmdacs	fp, {r0, ip, sp}
   40334:	movwge	sp, #10484	; 0x28f4
   40338:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   4033c:			; <UNDEFINED> instruction: 0x47184413
   40340:	andeq	r0, r0, r9, lsr #3
   40344:			; <UNDEFINED> instruction: 0xffffffe1
   40348:	andeq	r0, r0, fp, lsl #7
   4034c:	andeq	r0, r0, sp, ror r3
   40350:	andeq	r0, r0, sp, asr r3
   40354:	andeq	r0, r0, r1, asr r3
   40358:	andeq	r0, r0, r9, asr #6
   4035c:	andeq	r0, r0, r9, lsr r3
   40360:	andeq	r0, r0, r1, lsr r3
   40364:	andeq	r0, r0, r1, lsr r0
   40368:	strdeq	r0, [r0], -fp
   4036c:			; <UNDEFINED> instruction: 0x000002bd
   40370:	bleq	bc4b4 <ASN1_generate_nconf@plt+0xa1f14>
   40374:	cdp2	0, 4, cr15, cr6, cr13, {0}
   40378:	bicsle	r2, r4, r0, lsl #16
   4037c:			; <UNDEFINED> instruction: 0xf00e4681
   40380:	eorls	pc, r2, pc, lsr sl	; <UNPREDICTABLE>
   40384:	blx	cfc3c4 <ASN1_generate_nconf@plt+0xce1e24>
   40388:	strmi	r6, [r0], r7, lsl #16
   4038c:			; <UNDEFINED> instruction: 0xf0002f00
   40390:			; <UNDEFINED> instruction: 0xf8df8089
   40394:			; <UNDEFINED> instruction: 0xf8df26f4
   40398:	ldrbtmi	r0, [sl], #-1780	; 0xfffff90c
   4039c:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   403a0:	andsls	r4, fp, r8, ror r4
   403a4:			; <UNDEFINED> instruction: 0xf500447b
   403a8:	andsls	r7, sp, r0, lsr #1
   403ac:	teqeq	r0, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
   403b0:			; <UNDEFINED> instruction: 0xf503930c
   403b4:	movwls	r7, #54164	; 0xd394
   403b8:	teqcs	r8, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
   403bc:	beq	fe47bbec <ASN1_generate_nconf@plt+0xfe46164c>
   403c0:			; <UNDEFINED> instruction: 0x16d0f8df
   403c4:			; <UNDEFINED> instruction: 0x36d0f8df
   403c8:	strlt	lr, [r3, #-2509]!	; 0xfffff633
   403cc:			; <UNDEFINED> instruction: 0xf8dd4479
   403d0:	ldrbtmi	fp, [fp], #-96	; 0xffffffa0
   403d4:			; <UNDEFINED> instruction: 0xf5019e08
   403d8:			; <UNDEFINED> instruction: 0xf8dd7198
   403dc:	mcr	0, 0, sl, cr11, cr4, {1}
   403e0:	tstls	pc, #16, 20	; 0x10000
   403e4:	andvc	pc, r0, #12582912	; 0xc00000
   403e8:	eorls	r9, r0, #-2147483641	; 0x80000007
   403ec:			; <UNDEFINED> instruction: 0xf8df940a
   403f0:			; <UNDEFINED> instruction: 0xf8df46ac
   403f4:	ldrbtmi	r1, [ip], #-1708	; 0xfffff954
   403f8:			; <UNDEFINED> instruction: 0xf1044479
   403fc:	strd	r0, [r1], -r0	; <UNPREDICTABLE>
   40400:	svcne	0x0008f854
   40404:			; <UNDEFINED> instruction: 0xf7d94638
   40408:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   4040c:	msrhi	SPSR_f, r0
   40410:	mvnsle	r4, ip, lsr #5
   40414:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   40418:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   4041c:	svc	0x000ef7d9
   40420:			; <UNDEFINED> instruction: 0xf0002800
   40424:			; <UNDEFINED> instruction: 0xf8df8162
   40428:	ldrtmi	r1, [r8], -r0, lsl #13
   4042c:			; <UNDEFINED> instruction: 0xf7d94479
   40430:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   40434:	cmphi	sp, r0	; <UNPREDICTABLE>
   40438:			; <UNDEFINED> instruction: 0x1670f8df
   4043c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   40440:	mrc	7, 7, APSR_nzcv, cr12, cr9, {6}
   40444:			; <UNDEFINED> instruction: 0xf8dfb338
   40448:	ldrtmi	r1, [r8], -r8, ror #12
   4044c:			; <UNDEFINED> instruction: 0xf7d94479
   40450:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   40454:	cmphi	r2, r0	; <UNPREDICTABLE>
   40458:			; <UNDEFINED> instruction: 0xf8df9b0c
   4045c:			; <UNDEFINED> instruction: 0xf1031658
   40460:	ldrbtmi	r0, [r9], #-1528	; 0xfffffa08
   40464:			; <UNDEFINED> instruction: 0xf855e001
   40468:	ldrtmi	r1, [r8], -r8, lsl #30
   4046c:	mcr	7, 7, pc, cr6, cr9, {6}	; <UNPREDICTABLE>
   40470:			; <UNDEFINED> instruction: 0xf0002800
   40474:	ldrbmi	r8, [r5, #-333]	; 0xfffffeb3
   40478:			; <UNDEFINED> instruction: 0xf8dfd1f5
   4047c:			; <UNDEFINED> instruction: 0x4638163c
   40480:			; <UNDEFINED> instruction: 0xf7d94479
   40484:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   40488:	msrhi	SPSR_, r0, asr #32
   4048c:	movwcs	r9, #6672	; 0x1a10
   40490:	movwcc	lr, #6594	; 0x19c2
   40494:			; <UNDEFINED> instruction: 0xf8586013
   40498:	svccs	0x00007f04
   4049c:	ldmib	sp, {r0, r1, r2, r5, r7, r8, ip, lr, pc}^
   404a0:	cfstr32ls	mvfx11, [sl], {35}	; 0x23
   404a4:			; <UNDEFINED> instruction: 0xf0002d00
   404a8:	mnf<illegal precision>m	f0, #1.0
   404ac:	blcs	4ecf4 <ASN1_generate_nconf@plt+0x34754>
   404b0:	ldrhi	pc, [pc, r1]!
   404b4:	beq	47bd1c <ASN1_generate_nconf@plt+0x46177c>
   404b8:	mrrc	7, 13, pc, r8, cr6	; <UNPREDICTABLE>
   404bc:			; <UNDEFINED> instruction: 0xf1410280
   404c0:			; <UNDEFINED> instruction: 0xf1bb8728
   404c4:			; <UNDEFINED> instruction: 0xf0000f00
   404c8:	mrc	1, 0, r8, cr8, cr13, {5}
   404cc:			; <UNDEFINED> instruction: 0xf7d60a10
   404d0:	subeq	lr, r1, #19968	; 0x4e00
   404d4:	ldrbhi	pc, [r0, #322]!	; 0x142	; <UNPREDICTABLE>
   404d8:	bcc	47bd48 <ASN1_generate_nconf@plt+0x4617a8>
   404dc:			; <UNDEFINED> instruction: 0xf0422b00
   404e0:	movwcs	r8, #1500	; 0x5dc
   404e4:			; <UNDEFINED> instruction: 0xe1ba930d
   404e8:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   404ec:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   404f0:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   404f4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   404f8:	bcs	fe47bd60 <ASN1_generate_nconf@plt+0xfe4617c0>
   404fc:	ldrdeq	pc, [r0], -sl
   40500:			; <UNDEFINED> instruction: 0xf7d64479
   40504:	movwcs	lr, #2444	; 0x98c
   40508:	ldrdeq	pc, [r0], -sl
   4050c:	tstls	r1, #28, 12	; 0x1c00000
   40510:	svc	0x00b0f7d9
   40514:			; <UNDEFINED> instruction: 0xf8df940a
   40518:			; <UNDEFINED> instruction: 0xf64015ac
   4051c:	stmdals	sl, {r3, r4, r5, r9, ip, lr}
   40520:			; <UNDEFINED> instruction: 0xf7d74479
   40524:	ldmdals	r1, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   40528:	stc2	0, cr15, [r6, #40]!	; 0x28
   4052c:	ldrne	pc, [r8, #2271]	; 0x8df
   40530:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
   40534:	bicspl	pc, pc, #54525952	; 0x3400000
   40538:	tstcc	ip, #2030043136	; 0x79000000
   4053c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   40540:	subsmi	r6, r1, sl, lsl r8
   40544:	andeq	pc, r0, #79	; 0x4f
   40548:	strhi	pc, [r5, #66]!	; 0x42
   4054c:			; <UNDEFINED> instruction: 0xf50d4648
   40550:	andlt	r5, r1, r0, ror #27
   40554:	blhi	27b850 <ASN1_generate_nconf@plt+0x2612b0>
   40558:	svchi	0x00f0e8bd
   4055c:	bicspl	pc, sp, #160, 4
   40560:			; <UNDEFINED> instruction: 0xf63f2b06
   40564:	blcs	1ec0e0 <ASN1_generate_nconf@plt+0x1d1b40>
   40568:	mrcge	6, 6, APSR_nzcv, cr10, cr15, {1}
   4056c:			; <UNDEFINED> instruction: 0xf852a202
   40570:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   40574:	svclt	0x00004710
   40578:	andeq	r0, r0, r9, ror r0
   4057c:	andeq	r0, r0, r9, ror r0
   40580:			; <UNDEFINED> instruction: 0xfffffda9
   40584:	andeq	r0, r0, r7, asr r0
   40588:	andeq	r0, r0, r1, asr #32
   4058c:	andeq	r0, r0, r1, lsr #32
   40590:	andeq	r0, r0, sp, lsl r0
   40594:	strb	r2, [r3], r1, lsl #10
   40598:			; <UNDEFINED> instruction: 0xff62f00d
   4059c:	tstcs	r0, sl, lsl #4
   405a0:	movwls	r2, #45825	; 0xb301
   405a4:	ldm	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   405a8:			; <UNDEFINED> instruction: 0xf1a29a0e
   405ac:			; <UNDEFINED> instruction: 0xf8ca031c
   405b0:			; <UNDEFINED> instruction: 0xf8423000
   405b4:	ssat	r0, #20, ip, lsl #24
   405b8:			; <UNDEFINED> instruction: 0xff52f00d
   405bc:	tstcs	r0, sl, lsl #4
   405c0:	stmia	lr!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   405c4:	beq	47bdf0 <ASN1_generate_nconf@plt+0x461850>
   405c8:	beq	fe47bdf4 <ASN1_generate_nconf@plt+0xfe461854>
   405cc:			; <UNDEFINED> instruction: 0xf00de6a8
   405d0:	blls	4002f4 <ASN1_generate_nconf@plt+0x3e5d54>
   405d4:	tsteq	r8, r3, lsr #3	; <UNPREDICTABLE>
   405d8:	blx	ffd7c616 <ASN1_generate_nconf@plt+0xffd62076>
   405dc:			; <UNDEFINED> instruction: 0xf47f2800
   405e0:			; <UNDEFINED> instruction: 0xf8dfae9f
   405e4:			; <UNDEFINED> instruction: 0xf04f34d8
   405e8:			; <UNDEFINED> instruction: 0xf8540901
   405ec:	str	sl, [sl, r3]
   405f0:	stc2	0, cr15, [lr], #-36	; 0xffffffdc
   405f4:			; <UNDEFINED> instruction: 0xf47f2800
   405f8:			; <UNDEFINED> instruction: 0xe7f2ae93
   405fc:			; <UNDEFINED> instruction: 0xff30f00d
   40600:	tstcs	r0, sl, lsl #4
   40604:	stm	ip, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40608:			; <UNDEFINED> instruction: 0xf7d84606
   4060c:	vmov.16	d26[0], lr
   40610:	stmdacs	r0, {r4, r9, fp, sp, lr}
   40614:	strbthi	pc, [r6], #2	; <UNPREDICTABLE>
   40618:			; <UNDEFINED> instruction: 0xf67f42be
   4061c:			; <UNDEFINED> instruction: 0xf8dfae81
   40620:			; <UNDEFINED> instruction: 0xf8df349c
   40624:	cdp	4, 1, cr1, cr8, cr8, {5}
   40628:			; <UNDEFINED> instruction: 0xf8542a90
   4062c:	ldrbtmi	sl, [r9], #-3
   40630:	ldrdeq	pc, [r0], -sl
   40634:	ldm	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40638:			; <UNDEFINED> instruction: 0xf00de75a
   4063c:	mrcls	15, 0, APSR_nzcv, cr1, cr1, {0}
   40640:			; <UNDEFINED> instruction: 0xf00d4631
   40644:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   40648:	ldmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}
   4064c:			; <UNDEFINED> instruction: 0xf77f2b40
   40650:			; <UNDEFINED> instruction: 0xf8dfae67
   40654:	movtcs	r0, #1128	; 0x468
   40658:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   4065c:	bcs	fe47bec4 <ASN1_generate_nconf@plt+0xfe461924>
   40660:	andge	pc, r0, r4, asr r8	; <UNPREDICTABLE>
   40664:			; <UNDEFINED> instruction: 0xf8da4479
   40668:			; <UNDEFINED> instruction: 0xf7d60000
   4066c:			; <UNDEFINED> instruction: 0xe73fe8d8
   40670:			; <UNDEFINED> instruction: 0xf8c82301
   40674:			; <UNDEFINED> instruction: 0xe6533598
   40678:	cdp2	0, 15, cr15, cr2, cr13, {0}
   4067c:	tstcs	r0, sl, lsl #4
   40680:	stmda	lr, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40684:			; <UNDEFINED> instruction: 0xe64b9016
   40688:	cdp2	0, 14, cr15, cr10, cr13, {0}
   4068c:			; <UNDEFINED> instruction: 0xe6479019
   40690:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   40694:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   40698:			; <UNDEFINED> instruction: 0xe64160da
   4069c:	ldrtvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   406a0:	ldrbtmi	r2, [lr], #-768	; 0xfffffd00
   406a4:			; <UNDEFINED> instruction: 0xf00d60b3
   406a8:	pld	[r8, fp	; <illegal shifter operand>]
   406ac:	cdp	13, 0, cr14, cr8, cr6, {4}
   406b0:	orrslt	r0, r0, #16, 20	; 0x10000
   406b4:	movwcs	r9, #6664	; 0x1a08
   406b8:			; <UNDEFINED> instruction: 0xe6316593
   406bc:	ldrcc	pc, [ip], #-2271	; 0xfffff721
   406c0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   406c4:	strcs	pc, [r0, -r3, asr #17]
   406c8:			; <UNDEFINED> instruction: 0xf8dfe62a
   406cc:			; <UNDEFINED> instruction: 0xf04f0414
   406d0:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   406d4:			; <UNDEFINED> instruction: 0xf8a4f00e
   406d8:			; <UNDEFINED> instruction: 0xf8544bf8
   406dc:	ldr	sl, [r2, -r3]
   406e0:	andcs	r6, r1, #6488064	; 0x630000
   406e4:	eorcs	pc, r3, r6, asr #16
   406e8:	movwcs	lr, #5845	; 0x16d5
   406ec:	movwcc	lr, #35270	; 0x89c6
   406f0:	movwcs	lr, #5841	; 0x16d1
   406f4:	tstcc	r7, #3244032	; 0x318000
   406f8:			; <UNDEFINED> instruction: 0xe6cc6173
   406fc:	stmib	fp, {r0, r8, r9, sp}^
   40700:	stmib	fp, {r8, r9, ip, sp}^
   40704:	stmib	fp, {r1, r8, r9, ip, sp}^
   40708:			; <UNDEFINED> instruction: 0xf8cb3304
   4070c:			; <UNDEFINED> instruction: 0xe6c23018
   40710:	andcs	r6, r1, #7012352	; 0x6b0000
   40714:	eorcs	pc, r3, fp, asr #16
   40718:			; <UNDEFINED> instruction: 0xf00de6bd
   4071c:	pld	[r6, r1, lsr #29]
   40720:	adcsvs	lr, r0, sl, ror #30
   40724:	bicle	r2, r5, r0, lsl #16
   40728:			; <UNDEFINED> instruction: 0xf04f4be4
   4072c:			; <UNDEFINED> instruction: 0xf8540901
   40730:			; <UNDEFINED> instruction: 0xf8daa003
   40734:			; <UNDEFINED> instruction: 0xf00d4000
   40738:	stmibmi	sl!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   4073c:	bcs	fe47bfa4 <ASN1_generate_nconf@plt+0xfe461a04>
   40740:			; <UNDEFINED> instruction: 0x46034479
   40744:			; <UNDEFINED> instruction: 0xf7d64620
   40748:	ldrb	lr, [ip], sl, ror #16
   4074c:	stmibmi	r6!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}^
   40750:			; <UNDEFINED> instruction: 0xf5039c1d
   40754:	ldrbtmi	r7, [r9], #-1432	; 0xfffffa68
   40758:			; <UNDEFINED> instruction: 0xf855e001
   4075c:	ldrtmi	r1, [r8], -r8, lsl #30
   40760:	stcl	7, cr15, [ip, #-868]!	; 0xfffffc9c
   40764:			; <UNDEFINED> instruction: 0xf0012800
   40768:	adcmi	r8, r5, #136314880	; 0x8200000
   4076c:	ldmibmi	pc, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   40770:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   40774:	stcl	7, cr15, [r2, #-868]!	; 0xfffffc9c
   40778:			; <UNDEFINED> instruction: 0xf0022800
   4077c:	ldmibmi	ip, {r1, r2, r7, sl, pc}^
   40780:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   40784:	ldcl	7, cr15, [sl, #-868]	; 0xfffffc9c
   40788:			; <UNDEFINED> instruction: 0xf0022800
   4078c:	ldmibmi	r9, {r3, r4, r5, r6, sl, pc}^
   40790:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   40794:	ldcl	7, cr15, [r2, #-868]	; 0xfffffc9c
   40798:			; <UNDEFINED> instruction: 0xf0022800
   4079c:	cfldrdmi	mvd8, [r6, #400]	; 0x190
   407a0:	strcc	r4, [r0, #1149]	; 0x47d
   407a4:	ldrtmi	r6, [r8], -r9, lsr #16
   407a8:	stcl	7, cr15, [r8, #-868]	; 0xfffffc9c
   407ac:			; <UNDEFINED> instruction: 0xf0022800
   407b0:	blls	7e1904 <ASN1_generate_nconf@plt+0x7c7364>
   407b4:	addsmi	r3, sp, #8, 10	; 0x2000000
   407b8:	ldmibmi	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   407bc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   407c0:	ldc	7, cr15, [ip, #-868]!	; 0xfffffc9c
   407c4:			; <UNDEFINED> instruction: 0xf0022800
   407c8:	blls	82185c <ASN1_generate_nconf@plt+0x8072bc>
   407cc:			; <UNDEFINED> instruction: 0xf50349cc
   407d0:	ldrbtmi	r7, [r9], #-1444	; 0xfffffa5c
   407d4:			; <UNDEFINED> instruction: 0xf855e001
   407d8:	ldrtmi	r1, [r8], -r8, lsl #30
   407dc:	stc	7, cr15, [lr, #-868]!	; 0xfffffc9c
   407e0:			; <UNDEFINED> instruction: 0xf0022800
   407e4:	blls	861824 <ASN1_generate_nconf@plt+0x847284>
   407e8:	mvnsle	r4, fp, lsr #5
   407ec:	ldrtmi	r4, [r8], -r5, asr #19
   407f0:			; <UNDEFINED> instruction: 0xf7d94479
   407f4:	stmdacs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
   407f8:	strthi	pc, [r8], #-2
   407fc:	bne	fe47c06c <ASN1_generate_nconf@plt+0xfe461acc>
   40800:			; <UNDEFINED> instruction: 0xf7d94638
   40804:	stmdacs	r0, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
   40808:	ldrhi	pc, [sl], #-2
   4080c:	bne	47c080 <ASN1_generate_nconf@plt+0x461ae0>
   40810:			; <UNDEFINED> instruction: 0xf7d94638
   40814:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
   40818:	strhi	pc, [r6], #-2
   4081c:	ldrtmi	r9, [fp], -sl, lsl #24
   40820:			; <UNDEFINED> instruction: 0xf04f48a6
   40824:	ldmibmi	r8!, {r0, r8, fp}
   40828:	bcs	fe47c090 <ASN1_generate_nconf@plt+0xfe461af0>
   4082c:	andge	pc, r0, r4, asr r8	; <UNPREDICTABLE>
   40830:			; <UNDEFINED> instruction: 0xf8da4479
   40834:			; <UNDEFINED> instruction: 0xf7d50000
   40838:	uqsub8	lr, r4, r2
   4083c:	svceq	0x0000f1bb
   40840:	addshi	pc, lr, r0, asr #32
   40844:	bne	47c0b4 <ASN1_generate_nconf@plt+0x461b14>
   40848:			; <UNDEFINED> instruction: 0xf43f2900
   4084c:	cdp	14, 1, cr10, cr10, cr10, {2}
   40850:			; <UNDEFINED> instruction: 0xf7d90a10
   40854:	andls	lr, sp, r2, asr #27
   40858:			; <UNDEFINED> instruction: 0xf0022800
   4085c:	cdp	4, 1, cr8, cr10, cr4, {2}
   40860:	vst1.8	{d19-d20}, [pc :64], r0
   40864:	stmibmi	r9!, {r6, r7, r9, ip, sp, lr}
   40868:	adchi	pc, r4, #14614528	; 0xdf0000
   4086c:	mcrmi	4, 5, r4, cr9, cr9, {3}
   40870:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
   40874:	svclt	0x00382b01
   40878:	blx	c9486 <ASN1_generate_nconf@plt+0xaeee6>
   4087c:	bmi	fe9fd490 <ASN1_generate_nconf@plt+0xfe9e2ef0>
   40880:	eorls	r4, r0, #2046820352	; 0x7a000000
   40884:			; <UNDEFINED> instruction: 0x461f4618
   40888:			; <UNDEFINED> instruction: 0xf009931d
   4088c:	ldrtmi	pc, [sl], -r5, lsl #31	; <UNPREDICTABLE>
   40890:	strmi	r2, [r2], r0, lsl #2
   40894:			; <UNDEFINED> instruction: 0xf7d6900a
   40898:	stmdbls	fp, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   4089c:	rsbsge	pc, ip, sp, asr #17
   408a0:	orrmi	pc, r0, #1073741824	; 0x40000000
   408a4:			; <UNDEFINED> instruction: 0x46574639
   408a8:			; <UNDEFINED> instruction: 0xf8dd4451
   408ac:	blcc	a8ab4 <ASN1_generate_nconf@plt+0x8e514>
   408b0:	addseq	r9, fp, ip, lsl #2
   408b4:	tstls	fp, #503316480	; 0x1e000000
   408b8:	bcc	47c128 <ASN1_generate_nconf@plt+0x461b88>
   408bc:			; <UNDEFINED> instruction: 0xf7d7b12b
   408c0:	rsbsvs	lr, r8, r6, asr #21
   408c4:			; <UNDEFINED> instruction: 0xf0012800
   408c8:			; <UNDEFINED> instruction: 0xf8d885c2
   408cc:	ldrtmi	r3, [r1], -r0
   408d0:	ldmpl	sl, {r0, r1, r3, r4, r9, fp, ip, pc}
   408d4:	svclt	0x00b82a24
   408d8:			; <UNDEFINED> instruction: 0xf1022224
   408dc:	strtmi	r0, [r0], -r0, asr #8
   408e0:			; <UNDEFINED> instruction: 0xff5af009
   408e4:	teqvs	r8, r1, lsr r6
   408e8:			; <UNDEFINED> instruction: 0xf0094620
   408ec:	qsaxmi	pc, r2, r5	; <UNPREDICTABLE>
   408f0:	cmnvs	r8, r0, lsl #2
   408f4:			; <UNDEFINED> instruction: 0xf7d66938
   408f8:	strtmi	lr, [r2], -r0, asr #28
   408fc:	tstcs	r0, r8, ror r9
   40900:	mrc	7, 1, APSR_nzcv, cr10, cr6, {6}
   40904:	ldmdbvs	sl!, {r0, r4, r8, r9, fp, ip, pc}
   40908:	ldmdbvs	ip!, {r0, r4, r6, r9, sl, lr}^
   4090c:	addvc	pc, r0, pc, asr #8
   40910:	ldrmi	r6, [sl], #-2075	; 0xfffff7e5
   40914:	adcsvs	r4, sl, r3, lsr #8
   40918:			; <UNDEFINED> instruction: 0xf50760fb
   4091c:			; <UNDEFINED> instruction: 0xf00977c0
   40920:	ldmdbmi	lr!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   40924:			; <UNDEFINED> instruction: 0x46034479
   40928:	addvc	pc, r0, pc, asr #8
   4092c:	ldclcc	8, cr15, [r4], #-284	; 0xfffffee4
   40930:			; <UNDEFINED> instruction: 0xff32f009
   40934:			; <UNDEFINED> instruction: 0xf8479b0c
   40938:	adcsmi	r0, fp, #112, 24	; 0x7000
   4093c:	blls	5f5034 <ASN1_generate_nconf@plt+0x5daa94>
   40940:	blcs	679c0 <ASN1_generate_nconf@plt+0x4d420>
   40944:	ldrhi	pc, [sl, #65]	; 0x41
   40948:			; <UNDEFINED> instruction: 0xf8544b5c
   4094c:	ldmdals	r9, {r0, r1, sp, pc}
   40950:			; <UNDEFINED> instruction: 0xf00a2100
   40954:	blls	27f520 <ASN1_generate_nconf@plt+0x264f80>
   40958:	vldrvs	s18, [fp, #136]	; 0x88
   4095c:	andsls	r4, r1, r3, lsl r3
   40960:	ldrmi	sp, [sl], -r5, asr #2
   40964:	bcs	5c9570 <ASN1_generate_nconf@plt+0x5aefd0>
   40968:	tsteq	r1, r2, lsl #2	; <UNPREDICTABLE>
   4096c:	bls	27498c <ASN1_generate_nconf@plt+0x25a3ec>
   40970:	bl	cadf4 <ASN1_generate_nconf@plt+0xb0854>
   40974:			; <UNDEFINED> instruction: 0xf8420281
   40978:	andsle	r3, r1, r4, lsl #24
   4097c:	ldrb	r4, [r2, sl, lsl #12]!
   40980:	bcc	47c1e8 <ASN1_generate_nconf@plt+0x461c48>
   40984:			; <UNDEFINED> instruction: 0xf47f2b00
   40988:	blmi	136c010 <ASN1_generate_nconf@plt+0x1351a70>
   4098c:	stmdbmi	r4!, {r0, r3, r4, r6, r7, r9, sl, lr}^
   40990:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   40994:			; <UNDEFINED> instruction: 0xf8da4479
   40998:			; <UNDEFINED> instruction: 0xf7d50000
   4099c:	ldr	lr, [r2, #3904]!	; 0xf40
   409a0:	ldmdbls	sl, {r1, r4, r9, sl, fp, ip, pc}
   409a4:	stccc	8, cr15, [ip], {70}	; 0x46
   409a8:	andseq	pc, r4, #1073741864	; 0x40000028
   409ac:			; <UNDEFINED> instruction: 0xf1019e18
   409b0:	tstcs	r1, r4, asr #32
   409b4:	movwcc	lr, #6598	; 0x19c6
   409b8:	stmib	r6, {r0, r1, r4, r5, r6, r7, sp, lr}^
   409bc:			; <UNDEFINED> instruction: 0x61b33304
   409c0:			; <UNDEFINED> instruction: 0xf8469e12
   409c4:	mrcls	12, 0, r3, cr0, cr8, {0}
   409c8:	movwcc	lr, #6598	; 0x19c6
   409cc:	svcne	0x0004f842
   409d0:			; <UNDEFINED> instruction: 0xd1fb4290
   409d4:			; <UNDEFINED> instruction: 0xf1a39b14
   409d8:			; <UNDEFINED> instruction: 0xf103021c
   409dc:	movwcs	r0, #4420	; 0x1144
   409e0:	svccc	0x0004f842
   409e4:			; <UNDEFINED> instruction: 0xd1fb4291
   409e8:	stmib	r2, {r0, r1, r2, r3, r9, fp, ip, pc}^
   409ec:	bls	74d5f4 <ASN1_generate_nconf@plt+0x733054>
   409f0:			; <UNDEFINED> instruction: 0xf1a22000
   409f4:			; <UNDEFINED> instruction: 0xf102031c
   409f8:			; <UNDEFINED> instruction: 0xf8530160
   409fc:	tstlt	r2, r4, lsl #30
   40a00:	addsmi	r3, r9, #1
   40a04:	bmi	12351f0 <ASN1_generate_nconf@plt+0x121ac50>
   40a08:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   40a0c:	ldrbtmi	r9, [fp], #-25	; 0xffffffe7
   40a10:			; <UNDEFINED> instruction: 0x2700f8d2
   40a14:	ldrcc	pc, [r8, #2259]	; 0x8d3
   40a18:			; <UNDEFINED> instruction: 0xf0024313
   40a1c:	stmdbmi	r3, {r0, r1, r4, r5, r6, r8, r9, pc}^
   40a20:	bls	793734 <ASN1_generate_nconf@plt+0x779194>
   40a24:			; <UNDEFINED> instruction: 0x91234479
   40a28:	stmdbls	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   40a2c:			; <UNDEFINED> instruction: 0xf5033224
   40a30:	strtls	r6, [r2], #-952	; 0xfffffc48
   40a34:			; <UNDEFINED> instruction: 0x9324188a
   40a38:			; <UNDEFINED> instruction: 0xf1019220
   40a3c:	tstls	fp, #36, 6	; 0x90000000
   40a40:	tstls	lr, #43008	; 0xa800
   40a44:	ldmdavs	fp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   40a48:	vqrdmulh.s<illegal width 8>	d2, d0, d2
   40a4c:	svcmi	0x0039808f
   40a50:			; <UNDEFINED> instruction: 0xf8dda92e
   40a54:	vst4.32	{d28-d31}, [pc :64], r0
   40a58:	blls	91d4dc <ASN1_generate_nconf@plt+0x902f3c>
   40a5c:	cfldrsls	mvf4, [fp], {127}	; 0x7f
   40a60:			; <UNDEFINED> instruction: 0xf5033730
   40a64:	strcs	r7, [r0], -r3, lsl #16
   40a68:	rsb	r4, r9, r3, ror #12
   40a6c:	andeq	lr, r3, r0, lsl #16
   40a70:	andeq	r1, r0, r0, ror r5
   40a74:	ldrdeq	r3, [r2], -r8
   40a78:			; <UNDEFINED> instruction: 0x0003d8b6
   40a7c:	andeq	r5, r4, r0, ror #17
   40a80:	andeq	r6, r4, r6, asr #12
   40a84:	strdeq	lr, [r3], -r2
   40a88:	andeq	r5, r4, r2, asr r8
   40a8c:	andeq	fp, r3, r0, lsr #17
   40a90:	muleq	r3, ip, r8
   40a94:	andeq	r5, r4, r0, lsr #16
   40a98:	andeq	fp, r3, lr, ror #16
   40a9c:	andeq	fp, r3, sl, asr #16
   40aa0:	andeq	r9, r1, ip, asr #13
   40aa4:	andeq	r9, r1, lr, asr r9
   40aa8:	andeq	r1, r2, r8, lsr #31
   40aac:	muleq	r2, sl, pc	; <UNPREDICTABLE>
   40ab0:	strdeq	r5, [r1], -r8
   40ab4:			; <UNDEFINED> instruction: 0x00021cb6
   40ab8:	andeq	r9, r1, r4, ror r5
   40abc:	andeq	r1, r0, r0, lsr #11
   40ac0:	strdeq	r1, [r1], -r8
   40ac4:	andeq	r2, r2, r4, asr #4
   40ac8:	ldrdeq	lr, [r3], -r4
   40acc:	andeq	r1, r2, lr, ror #26
   40ad0:	andeq	r1, r2, r4, asr sp
   40ad4:	andeq	r6, r4, r6, asr #5
   40ad8:			; <UNDEFINED> instruction: 0x000462ba
   40adc:	strdeq	r0, [r4], -r2
   40ae0:	andeq	sp, r3, r2, ror #9
   40ae4:	andeq	r1, r2, r0, lsl #24
   40ae8:	andeq	r1, r2, sl, asr #19
   40aec:	andeq	r1, r2, lr, ror #24
   40af0:	andeq	r1, r2, r2, ror #24
   40af4:	andeq	r1, r2, lr, asr ip
   40af8:	andeq	r5, r4, ip, asr #8
   40afc:	andeq	r1, r2, sl, lsr ip
   40b00:	andeq	r1, r2, r6, asr r9
   40b04:	andeq	r1, r2, r0, lsl ip
   40b08:	ldrdeq	r1, [r2], -r8
   40b0c:	andeq	r1, r2, r8, lsr #25
   40b10:	andeq	r5, r4, ip, ror r3
   40b14:	ldrdeq	r1, [r2], -sl
   40b18:	ldrdeq	r1, [r2], -ip
   40b1c:	andeq	r1, r2, r8, asr #24
   40b20:	ldrdeq	r1, [r2], -r8
   40b24:	andeq	r0, r4, sl, lsr #1
   40b28:	andeq	r5, r4, lr, asr #30
   40b2c:	andeq	fp, r3, ip, lsl r2
   40b30:	andeq	r0, r4, ip, lsl #1
   40b34:			; <UNDEFINED> instruction: 0x00022abc
   40b38:	blcc	17eca0 <ASN1_generate_nconf@plt+0x164700>
   40b3c:	blcs	17eca0 <ASN1_generate_nconf@plt+0x164700>
   40b40:	andvs	r2, fp, r0
   40b44:			; <UNDEFINED> instruction: 0xf7d69116
   40b48:	ldmdbls	r6, {r1, r3, r4, r9, fp, sp, lr, pc}
   40b4c:	bleq	17ec64 <ASN1_generate_nconf@plt+0x1646c4>
   40b50:			; <UNDEFINED> instruction: 0xf0012800
   40b54:			; <UNDEFINED> instruction: 0x360183f4
   40b58:	mvnle	r2, r7, lsl #28
   40b5c:	bls	8677d0 <ASN1_generate_nconf@plt+0x84d230>
   40b60:	bicvc	pc, r0, #12582912	; 0xc00000
   40b64:	addsmi	r9, r3, #1811939328	; 0x6c000000
   40b68:	svcge	0x006cf47f
   40b6c:	cdpls	12, 0, cr9, cr10, cr2, {1}
   40b70:	andvc	pc, r0, pc, asr #8
   40b74:	blx	fe7feb78 <ASN1_generate_nconf@plt+0xfe7e45d8>
   40b78:	vst3.8	{d22-d24}, [pc :256], r0
   40b7c:			; <UNDEFINED> instruction: 0xf7ff6080
   40b80:	ldrbtvs	pc, [r0], #-2713	; 0xfffff567	; <UNPREDICTABLE>
   40b84:	andvs	pc, r0, pc, asr #8
   40b88:	blx	fe57eb8c <ASN1_generate_nconf@plt+0xfe5645ec>
   40b8c:	ldrtvs	r9, [r0], #2828	; 0xb0c
   40b90:	strbvc	pc, [r0], r6, lsl #10	; <UNPREDICTABLE>
   40b94:			; <UNDEFINED> instruction: 0xd1eb429e
   40b98:	orrvs	pc, r9, #54525952	; 0x3400000
   40b9c:	stclhi	8, cr15, [ip], {223}	; 0xdf
   40ba0:			; <UNDEFINED> instruction: 0xf50d9320
   40ba4:			; <UNDEFINED> instruction: 0xf8df61ac
   40ba8:	ldrbtmi	r3, [r8], #3272	; 0xcc8
   40bac:			; <UNDEFINED> instruction: 0xf5089123
   40bb0:	ldrbtmi	r7, [fp], #-323	; 0xfffffebd
   40bb4:	strbvs	pc, [pc], sp, lsl #10	; <UNPREDICTABLE>
   40bb8:	andvc	pc, r4, r3, lsl #4
   40bbc:			; <UNDEFINED> instruction: 0x96249316
   40bc0:	bl	fed7eb24 <ASN1_generate_nconf@plt+0xfed64584>
   40bc4:	vpadd.i8	d9, d8, d6
   40bc8:			; <UNDEFINED> instruction: 0xf8df4114
   40bcc:			; <UNDEFINED> instruction: 0xf2037ca8
   40bd0:			; <UNDEFINED> instruction: 0xf7d7700c
   40bd4:	ldrbtmi	lr, [pc], #-2988	; 40bdc <ASN1_generate_nconf@plt+0x2663c>
   40bd8:			; <UNDEFINED> instruction: 0xf1079b16
   40bdc:			; <UNDEFINED> instruction: 0xf5080648
   40be0:	vrhadd.s8	<illegal reg q3.5>, <illegal reg q1.5>, <illegal reg q10.5>
   40be4:	blge	fe49cc3c <ASN1_generate_nconf@plt+0xfe48269c>
   40be8:			; <UNDEFINED> instruction: 0xf7d79322
   40bec:			; <UNDEFINED> instruction: 0xf508eba0
   40bf0:	orrcs	r7, r0, r6, lsl #4
   40bf4:			; <UNDEFINED> instruction: 0xf7d74630
   40bf8:			; <UNDEFINED> instruction: 0xf508ea68
   40bfc:			; <UNDEFINED> instruction: 0xf1077292
   40c00:	biccs	r0, r0, r8, asr r0
   40c04:	b	187eb68 <ASN1_generate_nconf@plt+0x18645c8>
   40c08:	eorseq	pc, r0, #8, 2
   40c0c:	rsbseq	pc, r0, r7, lsl #2
   40c10:	orrvc	pc, r0, pc, asr #8
   40c14:	b	167eb78 <ASN1_generate_nconf@plt+0x16645d8>
   40c18:	orrcs	r9, r0, r0, lsr #20
   40c1c:			; <UNDEFINED> instruction: 0xf7d64630
   40c20:	bls	93b070 <ASN1_generate_nconf@plt+0x920ad0>
   40c24:	addseq	pc, r0, r7, lsl #2
   40c28:			; <UNDEFINED> instruction: 0xf7d621c0
   40c2c:	bls	97b064 <ASN1_generate_nconf@plt+0x960ac4>
   40c30:	adceq	pc, r8, r7, lsl #2
   40c34:	orrvc	pc, r0, pc, asr #8
   40c38:	stmdb	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40c3c:	stmdbls	r2!, {r1, r4, r6, r7, r8, r9, sl, fp, sp, pc}
   40c40:			; <UNDEFINED> instruction: 0xf7d94630
   40c44:	vfma.f32	d14, d8, d2
   40c48:			; <UNDEFINED> instruction: 0x46324094
   40c4c:	vand	d2, d13, d0
   40c50:	tstls	fp, #148, 6	; 0x50000002
   40c54:	mrc	7, 0, APSR_nzcv, cr8, cr8, {6}
   40c58:	ldrtmi	r2, [r8], -r0, lsl #7
   40c5c:	tstcs	r0, r2, lsr r6
   40c60:	bvc	47c494 <ASN1_generate_nconf@plt+0x461ef4>
   40c64:	ldc	7, cr15, [r6, #860]!	; 0x35c
   40c68:	ldmdals	fp, {r0, r4, r5, r7, r9, fp, sp, pc}
   40c6c:			; <UNDEFINED> instruction: 0x46172110
   40c70:	bcs	fe47c4a0 <ASN1_generate_nconf@plt+0xfe461f00>
   40c74:			; <UNDEFINED> instruction: 0xf7d54632
   40c78:	ldrtmi	lr, [r2], -r6, lsr #26
   40c7c:	tstcs	r0, r8, lsr r6
   40c80:	svc	0x0044f7d8
   40c84:	blne	ffc7f008 <ASN1_generate_nconf@plt+0xffc64a68>
   40c88:	ldrbtmi	r2, [r9], #-14
   40c8c:	ldm	r2, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40c90:	ldmvs	fp, {r3, r8, r9, fp, ip, pc}
   40c94:	eorsle	r2, r8, r0, lsl #22
   40c98:	blvc	ff87f01c <ASN1_generate_nconf@plt+0xff864a7c>
   40c9c:	blls	5c90a4 <ASN1_generate_nconf@plt+0x5aeb04>
   40ca0:			; <UNDEFINED> instruction: 0xf8c8447f
   40ca4:	ldrmi	r1, [r8], r4
   40ca8:	mrc	8, 0, r6, cr9, cr11, {1}
   40cac:	ldmvs	r8!, {r4, r9, fp, sp}^
   40cb0:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   40cb4:			; <UNDEFINED> instruction: 0xf8e8f7ff
   40cb8:			; <UNDEFINED> instruction: 0x1700f8d8
   40cbc:			; <UNDEFINED> instruction: 0xf8df2000
   40cc0:			; <UNDEFINED> instruction: 0xf00b6bc0
   40cc4:			; <UNDEFINED> instruction: 0xf8dff8e7
   40cc8:	bls	2c7bc0 <ASN1_generate_nconf@plt+0x2ad620>
   40ccc:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   40cd0:	beq	47c540 <ASN1_generate_nconf@plt+0x461fa0>
   40cd4:	stc2	7, cr15, [r0, #-1016]!	; 0xfffffc08
   40cd8:			; <UNDEFINED> instruction: 0x1700f8d8
   40cdc:	andcs	r4, r1, r2, lsl #12
   40ce0:			; <UNDEFINED> instruction: 0xf00b9225
   40ce4:	ldrdcs	pc, [r0], -r7
   40ce8:	bleq	5fc324 <ASN1_generate_nconf@plt+0x5e1d84>
   40cec:	ldc	7, cr15, [r8], #860	; 0x35c
   40cf0:	andcs	r6, r2, r1, ror r8
   40cf4:	vldr	s18, [sp, #148]	; 0x94
   40cf8:			; <UNDEFINED> instruction: 0xf7ff0b16
   40cfc:	ldmdavs	r1!, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}^
   40d00:	tstcc	r1, fp, lsl #22
   40d04:	addsmi	r6, r9, #113	; 0x71
   40d08:	blls	275c48 <ASN1_generate_nconf@plt+0x25b6a8>
   40d0c:	blcs	5b080 <ASN1_generate_nconf@plt+0x40ae0>
   40d10:			; <UNDEFINED> instruction: 0xf8dfd03c
   40d14:	andcs	r3, r0, #116, 22	; 0x1d000
   40d18:	blvc	1c7f09c <ASN1_generate_nconf@plt+0x1c64afc>
   40d1c:			; <UNDEFINED> instruction: 0xf8df4611
   40d20:	ldrbtmi	r8, [fp], #-2928	; 0xfffff490
   40d24:	ldrbtmi	r4, [r8], #1151	; 0x47f
   40d28:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   40d2c:	bcs	47c598 <ASN1_generate_nconf@plt+0x461ff8>
   40d30:			; <UNDEFINED> instruction: 0xf8536938
   40d34:			; <UNDEFINED> instruction: 0xf7ff1021
   40d38:			; <UNDEFINED> instruction: 0xf8d8f8a7
   40d3c:	andcs	r1, r0, r0, lsl #14
   40d40:	blvs	147f0c4 <ASN1_generate_nconf@plt+0x1464b24>
   40d44:			; <UNDEFINED> instruction: 0xf8a6f00b
   40d48:	blne	137f0cc <ASN1_generate_nconf@plt+0x1364b2c>
   40d4c:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   40d50:	mrc	4, 0, r4, cr10, cr9, {3}
   40d54:			; <UNDEFINED> instruction: 0xf7fe0a10
   40d58:			; <UNDEFINED> instruction: 0xf8d8fcdf
   40d5c:	strmi	r1, [r2], -r0, lsl #14
   40d60:	eorls	r2, r5, #1
   40d64:			; <UNDEFINED> instruction: 0xf896f00b
   40d68:	stc	0, cr2, [sp]
   40d6c:			; <UNDEFINED> instruction: 0xf7d70b16
   40d70:	ldmdavs	r1!, {r3, r4, r5, r6, sl, fp, sp, lr, pc}^
   40d74:	bls	988d88 <ASN1_generate_nconf@plt+0x96e7e8>
   40d78:	bleq	5fc3f4 <ASN1_generate_nconf@plt+0x5e1e54>
   40d7c:			; <UNDEFINED> instruction: 0xf8f4f7ff
   40d80:	blls	31af4c <ASN1_generate_nconf@plt+0x3009ac>
   40d84:	rsbsvs	r3, r1, r1, lsl #2
   40d88:	bicle	r4, lr, #-1879048183	; 0x90000009
   40d8c:	ldmdbvs	fp, {r3, r8, r9, fp, ip, pc}
   40d90:	rsble	r2, r3, r0, lsl #22
   40d94:	blvc	17f118 <ASN1_generate_nconf@plt+0x164b78>
   40d98:	cfmadd32ls	mvax5, mvfx4, mvfx10, mvfx0
   40d9c:			; <UNDEFINED> instruction: 0x37c8447f
   40da0:	ldcl	7, cr15, [lr], {213}	; 0xd5
   40da4:			; <UNDEFINED> instruction: 0xf8c64604
   40da8:	stmdacs	r0, {r3, r4, r5, r6, r8}
   40dac:			; <UNDEFINED> instruction: 0x81bdf002
   40db0:	ldc	7, cr15, [r4, #-856]!	; 0xfffffca8
   40db4:	ldrtmi	r2, [r9], -r0, lsl #4
   40db8:	andscs	r9, r0, #0, 4
   40dbc:	strbvc	pc, [r0], r6, lsl #10	; <UNPREDICTABLE>
   40dc0:	strtmi	r4, [r0], -r3, lsl #12
   40dc4:	bl	1bfed2c <ASN1_generate_nconf@plt+0x1be478c>
   40dc8:	addsmi	r9, lr, #12, 22	; 0x3000
   40dcc:			; <UNDEFINED> instruction: 0xf8dfd1e8
   40dd0:			; <UNDEFINED> instruction: 0x46443ad0
   40dd4:	bvc	ff37f158 <ASN1_generate_nconf@plt+0xff364bb8>
   40dd8:			; <UNDEFINED> instruction: 0xf8df2100
   40ddc:	ldrbtmi	r8, [fp], #-2764	; 0xfffff534
   40de0:	ldrbtmi	r4, [r8], #1151	; 0x47f
   40de4:	ldmdavs	fp!, {r0, r3, r4, r6, sp, lr}
   40de8:	bcs	47c654 <ASN1_generate_nconf@plt+0x4620b4>
   40dec:			; <UNDEFINED> instruction: 0xf8536978
   40df0:			; <UNDEFINED> instruction: 0xf7ff1021
   40df4:			; <UNDEFINED> instruction: 0xf8d8f849
   40df8:	andcs	r1, r0, r0, lsl #14
   40dfc:	bvs	feb7f180 <ASN1_generate_nconf@plt+0xfeb64be0>
   40e00:			; <UNDEFINED> instruction: 0xf848f00b
   40e04:	bne	fea7f188 <ASN1_generate_nconf@plt+0xfea64be8>
   40e08:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   40e0c:	mrc	4, 0, r4, cr10, cr9, {3}
   40e10:			; <UNDEFINED> instruction: 0xf7fe0a10
   40e14:			; <UNDEFINED> instruction: 0xf8d8fc81
   40e18:	strmi	r1, [r2], -r0, lsl #14
   40e1c:	eorls	r2, r5, #1
   40e20:			; <UNDEFINED> instruction: 0xf838f00b
   40e24:	stc	0, cr2, [sp]
   40e28:			; <UNDEFINED> instruction: 0xf7d70b16
   40e2c:	ldmdavs	r1!, {r1, r3, r4, sl, fp, sp, lr, pc}^
   40e30:	bls	988e48 <ASN1_generate_nconf@plt+0x96e8a8>
   40e34:	bleq	5fc4b0 <ASN1_generate_nconf@plt+0x5e1f10>
   40e38:			; <UNDEFINED> instruction: 0xf896f7ff
   40e3c:	blls	31b008 <ASN1_generate_nconf@plt+0x300a68>
   40e40:	rsbsvs	r3, r1, r1, lsl #2
   40e44:	bicle	r4, lr, #-1879048183	; 0x90000009
   40e48:			; <UNDEFINED> instruction: 0xf8d69e0a
   40e4c:			; <UNDEFINED> instruction: 0xf5060178
   40e50:			; <UNDEFINED> instruction: 0xf7d776c0
   40e54:	blls	37caa4 <ASN1_generate_nconf@plt+0x362504>
   40e58:			; <UNDEFINED> instruction: 0xd1f6429e
   40e5c:	ldmdbvs	fp, {r3, r8, r9, fp, ip, pc}^
   40e60:	eorsle	r2, ip, r0, lsl #22
   40e64:	bcc	137f1e8 <ASN1_generate_nconf@plt+0x1364c48>
   40e68:			; <UNDEFINED> instruction: 0xf8df2200
   40e6c:	ldrmi	r7, [r1], -ip, asr #20
   40e70:	bhi	127f1f4 <ASN1_generate_nconf@plt+0x1264c54>
   40e74:	ldrbtmi	r4, [pc], #-1147	; 40e7c <ASN1_generate_nconf@plt+0x268dc>
   40e78:	ldrshvs	r4, [sl], #-72	; 0xffffffb8
   40e7c:	mrc	8, 0, r6, cr9, cr11, {1}
   40e80:	ldmibvs	r8!, {r4, r9, fp, sp}
   40e84:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   40e88:			; <UNDEFINED> instruction: 0xfffef7fe
   40e8c:			; <UNDEFINED> instruction: 0x1700f8d8
   40e90:			; <UNDEFINED> instruction: 0xf8df2000
   40e94:			; <UNDEFINED> instruction: 0xf00a6a2c
   40e98:			; <UNDEFINED> instruction: 0xf8dffffd
   40e9c:	bls	2c7744 <ASN1_generate_nconf@plt+0x2ad1a4>
   40ea0:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   40ea4:	beq	47c714 <ASN1_generate_nconf@plt+0x462174>
   40ea8:	ldc2	7, cr15, [r6], #-1016	; 0xfffffc08
   40eac:			; <UNDEFINED> instruction: 0x1700f8d8
   40eb0:	andcs	r4, r1, r2, lsl #12
   40eb4:			; <UNDEFINED> instruction: 0xf00a9225
   40eb8:	andcs	pc, r0, sp, ror #31
   40ebc:	bleq	5fc4f8 <ASN1_generate_nconf@plt+0x5e1f58>
   40ec0:	bl	ff3fee24 <ASN1_generate_nconf@plt+0xff3e4884>
   40ec4:	andcs	r6, r5, r1, ror r8
   40ec8:	vldr	s18, [sp, #148]	; 0x94
   40ecc:			; <UNDEFINED> instruction: 0xf7ff0b16
   40ed0:	ldmdavs	r1!, {r0, r1, r3, r6, fp, ip, sp, lr, pc}^
   40ed4:	tstcc	r1, fp, lsl #22
   40ed8:	addsmi	r6, r9, #113	; 0x71
   40edc:	blls	275e1c <ASN1_generate_nconf@plt+0x25b87c>
   40ee0:	blcs	5c654 <ASN1_generate_nconf@plt+0x420b4>
   40ee4:			; <UNDEFINED> instruction: 0xf8dfd03c
   40ee8:	andcs	r3, r0, #224, 18	; 0x380000
   40eec:	ldmibvc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   40ef0:			; <UNDEFINED> instruction: 0xf8df4611
   40ef4:	ldrbtmi	r8, [fp], #-2524	; 0xfffff624
   40ef8:	ldrbtmi	r4, [r8], #1151	; 0x47f
   40efc:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   40f00:	bcs	47c76c <ASN1_generate_nconf@plt+0x4621cc>
   40f04:			; <UNDEFINED> instruction: 0xf8536e38
   40f08:			; <UNDEFINED> instruction: 0xf7fe1021
   40f0c:			; <UNDEFINED> instruction: 0xf8d8ffbd
   40f10:	andcs	r1, r0, r0, lsl #14
   40f14:	ldmibvs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   40f18:			; <UNDEFINED> instruction: 0xffbcf00a
   40f1c:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   40f20:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   40f24:	mrc	4, 0, r4, cr10, cr9, {3}
   40f28:			; <UNDEFINED> instruction: 0xf7fe0a10
   40f2c:			; <UNDEFINED> instruction: 0xf8d8fbf5
   40f30:	strmi	r1, [r2], -r0, lsl #14
   40f34:	eorls	r2, r5, #1
   40f38:			; <UNDEFINED> instruction: 0xffacf00a
   40f3c:	stc	0, cr2, [sp]
   40f40:			; <UNDEFINED> instruction: 0xf7d70b16
   40f44:	ldmdavs	r1!, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}^
   40f48:	bls	988fac <ASN1_generate_nconf@plt+0x96ea0c>
   40f4c:	bleq	5fc5c8 <ASN1_generate_nconf@plt+0x5e2028>
   40f50:			; <UNDEFINED> instruction: 0xf80af7ff
   40f54:	blls	31b120 <ASN1_generate_nconf@plt+0x300b80>
   40f58:	rsbsvs	r3, r1, r1, lsl #2
   40f5c:	bicle	r4, lr, #-1879048183	; 0x90000009
   40f60:	vnmlsvs.f64	d9, d11, d8
   40f64:	eorsle	r2, ip, r0, lsl #22
   40f68:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   40f6c:			; <UNDEFINED> instruction: 0xf8df2200
   40f70:			; <UNDEFINED> instruction: 0x46117970
   40f74:	stmdbhi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   40f78:	ldrbtmi	r4, [pc], #-1147	; 40f80 <ASN1_generate_nconf@plt+0x269e0>
   40f7c:	ldrshvs	r4, [sl], #-72	; 0xffffffb8
   40f80:	mrc	8, 0, r6, cr9, cr11, {1}
   40f84:			; <UNDEFINED> instruction: 0x6e782a10
   40f88:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   40f8c:			; <UNDEFINED> instruction: 0xff7cf7fe
   40f90:			; <UNDEFINED> instruction: 0x1700f8d8
   40f94:			; <UNDEFINED> instruction: 0xf8df2000
   40f98:			; <UNDEFINED> instruction: 0xf00a6950
   40f9c:			; <UNDEFINED> instruction: 0xf8dfff7b
   40fa0:	bls	2c74d8 <ASN1_generate_nconf@plt+0x2acf38>
   40fa4:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   40fa8:	beq	47c818 <ASN1_generate_nconf@plt+0x462278>
   40fac:	blx	fed7efae <ASN1_generate_nconf@plt+0xfed64a0e>
   40fb0:			; <UNDEFINED> instruction: 0x1700f8d8
   40fb4:	andcs	r4, r1, r2, lsl #12
   40fb8:			; <UNDEFINED> instruction: 0xf00a9225
   40fbc:	andcs	pc, r0, fp, ror #30
   40fc0:	bleq	5fc5fc <ASN1_generate_nconf@plt+0x5e205c>
   40fc4:	bl	137ef28 <ASN1_generate_nconf@plt+0x1364988>
   40fc8:	andscs	r6, r8, r1, ror r8
   40fcc:	vldr	s18, [sp, #148]	; 0x94
   40fd0:			; <UNDEFINED> instruction: 0xf7fe0b16
   40fd4:	ldmdavs	r1!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   40fd8:	tstcc	r1, fp, lsl #22
   40fdc:	addsmi	r6, r9, #113	; 0x71
   40fe0:	blls	275f20 <ASN1_generate_nconf@plt+0x25b980>
   40fe4:	blcs	5c958 <ASN1_generate_nconf@plt+0x423b8>
   40fe8:			; <UNDEFINED> instruction: 0xf8dfd03c
   40fec:	andcs	r3, r0, #4, 18	; 0x10000
   40ff0:	stmdbvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   40ff4:			; <UNDEFINED> instruction: 0xf8df4611
   40ff8:	ldrbtmi	r8, [fp], #-2304	; 0xfffff700
   40ffc:	ldrbtmi	r4, [r8], #1151	; 0x47f
   41000:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   41004:	bcs	47c870 <ASN1_generate_nconf@plt+0x4622d0>
   41008:			; <UNDEFINED> instruction: 0xf8536eb8
   4100c:			; <UNDEFINED> instruction: 0xf7fe1021
   41010:			; <UNDEFINED> instruction: 0xf8d8ff3b
   41014:	andcs	r1, r0, r0, lsl #14
   41018:	stmiavs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4101c:			; <UNDEFINED> instruction: 0xff3af00a
   41020:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   41024:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   41028:	mrc	4, 0, r4, cr10, cr9, {3}
   4102c:			; <UNDEFINED> instruction: 0xf7fe0a10
   41030:			; <UNDEFINED> instruction: 0xf8d8fb73
   41034:	strmi	r1, [r2], -r0, lsl #14
   41038:	eorls	r2, r5, #1
   4103c:			; <UNDEFINED> instruction: 0xff2af00a
   41040:	stc	0, cr2, [sp]
   41044:			; <UNDEFINED> instruction: 0xf7d70b16
   41048:	ldmdavs	r1!, {r2, r3, r8, r9, fp, sp, lr, pc}^
   4104c:	bls	9890b8 <ASN1_generate_nconf@plt+0x96eb18>
   41050:	bleq	5fc6cc <ASN1_generate_nconf@plt+0x5e212c>
   41054:			; <UNDEFINED> instruction: 0xff88f7fe
   41058:	blls	31b224 <ASN1_generate_nconf@plt+0x300c84>
   4105c:	rsbsvs	r3, r1, r1, lsl #2
   41060:	bicle	r4, lr, #-1879048183	; 0x90000009
   41064:	ldmibvs	fp, {r3, r8, r9, fp, ip, pc}
   41068:	eorsle	r2, ip, r0, lsl #22
   4106c:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   41070:			; <UNDEFINED> instruction: 0xf8df2200
   41074:			; <UNDEFINED> instruction: 0x46117894
   41078:	ldmhi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4107c:	ldrbtmi	r4, [pc], #-1147	; 41084 <ASN1_generate_nconf@plt+0x26ae4>
   41080:	ldrshvs	r4, [sl], #-72	; 0xffffffb8
   41084:	mrc	8, 0, r6, cr9, cr11, {1}
   41088:	ldmibvs	r8!, {r4, r9, fp, sp}^
   4108c:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   41090:	mrc2	7, 7, pc, cr10, cr14, {7}
   41094:			; <UNDEFINED> instruction: 0x1700f8d8
   41098:			; <UNDEFINED> instruction: 0xf8df2000
   4109c:			; <UNDEFINED> instruction: 0xf00a6874
   410a0:			; <UNDEFINED> instruction: 0xf8dffef9
   410a4:	bls	2c726c <ASN1_generate_nconf@plt+0x2acccc>
   410a8:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   410ac:	beq	47c91c <ASN1_generate_nconf@plt+0x46237c>
   410b0:	blx	cff0b2 <ASN1_generate_nconf@plt+0xce4b12>
   410b4:			; <UNDEFINED> instruction: 0x1700f8d8
   410b8:	andcs	r4, r1, r2, lsl #12
   410bc:			; <UNDEFINED> instruction: 0xf00a9225
   410c0:	andcs	pc, r0, r9, ror #29
   410c4:	bleq	5fc700 <ASN1_generate_nconf@plt+0x5e2160>
   410c8:	b	ff2ff02c <ASN1_generate_nconf@plt+0xff2e4a8c>
   410cc:	andcs	r6, r6, r1, ror r8
   410d0:	vldr	s18, [sp, #148]	; 0x94
   410d4:			; <UNDEFINED> instruction: 0xf7fe0b16
   410d8:	ldmdavs	r1!, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   410dc:	tstcc	r1, fp, lsl #22
   410e0:	addsmi	r6, r9, #113	; 0x71
   410e4:	blls	276024 <ASN1_generate_nconf@plt+0x25ba84>
   410e8:	blcs	5b85c <ASN1_generate_nconf@plt+0x412bc>
   410ec:			; <UNDEFINED> instruction: 0xf8dfd03c
   410f0:	andcs	r3, r0, #40, 16	; 0x280000
   410f4:	stmdavc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   410f8:			; <UNDEFINED> instruction: 0xf8df4611
   410fc:	ldrbtmi	r8, [fp], #-2084	; 0xfffff7dc
   41100:	ldrbtmi	r4, [r8], #1151	; 0x47f
   41104:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   41108:	bcs	47c974 <ASN1_generate_nconf@plt+0x4623d4>
   4110c:			; <UNDEFINED> instruction: 0xf8536a38
   41110:			; <UNDEFINED> instruction: 0xf7fe1021
   41114:			; <UNDEFINED> instruction: 0xf8d8feb9
   41118:	andcs	r1, r0, r0, lsl #14
   4111c:	stmdavs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   41120:	cdp2	0, 11, cr15, cr8, cr10, {0}
   41124:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   41128:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   4112c:	mrc	4, 0, r4, cr10, cr9, {3}
   41130:			; <UNDEFINED> instruction: 0xf7fe0a10
   41134:			; <UNDEFINED> instruction: 0xf8d8faf1
   41138:	strmi	r1, [r2], -r0, lsl #14
   4113c:	eorls	r2, r5, #1
   41140:	cdp2	0, 10, cr15, cr8, cr10, {0}
   41144:	stc	0, cr2, [sp]
   41148:			; <UNDEFINED> instruction: 0xf7d70b16
   4114c:	ldmdavs	r1!, {r1, r3, r7, r9, fp, sp, lr, pc}^
   41150:	bls	989174 <ASN1_generate_nconf@plt+0x96ebd4>
   41154:	bleq	5fc7d0 <ASN1_generate_nconf@plt+0x5e2230>
   41158:			; <UNDEFINED> instruction: 0xff06f7fe
   4115c:	blls	31b328 <ASN1_generate_nconf@plt+0x300d88>
   41160:	rsbsvs	r3, r1, r1, lsl #2
   41164:	bicle	r4, lr, #-1879048183	; 0x90000009
   41168:	bvs	727d90 <ASN1_generate_nconf@plt+0x70d7f0>
   4116c:	eorsle	r2, ip, r0, lsl #22
   41170:	sbfxcc	pc, pc, #17, #25
   41174:			; <UNDEFINED> instruction: 0xf8df2200
   41178:			; <UNDEFINED> instruction: 0x461177b8
   4117c:	sbfxhi	pc, pc, #17, #21
   41180:	ldrbtmi	r4, [pc], #-1147	; 41188 <ASN1_generate_nconf@plt+0x26be8>
   41184:	ldrshvs	r4, [sl], #-72	; 0xffffffb8
   41188:	mrc	8, 0, r6, cr9, cr11, {1}
   4118c:	bvs	1e4b9d4 <ASN1_generate_nconf@plt+0x1e31434>
   41190:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   41194:	mrc2	7, 3, pc, cr8, cr14, {7}
   41198:			; <UNDEFINED> instruction: 0x1700f8d8
   4119c:			; <UNDEFINED> instruction: 0xf8df2000
   411a0:			; <UNDEFINED> instruction: 0xf00a6798
   411a4:			; <UNDEFINED> instruction: 0xf8dffe77
   411a8:	bls	2c7000 <ASN1_generate_nconf@plt+0x2aca60>
   411ac:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   411b0:	beq	47ca20 <ASN1_generate_nconf@plt+0x462480>
   411b4:	blx	fec7f1b4 <ASN1_generate_nconf@plt+0xfec64c14>
   411b8:			; <UNDEFINED> instruction: 0x1700f8d8
   411bc:	andcs	r4, r1, r2, lsl #12
   411c0:			; <UNDEFINED> instruction: 0xf00a9225
   411c4:	andcs	pc, r0, r7, ror #28
   411c8:	bleq	5fc804 <ASN1_generate_nconf@plt+0x5e2264>
   411cc:	b	127f130 <ASN1_generate_nconf@plt+0x1264b90>
   411d0:	andcs	r6, r8, r1, ror r8
   411d4:	vldr	s18, [sp, #148]	; 0x94
   411d8:			; <UNDEFINED> instruction: 0xf7fe0b16
   411dc:	ldmdavs	r1!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   411e0:	tstcc	r1, fp, lsl #22
   411e4:	addsmi	r6, r9, #113	; 0x71
   411e8:	blls	276128 <ASN1_generate_nconf@plt+0x25bb88>
   411ec:	blcs	5bb60 <ASN1_generate_nconf@plt+0x415c0>
   411f0:			; <UNDEFINED> instruction: 0xf8dfd03c
   411f4:	andcs	r3, r0, #76, 14	; 0x1300000
   411f8:			; <UNDEFINED> instruction: 0x7748f8df
   411fc:			; <UNDEFINED> instruction: 0xf8df4611
   41200:	ldrbtmi	r8, [fp], #-1864	; 0xfffff8b8
   41204:	ldrbtmi	r4, [r8], #1151	; 0x47f
   41208:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   4120c:	bcs	47ca78 <ASN1_generate_nconf@plt+0x4624d8>
   41210:			; <UNDEFINED> instruction: 0xf8536ab8
   41214:			; <UNDEFINED> instruction: 0xf7fe1021
   41218:			; <UNDEFINED> instruction: 0xf8d8fe37
   4121c:	andcs	r1, r0, r0, lsl #14
   41220:			; <UNDEFINED> instruction: 0x6728f8df
   41224:	cdp2	0, 3, cr15, cr6, cr10, {0}
   41228:			; <UNDEFINED> instruction: 0x1724f8df
   4122c:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   41230:	mrc	4, 0, r4, cr10, cr9, {3}
   41234:			; <UNDEFINED> instruction: 0xf7fe0a10
   41238:			; <UNDEFINED> instruction: 0xf8d8fa6f
   4123c:	strmi	r1, [r2], -r0, lsl #14
   41240:	eorls	r2, r5, #1
   41244:	cdp2	0, 2, cr15, cr6, cr10, {0}
   41248:	stc	0, cr2, [sp]
   4124c:			; <UNDEFINED> instruction: 0xf7d70b16
   41250:	ldmdavs	r1!, {r3, r9, fp, sp, lr, pc}^
   41254:	bls	989280 <ASN1_generate_nconf@plt+0x96ece0>
   41258:	bleq	5fc8d4 <ASN1_generate_nconf@plt+0x5e2334>
   4125c:	mcr2	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   41260:	blls	31b42c <ASN1_generate_nconf@plt+0x300e8c>
   41264:	rsbsvs	r3, r1, r1, lsl #2
   41268:	bicle	r4, lr, #-1879048183	; 0x90000009
   4126c:			; <UNDEFINED> instruction: 0x6c1b9b08
   41270:	eorsle	r2, ip, r0, lsl #22
   41274:			; <UNDEFINED> instruction: 0x36dcf8df
   41278:			; <UNDEFINED> instruction: 0xf8df2200
   4127c:			; <UNDEFINED> instruction: 0x461176dc
   41280:			; <UNDEFINED> instruction: 0x86d8f8df
   41284:	ldrbtmi	r4, [pc], #-1147	; 4128c <ASN1_generate_nconf@plt+0x26cec>
   41288:	ldrshvs	r4, [sl], #-72	; 0xffffffb8
   4128c:	mrc	8, 0, r6, cr9, cr11, {1}
   41290:			; <UNDEFINED> instruction: 0x6c782a10
   41294:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   41298:	ldc2l	7, cr15, [r6, #1016]!	; 0x3f8
   4129c:			; <UNDEFINED> instruction: 0x1700f8d8
   412a0:			; <UNDEFINED> instruction: 0xf8df2000
   412a4:			; <UNDEFINED> instruction: 0xf00a66bc
   412a8:			; <UNDEFINED> instruction: 0xf8dffdf5
   412ac:	bls	2c6d94 <ASN1_generate_nconf@plt+0x2ac7f4>
   412b0:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   412b4:	beq	47cb24 <ASN1_generate_nconf@plt+0x462584>
   412b8:	blx	bff2b8 <ASN1_generate_nconf@plt+0xbe4d18>
   412bc:			; <UNDEFINED> instruction: 0x1700f8d8
   412c0:	andcs	r4, r1, r2, lsl #12
   412c4:			; <UNDEFINED> instruction: 0xf00a9225
   412c8:	andcs	pc, r0, r5, ror #27
   412cc:	bleq	5fc908 <ASN1_generate_nconf@plt+0x5e2368>
   412d0:	stmib	r6, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   412d4:	andscs	r6, r0, r1, ror r8
   412d8:	vldr	s18, [sp, #148]	; 0x94
   412dc:			; <UNDEFINED> instruction: 0xf7fe0b16
   412e0:	ldmdavs	r1!, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}^
   412e4:	tstcc	r1, fp, lsl #22
   412e8:	addsmi	r6, r9, #113	; 0x71
   412ec:	blls	27622c <ASN1_generate_nconf@plt+0x25bc8c>
   412f0:	blcs	5c464 <ASN1_generate_nconf@plt+0x41ec4>
   412f4:			; <UNDEFINED> instruction: 0xf8dfd03c
   412f8:	andcs	r3, r0, #112, 12	; 0x7000000
   412fc:			; <UNDEFINED> instruction: 0x766cf8df
   41300:			; <UNDEFINED> instruction: 0xf8df4611
   41304:	ldrbtmi	r8, [fp], #-1644	; 0xfffff994
   41308:	ldrbtmi	r4, [r8], #1151	; 0x47f
   4130c:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   41310:	bcs	47cb7c <ASN1_generate_nconf@plt+0x4625dc>
   41314:			; <UNDEFINED> instruction: 0xf8536cb8
   41318:			; <UNDEFINED> instruction: 0xf7fe1021
   4131c:			; <UNDEFINED> instruction: 0xf8d8fdb5
   41320:	andcs	r1, r0, r0, lsl #14
   41324:			; <UNDEFINED> instruction: 0x664cf8df
   41328:	ldc2	0, cr15, [r4, #40]!	; 0x28
   4132c:			; <UNDEFINED> instruction: 0x1648f8df
   41330:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   41334:	mrc	4, 0, r4, cr10, cr9, {3}
   41338:			; <UNDEFINED> instruction: 0xf7fe0a10
   4133c:			; <UNDEFINED> instruction: 0xf8d8f9ed
   41340:	strmi	r1, [r2], -r0, lsl #14
   41344:	eorls	r2, r5, #1
   41348:	stc2	0, cr15, [r4, #40]!	; 0x28
   4134c:	stc	0, cr2, [sp]
   41350:			; <UNDEFINED> instruction: 0xf7d70b16
   41354:	ldmdavs	r1!, {r1, r2, r7, r8, fp, sp, lr, pc}^
   41358:	bls	9893a4 <ASN1_generate_nconf@plt+0x96ee04>
   4135c:	bleq	5fc9d8 <ASN1_generate_nconf@plt+0x5e2438>
   41360:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   41364:	blls	31b530 <ASN1_generate_nconf@plt+0x300f90>
   41368:	rsbsvs	r3, r1, r1, lsl #2
   4136c:	bicle	r4, lr, #-1879048183	; 0x90000009
   41370:	vldmiavs	fp, {d9-d12}
   41374:	eorsle	r2, ip, r0, lsl #22
   41378:			; <UNDEFINED> instruction: 0x3600f8df
   4137c:			; <UNDEFINED> instruction: 0xf8df2200
   41380:	ldrmi	r7, [r1], -r0, lsl #12
   41384:	ldrbhi	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   41388:	ldrbtmi	r4, [pc], #-1147	; 41390 <ASN1_generate_nconf@plt+0x26df0>
   4138c:	ldrshvs	r4, [sl], #-72	; 0xffffffb8
   41390:	mrc	8, 0, r6, cr9, cr11, {1}
   41394:	vldmiavs	r8!, {s5-s20}
   41398:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   4139c:	ldc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
   413a0:			; <UNDEFINED> instruction: 0x1700f8d8
   413a4:			; <UNDEFINED> instruction: 0xf8df2000
   413a8:			; <UNDEFINED> instruction: 0xf00a65e0
   413ac:			; <UNDEFINED> instruction: 0xf8dffd73
   413b0:	bls	2c6b28 <ASN1_generate_nconf@plt+0x2ac588>
   413b4:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   413b8:	beq	47cc28 <ASN1_generate_nconf@plt+0x462688>
   413bc:			; <UNDEFINED> instruction: 0xf9acf7fe
   413c0:			; <UNDEFINED> instruction: 0x1700f8d8
   413c4:	andcs	r4, r1, r2, lsl #12
   413c8:			; <UNDEFINED> instruction: 0xf00a9225
   413cc:	andcs	pc, r0, r3, ror #26
   413d0:	bleq	5fca0c <ASN1_generate_nconf@plt+0x5e246c>
   413d4:	stmdb	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   413d8:	andscs	r6, r2, r1, ror r8
   413dc:	vldr	s18, [sp, #148]	; 0x94
   413e0:			; <UNDEFINED> instruction: 0xf7fe0b16
   413e4:	ldmdavs	r1!, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   413e8:	tstcc	r1, fp, lsl #22
   413ec:	addsmi	r6, r9, #113	; 0x71
   413f0:	blls	276330 <ASN1_generate_nconf@plt+0x25bd90>
   413f4:	blcs	5ce68 <ASN1_generate_nconf@plt+0x428c8>
   413f8:			; <UNDEFINED> instruction: 0xf8dfd03c
   413fc:	andcs	r3, r0, #148, 10	; 0x25000000
   41400:	ldrvc	pc, [r0, #2271]	; 0x8df
   41404:			; <UNDEFINED> instruction: 0xf8df4611
   41408:	ldrbtmi	r8, [fp], #-1424	; 0xfffffa70
   4140c:	ldrbtmi	r4, [r8], #1151	; 0x47f
   41410:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   41414:	bcs	47cc80 <ASN1_generate_nconf@plt+0x4626e0>
   41418:			; <UNDEFINED> instruction: 0xf8536ef8
   4141c:			; <UNDEFINED> instruction: 0xf7fe1021
   41420:			; <UNDEFINED> instruction: 0xf8d8fd33
   41424:	andcs	r1, r0, r0, lsl #14
   41428:	ldrbvs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   4142c:	ldc2	0, cr15, [r2, #-40]!	; 0xffffffd8
   41430:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   41434:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   41438:	mrc	4, 0, r4, cr10, cr9, {3}
   4143c:			; <UNDEFINED> instruction: 0xf7fe0a10
   41440:			; <UNDEFINED> instruction: 0xf8d8f96b
   41444:	strmi	r1, [r2], -r0, lsl #14
   41448:	eorls	r2, r5, #1
   4144c:	stc2	0, cr15, [r2, #-40]!	; 0xffffffd8
   41450:	stc	0, cr2, [sp]
   41454:			; <UNDEFINED> instruction: 0xf7d70b16
   41458:	ldmdavs	r1!, {r2, r8, fp, sp, lr, pc}^
   4145c:	bls	9894cc <ASN1_generate_nconf@plt+0x96ef2c>
   41460:	bleq	5fcadc <ASN1_generate_nconf@plt+0x5e253c>
   41464:	stc2	7, cr15, [r0, #1016]	; 0x3f8
   41468:	blls	31b634 <ASN1_generate_nconf@plt+0x301094>
   4146c:	rsbsvs	r3, r1, r1, lsl #2
   41470:	bicle	r4, lr, #-1879048183	; 0x90000009
   41474:	vfnmsvs.f64	d25, d11, d8
   41478:	eorsle	r2, ip, r0, lsl #22
   4147c:	strcc	pc, [r4, #-2271]!	; 0xfffff721
   41480:			; <UNDEFINED> instruction: 0xf8df2200
   41484:	ldrmi	r7, [r1], -r4, lsr #10
   41488:	strhi	pc, [r0, #-2271]!	; 0xfffff721
   4148c:	ldrbtmi	r4, [pc], #-1147	; 41494 <ASN1_generate_nconf@plt+0x26ef4>
   41490:	ldrshvs	r4, [sl], #-72	; 0xffffffb8
   41494:	mrc	8, 0, r6, cr9, cr11, {1}
   41498:	svcvs	0x00382a10
   4149c:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   414a0:	ldc2l	7, cr15, [r2], #1016	; 0x3f8
   414a4:			; <UNDEFINED> instruction: 0x1700f8d8
   414a8:			; <UNDEFINED> instruction: 0xf8df2000
   414ac:			; <UNDEFINED> instruction: 0xf00a6504
   414b0:			; <UNDEFINED> instruction: 0xf8dffcf1
   414b4:	bls	2c68bc <ASN1_generate_nconf@plt+0x2ac31c>
   414b8:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   414bc:	beq	47cd2c <ASN1_generate_nconf@plt+0x46278c>
   414c0:			; <UNDEFINED> instruction: 0xf92af7fe
   414c4:			; <UNDEFINED> instruction: 0x1700f8d8
   414c8:	andcs	r4, r1, r2, lsl #12
   414cc:			; <UNDEFINED> instruction: 0xf00a9225
   414d0:	andcs	pc, r0, r1, ror #25
   414d4:	bleq	5fcb10 <ASN1_generate_nconf@plt+0x5e2570>
   414d8:	stmia	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   414dc:	andscs	r6, fp, r1, ror r8
   414e0:	vldr	s18, [sp, #148]	; 0x94
   414e4:			; <UNDEFINED> instruction: 0xf7fe0b16
   414e8:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
   414ec:	tstcc	r1, fp, lsl #22
   414f0:	addsmi	r6, r9, #113	; 0x71
   414f4:	blls	276434 <ASN1_generate_nconf@plt+0x25be94>
   414f8:	blcs	5d16c <ASN1_generate_nconf@plt+0x42bcc>
   414fc:			; <UNDEFINED> instruction: 0xf8dfd03c
   41500:	andcs	r3, r0, #184, 8	; 0xb8000000
   41504:	ldrtvc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   41508:			; <UNDEFINED> instruction: 0xf8df4611
   4150c:	ldrbtmi	r8, [fp], #-1204	; 0xfffffb4c
   41510:	ldrbtmi	r4, [r8], #1151	; 0x47f
   41514:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   41518:	bcs	47cd84 <ASN1_generate_nconf@plt+0x4627e4>
   4151c:			; <UNDEFINED> instruction: 0xf8536f78
   41520:			; <UNDEFINED> instruction: 0xf7fe1021
   41524:			; <UNDEFINED> instruction: 0xf8d8fcb1
   41528:	andcs	r1, r0, r0, lsl #14
   4152c:	ldrvs	pc, [r4], #2271	; 0x8df
   41530:	ldc2	0, cr15, [r0], #40	; 0x28
   41534:	ldrne	pc, [r0], #2271	; 0x8df
   41538:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   4153c:	mrc	4, 0, r4, cr10, cr9, {3}
   41540:			; <UNDEFINED> instruction: 0xf7fe0a10
   41544:			; <UNDEFINED> instruction: 0xf8d8f8e9
   41548:	strmi	r1, [r2], -r0, lsl #14
   4154c:	eorls	r2, r5, #1
   41550:	stc2	0, cr15, [r0], #40	; 0x28
   41554:	stc	0, cr2, [sp]
   41558:			; <UNDEFINED> instruction: 0xf7d70b16
   4155c:	ldmdavs	r1!, {r1, r7, fp, sp, lr, pc}^
   41560:	bls	9895d8 <ASN1_generate_nconf@plt+0x96f038>
   41564:	bleq	5fcbe0 <ASN1_generate_nconf@plt+0x5e2640>
   41568:	ldc2l	7, cr15, [lr], #1016	; 0x3f8
   4156c:	blls	31b738 <ASN1_generate_nconf@plt+0x301198>
   41570:	rsbsvs	r3, r1, r1, lsl #2
   41574:	bicle	r4, lr, #-1879048183	; 0x90000009
   41578:	svcvs	0x005b9b08
   4157c:	rsble	r2, r5, r0, lsl #22
   41580:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   41584:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   41588:	strbhi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   4158c:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   41590:	ldrbtmi	r9, [r8], #3594	; 0xe0a
   41594:	strvc	pc, [r6, -r3, lsl #10]
   41598:	subsge	pc, r8, sp, asr #17
   4159c:	bcs	fe47cdc4 <ASN1_generate_nconf@plt+0xfe462824>
   415a0:	mrc	6, 0, r4, cr8, cr10, {4}
   415a4:			; <UNDEFINED> instruction: 0x46381a90
   415a8:	bl	fe77f50c <ASN1_generate_nconf@plt+0xfe764f6c>
   415ac:	strbmi	r2, [r1], -ip, lsl #4
   415b0:	strbvc	pc, [r0], r6, lsl #10	; <UNPREDICTABLE>
   415b4:	stceq	8, cr15, [r4], {70}	; 0x46
   415b8:	stcl	7, cr15, [r6], #856	; 0x358
   415bc:	adcsmi	r9, r3, #12, 22	; 0x3000
   415c0:			; <UNDEFINED> instruction: 0xf8dfd1ef
   415c4:			; <UNDEFINED> instruction: 0x46537414
   415c8:	ldrhi	pc, [r0], #-2271	; 0xfffff721
   415cc:			; <UNDEFINED> instruction: 0xf8dd2200
   415d0:	ldrbtmi	sl, [pc], #-88	; 415d8 <ASN1_generate_nconf@plt+0x27038>
   415d4:			; <UNDEFINED> instruction: 0x461144f8
   415d8:	ldmdavs	fp!, {r1, r3, r4, r6, sp, lr}
   415dc:	bcs	47ce48 <ASN1_generate_nconf@plt+0x4628a8>
   415e0:			; <UNDEFINED> instruction: 0xf8536fb8
   415e4:			; <UNDEFINED> instruction: 0xf7fe1021
   415e8:			; <UNDEFINED> instruction: 0xf8d8fc4f
   415ec:	andcs	r1, r0, r0, lsl #14
   415f0:			; <UNDEFINED> instruction: 0xf00a4efb
   415f4:	ldmibmi	fp!, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
   415f8:	ldrbtmi	r9, [lr], #-2570	; 0xfffff5f6
   415fc:	mrc	4, 0, r4, cr10, cr9, {3}
   41600:			; <UNDEFINED> instruction: 0xf7fe0a10
   41604:			; <UNDEFINED> instruction: 0xf8d8f889
   41608:	strmi	r1, [r2], -r0, lsl #14
   4160c:	eorls	r2, r5, #1
   41610:	mcrr2	0, 0, pc, r0, cr10	; <UNPREDICTABLE>
   41614:	stc	0, cr2, [sp]
   41618:			; <UNDEFINED> instruction: 0xf7d70b16
   4161c:	ldmdavs	r1!, {r1, r5, fp, sp, lr, pc}^
   41620:	bls	98969c <ASN1_generate_nconf@plt+0x96f0fc>
   41624:	bleq	5fcca0 <ASN1_generate_nconf@plt+0x5e2700>
   41628:	ldc2	7, cr15, [lr], {254}	; 0xfe
   4162c:	blls	31b7f8 <ASN1_generate_nconf@plt+0x301258>
   41630:	rsbsvs	r3, r1, r1, lsl #2
   41634:	bicsle	r4, r0, #-1879048183	; 0x90000009
   41638:			; <UNDEFINED> instruction: 0xf8d69e0a
   4163c:			; <UNDEFINED> instruction: 0xf506017c
   41640:			; <UNDEFINED> instruction: 0xf7d876c0
   41644:	blls	37ba74 <ASN1_generate_nconf@plt+0x3614d4>
   41648:	ldrhle	r4, [r6, #35]!	; 0x23
   4164c:	vldmiavs	fp, {d25-d28}
   41650:	rsble	r2, r3, r0, lsl #22
   41654:	bcc	47cec4 <ASN1_generate_nconf@plt+0x462924>
   41658:			; <UNDEFINED> instruction: 0xf0432b00
   4165c:	blmi	ff8e1ad0 <ASN1_generate_nconf@plt+0xff8c7530>
   41660:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   41664:	blls	3997d4 <ASN1_generate_nconf@plt+0x37f234>
   41668:	cmple	r7, r0, lsl #22
   4166c:	cmnhi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   41670:	ldrbtmi	r4, [r8], #2783	; 0xadf
   41674:	eorls	r4, r6, #2046820352	; 0x7a000000
   41678:	andseq	pc, r0, #8, 2
   4167c:	stmdals	r6!, {r0, r2, r5, r9, ip, pc}
   41680:	bcs	47ceec <ASN1_generate_nconf@plt+0x46294c>
   41684:	stcvs	8, cr6, [r0, #-4]
   41688:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   4168c:	blx	fff7f68e <ASN1_generate_nconf@plt+0xfff650ee>
   41690:	ldrdcs	r4, [r0], -r8
   41694:			; <UNDEFINED> instruction: 0xf8d3447b
   41698:			; <UNDEFINED> instruction: 0xf00a1700
   4169c:	blmi	ff600690 <ASN1_generate_nconf@plt+0xff5e60f0>
   416a0:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   416a4:	svcmi	0x00d5b1fe
   416a8:	blls	84aeb0 <ASN1_generate_nconf@plt+0x830910>
   416ac:	and	r4, r4, pc, ror r4
   416b0:	andmi	pc, r0, #111	; 0x6f
   416b4:	blls	5d2114 <ASN1_generate_nconf@plt+0x5b7b74>
   416b8:			; <UNDEFINED> instruction: 0xf8d8d015
   416bc:			; <UNDEFINED> instruction: 0xf04f0004
   416c0:	ldmdavs	sl!, {r0, sl, fp}
   416c4:	stmdbls	sl, {r1, r2, r5, r6, sl, lr}
   416c8:			; <UNDEFINED> instruction: 0xf8529316
   416cc:	stmvs	r9, {r5, sp}
   416d0:			; <UNDEFINED> instruction: 0xf8cd9825
   416d4:	andls	ip, r0, r4
   416d8:			; <UNDEFINED> instruction: 0xf7d54608
   416dc:			; <UNDEFINED> instruction: 0xf8d8ec92
   416e0:	bcs	496e8 <ASN1_generate_nconf@plt+0x2f148>
   416e4:	blmi	ff1f5e7c <ASN1_generate_nconf@plt+0xff1db8dc>
   416e8:	svcmi	0x00c62001
   416ec:	ldrbtmi	r4, [pc], #-1147	; 416f4 <ASN1_generate_nconf@plt+0x27154>
   416f0:			; <UNDEFINED> instruction: 0x1700f8d3
   416f4:	blx	ff3fd726 <ASN1_generate_nconf@plt+0xff3e3186>
   416f8:	stc	0, cr2, [sp]
   416fc:			; <UNDEFINED> instruction: 0xf7d60b16
   41700:			; <UNDEFINED> instruction: 0x4632efb0
   41704:	andscs	r6, r3, r9, ror r8
   41708:	bleq	5fcd84 <ASN1_generate_nconf@plt+0x5e27e4>
   4170c:	stc2	7, cr15, [ip], #-1016	; 0xfffffc08
   41710:	bls	31b904 <ASN1_generate_nconf@plt+0x301364>
   41714:	rsbsvs	r3, fp, r1, lsl #6
   41718:	movsle	r4, #805306377	; 0x30000009
   4171c:	vldrvs	d9, [fp, #-32]	; 0xffffffe0
   41720:			; <UNDEFINED> instruction: 0xf0032b00
   41724:	cdp	0, 1, cr8, cr10, cr3, {3}
   41728:	blcs	4ff70 <ASN1_generate_nconf@plt+0x359d0>
   4172c:	strhi	pc, [r7, -r2, asr #32]!
   41730:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
   41734:	bge	bcd48 <ASN1_generate_nconf@plt+0xa27a8>
   41738:	blcs	68374 <ASN1_generate_nconf@plt+0x4ddd4>
   4173c:	ldrbhi	pc, [sl, -r2, asr #32]	; <UNPREDICTABLE>
   41740:	bmi	fed15610 <ASN1_generate_nconf@plt+0xfecfb070>
   41744:	strtls	r4, [r7], #-1151	; 0xfffffb81
   41748:	cfstrsls	mvf4, [r3], #-488	; 0xfffffe18
   4174c:			; <UNDEFINED> instruction: 0xf1079220
   41750:	stmib	sp, {r4, r9}^
   41754:			; <UNDEFINED> instruction: 0xf8dd2b25
   41758:	stmdals	r0!, {r3, r5, ip, sp, pc}
   4175c:	bcs	47cfc8 <ASN1_generate_nconf@plt+0x462a28>
   41760:	stclvs	8, cr6, [r0, #-4]
   41764:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   41768:	blx	fe3ff76a <ASN1_generate_nconf@plt+0xfe3e51ca>
   4176c:	andcs	r4, r0, r9, lsr #23
   41770:			; <UNDEFINED> instruction: 0xf8d3447b
   41774:			; <UNDEFINED> instruction: 0xf00a1700
   41778:	blmi	fea405b4 <ASN1_generate_nconf@plt+0xfea26014>
   4177c:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   41780:			; <UNDEFINED> instruction: 0xf8dfb32e
   41784:			; <UNDEFINED> instruction: 0x26008298
   41788:	subsge	pc, r8, sp, asr #17
   4178c:	ldrbtmi	r4, [r8], #1738	; 0x6ca
   41790:	stcls	6, cr4, [r5, #-676]!	; 0xfffffd5c
   41794:			; <UNDEFINED> instruction: 0xf06fe003
   41798:	addsmi	r4, lr, #0, 6
   4179c:	ldmdavs	r8!, {r0, r1, r4, ip, lr, pc}^
   417a0:	stceq	0, cr15, [r1], {79}	; 0x4f
   417a4:	ldrdcs	pc, [r0], -r8
   417a8:			; <UNDEFINED> instruction: 0xf8db4623
   417ac:	strbtmi	r1, [r6], #-8
   417b0:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   417b4:	strls	r4, [r0, #-1544]	; 0xfffff9f8
   417b8:	andgt	pc, r4, sp, asr #17
   417bc:	stc	7, cr15, [r0], #-852	; 0xfffffcac
   417c0:	blcs	5b8b4 <ASN1_generate_nconf@plt+0x41314>
   417c4:	strbmi	sp, [sp], -r7, ror #3
   417c8:			; <UNDEFINED> instruction: 0xf8dd46d1
   417cc:	blmi	fe569934 <ASN1_generate_nconf@plt+0xfe54f394>
   417d0:			; <UNDEFINED> instruction: 0xf8df2001
   417d4:	ldrbtmi	r8, [fp], #-592	; 0xfffffdb0
   417d8:			; <UNDEFINED> instruction: 0xf8d344f8
   417dc:			; <UNDEFINED> instruction: 0xf00a1700
   417e0:	andcs	pc, r0, r9, asr fp	; <UNPREDICTABLE>
   417e4:	bleq	5fce20 <ASN1_generate_nconf@plt+0x5e2880>
   417e8:	svc	0x003af7d6
   417ec:			; <UNDEFINED> instruction: 0xf8d84632
   417f0:	andscs	r1, r4, r4
   417f4:	bleq	5fce70 <ASN1_generate_nconf@plt+0x5e28d0>
   417f8:	blx	fedff7fa <ASN1_generate_nconf@plt+0xfede525a>
   417fc:	ldrdcc	pc, [r4], -r8
   41800:	movwcc	r9, #6667	; 0x1a0b
   41804:	andcc	pc, r4, r8, asr #17
   41808:			; <UNDEFINED> instruction: 0xd3a64293
   4180c:	ldmib	sp, {r3, r8, r9, fp, ip, pc}^
   41810:	cfldrdvs	mvd11, [fp, #-152]	; 0xffffff68
   41814:			; <UNDEFINED> instruction: 0xf0022b00
   41818:	movwcs	r8, #1757	; 0x6dd
   4181c:	andcc	pc, r4, r8, asr #17
   41820:	andhi	pc, r4, #14614528	; 0xdf0000
   41824:	bmi	fe08a42c <ASN1_generate_nconf@plt+0xfe06fe8c>
   41828:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   4182c:			; <UNDEFINED> instruction: 0xf1089223
   41830:	eorls	r0, r0, #16, 4
   41834:	cdp	8, 1, cr9, cr9, cr3, {1}
   41838:	stmdavs	r1, {r4, r9, fp, sp}
   4183c:			; <UNDEFINED> instruction: 0xf8516d80
   41840:			; <UNDEFINED> instruction: 0xf7fe1023
   41844:	blmi	1f004d0 <ASN1_generate_nconf@plt+0x1ee5f30>
   41848:	ldrbtmi	r2, [fp], #-0
   4184c:			; <UNDEFINED> instruction: 0x1700f8d3
   41850:	blx	87d882 <ASN1_generate_nconf@plt+0x8632e2>
   41854:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   41858:	mcrcs	8, 0, r6, cr0, cr14, {0}
   4185c:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   41860:			; <UNDEFINED> instruction: 0x26004f75
   41864:	ldrbtmi	r9, [pc], #-2852	; 4186c <ASN1_generate_nconf@plt+0x272cc>
   41868:	svclt	0x0000e0ed
   4186c:			; <UNDEFINED> instruction: 0x00045db2
   41870:	andeq	pc, r3, r2, lsl #30
   41874:	andeq	r2, r2, r2, asr #18
   41878:			; <UNDEFINED> instruction: 0xffffdcd3
   4187c:	andeq	r4, r4, ip, asr #30
   41880:	muleq	r4, r0, ip
   41884:			; <UNDEFINED> instruction: 0xffffe9ab
   41888:	andeq	r5, r4, sl, lsr ip
   4188c:	andeq	r4, r4, r8, asr #29
   41890:	andeq	pc, r3, lr, lsl #27
   41894:	andeq	r5, r4, lr, lsl #24
   41898:			; <UNDEFINED> instruction: 0xffffe8a5
   4189c:	andeq	r2, r2, ip, ror r7
   418a0:	andeq	r5, r4, lr, ror fp
   418a4:	andeq	r4, r4, ip, lsl #28
   418a8:	ldrdeq	pc, [r3], -r2
   418ac:	andeq	r5, r4, r2, asr fp
   418b0:			; <UNDEFINED> instruction: 0xffffe741
   418b4:	andeq	r5, r4, r8, ror #21
   418b8:	andeq	r4, r4, r6, ror sp
   418bc:	andeq	pc, r3, ip, lsr ip	; <UNPREDICTABLE>
   418c0:			; <UNDEFINED> instruction: 0x00045abc
   418c4:			; <UNDEFINED> instruction: 0xffffe627
   418c8:	andeq	r5, r4, r6, ror #20
   418cc:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   418d0:			; <UNDEFINED> instruction: 0x0003fbba
   418d4:	andeq	r5, r4, sl, lsr sl
   418d8:			; <UNDEFINED> instruction: 0xffffe521
   418dc:	andeq	r5, r4, r4, ror #19
   418e0:	andeq	r4, r4, r2, ror ip
   418e4:	andeq	pc, r3, r8, lsr fp	; <UNPREDICTABLE>
   418e8:			; <UNDEFINED> instruction: 0x000459b8
   418ec:			; <UNDEFINED> instruction: 0xffffe41b
   418f0:	andeq	r5, r4, r2, ror #18
   418f4:	strdeq	r4, [r4], -r0
   418f8:			; <UNDEFINED> instruction: 0x0003fab6
   418fc:	andeq	r5, r4, r6, lsr r9
   41900:			; <UNDEFINED> instruction: 0xffffe315
   41904:	andeq	r5, r4, r0, ror #17
   41908:	andeq	r4, r4, lr, ror #22
   4190c:	andeq	pc, r3, r4, lsr sl	; <UNPREDICTABLE>
   41910:			; <UNDEFINED> instruction: 0x000458b4
   41914:			; <UNDEFINED> instruction: 0xffffe1f7
   41918:	andeq	r5, r4, lr, asr r8
   4191c:	andeq	r4, r4, ip, ror #21
   41920:			; <UNDEFINED> instruction: 0x0003f9b2
   41924:	andeq	r5, r4, r2, lsr r8
   41928:			; <UNDEFINED> instruction: 0xffffe125
   4192c:	ldrdeq	r5, [r4], -ip
   41930:	andeq	r4, r4, sl, ror #20
   41934:	andeq	pc, r3, r0, lsr r9	; <UNPREDICTABLE>
   41938:			; <UNDEFINED> instruction: 0x000457b0
   4193c:			; <UNDEFINED> instruction: 0xffffe03f
   41940:	andeq	r5, r4, sl, asr r7
   41944:	andeq	r4, r4, r8, ror #19
   41948:	andeq	pc, r3, lr, lsr #17
   4194c:	andeq	r5, r4, lr, lsr #14
   41950:			; <UNDEFINED> instruction: 0xffffdf4d
   41954:	ldrdeq	r5, [r4], -r8
   41958:	andeq	r4, r4, r6, ror #18
   4195c:	andeq	pc, r3, ip, lsr #16
   41960:	andeq	r5, r4, ip, lsr #13
   41964:			; <UNDEFINED> instruction: 0xffffde67
   41968:	andeq	r5, r4, r6, asr r6
   4196c:	andeq	r4, r4, r4, ror #17
   41970:	andeq	pc, r3, sl, lsr #15
   41974:	andeq	r5, r4, sl, lsr #12
   41978:			; <UNDEFINED> instruction: 0xffffdd81
   4197c:	ldrdeq	r5, [r4], -r4
   41980:	andeq	r4, r4, r2, ror #16
   41984:	andeq	pc, r3, r8, lsr #14
   41988:	andeq	r5, r4, r8, lsr #11
   4198c:			; <UNDEFINED> instruction: 0xffffdc9b
   41990:	andeq	r5, r4, r2, asr r5
   41994:	andeq	r4, r4, r0, ror #15
   41998:	andeq	pc, r3, r6, lsr #13
   4199c:	andeq	r5, r4, r6, lsr #10
   419a0:			; <UNDEFINED> instruction: 0xffffdbb5
   419a4:	ldrdeq	r5, [r4], -r0
   419a8:	andeq	r4, r4, lr, asr r7
   419ac:	andeq	pc, r3, r4, lsr #12
   419b0:	andeq	r5, r4, r4, lsr #9
   419b4:			; <UNDEFINED> instruction: 0xffffdacf
   419b8:	andeq	r5, r4, lr, asr #8
   419bc:	ldrdeq	r4, [r4], -ip
   419c0:	andeq	pc, r3, r2, lsr #11
   419c4:	andeq	r5, r4, r2, lsr #8
   419c8:			; <UNDEFINED> instruction: 0xffffd9e9
   419cc:	andeq	r1, r0, ip, lsr #10
   419d0:	andeq	r5, r4, lr, asr #7
   419d4:	andeq	r1, r2, r6, asr r1
   419d8:	andeq	r4, r4, sl, lsl r6
   419dc:	andeq	pc, r3, r0, ror #9
   419e0:	andeq	r5, r4, r2, ror #6
   419e4:			; <UNDEFINED> instruction: 0xffffd8d9
   419e8:	strdeq	r5, [r4], -sl
   419ec:	andeq	r5, r4, sl, ror #5
   419f0:	andeq	r4, r4, r8, ror r5
   419f4:	andeq	pc, r3, r0, lsr #8
   419f8:			; <UNDEFINED> instruction: 0x000452bc
   419fc:	andeq	r4, r4, r0, asr #10
   41a00:	andeq	pc, r3, r8, asr #7
   41a04:	andeq	r5, r4, lr, ror #4
   41a08:	andeq	r5, r4, sl, lsr #4
   41a0c:	andeq	r5, r4, r8, lsl r2
   41a10:	andeq	r4, r4, r4, lsr #9
   41a14:	andeq	pc, r3, r4, asr #6
   41a18:	andeq	r5, r4, r0, ror #3
   41a1c:	andeq	r4, r4, lr, asr r4
   41a20:	ldrdeq	pc, [r3], -lr
   41a24:	andeq	r5, r4, r4, lsl #3
   41a28:	andeq	r5, r4, r4, lsr r1
   41a2c:	andeq	r4, r4, r2, asr #7
   41a30:	andeq	pc, r3, sl, ror #4
   41a34:	andeq	r5, r4, r6, lsl #2
   41a38:	andeq	r4, r4, r6, lsl #7
   41a3c:	andmi	pc, r0, #111	; 0x6f
   41a40:	blls	5d24a0 <ASN1_generate_nconf@plt+0x5b7f00>
   41a44:			; <UNDEFINED> instruction: 0xf8d8d015
   41a48:			; <UNDEFINED> instruction: 0xf04f0004
   41a4c:	ldmdavs	sl!, {r0, sl, fp}
   41a50:	stmdbls	sl, {r1, r2, r5, r6, sl, lr}
   41a54:			; <UNDEFINED> instruction: 0xf8529316
   41a58:	stmvs	r9, {r5, sp}
   41a5c:			; <UNDEFINED> instruction: 0xf8cd9820
   41a60:	andls	ip, r0, r4
   41a64:			; <UNDEFINED> instruction: 0xf7d54608
   41a68:			; <UNDEFINED> instruction: 0xf8d8eacc
   41a6c:	bcs	49a74 <ASN1_generate_nconf@plt+0x2f4d4>
   41a70:			; <UNDEFINED> instruction: 0xf8dfd1e4
   41a74:	andcs	r3, r1, r4, lsr sp
   41a78:	ldcvc	8, cr15, [r0, #-892]!	; 0xfffffc84
   41a7c:	ldrbtmi	r4, [pc], #-1147	; 41a84 <ASN1_generate_nconf@plt+0x274e4>
   41a80:			; <UNDEFINED> instruction: 0x1700f8d3
   41a84:	blx	1fdab4 <ASN1_generate_nconf@plt+0x1e3514>
   41a88:	stc	0, cr2, [sp]
   41a8c:			; <UNDEFINED> instruction: 0xf7d60b16
   41a90:	ldrtmi	lr, [r2], -r8, ror #27
   41a94:	andscs	r6, r5, r9, ror r8
   41a98:	bleq	5fd114 <ASN1_generate_nconf@plt+0x5e2b74>
   41a9c:	blx	197fa9c <ASN1_generate_nconf@plt+0x19654fc>
   41aa0:	bls	31bc94 <ASN1_generate_nconf@plt+0x3016f4>
   41aa4:	rsbsvs	r3, fp, r1, lsl #6
   41aa8:			; <UNDEFINED> instruction: 0xf4ff4293
   41aac:	blls	26d5c0 <ASN1_generate_nconf@plt+0x253020>
   41ab0:	blcs	5c624 <ASN1_generate_nconf@plt+0x42084>
   41ab4:	cdp	0, 1, cr13, cr10, cr10, {3}
   41ab8:	blcs	50300 <ASN1_generate_nconf@plt+0x35d60>
   41abc:	ldrbhi	pc, [ip, #-66]!	; 0xffffffbe	; <UNPREDICTABLE>
   41ac0:	stclcc	8, cr15, [ip], #892	; 0x37c
   41ac4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   41ac8:	blls	399c38 <ASN1_generate_nconf@plt+0x37f698>
   41acc:	cmple	sp, r0, lsl #22
   41ad0:	stclhi	8, cr15, [r0], #892	; 0x37c
   41ad4:	stclcs	8, cr15, [r0], #892	; 0x37c
   41ad8:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   41adc:			; <UNDEFINED> instruction: 0xf1089223
   41ae0:	eorls	r0, r0, #16, 4
   41ae4:	cdp	8, 1, cr9, cr9, cr3, {1}
   41ae8:	stmdavs	r1, {r4, r9, fp, sp}
   41aec:			; <UNDEFINED> instruction: 0xf8516b00
   41af0:			; <UNDEFINED> instruction: 0xf7fe1023
   41af4:			; <UNDEFINED> instruction: 0xf8dff9c9
   41af8:	andcs	r3, r0, r4, asr #25
   41afc:			; <UNDEFINED> instruction: 0xf8d3447b
   41b00:			; <UNDEFINED> instruction: 0xf00a1700
   41b04:			; <UNDEFINED> instruction: 0xf8dff9c7
   41b08:	ldrbtmi	r3, [fp], #-3256	; 0xfffff348
   41b0c:	movwlt	r6, #26654	; 0x681e
   41b10:	ldcvc	8, cr15, [r0], #892	; 0x37c
   41b14:	blls	8cb31c <ASN1_generate_nconf@plt+0x8b0d7c>
   41b18:	and	r4, r4, pc, ror r4
   41b1c:	andmi	pc, r0, #111	; 0x6f
   41b20:	blls	5d2580 <ASN1_generate_nconf@plt+0x5b7fe0>
   41b24:			; <UNDEFINED> instruction: 0xf8d8d015
   41b28:			; <UNDEFINED> instruction: 0xf04f0004
   41b2c:	ldmdavs	sl!, {r0, sl, fp}
   41b30:	stmdbls	sl, {r1, r2, r5, r6, sl, lr}
   41b34:			; <UNDEFINED> instruction: 0xf8529316
   41b38:	stmvs	r9, {r5, sp}
   41b3c:			; <UNDEFINED> instruction: 0xf8cd9820
   41b40:	andls	ip, r0, r4
   41b44:			; <UNDEFINED> instruction: 0xf7d84608
   41b48:			; <UNDEFINED> instruction: 0xf8d8eb30
   41b4c:	bcs	49b54 <ASN1_generate_nconf@plt+0x2f5b4>
   41b50:			; <UNDEFINED> instruction: 0xf8dfd1e4
   41b54:	andcs	r3, r1, r4, ror ip
   41b58:	ldclvc	8, cr15, [r0], #-892	; 0xfffffc84
   41b5c:	ldrbtmi	r4, [pc], #-1147	; 41b64 <ASN1_generate_nconf@plt+0x275c4>
   41b60:			; <UNDEFINED> instruction: 0x1700f8d3
   41b64:			; <UNDEFINED> instruction: 0xf996f00a
   41b68:	stc	0, cr2, [sp]
   41b6c:			; <UNDEFINED> instruction: 0xf7d60b16
   41b70:			; <UNDEFINED> instruction: 0x4632ed78
   41b74:	andcs	r6, fp, r9, ror r8
   41b78:	bleq	5fd1f4 <ASN1_generate_nconf@plt+0x5e2c54>
   41b7c:			; <UNDEFINED> instruction: 0xf9f4f7fe
   41b80:	bls	31bd74 <ASN1_generate_nconf@plt+0x3017d4>
   41b84:	rsbsvs	r3, fp, r1, lsl #6
   41b88:			; <UNDEFINED> instruction: 0xd3ab4293
   41b8c:	blvs	7287b4 <ASN1_generate_nconf@plt+0x70e214>
   41b90:			; <UNDEFINED> instruction: 0xf0022b00
   41b94:	blls	3a352c <ASN1_generate_nconf@plt+0x388f8c>
   41b98:			; <UNDEFINED> instruction: 0xf283fab3
   41b9c:	bcc	47d40c <ASN1_generate_nconf@plt+0x462e6c>
   41ba0:	blcs	440f0 <ASN1_generate_nconf@plt+0x29b50>
   41ba4:	sbchi	pc, fp, #65	; 0x41
   41ba8:	stcne	8, cr15, [r4], #-892	; 0xfffffc84
   41bac:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   41bb0:	bcs	59ce4 <ASN1_generate_nconf@plt+0x3f744>
   41bb4:	ldrbhi	pc, [r2], #2	; <UNPREDICTABLE>
   41bb8:	cfmuld	mvd9, mvd11, mvd4
   41bbc:			; <UNDEFINED> instruction: 0xf8df4a10
   41bc0:			; <UNDEFINED> instruction: 0xf8cd7c14
   41bc4:			; <UNDEFINED> instruction: 0xf8ddb08c
   41bc8:	ldrbtmi	fp, [pc], #-40	; 41bd0 <ASN1_generate_nconf@plt+0x27630>
   41bcc:	stccs	8, cr15, [r8], {223}	; 0xdf
   41bd0:	eorls	r4, r2, #2046820352	; 0x7a000000
   41bd4:	andseq	pc, r0, #-1073741823	; 0xc0000001
   41bd8:	stmdals	r2!, {r5, r9, ip, pc}
   41bdc:	bcs	47d448 <ASN1_generate_nconf@plt+0x462ea8>
   41be0:	blvs	105bbec <ASN1_generate_nconf@plt+0x104164c>
   41be4:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   41be8:			; <UNDEFINED> instruction: 0xf94ef7fe
   41bec:	blcc	ffb7ff70 <ASN1_generate_nconf@plt+0xffb659d0>
   41bf0:	ldrbtmi	r2, [fp], #-0
   41bf4:			; <UNDEFINED> instruction: 0x1700f8d3
   41bf8:			; <UNDEFINED> instruction: 0xf94cf00a
   41bfc:	blcc	ff87ff80 <ASN1_generate_nconf@plt+0xff8659e0>
   41c00:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   41c04:			; <UNDEFINED> instruction: 0xf8dfb32e
   41c08:			; <UNDEFINED> instruction: 0x26008bdc
   41c0c:	subsge	pc, r8, sp, asr #17
   41c10:	ldrbtmi	r4, [r8], #1738	; 0x6ca
   41c14:	stcls	6, cr4, [r0, #-676]!	; 0xfffffd5c
   41c18:			; <UNDEFINED> instruction: 0xf06fe003
   41c1c:	addsmi	r4, lr, #0, 6
   41c20:	ldmdavs	r8!, {r0, r1, r4, ip, lr, pc}^
   41c24:	stceq	0, cr15, [r1], {79}	; 0x4f
   41c28:	ldrdcs	pc, [r0], -r8
   41c2c:			; <UNDEFINED> instruction: 0xf8db4623
   41c30:	strbtmi	r1, [r6], #-8
   41c34:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   41c38:	strls	r4, [r0, #-1544]	; 0xfffff9f8
   41c3c:	andgt	pc, r4, sp, asr #17
   41c40:	ldc	7, cr15, [lr, #852]	; 0x354
   41c44:	blcs	5bd38 <ASN1_generate_nconf@plt+0x41798>
   41c48:	strbmi	sp, [sp], -r7, ror #3
   41c4c:			; <UNDEFINED> instruction: 0xf8dd46d1
   41c50:			; <UNDEFINED> instruction: 0xf8dfa058
   41c54:	mulcs	r1, r4, fp
   41c58:	blhi	fe47ffdc <ASN1_generate_nconf@plt+0xfe465a3c>
   41c5c:	ldrbtmi	r4, [r8], #1147	; 0x47b
   41c60:			; <UNDEFINED> instruction: 0x1700f8d3
   41c64:			; <UNDEFINED> instruction: 0xf916f00a
   41c68:	stc	0, cr2, [sp]
   41c6c:			; <UNDEFINED> instruction: 0xf7d60b16
   41c70:			; <UNDEFINED> instruction: 0x4632ecf8
   41c74:	ldrdne	pc, [r4], -r8
   41c78:	ldc	0, cr2, [sp, #48]	; 0x30
   41c7c:			; <UNDEFINED> instruction: 0xf7fe0b16
   41c80:			; <UNDEFINED> instruction: 0xf8d8f973
   41c84:	bls	30dc9c <ASN1_generate_nconf@plt+0x2f36fc>
   41c88:			; <UNDEFINED> instruction: 0xf8c83301
   41c8c:	addsmi	r3, r3, #4
   41c90:	blls	276b24 <ASN1_generate_nconf@plt+0x25c584>
   41c94:	strtlt	lr, [r3], #-2525	; 0xfffff623
   41c98:	blcs	5cb0c <ASN1_generate_nconf@plt+0x4256c>
   41c9c:	ldrbhi	pc, [r7], #-2	; <UNPREDICTABLE>
   41ca0:			; <UNDEFINED> instruction: 0xf8c82300
   41ca4:			; <UNDEFINED> instruction: 0xf8df3004
   41ca8:	movwcs	r8, #2888	; 0xb48
   41cac:	blcs	1180030 <ASN1_generate_nconf@plt+0x1165a90>
   41cb0:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
   41cb4:			; <UNDEFINED> instruction: 0xf1089222
   41cb8:	andsls	r0, r6, #16, 4
   41cbc:	cdp	8, 1, cr9, cr9, cr2, {1}
   41cc0:	stmdavs	r1, {r4, r9, fp, sp}
   41cc4:			; <UNDEFINED> instruction: 0xf8516bc0
   41cc8:			; <UNDEFINED> instruction: 0xf7fe1023
   41ccc:			; <UNDEFINED> instruction: 0xf8dff8dd
   41cd0:	andcs	r3, r0, r8, lsr #22
   41cd4:			; <UNDEFINED> instruction: 0xf8d3447b
   41cd8:			; <UNDEFINED> instruction: 0xf00a1700
   41cdc:			; <UNDEFINED> instruction: 0xf8dff8db
   41ce0:	ldrbtmi	r3, [fp], #-2844	; 0xfffff4e4
   41ce4:	mvnslt	r6, lr, lsl r8
   41ce8:	blvc	58006c <ASN1_generate_nconf@plt+0x565acc>
   41cec:	ldrbtmi	r2, [pc], #-1536	; 41cf4 <ASN1_generate_nconf@plt+0x27754>
   41cf0:			; <UNDEFINED> instruction: 0xf06fe003
   41cf4:	addsmi	r4, lr, #0, 6
   41cf8:			; <UNDEFINED> instruction: 0xf8d8d015
   41cfc:			; <UNDEFINED> instruction: 0xf04f0004
   41d00:	ldmdavs	sl!, {r0, sl, fp}
   41d04:	blls	2d2ea4 <ASN1_generate_nconf@plt+0x2b8904>
   41d08:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   41d0c:	ldmdals	r6, {r0, r3, r4, r7, fp, sp, lr}
   41d10:			; <UNDEFINED> instruction: 0xf8cd9b1b
   41d14:	andls	ip, r0, r4
   41d18:			; <UNDEFINED> instruction: 0xf7d64608
   41d1c:			; <UNDEFINED> instruction: 0xf8d8ed2c
   41d20:	blcs	4dd28 <ASN1_generate_nconf@plt+0x33788>
   41d24:			; <UNDEFINED> instruction: 0xf8dfd1e5
   41d28:	ldrdcs	r3, [r1], -ip
   41d2c:	bvc	ff6800b0 <ASN1_generate_nconf@plt+0xff665b10>
   41d30:	ldrbtmi	r4, [pc], #-1147	; 41d38 <ASN1_generate_nconf@plt+0x27798>
   41d34:			; <UNDEFINED> instruction: 0x1700f8d3
   41d38:			; <UNDEFINED> instruction: 0xf8acf00a
   41d3c:	stc	0, cr2, [sp]
   41d40:			; <UNDEFINED> instruction: 0xf7d60b20
   41d44:	ldrtmi	lr, [r2], -lr, lsl #25
   41d48:	andcs	r6, lr, r9, ror r8
   41d4c:	bleq	87d3c8 <ASN1_generate_nconf@plt+0x862e28>
   41d50:			; <UNDEFINED> instruction: 0xf90af7fe
   41d54:	bls	31bf48 <ASN1_generate_nconf@plt+0x3019a8>
   41d58:	rsbsvs	r3, fp, r1, lsl #6
   41d5c:			; <UNDEFINED> instruction: 0xd3ad4293
   41d60:	blvs	ff728988 <ASN1_generate_nconf@plt+0xff70e3e8>
   41d64:	rsble	r2, fp, r0, lsl #22
   41d68:	bcc	47d5d8 <ASN1_generate_nconf@plt+0x463038>
   41d6c:			; <UNDEFINED> instruction: 0xf0412b00
   41d70:			; <UNDEFINED> instruction: 0xf8df8206
   41d74:	andcs	r3, r0, #152, 20	; 0x98000
   41d78:	subsvs	r4, sl, fp, ror r4
   41d7c:	blcs	689b8 <ASN1_generate_nconf@plt+0x4e418>
   41d80:			; <UNDEFINED> instruction: 0xf8dfd15e
   41d84:			; <UNDEFINED> instruction: 0xf8df8a8c
   41d88:	ldrbtmi	r2, [r8], #2700	; 0xa8c
   41d8c:	eorls	r4, r2, #2046820352	; 0x7a000000
   41d90:	andseq	pc, r0, #8, 2
   41d94:	stmdals	r2!, {r0, r1, r3, r4, r9, ip, pc}
   41d98:	bcs	47d604 <ASN1_generate_nconf@plt+0x463064>
   41d9c:	stcvs	8, cr6, [r0], {1}
   41da0:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   41da4:			; <UNDEFINED> instruction: 0xf870f7fe
   41da8:	bcc	1b8012c <ASN1_generate_nconf@plt+0x1b65b8c>
   41dac:	ldrbtmi	r2, [fp], #-0
   41db0:			; <UNDEFINED> instruction: 0x1700f8d3
   41db4:			; <UNDEFINED> instruction: 0xf86ef00a
   41db8:	bcc	188013c <ASN1_generate_nconf@plt+0x1865b9c>
   41dbc:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   41dc0:			; <UNDEFINED> instruction: 0xf8dfb30e
   41dc4:			; <UNDEFINED> instruction: 0x26007a5c
   41dc8:	bcc	fe47d638 <ASN1_generate_nconf@plt+0xfe463098>
   41dcc:	and	r4, r4, pc, ror r4
   41dd0:	andmi	pc, r0, #111	; 0x6f
   41dd4:	blls	5d2834 <ASN1_generate_nconf@plt+0x5b8294>
   41dd8:			; <UNDEFINED> instruction: 0xf8d8d015
   41ddc:			; <UNDEFINED> instruction: 0xf04f0004
   41de0:	ldmdavs	sl!, {r0, sl, fp}
   41de4:	stmdbls	sl, {r1, r2, r5, r6, sl, lr}
   41de8:			; <UNDEFINED> instruction: 0xf8529316
   41dec:	stmvs	r9, {r5, sp}
   41df0:			; <UNDEFINED> instruction: 0xf8cd981b
   41df4:	andls	ip, r0, r4
   41df8:			; <UNDEFINED> instruction: 0xf7d64608
   41dfc:			; <UNDEFINED> instruction: 0xf8d8eada
   41e00:	bcs	49e08 <ASN1_generate_nconf@plt+0x2f868>
   41e04:			; <UNDEFINED> instruction: 0xf8dfd1e4
   41e08:	andcs	r3, r1, ip, lsl sl
   41e0c:	bvc	680190 <ASN1_generate_nconf@plt+0x665bf0>
   41e10:	ldrbtmi	r4, [pc], #-1147	; 41e18 <ASN1_generate_nconf@plt+0x27878>
   41e14:			; <UNDEFINED> instruction: 0x1700f8d3
   41e18:			; <UNDEFINED> instruction: 0xf83cf00a
   41e1c:	stc	0, cr2, [sp]
   41e20:			; <UNDEFINED> instruction: 0xf7d60b16
   41e24:			; <UNDEFINED> instruction: 0x4632ec1e
   41e28:	andcs	r6, pc, r9, ror r8	; <UNPREDICTABLE>
   41e2c:	bleq	5fd4a8 <ASN1_generate_nconf@plt+0x5e2f08>
   41e30:			; <UNDEFINED> instruction: 0xf89af7fe
   41e34:	bls	31c028 <ASN1_generate_nconf@plt+0x301a88>
   41e38:	rsbsvs	r3, fp, r1, lsl #6
   41e3c:			; <UNDEFINED> instruction: 0xd3aa4293
   41e40:	svcvs	0x009b9b08
   41e44:	eorsle	r2, ip, r0, lsl #22
   41e48:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   41e4c:			; <UNDEFINED> instruction: 0xf8df2200
   41e50:	ldrmi	r7, [r1], -r0, ror #19
   41e54:	ldmibhi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   41e58:	ldrbtmi	r4, [pc], #-1147	; 41e60 <ASN1_generate_nconf@plt+0x278c0>
   41e5c:	ldrshvs	r4, [sl], #-72	; 0xffffffb8
   41e60:	mrc	8, 0, r6, cr9, cr11, {1}
   41e64:	svcvs	0x00f82a10
   41e68:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   41e6c:			; <UNDEFINED> instruction: 0xf80cf7fe
   41e70:			; <UNDEFINED> instruction: 0x1700f8d8
   41e74:			; <UNDEFINED> instruction: 0xf8df2000
   41e78:			; <UNDEFINED> instruction: 0xf00a69c0
   41e7c:			; <UNDEFINED> instruction: 0xf8dff80b
   41e80:	bls	2c8578 <ASN1_generate_nconf@plt+0x2adfd8>
   41e84:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   41e88:	beq	47d6f8 <ASN1_generate_nconf@plt+0x463158>
   41e8c:	mcrr2	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
   41e90:			; <UNDEFINED> instruction: 0x1700f8d8
   41e94:	andcs	r4, r1, r2, lsl #12
   41e98:			; <UNDEFINED> instruction: 0xf009921b
   41e9c:	strdcs	pc, [r0], -fp
   41ea0:	bleq	5fd4dc <ASN1_generate_nconf@plt+0x5e2f3c>
   41ea4:	bl	ff77fe04 <ASN1_generate_nconf@plt+0xff765864>
   41ea8:	andscs	r6, lr, r1, ror r8
   41eac:	vldr	s18, [sp, #108]	; 0x6c
   41eb0:			; <UNDEFINED> instruction: 0xf7fe0b16
   41eb4:	ldmdavs	r1!, {r0, r3, r4, r6, fp, ip, sp, lr, pc}^
   41eb8:	tstcc	r1, fp, lsl #22
   41ebc:	addsmi	r6, r9, #113	; 0x71
   41ec0:	blls	276e00 <ASN1_generate_nconf@plt+0x25c860>
   41ec4:	blcs	5d538 <ASN1_generate_nconf@plt+0x42f98>
   41ec8:	sbcshi	pc, r1, r0
   41ecc:	beq	47d734 <ASN1_generate_nconf@plt+0x463194>
   41ed0:			; <UNDEFINED> instruction: 0xf0022800
   41ed4:			; <UNDEFINED> instruction: 0xf1bb82d9
   41ed8:	andle	r0, r4, r0, lsl #30
   41edc:	svc	0x0046f7d4
   41ee0:	setend	be
   41ee4:	mrc	1, 0, r8, cr8, cr12, {2}
   41ee8:			; <UNDEFINED> instruction: 0xf7d70a10
   41eec:			; <UNDEFINED> instruction: 0xf8dfef88
   41ef0:			; <UNDEFINED> instruction: 0xf7d54950
   41ef4:	ldrbtmi	lr, [ip], #-2188	; 0xfffff774
   41ef8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   41efc:	strbvs	r0, [r3, #2576]!	; 0xa10
   41f00:	svc	0x0034f7d4
   41f04:	vsubw.s8	q9, q0, d7
   41f08:	andmi	r0, r3, pc, lsl #6
   41f0c:			; <UNDEFINED> instruction: 0xf0022b07
   41f10:	sfmcs	f0, 1, [r0, #-728]	; 0xfffffd28
   41f14:	movwhi	pc, #28738	; 0x7042	; <UNPREDICTABLE>
   41f18:	stmdblt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   41f1c:			; <UNDEFINED> instruction: 0xf8cd44fb
   41f20:	andcs	r9, r0, #108	; 0x6c
   41f24:	bls	47d78c <ASN1_generate_nconf@plt+0x4631ec>
   41f28:			; <UNDEFINED> instruction: 0xf8df4611
   41f2c:			; <UNDEFINED> instruction: 0xf8df391c
   41f30:			; <UNDEFINED> instruction: 0xf8cd891c
   41f34:	ldrbtmi	sl, [fp], #-32	; 0xffffffe0
   41f38:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   41f3c:			; <UNDEFINED> instruction: 0xf10844f8
   41f40:	subsvs	r0, sl, r0, lsl r0
   41f44:			; <UNDEFINED> instruction: 0xf8df9016
   41f48:	vnmls.f16	s6, s18, s16
   41f4c:	ldrbtmi	r2, [fp], #-2576	; 0xfffff5f0
   41f50:	stmdbvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   41f54:	ldrbtmi	r6, [pc], #-2076	; 41f5c <ASN1_generate_nconf@plt+0x279bc>
   41f58:			; <UNDEFINED> instruction: 0xf8546dd8
   41f5c:			; <UNDEFINED> instruction: 0xf7fd1021
   41f60:			; <UNDEFINED> instruction: 0xf8cdff93
   41f64:	stcls	0, cr11, [sl], {136}	; 0x88
   41f68:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   41f6c:	ldc	7, cr15, [r2, #856]!	; 0x358
   41f70:	cmneq	r4, r4, asr #17	; <UNPREDICTABLE>
   41f74:			; <UNDEFINED> instruction: 0xf0022800
   41f78:			; <UNDEFINED> instruction: 0xf8d882cb
   41f7c:	movwcs	r5, #12
   41f80:			; <UNDEFINED> instruction: 0x4649461a
   41f84:			; <UNDEFINED> instruction: 0xf585fab5
   41f88:	andlt	pc, r0, sp, asr #17
   41f8c:	strls	r0, [r1, #-2413]	; 0xfffff693
   41f90:	stc	7, cr15, [lr, #848]	; 0x350
   41f94:			; <UNDEFINED> instruction: 0xf0022800
   41f98:	tstcs	r0, sp, ror #4
   41f9c:	ldrsbeq	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   41fa0:	stcl	7, cr15, [r4, #860]!	; 0x35c
   41fa4:	ldrsbeq	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   41fa8:	mcr	7, 6, pc, cr2, cr4, {6}	; <UNPREDICTABLE>
   41fac:	strcs	r4, [r0, #-1593]	; 0xfffff9c7
   41fb0:			; <UNDEFINED> instruction: 0xf0084606
   41fb4:			; <UNDEFINED> instruction: 0x4601fbf1
   41fb8:	ldrsbeq	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   41fbc:			; <UNDEFINED> instruction: 0xf7d761a1
   41fc0:	stmibvs	r3!, {r2, r4, r5, sl, fp, sp, lr, pc}
   41fc4:	ldrsbeq	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   41fc8:	ldclcc	0, cr15, [pc], #316	; 4210c <ASN1_generate_nconf@plt+0x27b6c>
   41fcc:	strtmi	r4, [r9], -sl, lsr #12
   41fd0:			; <UNDEFINED> instruction: 0xf8cd9500
   41fd4:			; <UNDEFINED> instruction: 0xf7d4c004
   41fd8:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   41fdc:	eorshi	pc, fp, #2
   41fe0:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   41fe4:	stmibvs	r0!, {r0, r4, r5, r9, sl, lr}
   41fe8:	cmpcs	ip, #64, 12	; 0x4000000	; <UNPREDICTABLE>
   41fec:			; <UNDEFINED> instruction: 0xf504447a
   41ff0:			; <UNDEFINED> instruction: 0xf7d874c0
   41ff4:	ldrbmi	lr, [r4, #-2750]	; 0xfffff542
   41ff8:			; <UNDEFINED> instruction: 0xf8dfd1b8
   41ffc:	strtmi	r4, [r8], -r0, ror #16
   42000:			; <UNDEFINED> instruction: 0xf8dd9f0a
   42004:	ldrbtmi	fp, [ip], #-136	; 0xffffff78
   42008:			; <UNDEFINED> instruction: 0x1700f8d4
   4200c:			; <UNDEFINED> instruction: 0xf009463e
   42010:	ldrtmi	pc, [sl], -r1, asr #30	; <UNPREDICTABLE>
   42014:	mrc	6, 0, r4, cr10, cr9, {2}
   42018:			; <UNDEFINED> instruction: 0xf7fd0a10
   4201c:			; <UNDEFINED> instruction: 0xf8d4fb7d
   42020:	strmi	r1, [r7], -r0, lsl #14
   42024:			; <UNDEFINED> instruction: 0xf0092001
   42028:	qasxmi	pc, r8, r5	; <UNPREDICTABLE>
   4202c:	blhi	107daf4 <ASN1_generate_nconf@plt+0x1063554>
   42030:	bl	5fff90 <ASN1_generate_nconf@plt+0x5e59f0>
   42034:	ldrsbeq	pc, [r4, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
   42038:	strbvc	pc, [r0], r6, lsl #10	; <UNPREDICTABLE>
   4203c:	bl	fe27ffa0 <ASN1_generate_nconf@plt+0xfe265a00>
   42040:	ldrhle	r4, [r7, #82]!	; 0x52
   42044:	ldmdami	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42048:	bleq	127db10 <ASN1_generate_nconf@plt+0x1263570>
   4204c:	andscs	r4, r6, sl, lsr r6
   42050:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}^
   42054:			; <UNDEFINED> instruction: 0xff88f7fd
   42058:	blls	31c1e4 <ASN1_generate_nconf@plt+0x301c44>
   4205c:	rsbvs	r3, r1, r1, lsl #2
   42060:			; <UNDEFINED> instruction: 0xf4ff4299
   42064:			; <UNDEFINED> instruction: 0xf8ddaf70
   42068:			; <UNDEFINED> instruction: 0xf8dd906c
   4206c:	stcls	0, cr10, [sl], {32}
   42070:			; <UNDEFINED> instruction: 0x212468a0
   42074:	bl	ff97ffd8 <ASN1_generate_nconf@plt+0xff965a38>
   42078:	vsub.i8	d18, d2, d0
   4207c:	blls	362588 <ASN1_generate_nconf@plt+0x347fe8>
   42080:	strbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
   42084:	mvnsle	r4, r3, lsr #5
   42088:			; <UNDEFINED> instruction: 0x27d8f8df
   4208c:			; <UNDEFINED> instruction: 0xf8df2100
   42090:			; <UNDEFINED> instruction: 0x460bb7d8
   42094:			; <UNDEFINED> instruction: 0x87d4f8df
   42098:			; <UNDEFINED> instruction: 0xf8cd447a
   4209c:	ldrbtmi	r9, [fp], #32
   420a0:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   420a4:	ldrshvs	r4, [r1], #-72	; 0xffffffb8
   420a8:			; <UNDEFINED> instruction: 0xf8529a18
   420ac:	blcs	4e140 <ASN1_generate_nconf@plt+0x33ba0>
   420b0:	mvnshi	pc, r1, asr #32
   420b4:	sbfxcc	pc, pc, #17, #25
   420b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   420bc:			; <UNDEFINED> instruction: 0xf8df3301
   420c0:	blcs	1cbf98 <ASN1_generate_nconf@plt+0x1b19f8>
   420c4:	subsvs	r4, r3, sl, ror r4
   420c8:			; <UNDEFINED> instruction: 0xf8ddd9ee
   420cc:	stcls	0, cr9, [sl], {32}
   420d0:			; <UNDEFINED> instruction: 0x212468a0
   420d4:	bl	fed80038 <ASN1_generate_nconf@plt+0xfed65a98>
   420d8:	vsub.i8	d18, d2, d0
   420dc:	blls	362528 <ASN1_generate_nconf@plt+0x347f88>
   420e0:	strbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
   420e4:	mvnsle	r4, r3, lsr #5
   420e8:			; <UNDEFINED> instruction: 0x278cf8df
   420ec:			; <UNDEFINED> instruction: 0xf8df2100
   420f0:	strmi	r7, [fp], -ip, lsl #15
   420f4:			; <UNDEFINED> instruction: 0x6788f8df
   420f8:	ldrbtmi	r4, [pc], #-1146	; 42100 <ASN1_generate_nconf@plt+0x27b60>
   420fc:	blvs	fff520 <ASN1_generate_nconf@plt+0xfe4f80>
   42100:	subsvs	r4, r1, lr, ror r4
   42104:			; <UNDEFINED> instruction: 0xf8dfe008
   42108:	ldrbtmi	r2, [sl], #-1916	; 0xfffff884
   4210c:	movwcc	r6, #6227	; 0x1853
   42110:	blcs	da264 <ASN1_generate_nconf@plt+0xbfcc4>
   42114:	bichi	pc, sl, #268435456	; 0x10000000
   42118:			; <UNDEFINED> instruction: 0xf8529a10
   4211c:	blcs	4e1b0 <ASN1_generate_nconf@plt+0x33c10>
   42120:	stcls	0, cr13, [sl], {241}	; 0xf1
   42124:			; <UNDEFINED> instruction: 0xf1046871
   42128:	stmiavs	r3!, {r2, r3, r4}^
   4212c:			; <UNDEFINED> instruction: 0xf1012214
   42130:	stmiavs	r1!, {r4, r8, sl}
   42134:	eorpl	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   42138:	andcs	r9, r0, r0
   4213c:			; <UNDEFINED> instruction: 0xf7d49501
   42140:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
   42144:	cmphi	lr, r2	; <UNPREDICTABLE>
   42148:			; <UNDEFINED> instruction: 0xf5049b0c
   4214c:	adcmi	r7, r3, #192, 8	; 0xc0000000
   42150:	ldmdavs	r1!, {r3, r5, r6, r7, r8, ip, lr, pc}^
   42154:			; <UNDEFINED> instruction: 0x2730f8df
   42158:			; <UNDEFINED> instruction: 0x4730f8df
   4215c:			; <UNDEFINED> instruction: 0xf8df447a
   42160:	bl	c3e28 <ASN1_generate_nconf@plt+0xa9888>
   42164:			; <UNDEFINED> instruction: 0xf8df0281
   42168:	ldrbtmi	r1, [ip], #-1836	; 0xfffff8d4
   4216c:	bcc	fe47d9d8 <ASN1_generate_nconf@plt+0xfe463438>
   42170:	ldrdcs	pc, [r8, -r2]!
   42174:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   42178:	mcr2	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   4217c:			; <UNDEFINED> instruction: 0x1700f8d4
   42180:			; <UNDEFINED> instruction: 0xf0092000
   42184:			; <UNDEFINED> instruction: 0xf8dffe87
   42188:	bls	2c7dd0 <ASN1_generate_nconf@plt+0x2ad830>
   4218c:	mrc	4, 0, r4, cr10, cr9, {3}
   42190:			; <UNDEFINED> instruction: 0xf7fd0a10
   42194:			; <UNDEFINED> instruction: 0xf8d4fac1
   42198:	strmi	r1, [r0], r0, lsl #14
   4219c:			; <UNDEFINED> instruction: 0xf0092001
   421a0:	andcs	pc, r0, r9, ror lr	; <UNPREDICTABLE>
   421a4:	blhi	107dc6c <ASN1_generate_nconf@plt+0x10636cc>
   421a8:	b	1700108 <ASN1_generate_nconf@plt+0x16e5b68>
   421ac:	ldrcc	pc, [r8, #2262]	; 0x8d6
   421b0:	ldrdeq	pc, [r0], -sl
   421b4:			; <UNDEFINED> instruction: 0xf0422b00
   421b8:			; <UNDEFINED> instruction: 0xf8df811d
   421bc:	ldrbtmi	r1, [r9], #-1760	; 0xfffff920
   421c0:	blhi	7d7fc <ASN1_generate_nconf@plt+0x6325c>
   421c4:			; <UNDEFINED> instruction: 0xf8df4642
   421c8:			; <UNDEFINED> instruction: 0xf8df46d8
   421cc:	ldrbtmi	r5, [ip], #-1752	; 0xfffff928
   421d0:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   421d4:	orreq	lr, r3, #5120	; 0x1400
   421d8:	ldrdcc	pc, [r8, -r3]!
   421dc:	bl	800134 <ASN1_generate_nconf@plt+0x7e5b94>
   421e0:	bhi	fe47da04 <ASN1_generate_nconf@plt+0xfe463464>
   421e4:			; <UNDEFINED> instruction: 0xf5046862
   421e8:	mrc	3, 5, r6, cr8, cr14, {1}
   421ec:	bl	121190 <ASN1_generate_nconf@plt+0x106bf0>
   421f0:	cdp	3, 8, cr1, cr7, cr2, {0}
   421f4:	vstr	d6, [r3, #32]
   421f8:			; <UNDEFINED> instruction: 0xf8df6b00
   421fc:	stcls	6, cr5, [sl], {172}	; 0xac
   42200:			; <UNDEFINED> instruction: 0x9608447d
   42204:	andscs	r6, r4, #6881280	; 0x690000
   42208:	andcs	r6, r0, r3, ror #17
   4220c:	ldfeqd	f7, [r0], {1}
   42210:			; <UNDEFINED> instruction: 0xf85468a1
   42214:			; <UNDEFINED> instruction: 0xf8cdc02c
   42218:	stmibvs	r6!, {r2, lr, pc}^
   4221c:			; <UNDEFINED> instruction: 0xf7d79600
   42220:	stmdacs	r0, {r1, r2, r8, sl, fp, sp, lr, pc}
   42224:	sbcshi	pc, r4, r2, asr #6
   42228:			; <UNDEFINED> instruction: 0xf5049b0c
   4222c:	adcmi	r7, r3, #192, 8	; 0xc0000000
   42230:	stmdavs	r9!, {r3, r5, r6, r7, r8, ip, lr, pc}^
   42234:			; <UNDEFINED> instruction: 0x2674f8df
   42238:			; <UNDEFINED> instruction: 0x4674f8df
   4223c:			; <UNDEFINED> instruction: 0xf8df447a
   42240:	bl	c3c18 <ASN1_generate_nconf@plt+0xa9678>
   42244:			; <UNDEFINED> instruction: 0xf8df0281
   42248:	ldrbtmi	r1, [ip], #-1648	; 0xfffff990
   4224c:	bcc	fe47dab8 <ASN1_generate_nconf@plt+0xfe463518>
   42250:	ldrdcs	pc, [r8, -r2]!
   42254:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   42258:			; <UNDEFINED> instruction: 0xf7fd9e08
   4225c:			; <UNDEFINED> instruction: 0xf8d4fe4f
   42260:	andcs	r1, r0, r0, lsl #14
   42264:			; <UNDEFINED> instruction: 0xf0099408
   42268:			; <UNDEFINED> instruction: 0xf8dffe15
   4226c:	bls	2c7bb4 <ASN1_generate_nconf@plt+0x2ad614>
   42270:	mrc	4, 0, r4, cr10, cr9, {3}
   42274:			; <UNDEFINED> instruction: 0xf7fd0a10
   42278:	blls	280bbc <ASN1_generate_nconf@plt+0x26661c>
   4227c:			; <UNDEFINED> instruction: 0x1700f8d3
   42280:	andcs	r4, r1, r4, lsl #12
   42284:	cdp2	0, 0, cr15, cr6, cr9, {0}
   42288:	cdp	0, 11, cr2, cr0, cr0, {0}
   4228c:			; <UNDEFINED> instruction: 0xf7d68b40
   42290:			; <UNDEFINED> instruction: 0xf8d5e9e8
   42294:			; <UNDEFINED> instruction: 0xf8da3598
   42298:	blcs	422a0 <ASN1_generate_nconf@plt+0x27d00>
   4229c:	adchi	pc, lr, r2, asr #32
   422a0:			; <UNDEFINED> instruction: 0x161cf8df
   422a4:	ldmdavs	sp!, {r0, r3, r4, r5, r6, sl, lr}^
   422a8:			; <UNDEFINED> instruction: 0xf8df4622
   422ac:	stc	6, cr3, [sp, #96]	; 0x60
   422b0:	ldrbtmi	r8, [fp], #-2816	; 0xfffff500
   422b4:	orreq	lr, r5, #3072	; 0xc00
   422b8:	ldrdcc	pc, [r8, -r3]!
   422bc:	b	fec00214 <ASN1_generate_nconf@plt+0xfebe5c74>
   422c0:	bmi	fe47dae4 <ASN1_generate_nconf@plt+0xfe463544>
   422c4:	mrc	8, 5, r6, cr8, cr11, {3}
   422c8:	bl	32126c <ASN1_generate_nconf@plt+0x306ccc>
   422cc:	cdp	3, 8, cr1, cr7, cr3, {0}
   422d0:	vstr	d6, [r3, #32]
   422d4:			; <UNDEFINED> instruction: 0xf1b86b02
   422d8:			; <UNDEFINED> instruction: 0xf73f0f01
   422dc:			; <UNDEFINED> instruction: 0xf8dfaf14
   422e0:	ldrbtmi	r2, [sl], #-1512	; 0xfffffa18
   422e4:	movwcc	r6, #6227	; 0x1853
   422e8:	blcs	da43c <ASN1_generate_nconf@plt+0xbfe9c>
   422ec:	svcge	0x000bf63f
   422f0:	bl	e8b38 <ASN1_generate_nconf@plt+0xce598>
   422f4:	bls	4c3108 <ASN1_generate_nconf@plt+0x4a8b68>
   422f8:	smlatbeq	ip, r2, r1, pc	; <UNPREDICTABLE>
   422fc:			; <UNDEFINED> instruction: 0xf8432200
   42300:	addsmi	r2, r9, #4, 22	; 0x1000
   42304:			; <UNDEFINED> instruction: 0xf8dfd1fb
   42308:	andcs	r3, r3, #196, 10	; 0x31000000
   4230c:	subsvs	r4, sl, fp, ror r4
   42310:			; <UNDEFINED> instruction: 0xf8dfe6f9
   42314:			; <UNDEFINED> instruction: 0x46a935bc
   42318:	beq	47db80 <ASN1_generate_nconf@plt+0x4635e0>
   4231c:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   42320:	ldrdmi	pc, [r0], -sl
   42324:	stcl	7, cr15, [sl, #-860]!	; 0xfffffca4
   42328:	mrc	7, 3, APSR_nzcv, cr0, cr4, {6}
   4232c:	strne	pc, [r4, #2271]!	; 0x8df
   42330:			; <UNDEFINED> instruction: 0x46024479
   42334:			; <UNDEFINED> instruction: 0xf7d44620
   42338:			; <UNDEFINED> instruction: 0xf7feea72
   4233c:			; <UNDEFINED> instruction: 0xf8dfb8e4
   42340:			; <UNDEFINED> instruction: 0x46321598
   42344:	ldrdeq	pc, [r0], -sl
   42348:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4234c:			; <UNDEFINED> instruction: 0xf7d44479
   42350:			; <UNDEFINED> instruction: 0xf8daea66
   42354:	cdpls	0, 0, cr0, cr10, cr0, {0}
   42358:	stm	ip, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4235c:	ldrbvc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   42360:			; <UNDEFINED> instruction: 0xf1069b1d
   42364:	ldrbtmi	r0, [pc], #-1440	; 4236c <ASN1_generate_nconf@plt+0x27dcc>
   42368:	strvc	pc, [r0], #1286	; 0x506
   4236c:	orrvc	pc, r0, #12582912	; 0xc00000
   42370:	bleq	13cf90 <ASN1_generate_nconf@plt+0x1229f0>
   42374:	ldrtmi	r3, [r8], r0, asr #12
   42378:	ldcleq	8, cr15, [r0], #336	; 0x150
   4237c:	andspl	pc, r9, #64, 12	; 0x4000000
   42380:			; <UNDEFINED> instruction: 0xf1a44639
   42384:			; <UNDEFINED> instruction: 0xf7d50adc
   42388:			; <UNDEFINED> instruction: 0xf854ec2a
   4238c:			; <UNDEFINED> instruction: 0xf6400cec
   42390:			; <UNDEFINED> instruction: 0x4639521a
   42394:	stc	7, cr15, [r2], #-852	; 0xfffffcac
   42398:	bleq	180508 <ASN1_generate_nconf@plt+0x165f68>
   4239c:	mcrr	7, 13, pc, ip, cr7	; <UNPREDICTABLE>
   423a0:	mvnsle	r4, r6, asr r5
   423a4:	stcleq	8, cr15, [r0], {84}	; 0x54
   423a8:			; <UNDEFINED> instruction: 0xf7d646a2
   423ac:			; <UNDEFINED> instruction: 0xf854eeb2
   423b0:			; <UNDEFINED> instruction: 0xf7d60cbc
   423b4:			; <UNDEFINED> instruction: 0xf85aeeae
   423b8:			; <UNDEFINED> instruction: 0xf7d60db8
   423bc:			; <UNDEFINED> instruction: 0xf85aeeaa
   423c0:			; <UNDEFINED> instruction: 0xf7d40f04
   423c4:	ldrbmi	lr, [r5, #-2806]	; 0xfffff50a
   423c8:			; <UNDEFINED> instruction: 0xf85ad1f9
   423cc:			; <UNDEFINED> instruction: 0xf7d60f04
   423d0:	ldrbmi	lr, [r4, #-2774]	; 0xfffff52a
   423d4:	stmdavs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   423d8:	strbvc	pc, [r0, #1285]	; 0x505	; <UNPREDICTABLE>
   423dc:	ldmib	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   423e0:			; <UNDEFINED> instruction: 0xf7d768a0
   423e4:	stmiavs	r0!, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
   423e8:	eorpl	pc, fp, #64, 12	; 0x4000000
   423ec:			; <UNDEFINED> instruction: 0xf7d54641
   423f0:	stmdbvs	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   423f4:	eorpl	pc, ip, #64, 12	; 0x4000000
   423f8:	strbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
   423fc:			; <UNDEFINED> instruction: 0xf5064641
   42400:			; <UNDEFINED> instruction: 0xf7d576c0
   42404:	strmi	lr, [r3, #3052]!	; 0xbec
   42408:	mrc	1, 0, sp, cr10, cr6, {5}
   4240c:	cmplt	r3, r0, lsl sl
   42410:	ldcls	13, cr9, [pc], {12}
   42414:			; <UNDEFINED> instruction: 0xf5046860
   42418:			; <UNDEFINED> instruction: 0xf7d574c0
   4241c:	adcmi	lr, r5, #112, 16	; 0x700000
   42420:	blls	3b6c08 <ASN1_generate_nconf@plt+0x39c668>
   42424:			; <UNDEFINED> instruction: 0xf43e2b00
   42428:			; <UNDEFINED> instruction: 0xf7d7a876
   4242c:			; <UNDEFINED> instruction: 0xf7feea22
   42430:			; <UNDEFINED> instruction: 0xf8dfb872
   42434:	ssatmi	r3, #10, ip, lsl #9
   42438:	strtne	pc, [r4], #2271	; 0x8df
   4243c:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   42440:			; <UNDEFINED> instruction: 0xf8da4479
   42444:			; <UNDEFINED> instruction: 0xf7d40000
   42448:			; <UNDEFINED> instruction: 0xf7fee9ea
   4244c:	ldcls	8, cr11, [lr], {92}	; 0x5c
   42450:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   42454:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   42458:			; <UNDEFINED> instruction: 0xf8df9011
   4245c:			; <UNDEFINED> instruction: 0xf8541488
   42460:	ldrbtmi	sl, [r9], #-3
   42464:	ldrdeq	pc, [r0], -sl
   42468:	ldmib	r8, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4246c:	stmdavs	fp!, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   42470:	ldmdbls	r0, {r1, r9, sp}
   42474:	eorcs	pc, r3, r1, asr #16
   42478:	stmdalt	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4247c:			; <UNDEFINED> instruction: 0xf8df9e16
   42480:	adcseq	r1, r7, r8, ror #8
   42484:			; <UNDEFINED> instruction: 0x46384479
   42488:			; <UNDEFINED> instruction: 0xf986f008
   4248c:			; <UNDEFINED> instruction: 0xf8df2e00
   42490:	andsls	r3, r1, r0, asr #8
   42494:	strhi	pc, [r2, #832]!	; 0x340
   42498:			; <UNDEFINED> instruction: 0x26009a11
   4249c:	stmdaeq	r4, {r1, r5, r7, r8, ip, sp, lr, pc}
   424a0:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   424a4:	mcr	4, 0, r4, cr8, cr10, {3}
   424a8:	vpmin.s8	d2, d29, d0
   424ac:	andsls	r7, fp, #148, 4	; 0x40000009
   424b0:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   424b4:			; <UNDEFINED> instruction: 0x4615951e
   424b8:	stmdavs	r8!, {r0, r1, r2, r3, sp, lr, pc}^
   424bc:	bl	ff00041c <ASN1_generate_nconf@plt+0xfefe5e7c>
   424c0:	ldrtmi	r6, [r2], -fp, lsr #16
   424c4:	bne	fe47dd2c <ASN1_generate_nconf@plt+0xfe46378c>
   424c8:	strcc	r2, [r1], -r1
   424cc:	svccc	0x0004f848
   424d0:	mcr	7, 4, pc, cr14, cr4, {6}	; <UNPREDICTABLE>
   424d4:	adcsmi	r9, r3, #22528	; 0x5800
   424d8:			; <UNDEFINED> instruction: 0x4628d037
   424dc:	ldc	7, cr15, [ip, #860]!	; 0x35c
   424e0:			; <UNDEFINED> instruction: 0xf0003001
   424e4:			; <UNDEFINED> instruction: 0xf8df8571
   424e8:	stmiapl	r3!, {r3, sl, ip, sp}^
   424ec:			; <UNDEFINED> instruction: 0xf7d56818
   424f0:	movwcs	lr, #3398	; 0xd46
   424f4:	tstcs	fp, sl, lsl r6
   424f8:	ldrdeq	pc, [r0], -sl
   424fc:	stc	7, cr15, [r8], #-860	; 0xfffffca4
   42500:	b	fee00464 <ASN1_generate_nconf@plt+0xfede5ec4>
   42504:	bicsle	r2, r8, r0, lsl #16
   42508:			; <UNDEFINED> instruction: 0x46079e1b
   4250c:	ldmdavs	r0!, {r1, r2, r3, r4, r8, sl, fp, ip, pc}
   42510:	bl	fe580470 <ASN1_generate_nconf@plt+0xfe565ed0>
   42514:			; <UNDEFINED> instruction: 0xf7d62001
   42518:	ldmdavs	r0!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}^
   4251c:	b	1600480 <ASN1_generate_nconf@plt+0x15e5ee0>
   42520:			; <UNDEFINED> instruction: 0xf0003001
   42524:	blls	723d0c <ASN1_generate_nconf@plt+0x70976c>
   42528:			; <UNDEFINED> instruction: 0xf7d66858
   4252c:	bmi	ffcbd354 <ASN1_generate_nconf@plt+0xffca2db4>
   42530:	strdcs	r4, [r1, -r1]
   42534:	ldmdals	r1, {r1, r3, r4, r5, r6, sl, lr}
   42538:			; <UNDEFINED> instruction: 0xf8c2447b
   4253c:			; <UNDEFINED> instruction: 0xf8c31598
   42540:			; <UNDEFINED> instruction: 0xf7d57700
   42544:			; <UNDEFINED> instruction: 0xf7feeb70
   42548:	blls	4b0d58 <ASN1_generate_nconf@plt+0x4967b8>
   4254c:	strtvs	pc, [fp], -r4, asr #4
   42550:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   42554:	subsls	pc, r4, sp, asr #17
   42558:			; <UNDEFINED> instruction: 0xf50d19da
   4255c:			; <UNDEFINED> instruction: 0x371c57bf
   42560:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   42564:			; <UNDEFINED> instruction: 0x46329212
   42568:			; <UNDEFINED> instruction: 0xf6c39308
   4256c:			; <UNDEFINED> instruction: 0xf6c32632
   42570:			; <UNDEFINED> instruction: 0x960e2233
   42574:	blls	266dc8 <ASN1_generate_nconf@plt+0x24c828>
   42578:	blvs	b3ee90 <ASN1_generate_nconf@plt+0xb248f0>
   4257c:			; <UNDEFINED> instruction: 0xf6c349df
   42580:			; <UNDEFINED> instruction: 0xf8532b34
   42584:	ldrbtmi	r0, [r9], #-2820	; 0xfffff4fc
   42588:			; <UNDEFINED> instruction: 0xf7d69308
   4258c:			; <UNDEFINED> instruction: 0xf8cdea9e
   42590:			; <UNDEFINED> instruction: 0x46c3b058
   42594:	strbmi	r4, [r2], -r0, lsl #13
   42598:	orrvs	pc, r0, pc, asr #8
   4259c:			; <UNDEFINED> instruction: 0xf7d44638
   425a0:	mvnlt	lr, ip, ror #27
   425a4:	ldrtmi	r2, [r8], -sl, lsl #2
   425a8:	mrc	7, 2, APSR_nzcv, cr2, cr4, {6}
   425ac:	streq	pc, [r8], #-425	; 0xfffffe57
   425b0:	stceq	8, cr15, [r8], {73}	; 0x49
   425b4:	movwcs	fp, #264	; 0x108
   425b8:	ldmdavc	fp!, {r0, r1, ip, sp, lr}
   425bc:	blcs	b13eac <ASN1_generate_nconf@plt+0xaf990c>
   425c0:	rsbsle	r4, ip, fp, asr r6
   425c4:			; <UNDEFINED> instruction: 0xf8da49ce
   425c8:	ldrbtmi	r0, [r9], #-0
   425cc:	stmdb	r6!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   425d0:	vst1.16	{d20-d22}, [pc], r2
   425d4:	ldrtmi	r6, [r8], -r0, lsl #3
   425d8:	stcl	7, cr15, [lr, #848]	; 0x350
   425dc:	mvnle	r2, r0, lsl #16
   425e0:			; <UNDEFINED> instruction: 0xf10b4640
   425e4:			; <UNDEFINED> instruction: 0xf7d40801
   425e8:	blls	4fdcb0 <ASN1_generate_nconf@plt+0x4e3710>
   425ec:	addsmi	r9, r3, #8, 20	; 0x8000
   425f0:			; <UNDEFINED> instruction: 0xf8ddd1c1
   425f4:	ldmdals	r1, {r2, r4, r6, ip, pc}
   425f8:	bl	580554 <ASN1_generate_nconf@plt+0x565fb4>
   425fc:	ldrbtmi	r4, [fp], #-3009	; 0xfffff43f
   42600:	ldrcc	pc, [r8, #2259]	; 0x8d3
   42604:	blcs	67270 <ASN1_generate_nconf@plt+0x4ccd0>
   42608:	subhi	pc, sp, #0
   4260c:	tstls	r1, #0, 6
   42610:	rscslt	pc, r4, #14614528	; 0xdf0000
   42614:	blls	74c21c <ASN1_generate_nconf@plt+0x731c7c>
   42618:	ldrbtmi	r4, [fp], #2748	; 0xabc
   4261c:	ldmdaeq	ip, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
   42620:	bleq	17ea54 <ASN1_generate_nconf@plt+0x1644b4>
   42624:	cmncc	r0, #2046820352	; 0x7a000000
   42628:	movwls	r9, #33294	; 0x820e
   4262c:	blls	27a644 <ASN1_generate_nconf@plt+0x2600a4>
   42630:	strbmi	r3, [r3, #-1793]	; 0xfffff8ff
   42634:	adcshi	pc, sl, #0
   42638:	svccc	0x0004f858
   4263c:	rscsle	r2, r6, r0, lsl #22
   42640:			; <UNDEFINED> instruction: 0xf8d39b0e
   42644:			; <UNDEFINED> instruction: 0xf85b2598
   42648:	bcs	4e6ec <ASN1_generate_nconf@plt+0x3414c>
   4264c:	bicshi	pc, lr, r0
   42650:	ldrtmi	r4, [sl], -pc, lsr #19
   42654:	ldrbtmi	r2, [r9], #-1
   42658:	stcl	7, cr15, [sl, #848]	; 0x350
   4265c:	strcs	r4, [r6], #-2733	; 0xfffff553
   42660:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   42664:			; <UNDEFINED> instruction: 0xf407fb04
   42668:	ldrtvs	pc, [r4], r2, lsl #10	; <UNPREDICTABLE>
   4266c:	subsvs	r4, r3, r5, lsl r6
   42670:	bcs	7a6bc <ASN1_generate_nconf@plt+0x6011c>
   42674:	stmibmi	r8!, {r0, r1, r2, r4, r6, ip, lr, pc}
   42678:	cfldrd	mvd4, [r3], {121}	; 0x79
   4267c:	andcs	r2, r1, r7, lsl fp
   42680:	ldc	7, cr15, [r6, #848]!	; 0x350
   42684:	ldrbtmi	r4, [sl], #-2725	; 0xfffff55b
   42688:	movwcc	r6, #6227	; 0x1853
   4268c:	bls	31a7e0 <ASN1_generate_nconf@plt+0x300240>
   42690:			; <UNDEFINED> instruction: 0xf0804293
   42694:	strtmi	r8, [r3], #-381	; 0xfffffe83
   42698:	blvs	103dd1c <ASN1_generate_nconf@plt+0x102377c>
   4269c:	ldrcs	pc, [r8, #2261]	; 0x8d5
   426a0:	biceq	lr, r3, #6144	; 0x1800
   426a4:	blvc	7dcf8 <ASN1_generate_nconf@plt+0x63758>
   426a8:	blvc	ff1fe180 <ASN1_generate_nconf@plt+0xff1e3be0>
   426ac:	blx	47e278 <ASN1_generate_nconf@plt+0x463cd8>
   426b0:	bcs	79a34 <ASN1_generate_nconf@plt+0x5f494>
   426b4:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   426b8:	ldrbtmi	r4, [r9], #-2457	; 0xfffff667
   426bc:	ldmibmi	r9, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   426c0:	ldrbtmi	r2, [r9], #-1
   426c4:	ldc	7, cr15, [r4, #848]	; 0x350
   426c8:	vtst.8	d24, d4, d26
   426cc:	addsmi	r6, sl, #-1409286144	; 0xac000000
   426d0:	ldmdavs	fp!, {r0, r2, r4, r5, ip, lr, pc}
   426d4:	addsmi	r9, r3, #57344	; 0xe000
   426d8:	msrhi	CPSR_fs, r0
   426dc:	addsmi	r9, r3, #77824	; 0x13000
   426e0:	cmphi	lr, r0	; <UNPREDICTABLE>
   426e4:	addsmi	r9, r3, #90112	; 0x16000
   426e8:	cmnhi	r5, r0	; <UNPREDICTABLE>
   426ec:	eorvs	pc, fp, #68, 4	; 0x40000004
   426f0:	eorscs	pc, r5, #204472320	; 0xc300000
   426f4:			; <UNDEFINED> instruction: 0xf0004293
   426f8:	vand	d24, d20, d1
   426fc:			; <UNDEFINED> instruction: 0xf6c3622b
   42700:	addsmi	r2, r3, #1610612739	; 0x60000003
   42704:			; <UNDEFINED> instruction: 0x81acf000
   42708:			; <UNDEFINED> instruction: 0xf644883a
   4270c:	addsmi	r0, sl, #-1409286144	; 0xac000000
   42710:	bichi	pc, r4, r0
   42714:	ldrbmi	r4, [fp], -r4, lsl #19
   42718:	ldrdeq	pc, [r0], -sl
   4271c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   42720:	ldmda	ip!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42724:	ldc	7, cr14, [pc, #220]	; 42808 <ASN1_generate_nconf@plt+0x28268>
   42728:	andcs	r6, r1, lr, lsl fp
   4272c:	ldrbtmi	r4, [r9], #-2431	; 0xfffff681
   42730:	blvc	1fe154 <ASN1_generate_nconf@plt+0x1e3bb4>
   42734:	blcs	63d888 <ASN1_generate_nconf@plt+0x6232e8>
   42738:	ldcl	7, cr15, [sl, #-848]	; 0xfffffcb0
   4273c:	ldmvc	fp!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   42740:	bicle	r2, r6, sl, lsr fp
   42744:			; <UNDEFINED> instruction: 0x53bff50d
   42748:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   4274c:	eorvs	r3, r3, pc, lsl r3
   42750:	stc2l	7, cr15, [r4], #-1012	; 0xfffffc0c
   42754:	strtmi	r2, [r9], -sl, lsl #4
   42758:	svc	0x00e2f7d5
   4275c:	strtmi	r4, [r0], -r6, lsl #12
   42760:	mrrc2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
   42764:	eorscs	r4, r0, #116736	; 0x1c800
   42768:			; <UNDEFINED> instruction: 0xf503447b
   4276c:	blx	db646 <ASN1_generate_nconf@plt+0xc10a6>
   42770:	strtmi	r3, [r0], -r6, lsl #12
   42774:	mrrc2	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
   42778:			; <UNDEFINED> instruction: 0xf7d42100
   4277c:	ldc	13, cr14, [r6, #352]	; 0x160
   42780:	blls	321388 <ASN1_generate_nconf@plt+0x306de8>
   42784:	adcmi	r3, fp, #4194304	; 0x400000
   42788:	bleq	23e050 <ASN1_generate_nconf@plt+0x223ab0>
   4278c:	bleq	fda2c <ASN1_generate_nconf@plt+0xe348c>
   42790:	str	sp, [r0, -pc, ror #25]
   42794:	andhi	pc, r0, pc, lsr #7
   42798:	andeq	r0, r0, r0
   4279c:	sbcmi	r8, r3, r0, lsl #16
   427a0:	andeq	r0, r0, r0
   427a4:	addmi	r4, pc, r0
   427a8:	andeq	pc, r3, r8, lsr r0	; <UNPREDICTABLE>
   427ac:	ldrdeq	r4, [r4], -lr
   427b0:	muleq	r4, r6, lr
   427b4:	andeq	r4, r4, r4, lsl #29
   427b8:	andeq	r4, r4, r2, lsl r1
   427bc:			; <UNDEFINED> instruction: 0x0003efb8
   427c0:	andeq	r4, r4, r2, asr lr
   427c4:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   427c8:	andeq	lr, r3, r8, asr pc
   427cc:	strdeq	r4, [r4], -lr
   427d0:	andeq	r4, r4, lr, lsr #27
   427d4:	muleq	r4, r2, sp
   427d8:	andeq	r4, r4, ip, lsl r0
   427dc:	andeq	lr, r3, r2, asr #29
   427e0:	andeq	r4, r4, ip, asr sp
   427e4:	ldrdeq	r3, [r4], -sl
   427e8:	andeq	lr, r3, r8, asr lr
   427ec:	strdeq	r4, [r4], -lr
   427f0:	andeq	r4, r4, ip, lsr #25
   427f4:	andeq	r3, r4, sl, lsr pc
   427f8:	andeq	lr, r3, r0, ror #27
   427fc:	andeq	r4, r4, sl, ror ip
   42800:	strdeq	r3, [r4], -lr
   42804:	andeq	lr, r3, r4, lsl #27
   42808:	andeq	r4, r4, sl, lsr #24
   4280c:	andeq	r4, r4, r4, ror #23
   42810:	ldrdeq	r4, [r4], -r2
   42814:	andeq	r3, r4, r0, ror #28
   42818:	andeq	lr, r3, r6, lsl #26
   4281c:	andeq	r4, r4, r0, lsr #23
   42820:	andeq	r3, r4, r0, lsr #28
   42824:	andeq	lr, r3, r4, lsr #25
   42828:	andeq	r4, r4, sl, asr #22
   4282c:	andeq	r4, r4, r4, lsl #22
   42830:	muleq	r4, r2, sp
   42834:	andeq	lr, r3, r8, asr ip
   42838:	ldrdeq	r4, [r4], -r8
   4283c:			; <UNDEFINED> instruction: 0xffffcaf7
   42840:	strdeq	r3, [r4], -r6
   42844:			; <UNDEFINED> instruction: 0xffffce5d
   42848:	andeq	r4, r4, r6, lsr #20
   4284c:	andeq	r4, r4, r0, lsr #20
   42850:	muleq	r4, lr, ip
   42854:	strdeq	r0, [r2], -lr
   42858:	andeq	r0, r2, r8, ror r7
   4285c:	andeq	lr, r3, lr, lsr #21
   42860:	andeq	r4, r4, ip, lsl #18
   42864:	andeq	r4, r4, r4, asr #17
   42868:	andeq	r9, r3, r2, lsr #23
   4286c:			; <UNDEFINED> instruction: 0x000448b8
   42870:	andeq	r4, r4, r4, lsr #17
   42874:	muleq	r4, r8, r8
   42878:	andeq	r4, r4, r4, ror #16
   4287c:	andeq	r4, r4, r2, ror #16
   42880:	andeq	r4, r4, ip, asr r8
   42884:	andeq	r4, r4, r2, asr r8
   42888:			; <UNDEFINED> instruction: 0x000213bc
   4288c:	andeq	lr, r3, sl, asr #18
   42890:	andeq	r5, r2, lr, lsl #31
   42894:	andeq	r7, r1, r0, lsl #17
   42898:			; <UNDEFINED> instruction: 0xffffd9f1
   4289c:	strdeq	pc, [r1], -sl
   428a0:	andeq	r4, r4, lr, lsl #15
   428a4:	andeq	r1, r2, r8, asr #6
   428a8:	andeq	r4, r4, ip, asr r7
   428ac:	ldrdeq	r1, [r2], -ip
   428b0:	andeq	lr, r3, sl, ror #16
   428b4:	strdeq	r8, [r1], -r6
   428b8:	andeq	r7, r1, r0, lsr #15
   428bc:			; <UNDEFINED> instruction: 0xffffd98d
   428c0:	andeq	pc, r1, r8, asr #30
   428c4:	andeq	r1, r2, r6, ror #4
   428c8:	andeq	r4, r4, sl, ror r6
   428cc:	andeq	r4, r4, r0, asr r6
   428d0:	andeq	r1, r0, r0, lsr #11
   428d4:	andeq	r0, r2, r0, lsr #2
   428d8:	andeq	r0, r2, r0, asr r3
   428dc:	strdeq	r0, [r2], -lr
   428e0:	andeq	pc, r1, r4, ror #31
   428e4:	andeq	r0, r2, r6, asr #1
   428e8:	strdeq	r0, [r2], -r8
   428ec:	andeq	r0, r2, r0, lsl #2
   428f0:	muleq	r0, ip, r5
   428f4:	andeq	r4, r4, r8, lsr #8
   428f8:	andeq	lr, r3, ip, ror r5
   428fc:	andeq	r1, r1, sl, lsl #7
   42900:	strdeq	pc, [r1], -sl
   42904:	andeq	r4, r4, lr, asr r3
   42908:	ldrdeq	r3, [r4], -r2
   4290c:	andeq	r4, r4, r8, lsr r3
   42910:	andeq	r0, r2, r2, asr #9
   42914:	strdeq	r4, [r4], -sl
   42918:			; <UNDEFINED> instruction: 0x0001fcb4
   4291c:	ldrdeq	r4, [r4], -r6
   42920:	andeq	pc, r1, sl, ror ip	; <UNPREDICTABLE>
   42924:	andeq	pc, r1, lr, lsr #30
   42928:	andeq	pc, r1, r6, lsl pc	; <UNPREDICTABLE>
   4292c:	strheq	r0, [r2], -sl
   42930:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   42934:			; <UNDEFINED> instruction: 0xf50d4620
   42938:	eorvs	r5, r3, r0, asr #7
   4293c:	blx	1c0093a <ASN1_generate_nconf@plt+0x1be639a>
   42940:	tstcs	r0, sl, lsl #4
   42944:	mcr	7, 7, pc, cr12, cr5, {6}	; <UNPREDICTABLE>
   42948:	strtmi	r4, [r0], -r5, lsl #12
   4294c:	blx	1a0094a <ASN1_generate_nconf@plt+0x19e63aa>
   42950:			; <UNDEFINED> instruction: 0xf7fd4620
   42954:	tstcs	r0, r3, ror #22	; <UNPREDICTABLE>
   42958:	stcl	7, cr15, [r8], #-848	; 0xfffffcb0
   4295c:	ldccc	8, cr15, [r8, #892]	; 0x37c
   42960:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   42964:	ldrtvs	pc, [r7], #-1283	; 0xfffffafd	; <UNPREDICTABLE>
   42968:	strne	lr, [r5], #-2820	; 0xfffff4fc
   4296c:	blvc	7dfc4 <ASN1_generate_nconf@plt+0x63a24>
   42970:	bleq	7e254 <ASN1_generate_nconf@plt+0x63cb4>
   42974:	bleq	7df8c <ASN1_generate_nconf@plt+0x639ec>
   42978:	blx	1480976 <ASN1_generate_nconf@plt+0x14663d6>
   4297c:			; <UNDEFINED> instruction: 0xf7d42100
   42980:	ldc	12, cr14, [r4, #344]	; 0x158
   42984:	vadd.f64	d7, d7, d2
   42988:	vstr	d0, [r4]
   4298c:	str	r0, [r2], -r2, lsl #22
   42990:			; <UNDEFINED> instruction: 0xf7d4200a
   42994:	strb	lr, [sl], -lr, lsl #25
   42998:	stclne	8, cr15, [r0, #-892]!	; 0xfffffc84
   4299c:			; <UNDEFINED> instruction: 0xe66c4479
   429a0:			; <UNDEFINED> instruction: 0xf50d4620
   429a4:	eorvs	r5, r3, r0, asr #7
   429a8:	blx	e809a6 <ASN1_generate_nconf@plt+0xe66406>
   429ac:	tstcs	r0, sl, lsl #4
   429b0:	mrc	7, 5, APSR_nzcv, cr6, cr5, {6}
   429b4:	strtmi	r4, [r0], -r5, lsl #12
   429b8:	blx	c809b6 <ASN1_generate_nconf@plt+0xc66416>
   429bc:			; <UNDEFINED> instruction: 0xf7fd4620
   429c0:	tstcs	r0, sp, lsr #22	; <UNPREDICTABLE>
   429c4:	ldc	7, cr15, [r2], #-848	; 0xfffffcb0
   429c8:	ldccc	8, cr15, [r4, #-892]!	; 0xfffffc84
   429cc:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   429d0:	ldrtvs	pc, [lr], #-1283	; 0xfffffafd	; <UNPREDICTABLE>
   429d4:	strtmi	lr, [r0], -r8, asr #15
   429d8:	bicpl	pc, r0, #54525952	; 0x3400000
   429dc:			; <UNDEFINED> instruction: 0xf7fd6023
   429e0:	andcs	pc, sl, #29696	; 0x7400
   429e4:			; <UNDEFINED> instruction: 0xf7d52100
   429e8:			; <UNDEFINED> instruction: 0x4605ee9c
   429ec:			; <UNDEFINED> instruction: 0xf7fd4620
   429f0:			; <UNDEFINED> instruction: 0x4620fb15
   429f4:	blx	5009f2 <ASN1_generate_nconf@plt+0x4e6452>
   429f8:			; <UNDEFINED> instruction: 0xf7d42100
   429fc:			; <UNDEFINED> instruction: 0xf8dfec18
   42a00:	strtmi	r3, [r0], -r4, lsl #26
   42a04:			; <UNDEFINED> instruction: 0xf503447b
   42a08:	str	r6, [sp, r1, asr #8]!
   42a0c:	ldclne	8, cr15, [r8], #892	; 0x37c
   42a10:	andcs	r4, r1, sl, lsl r6
   42a14:			; <UNDEFINED> instruction: 0xf7d44479
   42a18:	ldr	lr, [pc], -ip, ror #23
   42a1c:			; <UNDEFINED> instruction: 0xf50d4620
   42a20:	eorvs	r5, r3, r0, asr #7
   42a24:	blx	fff00a20 <ASN1_generate_nconf@plt+0xffee6480>
   42a28:	tstcs	r0, sl, lsl #4
   42a2c:	mrc	7, 3, APSR_nzcv, cr8, cr5, {6}
   42a30:	strtmi	r4, [r0], -r5, lsl #12
   42a34:	blx	ffd00a30 <ASN1_generate_nconf@plt+0xffce6490>
   42a38:			; <UNDEFINED> instruction: 0xf7fd4620
   42a3c:	smlattcs	r0, pc, sl, pc	; <UNPREDICTABLE>
   42a40:	bl	ffd80998 <ASN1_generate_nconf@plt+0xffd663f8>
   42a44:	stclcc	8, cr15, [r4], {223}	; 0xdf
   42a48:			; <UNDEFINED> instruction: 0xf503447b
   42a4c:	bl	11b7b0 <ASN1_generate_nconf@plt+0x101210>
   42a50:	ldc	3, cr0, [r3, #788]	; 0x314
   42a54:	vadd.f64	d7, d7, d0
   42a58:	vstr	d0, [r3]
   42a5c:	ldr	r0, [sl, #2816]	; 0xb00
   42a60:			; <UNDEFINED> instruction: 0xf50d4620
   42a64:	eorvs	r5, r3, r0, asr #7
   42a68:	blx	ff680a64 <ASN1_generate_nconf@plt+0xff6664c4>
   42a6c:	tstcs	r0, sl, lsl #4
   42a70:	mrc	7, 2, APSR_nzcv, cr6, cr5, {6}
   42a74:	strtmi	r4, [r0], -r5, lsl #12
   42a78:	blx	ff480a74 <ASN1_generate_nconf@plt+0xff4664d4>
   42a7c:			; <UNDEFINED> instruction: 0xf7fd4620
   42a80:	strtmi	pc, [r0], -sp, asr #21
   42a84:	blx	ff300a80 <ASN1_generate_nconf@plt+0xff2e64e0>
   42a88:			; <UNDEFINED> instruction: 0xf7d42100
   42a8c:			; <UNDEFINED> instruction: 0xf8dfebd0
   42a90:	strtmi	r3, [r0], -r0, lsl #25
   42a94:			; <UNDEFINED> instruction: 0xf503447b
   42a98:	strb	r6, [r5, -r3, ror #8]!
   42a9c:	blcs	ee0d90 <ASN1_generate_nconf@plt+0xec67f0>
   42aa0:	mrcge	4, 1, APSR_nzcv, cr8, cr15, {3}
   42aa4:	blls	6bc088 <ASN1_generate_nconf@plt+0x6a1ae8>
   42aa8:	andcs	r9, r0, r1, lsl r3
   42aac:	stclmi	8, cr15, [r4], #-892	; 0xfffffc84
   42ab0:	b	ffb00a14 <ASN1_generate_nconf@plt+0xffae6474>
   42ab4:	mrc	7, 2, APSR_nzcv, cr14, cr6, {6}
   42ab8:			; <UNDEFINED> instruction: 0xf7d72002
   42abc:	ldrbtmi	lr, [ip], #-2790	; 0xfffff51a
   42ac0:	mrc	7, 2, APSR_nzcv, cr8, cr6, {6}
   42ac4:	mrrcne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   42ac8:	ldrbtmi	r2, [r9], #-1
   42acc:	bl	fe480a24 <ASN1_generate_nconf@plt+0xfe466484>
   42ad0:	stmib	r4!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42ad4:	strls	r4, [r8], #-1569	; 0xfffff9df
   42ad8:	andcs	r4, r1, r2, lsl #12
   42adc:	bl	fe280a34 <ASN1_generate_nconf@plt+0xfe266494>
   42ae0:	stmdb	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42ae4:	strmi	r9, [r2], -r8, lsl #18
   42ae8:			; <UNDEFINED> instruction: 0xf7d42001
   42aec:			; <UNDEFINED> instruction: 0xf7d6eb82
   42af0:	stmdbls	r8, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   42af4:	andcs	r4, r1, r2, lsl #12
   42af8:	bl	1f00a50 <ASN1_generate_nconf@plt+0x1ee64b0>
   42afc:	b	1e80a5c <ASN1_generate_nconf@plt+0x1e664bc>
   42b00:	strmi	r9, [r2], -r8, lsl #18
   42b04:			; <UNDEFINED> instruction: 0xf7d42001
   42b08:			; <UNDEFINED> instruction: 0xf7d7eb74
   42b0c:	stmdbls	r8, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
   42b10:	andcs	r4, r1, r2, lsl #12
   42b14:	bl	1b80a6c <ASN1_generate_nconf@plt+0x1b664cc>
   42b18:			; <UNDEFINED> instruction: 0xf7d72001
   42b1c:			; <UNDEFINED> instruction: 0xf8dfeab6
   42b20:	ldrbtmi	r1, [r9], #-3068	; 0xfffff404
   42b24:	andcs	r4, r1, r2, lsl #12
   42b28:	bl	1900a80 <ASN1_generate_nconf@plt+0x18e64e0>
   42b2c:	blcs	69798 <ASN1_generate_nconf@plt+0x4f1f8>
   42b30:	cfstrdge	mvd15, [lr, #-252]!	; 0xffffff04
   42b34:	blcc	ffa80eb8 <ASN1_generate_nconf@plt+0xffa66918>
   42b38:			; <UNDEFINED> instruction: 0xf8d3447b
   42b3c:	blcs	501a4 <ASN1_generate_nconf@plt+0x35c04>
   42b40:	eorshi	pc, fp, #64	; 0x40
   42b44:	bleq	ff780ec8 <ASN1_generate_nconf@plt+0xff766928>
   42b48:			; <UNDEFINED> instruction: 0xf7d64478
   42b4c:			; <UNDEFINED> instruction: 0xf8dfee14
   42b50:	ldrdcs	r1, [r1], -r8
   42b54:			; <UNDEFINED> instruction: 0xf7d44479
   42b58:			; <UNDEFINED> instruction: 0xf8dfeb4c
   42b5c:	ldrdcs	r2, [r0, -r0]
   42b60:	blpl	ff380ee4 <ASN1_generate_nconf@plt+0xff366944>
   42b64:			; <UNDEFINED> instruction: 0xf8df460b
   42b68:	ldrbtmi	r6, [sl], #-3020	; 0xfffff434
   42b6c:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
   42b70:	subsvs	r4, r1, r4, lsl r6
   42b74:	blcs	ff080ef8 <ASN1_generate_nconf@plt+0xff066958>
   42b78:			; <UNDEFINED> instruction: 0xf8d42001
   42b7c:	ldrbtmi	r1, [sl], #-1432	; 0xfffffa68
   42b80:	ldmdavs	r2, {r8, fp, sp}
   42b84:	qadd16mi	fp, r9, r4
   42b88:			; <UNDEFINED> instruction: 0xf8524631
   42b8c:			; <UNDEFINED> instruction: 0xf7d42023
   42b90:			; <UNDEFINED> instruction: 0xf8dfeb30
   42b94:	ldrbtmi	r2, [sl], #-2984	; 0xfffff458
   42b98:	movwcc	r6, #6227	; 0x1853
   42b9c:	bls	31acf0 <ASN1_generate_nconf@plt+0x300750>
   42ba0:	mvnle	r4, #805306377	; 0x30000009
   42ba4:			; <UNDEFINED> instruction: 0xf7d4200a
   42ba8:	ldr	lr, [r1, #-2948]!	; 0xfffff47c
   42bac:	blcc	fe480f30 <ASN1_generate_nconf@plt+0xfe466990>
   42bb0:			; <UNDEFINED> instruction: 0xf8df2201
   42bb4:	vmov.32	r1, d23[1]
   42bb8:	ldrbtmi	r8, [fp], #-2816	; 0xfffff500
   42bbc:	ldrdhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   42bc0:			; <UNDEFINED> instruction: 0xf5034479
   42bc4:			; <UNDEFINED> instruction: 0xf5016637
   42bc8:	strcs	r7, [r0, -r6, lsl #23]
   42bcc:	ands	r6, r4, sl, asr r0
   42bd0:	eorsle	r2, sl, r0, lsl #24
   42bd4:	blvc	7e234 <ASN1_generate_nconf@plt+0x63c94>
   42bd8:	blvs	fe238 <ASN1_generate_nconf@plt+0xe3c98>
   42bdc:	blne	1a80f60 <ASN1_generate_nconf@plt+0x1a669c0>
   42be0:	andcs	r4, r1, sl, lsr r6
   42be4:	blvs	fe220 <ASN1_generate_nconf@plt+0xe3c80>
   42be8:	cfstrs	mvf4, [sp, #484]	; 0x1e4
   42bec:			; <UNDEFINED> instruction: 0xf7d47b00
   42bf0:	strcc	lr, [r1, -r0, lsl #22]
   42bf4:	svccs	0x00073610
   42bf8:			; <UNDEFINED> instruction: 0xf858d036
   42bfc:	blcs	51814 <ASN1_generate_nconf@plt+0x37274>
   42c00:			; <UNDEFINED> instruction: 0xf8dfd0f7
   42c04:			; <UNDEFINED> instruction: 0xf85b5b48
   42c08:	ldrbtmi	r3, [sp], #-39	; 0xffffffd9
   42c0c:			; <UNDEFINED> instruction: 0xf8d5686a
   42c10:	bcs	54278 <ASN1_generate_nconf@plt+0x39cd8>
   42c14:	ldfd	f5, [r6, #880]	; 0x370
   42c18:	vldr	d7, [r6]
   42c1c:			; <UNDEFINED> instruction: 0x2c006b02
   42c20:			; <UNDEFINED> instruction: 0xf8dfd1dc
   42c24:	ldrmi	r1, [sl], -ip, lsr #22
   42c28:	cdp	0, 8, cr2, cr8, cr1, {0}
   42c2c:	ldrbtmi	r5, [r9], #-2822	; 0xfffff4fa
   42c30:	blvs	1fe26c <ASN1_generate_nconf@plt+0x1e3ccc>
   42c34:	blvc	17e270 <ASN1_generate_nconf@plt+0x163cd0>
   42c38:	blvs	23e660 <ASN1_generate_nconf@plt+0x2240c0>
   42c3c:	blpl	fe278 <ASN1_generate_nconf@plt+0xe3cd8>
   42c40:	blvs	7e27c <ASN1_generate_nconf@plt+0x63cdc>
   42c44:	b	ff580b9c <ASN1_generate_nconf@plt+0xff5665fc>
   42c48:			; <UNDEFINED> instruction: 0xf8dfe7d3
   42c4c:	andcs	r2, r1, r8, lsl #22
   42c50:	blne	180fd4 <ASN1_generate_nconf@plt+0x166a34>
   42c54:	movwls	r4, #33914	; 0x847a
   42c58:			; <UNDEFINED> instruction: 0xf7d44479
   42c5c:	rsbvs	lr, ip, sl, asr #21
   42c60:			; <UNDEFINED> instruction: 0xf8d59b08
   42c64:	bfi	r4, r8, #11, #12
   42c68:	blhi	7e74c <ASN1_generate_nconf@plt+0x641ac>
   42c6c:	bcc	ffb80ff0 <ASN1_generate_nconf@plt+0xffb66a50>
   42c70:	bne	ffb80ff4 <ASN1_generate_nconf@plt+0xffb66a54>
   42c74:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
   42c78:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   42c7c:			; <UNDEFINED> instruction: 0xf5034479
   42c80:			; <UNDEFINED> instruction: 0xf501663e
   42c84:	andcs	r7, r1, #148, 22	; 0x25000
   42c88:			; <UNDEFINED> instruction: 0xf858605a
   42c8c:	bicslt	r3, fp, r4, lsl #22
   42c90:	bpl	ff481014 <ASN1_generate_nconf@plt+0xff466a74>
   42c94:	eorcc	pc, r7, fp, asr r8	; <UNPREDICTABLE>
   42c98:	stmdavs	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   42c9c:	ldrmi	pc, [r8, #2261]	; 0x8d5
   42ca0:			; <UNDEFINED> instruction: 0xf0002a00
   42ca4:	stccs	0, cr8, [r0], {131}	; 0x83
   42ca8:	ldc	0, cr13, [r6, #456]	; 0x1c8
   42cac:	vldr	d7, [r6]
   42cb0:			; <UNDEFINED> instruction: 0xf8df6b02
   42cb4:			; <UNDEFINED> instruction: 0x463a1ab4
   42cb8:	stc	0, cr2, [sp, #4]
   42cbc:	ldrbtmi	r6, [r9], #-2818	; 0xfffff4fe
   42cc0:	blvc	7e2fc <ASN1_generate_nconf@plt+0x63d5c>
   42cc4:	b	fe580c1c <ASN1_generate_nconf@plt+0xfe56667c>
   42cc8:	ldrcc	r3, [r0], -r1, lsl #14
   42ccc:	bicsle	r2, ip, r3, lsl #30
   42cd0:			; <UNDEFINED> instruction: 0xeeb79a1a
   42cd4:			; <UNDEFINED> instruction: 0xf8df8b00
   42cd8:			; <UNDEFINED> instruction: 0xf04f8a94
   42cdc:			; <UNDEFINED> instruction: 0xf1a20b00
   42ce0:			; <UNDEFINED> instruction: 0xf8df0114
   42ce4:	smlabbls	r8, ip, sl, r3
   42ce8:			; <UNDEFINED> instruction: 0xf8df44f8
   42cec:	ldrbtmi	r1, [fp], #-2696	; 0xfffff578
   42cf0:	bvc	fe181074 <ASN1_generate_nconf@plt+0xfe166ad4>
   42cf4:	stmdavc	r9, {r3, r8, sl, ip, sp, lr, pc}
   42cf8:	subcc	r4, r4, #2030043136	; 0x79000000
   42cfc:	andls	r4, fp, #2130706432	; 0x7f000000
   42d00:	bne	47e52c <ASN1_generate_nconf@plt+0x463f8c>
   42d04:			; <UNDEFINED> instruction: 0xf5032201
   42d08:	strbmi	r6, [r5], -r1, asr #12
   42d0c:	ands	r6, r7, sl, asr r0
   42d10:	rsble	r2, r6, r0, lsl #24
   42d14:	blvc	7e374 <ASN1_generate_nconf@plt+0x63dd4>
   42d18:	blvs	fe378 <ASN1_generate_nconf@plt+0xe3dd8>
   42d1c:	andcs	r4, r1, sl, asr r6
   42d20:	bne	47e58c <ASN1_generate_nconf@plt+0x463fec>
   42d24:	blvs	fe360 <ASN1_generate_nconf@plt+0xe3dc0>
   42d28:	blvc	7e364 <ASN1_generate_nconf@plt+0x63dc4>
   42d2c:	b	1880c84 <ASN1_generate_nconf@plt+0x18666e4>
   42d30:			; <UNDEFINED> instruction: 0xf10b9b0b
   42d34:	bls	245940 <ASN1_generate_nconf@plt+0x22b3a0>
   42d38:	ldrcc	r3, [r0], -ip, lsl #10
   42d3c:			; <UNDEFINED> instruction: 0xd05f4293
   42d40:			; <UNDEFINED> instruction: 0xf8529a08
   42d44:	andls	r3, r8, #4, 30
   42d48:	rscsle	r2, r1, r0, lsl #22
   42d4c:			; <UNDEFINED> instruction: 0xf8d7687a
   42d50:	stmiavs	fp!, {r3, r4, r7, r8, sl, lr}
   42d54:	bicsle	r2, fp, r0, lsl #20
   42d58:	blvc	7e3b8 <ASN1_generate_nconf@plt+0x63e18>
   42d5c:	blvs	fe3bc <ASN1_generate_nconf@plt+0xe3e1c>
   42d60:	bicsle	r2, fp, r0, lsl #24
   42d64:	ldrmi	r6, [sl], -ip, lsr #16
   42d68:	bne	4810ec <ASN1_generate_nconf@plt+0x466b4c>
   42d6c:	cdp	0, 8, cr2, cr8, cr1, {0}
   42d70:	vstr	d5, [sp, #24]
   42d74:	ldrbtmi	r6, [r9], #-2822	; 0xfffff4fa
   42d78:	stc	6, cr4, [sp, #140]	; 0x8c
   42d7c:	vdiv.f64	d7, d8, d4
   42d80:	vstr	d6, [sp, #28]
   42d84:	vstr	d5, [sp, #8]
   42d88:			; <UNDEFINED> instruction: 0xf7d46b00
   42d8c:			; <UNDEFINED> instruction: 0xe7cfea32
   42d90:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   42d94:			; <UNDEFINED> instruction: 0xf8df2001
   42d98:	ldrbtmi	r1, [sl], #-2540	; 0xfffff614
   42d9c:	ldrbtmi	r9, [r9], #-776	; 0xfffffcf8
   42da0:	b	a00cf8 <ASN1_generate_nconf@plt+0x9e6758>
   42da4:	blls	25af5c <ASN1_generate_nconf@plt+0x2409bc>
   42da8:	ldrmi	pc, [r8, #2261]	; 0x8d5
   42dac:	blvc	7e40c <ASN1_generate_nconf@plt+0x63e6c>
   42db0:	blvs	fe410 <ASN1_generate_nconf@plt+0xe3e70>
   42db4:			; <UNDEFINED> instruction: 0xf47f2c00
   42db8:			; <UNDEFINED> instruction: 0xf8dfaf7c
   42dbc:	ldrmi	r1, [sl], -ip, asr #19
   42dc0:	cdp	0, 8, cr2, cr8, cr1, {0}
   42dc4:	ldrbtmi	r5, [r9], #-2822	; 0xfffff4fa
   42dc8:	blvs	1fe404 <ASN1_generate_nconf@plt+0x1e3e64>
   42dcc:	blvc	17e408 <ASN1_generate_nconf@plt+0x163e68>
   42dd0:	blvs	23e7f8 <ASN1_generate_nconf@plt+0x224258>
   42dd4:	blpl	fe410 <ASN1_generate_nconf@plt+0xe3e70>
   42dd8:	blvs	7e414 <ASN1_generate_nconf@plt+0x63e74>
   42ddc:	b	280d34 <ASN1_generate_nconf@plt+0x266794>
   42de0:			; <UNDEFINED> instruction: 0xf8dfe772
   42de4:	andcs	r2, r1, r8, lsr #19
   42de8:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42dec:	movwls	r4, #58490	; 0xe47a
   42df0:			; <UNDEFINED> instruction: 0xf7d44479
   42df4:	ldrshtvs	lr, [ip], #-158	; 0xffffff62
   42df8:			; <UNDEFINED> instruction: 0xf8d79b0e
   42dfc:			; <UNDEFINED> instruction: 0xe7ab4598
   42e00:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42e04:	blhi	7e8e8 <ASN1_generate_nconf@plt+0x64348>
   42e08:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42e0c:	bleq	7ef50 <ASN1_generate_nconf@plt+0x649b0>
   42e10:	ldrbtmi	r9, [fp], #-2580	; 0xfffff5ec
   42e14:	stmibvs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42e18:			; <UNDEFINED> instruction: 0xf1a24479
   42e1c:			; <UNDEFINED> instruction: 0xf503051c
   42e20:	subcc	r6, r4, #22806528	; 0x15c0000
   42e24:	andls	r4, r8, #2113929216	; 0x7e000000
   42e28:	bne	47e654 <ASN1_generate_nconf@plt+0x4640b4>
   42e2c:	subsvs	r2, sl, r1, lsl #4
   42e30:			; <UNDEFINED> instruction: 0xb3ace016
   42e34:	blvc	7e498 <ASN1_generate_nconf@plt+0x63ef8>
   42e38:	blvs	23e860 <ASN1_generate_nconf@plt+0x2242c0>
   42e3c:	bne	47e6a8 <ASN1_generate_nconf@plt+0x464108>
   42e40:	stc	6, cr4, [sp, #360]	; 0x168
   42e44:	andcs	r6, r1, r2, lsl #22
   42e48:	blvc	7e484 <ASN1_generate_nconf@plt+0x63ee4>
   42e4c:	ldmib	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42e50:			; <UNDEFINED> instruction: 0xf10b9b08
   42e54:			; <UNDEFINED> instruction: 0xf1080b01
   42e58:	strcc	r0, [r8, -ip, lsl #16]
   42e5c:	eorle	r4, lr, fp, lsr #5
   42e60:	svccc	0x0004f855
   42e64:	rscsle	r2, r3, r0, lsl #22
   42e68:			; <UNDEFINED> instruction: 0xf8d66872
   42e6c:			; <UNDEFINED> instruction: 0xf8d84598
   42e70:	bcs	4ee98 <ASN1_generate_nconf@plt+0x348f8>
   42e74:	ldfd	f5, [r7, #884]	; 0x374
   42e78:	vdiv.f64	d7, d8, d0
   42e7c:			; <UNDEFINED> instruction: 0x2c006b07
   42e80:			; <UNDEFINED> instruction: 0xf8d8d1dc
   42e84:	ldrmi	r4, [sl], -r0
   42e88:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42e8c:	stc	0, cr2, [sp, #4]
   42e90:	ldrbtmi	r7, [r9], #-2818	; 0xfffff4fe
   42e94:	stc	6, cr4, [sp, #140]	; 0x8c
   42e98:			; <UNDEFINED> instruction: 0xf7d46b00
   42e9c:	ldrb	lr, [r7, sl, lsr #19]
   42ea0:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42ea4:			; <UNDEFINED> instruction: 0xf8df2001
   42ea8:	ldrbtmi	r1, [sl], #-2304	; 0xfffff700
   42eac:	ldrbtmi	r9, [r9], #-779	; 0xfffffcf5
   42eb0:	ldmib	lr, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42eb4:	blls	31b08c <ASN1_generate_nconf@plt+0x300aec>
   42eb8:	ldrmi	pc, [r8, #2262]	; 0x8d6
   42ebc:			; <UNDEFINED> instruction: 0xf8dfe7db
   42ec0:	andcs	r3, r1, #236, 16	; 0xec0000
   42ec4:	stmialt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   42ec8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   42ecc:			; <UNDEFINED> instruction: 0x4645447b
   42ed0:			; <UNDEFINED> instruction: 0xf8df44fb
   42ed4:	subsvs	r1, sl, r0, ror #17
   42ed8:	msrvs	SPSR_xc, #46137344	; 0x2c00000
   42edc:	ldrbtmi	r9, [r9], #-776	; 0xfffffcf8
   42ee0:	strcs	r9, [r8], -pc, lsl #22
   42ee4:	blhi	7e9c8 <ASN1_generate_nconf@plt+0x64428>
   42ee8:	ldrbvc	pc, [r1, -r1, lsl #10]	; <UNPREDICTABLE>
   42eec:			; <UNDEFINED> instruction: 0xf85346b0
   42ef0:	movwlt	r3, #12325	; 0x3025
   42ef4:	stmiami	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   42ef8:	ldrdlt	pc, [r8], -r7
   42efc:	ldmdavs	fp!, {r2, r3, r4, r5, r6, sl, lr}
   42f00:			; <UNDEFINED> instruction: 0xf8d46862
   42f04:	orrlt	r6, sl, #152, 10	; 0x26000000
   42f08:			; <UNDEFINED> instruction: 0xf504b316
   42f0c:	bl	15c0a0 <ASN1_generate_nconf@plt+0x141b00>
   42f10:	strbmi	r1, [r4], #-517	; 0xfffffdfb
   42f14:	blvc	7e564 <ASN1_generate_nconf@plt+0x63fc4>
   42f18:	blvs	7e570 <ASN1_generate_nconf@plt+0x63fd0>
   42f1c:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42f20:	movwls	r4, #1578	; 0x62a
   42f24:	stc	0, cr2, [sp, #4]
   42f28:	ldrbtmi	r6, [r9], #-2820	; 0xfffff4fc
   42f2c:	stc	6, cr4, [sp, #364]	; 0x16c
   42f30:			; <UNDEFINED> instruction: 0xf7d47b02
   42f34:			; <UNDEFINED> instruction: 0x3710e95e
   42f38:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
   42f3c:			; <UNDEFINED> instruction: 0xf47f2d00
   42f40:	blls	42d768 <ASN1_generate_nconf@plt+0x4131c8>
   42f44:			; <UNDEFINED> instruction: 0xf8532501
   42f48:	blcs	4efe4 <ASN1_generate_nconf@plt+0x34a44>
   42f4c:	ubfx	sp, r2, #3, #19
   42f50:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   42f54:			; <UNDEFINED> instruction: 0xf8df2001
   42f58:	ldrbtmi	r1, [sl], #-2156	; 0xfffff794
   42f5c:	ldrbtmi	r9, [r9], #-779	; 0xfffffcf5
   42f60:	stmdb	r6, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42f64:	blls	31b104 <ASN1_generate_nconf@plt+0x300b64>
   42f68:	ldrvs	pc, [r8, #2260]	; 0x8d4
   42f6c:	bl	e9794 <ASN1_generate_nconf@plt+0xcf1f4>
   42f70:	strbmi	r1, [r2], #-261	; 0xfffffefb
   42f74:	blvc	7e5c0 <ASN1_generate_nconf@plt+0x64020>
   42f78:	blvs	7e5c8 <ASN1_generate_nconf@plt+0x64028>
   42f7c:	bicle	r2, sp, r0, lsl #28
   42f80:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   42f84:	andcs	r4, r1, sl, asr r6
   42f88:	blpl	1fe9b0 <ASN1_generate_nconf@plt+0x1e4410>
   42f8c:	cfstrs	mvf4, [sp, #484]	; 0x1e4
   42f90:	vstr	d6, [sp, #24]
   42f94:	vdiv.f64	d7, d8, d4
   42f98:	vstr	d6, [sp, #28]
   42f9c:	vstr	d5, [sp, #8]
   42fa0:			; <UNDEFINED> instruction: 0xf7d46b00
   42fa4:	strb	lr, [r6, r6, lsr #18]
   42fa8:	ldrcc	pc, [r8, #2258]	; 0x8d2
   42fac:			; <UNDEFINED> instruction: 0xf43f2b00
   42fb0:	blls	6ae5a8 <ASN1_generate_nconf@plt+0x694008>
   42fb4:			; <UNDEFINED> instruction: 0xf43f2b00
   42fb8:			; <UNDEFINED> instruction: 0xf8dfab2b
   42fbc:	andcs	r1, r1, r0, lsl r8
   42fc0:			; <UNDEFINED> instruction: 0xf7d44479
   42fc4:	strb	lr, [r8, #2326]	; 0x916
   42fc8:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   42fcc:	ldrdeq	pc, [r0], -sl
   42fd0:			; <UNDEFINED> instruction: 0xf7d34479
   42fd4:	andcs	lr, r1, r4, lsr #24
   42fd8:	ldmdb	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42fdc:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   42fe0:	bllt	2c0fe4 <ASN1_generate_nconf@plt+0x2a6a44>
   42fe4:	ubfxcc	pc, pc, #17, #13
   42fe8:	ubfxne	pc, pc, #17, #13
   42fec:	bcs	fe47e854 <ASN1_generate_nconf@plt+0xfe4642b4>
   42ff0:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   42ff4:			; <UNDEFINED> instruction: 0xf8da4479
   42ff8:			; <UNDEFINED> instruction: 0xf7d30000
   42ffc:			; <UNDEFINED> instruction: 0xf7fdec10
   43000:	stmdavs	fp!, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, pc}^
   43004:	ldmdbls	r5, {r1, r9, sp}
   43008:	eorcs	pc, r3, r1, asr #16
   4300c:	blt	1141008 <ASN1_generate_nconf@plt+0x1126a68>
   43010:			; <UNDEFINED> instruction: 0xf1a29a14
   43014:			; <UNDEFINED> instruction: 0xf102031c
   43018:	andcs	r0, r1, #68, 2
   4301c:	svccs	0x0004f843
   43020:			; <UNDEFINED> instruction: 0xd1fb4299
   43024:	blt	e41020 <ASN1_generate_nconf@plt+0xe26a80>
   43028:	sbfxcc	pc, pc, #17, #17
   4302c:			; <UNDEFINED> instruction: 0xf503447b
   43030:	ldmdavs	fp, {r2, r3, r4, r7, r8, r9, ip, sp, lr}^
   43034:	stmdbls	pc, {r1, r9, sp}	; <UNPREDICTABLE>
   43038:	eorcs	pc, r3, r1, asr #16
   4303c:	blt	b41038 <ASN1_generate_nconf@plt+0xb26a98>
   43040:			; <UNDEFINED> instruction: 0x379cf8df
   43044:			; <UNDEFINED> instruction: 0xf503447b
   43048:			; <UNDEFINED> instruction: 0xe7f27398
   4304c:	movwcs	r9, #6671	; 0x1a0f
   43050:	movwcc	lr, #2498	; 0x9c2
   43054:	blt	841050 <ASN1_generate_nconf@plt+0x826ab0>
   43058:	andcs	r6, r2, #7012352	; 0x6b0000
   4305c:			; <UNDEFINED> instruction: 0xf8419913
   43060:			; <UNDEFINED> instruction: 0xf7fd2023
   43064:	bls	6f18cc <ASN1_generate_nconf@plt+0x6d732c>
   43068:	tsteq	r4, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   4306c:	cmpeq	r4, r2, lsl #2	; <UNPREDICTABLE>
   43070:			; <UNDEFINED> instruction: 0xf8432201
   43074:	addmi	r2, fp, #4, 30
   43078:			; <UNDEFINED> instruction: 0xf7fdd1fb
   4307c:	movwcs	fp, #6668	; 0x1a0c
   43080:	tstcc	r4, #3244032	; 0x318000
   43084:			; <UNDEFINED> instruction: 0xf7fd64f3
   43088:	movwcs	fp, #6662	; 0x1a06
   4308c:	tstcc	r1, #3244032	; 0x318000
   43090:			; <UNDEFINED> instruction: 0xf7fd6433
   43094:			; <UNDEFINED> instruction: 0xf7d5ba00
   43098:			; <UNDEFINED> instruction: 0xf8dfeff4
   4309c:			; <UNDEFINED> instruction: 0xf04f3738
   430a0:			; <UNDEFINED> instruction: 0xf8df0901
   430a4:			; <UNDEFINED> instruction: 0xf8541740
   430a8:	ldrbtmi	sl, [r9], #-3
   430ac:	ldrdeq	pc, [r0], -sl
   430b0:	bl	fed81004 <ASN1_generate_nconf@plt+0xfed66a64>
   430b4:	blt	a410b0 <ASN1_generate_nconf@plt+0xa26b10>
   430b8:			; <UNDEFINED> instruction: 0x3718f8df
   430bc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   430c0:	beq	47e928 <ASN1_generate_nconf@plt+0x464388>
   430c4:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   430c8:	ldrdmi	pc, [r0], -sl
   430cc:	mrc	7, 4, APSR_nzcv, cr6, cr6, {6}
   430d0:	svc	0x009cf7d3
   430d4:			; <UNDEFINED> instruction: 0x1710f8df
   430d8:			; <UNDEFINED> instruction: 0x46024479
   430dc:			; <UNDEFINED> instruction: 0xf7d34620
   430e0:			; <UNDEFINED> instruction: 0xf7fdeb9e
   430e4:			; <UNDEFINED> instruction: 0xf8dfba10
   430e8:			; <UNDEFINED> instruction: 0xf04f36ec
   430ec:			; <UNDEFINED> instruction: 0xf8df0901
   430f0:			; <UNDEFINED> instruction: 0xf85416fc
   430f4:	ldrbtmi	sl, [r9], #-3
   430f8:	ldrdeq	pc, [r0], -sl
   430fc:	bl	fe401050 <ASN1_generate_nconf@plt+0xfe3e6ab0>
   43100:	blt	c10fc <ASN1_generate_nconf@plt+0xa6b5c>
   43104:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   43108:	ldrdeq	pc, [r0], -sl
   4310c:			; <UNDEFINED> instruction: 0xf7d34479
   43110:			; <UNDEFINED> instruction: 0xf7fdeb86
   43114:			; <UNDEFINED> instruction: 0xf8dfbc84
   43118:			; <UNDEFINED> instruction: 0xf8da16dc
   4311c:	ldrbtmi	r0, [r9], #-0
   43120:	bl	1f81074 <ASN1_generate_nconf@plt+0x1f66ad4>
   43124:			; <UNDEFINED> instruction: 0xf7d72001
   43128:			; <UNDEFINED> instruction: 0xf8dfe896
   4312c:			; <UNDEFINED> instruction: 0xf8da16cc
   43130:	ldrbtmi	r0, [r9], #-0
   43134:	bl	1d01088 <ASN1_generate_nconf@plt+0x1ce6ae8>
   43138:			; <UNDEFINED> instruction: 0xf7d72001
   4313c:			; <UNDEFINED> instruction: 0xf8dfe88c
   43140:			; <UNDEFINED> instruction: 0x260076bc
   43144:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   43148:			; <UNDEFINED> instruction: 0xf8da447f
   4314c:	ldrbtmi	r0, [r9], #-0
   43150:			; <UNDEFINED> instruction: 0xf7d36b7a
   43154:			; <UNDEFINED> instruction: 0xf8dfeb64
   43158:	bls	250c10 <ASN1_generate_nconf@plt+0x236670>
   4315c:	subsvs	r4, lr, fp, ror r4
   43160:	tstvs	r6, #13312	; 0x3400
   43164:			; <UNDEFINED> instruction: 0xf0012b00
   43168:	blls	264018 <ASN1_generate_nconf@plt+0x249a78>
   4316c:	blcs	5dfe0 <ASN1_generate_nconf@plt+0x43a40>
   43170:	orrhi	pc, r3, #65	; 0x41
   43174:	blvs	ff729d9c <ASN1_generate_nconf@plt+0xff70f7fc>
   43178:			; <UNDEFINED> instruction: 0xf43e2b00
   4317c:			; <UNDEFINED> instruction: 0xf8dfae61
   43180:			; <UNDEFINED> instruction: 0xf8df3688
   43184:	ldrbtmi	r1, [fp], #-1672	; 0xfffff978
   43188:	ldrdeq	pc, [r0], -sl
   4318c:	cfldrsvs	mvf4, [sl], {121}	; 0x79
   43190:	bl	11810e4 <ASN1_generate_nconf@plt+0x1166b44>
   43194:	movwcs	r9, #2568	; 0xa08
   43198:			; <UNDEFINED> instruction: 0xf7fe63d3
   4319c:	bls	3f294c <ASN1_generate_nconf@plt+0x3d83ac>
   431a0:	streq	pc, [ip, #-418]	; 0xfffffe5e
   431a4:	ldccc	8, cr15, [ip], {82}	; 0x52
   431a8:	stccc	8, cr15, [ip], {66}	; 0x42
   431ac:			; <UNDEFINED> instruction: 0xf8dfb923
   431b0:			; <UNDEFINED> instruction: 0xf04f5660
   431b4:	ldrbtmi	r0, [sp], #-2821	; 0xfffff4fb
   431b8:	stmmi	r0, {r0, r1, r3, r8, ip, sp, lr, pc}
   431bc:			; <UNDEFINED> instruction: 0x1654f8df
   431c0:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   431c4:			; <UNDEFINED> instruction: 0x3650f8df
   431c8:	strls	r4, [lr, #-1145]	; 0xfffffb87
   431cc:	eoreq	pc, r8, r5, asr r8	; <UNPREDICTABLE>
   431d0:	tstls	r2, #2063597568	; 0x7b000000
   431d4:	orreq	lr, r8, #323584	; 0x4f000
   431d8:			; <UNDEFINED> instruction: 0xf0079308
   431dc:			; <UNDEFINED> instruction: 0xf855fadd
   431e0:	strcs	r3, [r0], -r8, lsr #32
   431e4:			; <UNDEFINED> instruction: 0x1634f8df
   431e8:	ldrpl	pc, [pc, #1293]!	; 436fd <ASN1_generate_nconf@plt+0x2915d>
   431ec:	ldrbtmi	r3, [r9], #-1292	; 0xfffffaf4
   431f0:	beq	fe47ea20 <ASN1_generate_nconf@plt+0xfe464480>
   431f4:	addvs	pc, r0, r3, lsl #10
   431f8:	blx	ff3ff21c <ASN1_generate_nconf@plt+0xff3e4c7c>
   431fc:	beq	47ea30 <ASN1_generate_nconf@plt+0x464490>
   43200:	stcl	7, cr15, [r8], #-852	; 0xfffffcac
   43204:			; <UNDEFINED> instruction: 0x46324633
   43208:	bne	47ea70 <ASN1_generate_nconf@plt+0x4644d0>
   4320c:	strmi	r9, [r7], -r0, lsl #10
   43210:	stmia	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43214:			; <UNDEFINED> instruction: 0xf7d34638
   43218:			; <UNDEFINED> instruction: 0xf8dfed8c
   4321c:	ldrbtmi	r1, [r9], #-1540	; 0xfffff9fc
   43220:			; <UNDEFINED> instruction: 0xf0074605
   43224:			; <UNDEFINED> instruction: 0x4680fab9
   43228:			; <UNDEFINED> instruction: 0x46414638
   4322c:	b	fff8118c <ASN1_generate_nconf@plt+0xfff66bec>
   43230:			; <UNDEFINED> instruction: 0x46314632
   43234:	strls	r4, [r0], -r3, asr #12
   43238:			; <UNDEFINED> instruction: 0xf7d74638
   4323c:			; <UNDEFINED> instruction: 0xf8dfe8d4
   43240:	strtmi	r2, [r9], -r4, ror #11
   43244:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   43248:	teqvs	r5, #64, 12	; 0x4000000	; <UNPREDICTABLE>
   4324c:			; <UNDEFINED> instruction: 0xf7d79615
   43250:			; <UNDEFINED> instruction: 0xf50de990
   43254:	eorcs	r5, r0, #-67108862	; 0xfc000002
   43258:	tstcs	r7, ip, lsl r3
   4325c:	mcrls	6, 0, r4, cr14, cr8, {1}
   43260:	ldmdb	lr!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43264:	beq	47eacc <ASN1_generate_nconf@plt+0x46452c>
   43268:	stcl	7, cr15, [r8, #856]	; 0x358
   4326c:	mcr	7, 6, pc, cr14, cr3, {6}	; <UNPREDICTABLE>
   43270:	ldrcc	pc, [r4, #2271]!	; 0x8df
   43274:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
   43278:	rsblt	pc, r0, sp, asr #17
   4327c:	ldrtmi	r3, [r3], r4, lsl #4
   43280:	tstls	r3, #11665408	; 0xb20000
   43284:			; <UNDEFINED> instruction: 0xf503920b
   43288:			; <UNDEFINED> instruction: 0xf8cd621c
   4328c:	andsls	r9, r0, #88	; 0x58
   43290:	ldrls	r9, [r9], #-527	; 0xfffffdf1
   43294:	beq	fe47eac0 <ASN1_generate_nconf@plt+0xfe464520>
   43298:	bcs	47eb04 <ASN1_generate_nconf@plt+0x464564>
   4329c:	beq	fe47eb08 <ASN1_generate_nconf@plt+0xfe464568>
   432a0:	blne	181414 <ASN1_generate_nconf@plt+0x166e74>
   432a4:	ldc2l	7, cr15, [r0, #1008]!	; 0x3f0
   432a8:	andcs	r9, r0, r2, lsl fp
   432ac:			; <UNDEFINED> instruction: 0x1700f8d3
   432b0:	ldc2l	0, cr15, [r0, #32]!
   432b4:	ldmdavs	sp, {r0, r1, r4, r8, r9, fp, ip, pc}
   432b8:	subsle	r2, r9, r0, lsl #26
   432bc:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   432c0:	ldrtpl	pc, [lr], #1293	; 0x50d	; <UNPREDICTABLE>
   432c4:	ldmdbcc	r7, {r6, r9, ip, sp, lr, pc}
   432c8:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
   432cc:	vmull.p8	q13, d0, d30
   432d0:	ldrcc	r0, [ip], #-2306	; 0xfffff6fe
   432d4:	strls	r9, [r8, #-788]	; 0xfffffcec
   432d8:	mrc	0, 0, lr, cr10, cr6, {0}
   432dc:			; <UNDEFINED> instruction: 0x46335a90
   432e0:	tstcs	sl, r0, lsl r2
   432e4:	stc	6, cr4, [r6, #224]	; 0xe0
   432e8:	stmib	r6, {r9, fp, ip, sp, pc}^
   432ec:			; <UNDEFINED> instruction: 0xf7d45801
   432f0:	blls	57d7d8 <ASN1_generate_nconf@plt+0x563238>
   432f4:	ldmdavs	fp, {r3, r9, fp, ip, pc}
   432f8:	andls	r3, r8, #268435456	; 0x10000000
   432fc:			; <UNDEFINED> instruction: 0xf06fb3bb
   43300:	addsmi	r4, sl, #0, 6
   43304:	sbchi	pc, r9, r0
   43308:			; <UNDEFINED> instruction: 0x46339d15
   4330c:	stchi	8, cr15, [r4], {91}	; 0x5b
   43310:	tstcs	r9, r0, lsl r2
   43314:	stmib	r4, {r3, r4, r5, r9, sl, lr}^
   43318:			; <UNDEFINED> instruction: 0xf04f5500
   4331c:			; <UNDEFINED> instruction: 0xf8c40c08
   43320:			; <UNDEFINED> instruction: 0x73259008
   43324:	strpl	lr, [r0], #-2502	; 0xfffff63a
   43328:			; <UNDEFINED> instruction: 0x8c02e9c6
   4332c:	ldmdb	r8, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43330:	ldclle	8, cr2, [r2], {0}
   43334:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
   43338:	beq	47ebac <ASN1_generate_nconf@plt+0x46460c>
   4333c:			; <UNDEFINED> instruction: 0xf7d62110
   43340:	strtmi	lr, [r3], -r0, lsl #21
   43344:	tstcs	r6, sp, lsl #4
   43348:	b	1414c30 <ASN1_generate_nconf@plt+0x13fa690>
   4334c:			; <UNDEFINED> instruction: 0xf8842c18
   43350:			; <UNDEFINED> instruction: 0xf884800c
   43354:			; <UNDEFINED> instruction: 0xf7d4c00b
   43358:	vnmls.f16	s28, s20, s8
   4335c:	vmov	r2, s23
   43360:	bl	49ba8 <ASN1_generate_nconf@plt+0x2f608>
   43364:	ldrtmi	r0, [r8], -r8, lsl #6
   43368:	b	ff0012c8 <ASN1_generate_nconf@plt+0xfefe6d28>
   4336c:	stcls	7, cr14, [r8, #-772]	; 0xfffffcfc
   43370:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   43374:	ldrbtmi	r2, [fp], #-1
   43378:			; <UNDEFINED> instruction: 0x1700f8d3
   4337c:	stc2	0, cr15, [sl, #32]
   43380:	cdp	0, 11, cr2, cr0, cr0, {0}
   43384:			; <UNDEFINED> instruction: 0xf7d58b40
   43388:			; <UNDEFINED> instruction: 0xf8dfe96c
   4338c:			; <UNDEFINED> instruction: 0xf8da34a8
   43390:	ldrbtmi	r0, [fp], #-0
   43394:	ldrcc	pc, [r8, #2259]	; 0x8d3
   43398:			; <UNDEFINED> instruction: 0xf0412b00
   4339c:			; <UNDEFINED> instruction: 0xf8df8007
   433a0:	ldrbtmi	r1, [r9], #-1176	; 0xfffffb68
   433a4:	ldrcc	pc, [r4], #2271	; 0x8df
   433a8:	stc	6, cr4, [sp, #168]	; 0xa8
   433ac:	ldrbtmi	r8, [fp], #-2816	; 0xfffff500
   433b0:	b	d81304 <ASN1_generate_nconf@plt+0xd66d64>
   433b4:	vmla.f64	d9, d7, d15
   433b8:			; <UNDEFINED> instruction: 0xeeb85a90
   433bc:			; <UNDEFINED> instruction: 0xee877be7
   433c0:	vldr	d22, [fp, #-32]	; 0xffffffe0
   433c4:	vmov.f32	s14, #129	; 0xc0080000 -2.125
   433c8:	vnmul.f64	d7, d22, d23
   433cc:	fstmiax	r3!, {d7-d9}	;@ Deprecated
   433d0:	movwls	r7, #64258	; 0xfb02
   433d4:	ldrbmi	r9, [fp, #-2827]	; 0xfffff4f5
   433d8:	svcge	0x005ef47f
   433dc:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   433e0:			; <UNDEFINED> instruction: 0xf8df9c19
   433e4:	ldrbtmi	r2, [fp], #-1120	; 0xfffffba0
   433e8:	ldrdlt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   433ec:	ldrpl	pc, [r8, #2259]	; 0x8d3
   433f0:			; <UNDEFINED> instruction: 0xf8dd58a4
   433f4:	stmdavs	r3!, {r3, r4, r6, ip, pc}
   433f8:			; <UNDEFINED> instruction: 0xf0002d00
   433fc:			; <UNDEFINED> instruction: 0xf8df8785
   43400:	andcs	r0, r2, #72, 8	; 0x48000000
   43404:	strbpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   43408:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   4340c:	ldcl	7, cr15, [r0], #-852	; 0xfffffcac
   43410:	ldrbtmi	r9, [sp], #-3598	; 0xfffff1f2
   43414:	blcc	181574 <ASN1_generate_nconf@plt+0x166fd4>
   43418:	stmdavs	r0!, {r1, r3, r5, r9, sl, lr}
   4341c:			; <UNDEFINED> instruction: 0xf7d52101
   43420:	blls	33ee50 <ASN1_generate_nconf@plt+0x3248b0>
   43424:	ldrhle	r4, [r5, #35]!	; 0x23
   43428:	andcs	r6, sl, r1, lsr #16
   4342c:	svc	0x003cf7d5
   43430:	bls	7eb6c <ASN1_generate_nconf@plt+0x645cc>
   43434:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   43438:			; <UNDEFINED> instruction: 0xf8df2316
   4343c:	tstcs	r1, r8, lsl r4
   43440:	strcs	r4, [r0, #-1146]	; 0xfffffb86
   43444:	ldrbtmi	r6, [lr], #-2080	; 0xfffff7e0
   43448:	mrc	7, 3, APSR_nzcv, cr4, cr5, {6}
   4344c:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   43450:	blvc	fe738 <ASN1_generate_nconf@plt+0xe4198>
   43454:	stmdavs	r0!, {r0, r8, sl, ip, sp}
   43458:	tstcs	r1, r2, lsr r6
   4345c:	blvc	7ea98 <ASN1_generate_nconf@plt+0x644f8>
   43460:	mcr	7, 3, pc, cr8, cr5, {6}	; <UNPREDICTABLE>
   43464:	mvnsle	r4, fp, lsr #11
   43468:	andcs	r6, sl, r1, lsr #16
   4346c:	svc	0x001cf7d5
   43470:			; <UNDEFINED> instruction: 0xee1a49f9
   43474:			; <UNDEFINED> instruction: 0xf6400a90
   43478:	ldrbtmi	r6, [r9], #-644	; 0xfffffd7c
   4347c:			; <UNDEFINED> instruction: 0xf7d49108
   43480:	vnmls.f64	d14, d27, d30
   43484:	stmdbls	r8, {r4, r9, fp}
   43488:	addvs	pc, r5, #64, 12	; 0x4000000
   4348c:	bl	fea013e4 <ASN1_generate_nconf@plt+0xfe9e6e44>
   43490:			; <UNDEFINED> instruction: 0xf7d64638
   43494:			; <UNDEFINED> instruction: 0xf7fee95e
   43498:	ssaxmi	fp, r5, ip
   4349c:	svcmi	0x00efe768
   434a0:	cdpmi	6, 14, cr4, cr15, cr12, {2}
   434a4:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   434a8:	bvc	47ecd0 <ASN1_generate_nconf@plt+0x464730>
   434ac:	ldmdavs	fp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   434b0:	vldmdble	r9!, {d2}
   434b4:	stmib	sl, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   434b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   434bc:	strhi	pc, [r0, -r0]!
   434c0:	tstne	r1, pc, asr #32	; <UNPREDICTABLE>
   434c4:	svc	0x00d2f7d3
   434c8:			; <UNDEFINED> instruction: 0xf0002800
   434cc:	ldmdavs	r3!, {r0, r2, r3, r8, pc}^
   434d0:	bne	47ed38 <ASN1_generate_nconf@plt+0x464798>
   434d4:	ldrdeq	pc, [r0], -sl
   434d8:	biceq	lr, r3, #11264	; 0x2c00
   434dc:	ldrsbtcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   434e0:	ldmib	ip, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   434e4:	tstls	r6, #7536640	; 0x730000
   434e8:	stc	7, cr15, [r6, #848]	; 0x350
   434ec:	blls	5dd6b8 <ASN1_generate_nconf@plt+0x5c3118>
   434f0:	addeq	lr, r1, #4, 22	; 0x1000
   434f4:	orreq	lr, r3, #4, 22	; 0x1000
   434f8:	bvs	145be60 <ASN1_generate_nconf@plt+0x14418c0>
   434fc:			; <UNDEFINED> instruction: 0xf0002800
   43500:	blmi	ff6638d4 <ASN1_generate_nconf@plt+0xff649334>
   43504:	andls	r2, r0, #0, 4
   43508:	bls	7d46fc <ASN1_generate_nconf@plt+0x7ba15c>
   4350c:	orreq	lr, r1, r3, lsl #22
   43510:	ldmdavs	r2, {r0, r1, r3, r5, r9, sl, lr}
   43514:	ldrdne	pc, [ip, -r1]
   43518:	svc	0x0046f7d5
   4351c:			; <UNDEFINED> instruction: 0xf0002800
   43520:	strtmi	r8, [r8], -r3, ror #1
   43524:	svc	0x00d6f7d6
   43528:			; <UNDEFINED> instruction: 0xf1044dcf
   4352c:	stmiavs	r3!, {r2, r3, r4, sl, fp}^
   43530:	ldrbtmi	r2, [sp], #-548	; 0xfffffddc
   43534:	stmdavs	r8!, {r0, r5, r7, fp, sp, lr}^
   43538:	vdiveq.f64	d14, d0, d4
   4353c:			; <UNDEFINED> instruction: 0xf8de2072
   43540:	stmib	sp, {r2, r5, ip, sp, lr}^
   43544:			; <UNDEFINED> instruction: 0xf7d5c700
   43548:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   4354c:	ldrhi	pc, [r2, -r0]!
   43550:			; <UNDEFINED> instruction: 0xf5049b0c
   43554:	adcmi	r7, r3, #192, 8	; 0xc0000000
   43558:	stmdavs	r9!, {r3, r5, r7, r8, ip, lr, pc}^
   4355c:	vstmiami	r4, {s9-s203}
   43560:	stmiami	r4, {r1, r3, r4, r5, r6, sl, lr}^
   43564:	addeq	lr, r1, #2048	; 0x800
   43568:	ldrbtmi	r4, [ip], #-2499	; 0xfffff63d
   4356c:	bcc	fe47edd8 <ASN1_generate_nconf@plt+0xfe464838>
   43570:	ldrdcs	pc, [ip, -r2]
   43574:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   43578:	stc2l	7, cr15, [r0], {252}	; 0xfc
   4357c:			; <UNDEFINED> instruction: 0x1700f8d4
   43580:			; <UNDEFINED> instruction: 0xf0082000
   43584:	ldmibmi	sp!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
   43588:	cfmsub32	mvax2, mvfx4, mvfx10, mvfx10
   4358c:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   43590:			; <UNDEFINED> instruction: 0xf8c2f7fc
   43594:			; <UNDEFINED> instruction: 0x1700f8d4
   43598:	andcs	r4, r1, r6, lsl #12
   4359c:	ldc2l	0, cr15, [sl], #-32	; 0xffffffe0
   435a0:	cdp	0, 11, cr2, cr0, cr0, {0}
   435a4:			; <UNDEFINED> instruction: 0xf7d58b40
   435a8:			; <UNDEFINED> instruction: 0xf8d5e85c
   435ac:			; <UNDEFINED> instruction: 0xf8da3598
   435b0:	blcs	435b8 <ASN1_generate_nconf@plt+0x29018>
   435b4:	strbhi	pc, [r7, -r0, asr #32]	; <UNPREDICTABLE>
   435b8:	ldrbtmi	r4, [r9], #-2481	; 0xfffff64f
   435bc:	blhi	7ebf8 <ASN1_generate_nconf@plt+0x64658>
   435c0:	ldcmi	6, cr4, [r0], #200	; 0xc8
   435c4:	ldrbtmi	r4, [ip], #-3504	; 0xfffff250
   435c8:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   435cc:	orreq	lr, r3, #5120	; 0x1400
   435d0:	ldrdcc	pc, [ip, -r3]
   435d4:	stmdb	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   435d8:	bvs	fe47edfc <ASN1_generate_nconf@plt+0xfe46485c>
   435dc:			; <UNDEFINED> instruction: 0xf5046862
   435e0:	mrc	3, 5, r6, cr8, cr7, {1}
   435e4:	bl	122588 <ASN1_generate_nconf@plt+0x107fe8>
   435e8:	cdp	3, 8, cr1, cr7, cr2, {0}
   435ec:	vstr	d6, [r3, #32]
   435f0:	strbmi	r6, [sp], -r0, lsl #22
   435f4:	bl	194e3c <ASN1_generate_nconf@plt+0x17a89c>
   435f8:	ldmib	r5, {r7}^
   435fc:	eorcs	r1, r4, #134217728	; 0x8000000
   43600:	rsbscs	r6, r2, r4, asr #20
   43604:	stmibvs	ip!, {r0, sl, ip, pc}^
   43608:			; <UNDEFINED> instruction: 0xf7d49400
   4360c:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   43610:	strhi	pc, [r6, -r0, asr #6]
   43614:			; <UNDEFINED> instruction: 0xf5059b0c
   43618:			; <UNDEFINED> instruction: 0xf8d875c0
   4361c:	adcmi	r0, fp, #4
   43620:	ldmibmi	sl, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   43624:	ldrbtmi	r4, [r9], #-3226	; 0xfffff366
   43628:	bcc	fe47ee94 <ASN1_generate_nconf@plt+0xfe4648f4>
   4362c:	addeq	lr, r0, #1024	; 0x400
   43630:	ldmmi	r9, {r3, r4, r7, r8, fp, lr}
   43634:			; <UNDEFINED> instruction: 0xf8d2447c
   43638:	ldrbtmi	r2, [r9], #-268	; 0xfffffef4
   4363c:			; <UNDEFINED> instruction: 0xf7fc4478
   43640:			; <UNDEFINED> instruction: 0xf8d4fc5d
   43644:	andcs	r1, r0, r0, lsl #14
   43648:	stc2	0, cr15, [r4], #-32	; 0xffffffe0
   4364c:			; <UNDEFINED> instruction: 0x464a4993
   43650:	beq	47eec0 <ASN1_generate_nconf@plt+0x464920>
   43654:			; <UNDEFINED> instruction: 0xf7fc4479
   43658:			; <UNDEFINED> instruction: 0xf8d4f85f
   4365c:	strmi	r1, [r5], -r0, lsl #14
   43660:			; <UNDEFINED> instruction: 0xf0082001
   43664:	andcs	pc, r0, r7, lsl ip	; <UNPREDICTABLE>
   43668:	blhi	107f130 <ASN1_generate_nconf@plt+0x1064b90>
   4366c:	svc	0x00f8f7d4
   43670:	ldrcc	pc, [r8, #2264]	; 0x8d8
   43674:	ldrdeq	pc, [r0], -sl
   43678:			; <UNDEFINED> instruction: 0xf0402b00
   4367c:	stmibmi	r8, {r3, r5, r6, r7, r9, sl, pc}
   43680:	cfstrs	mvf4, [sp, #484]	; 0x1e4
   43684:	strtmi	r8, [sl], -r0, lsl #22
   43688:	svcmi	0x00874c86
   4368c:	ldrbtmi	r4, [pc], #-1148	; 43694 <ASN1_generate_nconf@plt+0x290f4>
   43690:	bl	21d824 <ASN1_generate_nconf@plt+0x203284>
   43694:			; <UNDEFINED> instruction: 0xf8d30383
   43698:			; <UNDEFINED> instruction: 0xf7d3310c
   4369c:	cdp	8, 0, cr14, cr7, cr0, {6}
   436a0:	stmdavs	r2!, {r4, r7, r9, fp, ip, lr}^
   436a4:	teqvs	r7, #4, 10	; 0x1000000	; <UNPREDICTABLE>
   436a8:	blvc	ffa3f190 <ASN1_generate_nconf@plt+0xffa24bf0>
   436ac:	movwne	lr, #11011	; 0x2b03
   436b0:	blvs	27f0d4 <ASN1_generate_nconf@plt+0x264b34>
   436b4:	blvs	fecc8 <ASN1_generate_nconf@plt+0xe4728>
   436b8:			; <UNDEFINED> instruction: 0xf1022e01
   436bc:			; <UNDEFINED> instruction: 0xf73e0301
   436c0:	blcs	1eeac0 <ASN1_generate_nconf@plt+0x1d4520>
   436c4:	ldcne	15, cr11, [r3], {136}	; 0x88
   436c8:	ldclge	6, cr15, [r9], #248	; 0xf8
   436cc:	bl	e9f34 <ASN1_generate_nconf@plt+0xcf994>
   436d0:	bls	4c44e4 <ASN1_generate_nconf@plt+0x4a9f44>
   436d4:	tsteq	r0, r2, lsl #2	; <UNPREDICTABLE>
   436d8:			; <UNDEFINED> instruction: 0xf8432200
   436dc:	addsmi	r2, r9, #4, 22	; 0x1000
   436e0:	movwcs	sp, #33275	; 0x81fb
   436e4:	stcllt	7, cr15, [fp], #1016	; 0x3f8
   436e8:			; <UNDEFINED> instruction: 0xf04f4628
   436ec:			; <UNDEFINED> instruction: 0xf7d60901
   436f0:			; <UNDEFINED> instruction: 0xf7feeef2
   436f4:	svclt	0x0000be2e
   436f8:	strdeq	r3, [r4], -sl
   436fc:	muleq	r1, r0, r9
   43700:	andeq	r3, r4, lr, lsl #31
   43704:	andeq	r3, r4, r8, asr pc
   43708:	andeq	r0, r2, r0, lsl r1
   4370c:	andeq	r3, r4, r4, lsl pc
   43710:	andeq	r3, r4, r8, asr #29
   43714:	andeq	r0, r2, r2
   43718:	andeq	pc, r1, sl, ror #31
   4371c:	andeq	pc, r1, r2, lsr #31
   43720:	andeq	r3, r4, r4, lsr #28
   43724:	andeq	pc, r1, r4, lsl #31
   43728:			; <UNDEFINED> instruction: 0x0001ffb4
   4372c:	strdeq	r3, [r4], -r2
   43730:			; <UNDEFINED> instruction: 0x0001f7b0
   43734:			; <UNDEFINED> instruction: 0x0001f7b2
   43738:	andeq	r3, r4, lr, rrx
   4373c:	andeq	r3, r4, r6, asr #27
   43740:	andeq	r3, r4, r2, lsr #27
   43744:	andeq	r0, r2, r8, asr r9
   43748:	andeq	pc, r1, ip, ror #30
   4374c:	andeq	r3, r4, r2, asr sp
   43750:	andeq	pc, r1, sl, lsr pc	; <UNPREDICTABLE>
   43754:	muleq	r2, r0, r3
   43758:	ldrdeq	pc, [r1], -r4
   4375c:	andeq	r3, r4, r6, ror #25
   43760:	muleq	r2, ip, r8
   43764:	andeq	r3, r4, r4, asr #25
   43768:	ldrdeq	pc, [r1], -r2
   4376c:	andeq	r8, r3, r8, asr pc
   43770:	andeq	r3, r4, lr, ror #24
   43774:	strdeq	pc, [r1], -ip
   43778:	andeq	r3, r4, r0, ror #24
   4377c:	muleq	r1, r2, lr
   43780:	andeq	r3, r2, sl, asr #4
   43784:	andeq	pc, r1, lr, lsl #27
   43788:	ldrdeq	pc, [r1], -lr
   4378c:	strdeq	r3, [r2], -r8
   43790:	ldrdeq	pc, [r1], -ip
   43794:	andeq	r3, r4, sl, asr #22
   43798:	andeq	pc, r1, r4, lsr lr	; <UNPREDICTABLE>
   4379c:	andeq	r3, r4, r8, lsr fp
   437a0:	andeq	pc, r1, lr, asr #27
   437a4:	andeq	r3, r2, sl, lsr r1
   437a8:	andeq	pc, r1, sl, lsl #27
   437ac:	muleq	r4, r0, sl
   437b0:	andeq	r3, r4, ip, lsl #21
   437b4:	andeq	r8, r3, r2, ror #26
   437b8:	andeq	r3, r4, r0, ror #20
   437bc:	andeq	pc, r1, sl, asr sp	; <UNPREDICTABLE>
   437c0:	andeq	r3, r2, sl, lsl #1
   437c4:	andeq	pc, r1, lr, ror #24
   437c8:	andeq	pc, r1, ip, lsl #26
   437cc:			; <UNDEFINED> instruction: 0x0001f7b8
   437d0:	andeq	pc, r1, r4, asr #11
   437d4:	andeq	r1, r0, r0, lsr #11
   437d8:	andeq	pc, r1, r4, ror r3	; <UNPREDICTABLE>
   437dc:	andeq	r2, r4, r0, asr #23
   437e0:	andeq	r2, r4, r8, lsr #23
   437e4:	andeq	pc, r1, lr, lsl r4	; <UNPREDICTABLE>
   437e8:	andeq	pc, r1, ip, asr #7
   437ec:	strdeq	pc, [r1], -sl
   437f0:	andeq	pc, r1, ip, asr #10
   437f4:	muleq	r1, sl, r4
   437f8:	muleq	r1, r6, r5
   437fc:	andeq	r2, r4, r4, lsr #21
   43800:	andeq	pc, r1, sl, lsr #11
   43804:	andeq	r3, r4, r0, lsl #16
   43808:	andeq	r2, r4, r6, ror #20
   4380c:	andeq	pc, r1, ip, ror #10
   43810:	andeq	r0, r2, r2, ror #6
   43814:	andeq	pc, r1, r8, asr r5	; <UNPREDICTABLE>
   43818:	andeq	sp, r3, r4, ror #17
   4381c:	andeq	pc, r1, sl, asr #10
   43820:	andeq	pc, r1, r6, lsr r5	; <UNPREDICTABLE>
   43824:	andeq	pc, r1, lr, lsl r5	; <UNPREDICTABLE>
   43828:	andeq	r3, r4, r6, ror #13
   4382c:	muleq	r4, r2, r6
   43830:	andeq	sp, r3, lr, lsr r7
   43834:	andeq	r3, r4, sl, asr #11
   43838:	andeq	lr, r1, r6, asr sp
   4383c:	andeq	pc, r1, r6, asr #7
   43840:	andeq	r3, r4, r6, ror r5
   43844:	muleq	r0, ip, r5
   43848:	andeq	pc, r1, lr, ror #6
   4384c:	andeq	lr, r1, sl, lsl #30
   43850:	andeq	pc, r1, ip, lsr r3	; <UNPREDICTABLE>
   43854:	andeq	lr, r1, r6, ror #29
   43858:	andeq	pc, r1, sl, ror #5
   4385c:	andeq	pc, r1, ip, lsl #7
   43860:			; <UNDEFINED> instruction: 0x000434b6
   43864:	andeq	r0, r2, r0, lsl r0
   43868:	andeq	r3, r4, sl, lsr #8
   4386c:			; <UNDEFINED> instruction: 0x0001ffb8
   43870:	andeq	sp, r3, sl, asr #10
   43874:	andeq	pc, r1, r2, lsl r3	; <UNPREDICTABLE>
   43878:	ldrdeq	r2, [r1], -r0
   4387c:			; <UNDEFINED> instruction: 0xffffc4ef
   43880:	andeq	lr, r1, lr, lsl #23
   43884:	muleq	r4, r6, r3
   43888:	andeq	pc, r1, r0, asr pc	; <UNPREDICTABLE>
   4388c:	strdeq	pc, [r1], -r2
   43890:	andeq	sp, r3, r0, lsl #9
   43894:	andeq	r2, r1, sl, lsl #2
   43898:	andeq	r9, r1, r4, lsr r3
   4389c:			; <UNDEFINED> instruction: 0xffffc4a9
   438a0:	andeq	lr, r1, r0, lsl #22
   438a4:	ldrdeq	r3, [r4], -r0
   438a8:	andeq	pc, r1, sl, lsl #29
   438ac:	ldclvs	8, cr15, [r8, #-892]!	; 0xfffffc84
   438b0:			; <UNDEFINED> instruction: 0xf8df2300
   438b4:	ldrbtmi	r1, [lr], #-3448	; 0xfffff288
   438b8:	ldrbtmi	r6, [r9], #-83	; 0xffffffad
   438bc:			; <UNDEFINED> instruction: 0xf5069108
   438c0:	tstls	r2, r1, asr #2
   438c4:			; <UNDEFINED> instruction: 0xf8dfe007
   438c8:	ldrbtmi	r2, [sl], #-3432	; 0xfffff298
   438cc:	movwcc	r6, #6227	; 0x1853
   438d0:	blcs	59ba24 <ASN1_generate_nconf@plt+0x581484>
   438d4:	bls	539a40 <ASN1_generate_nconf@plt+0x51f4a0>
   438d8:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   438dc:	rscsle	r2, r2, r0, lsl #20
   438e0:	ldclvc	8, cr15, [r0, #-892]	; 0xfffffc84
   438e4:	ldreq	pc, [r2, #-259]	; 0xfffffefd
   438e8:			; <UNDEFINED> instruction: 0xf04f9c0a
   438ec:	ldrbtmi	r0, [pc], #-2060	; 438f4 <ASN1_generate_nconf@plt+0x29354>
   438f0:	blx	26a11a <ASN1_generate_nconf@plt+0x24fb7a>
   438f4:			; <UNDEFINED> instruction: 0xf8d32303
   438f8:			; <UNDEFINED> instruction: 0xf7d40228
   438fc:	ldmdavs	fp!, {r4, r7, r8, sl, fp, sp, lr, pc}^
   43900:	addeq	lr, r5, #4, 22	; 0x1000
   43904:	ldreq	pc, [r2, #-259]	; 0xfffffefd
   43908:	bl	15ba50 <ASN1_generate_nconf@plt+0x1414b0>
   4390c:	ldmdavs	r2, {r0, r2, r7, r9}^
   43910:			; <UNDEFINED> instruction: 0xf0002a00
   43914:	bls	36450c <ASN1_generate_nconf@plt+0x349f6c>
   43918:	strbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
   4391c:	mvnle	r4, r2, lsr #5
   43920:	ldcpl	8, cr15, [r4, #-892]	; 0xfffffc84
   43924:	ldrbtmi	r9, [sp], #-3082	; 0xfffff3f6
   43928:	blls	37b944 <ASN1_generate_nconf@plt+0x3613a4>
   4392c:	strbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
   43930:			; <UNDEFINED> instruction: 0xf00042a3
   43934:	stmdavs	fp!, {r3, r4, r5, r6, r7, r9, pc}^
   43938:	bl	14bd40 <ASN1_generate_nconf@plt+0x1317a0>
   4393c:	ldclvs	3, cr0, [r8], {131}	; 0x83
   43940:	ldcl	7, cr15, [ip, #-844]!	; 0xfffffcb4
   43944:	bl	15daf8 <ASN1_generate_nconf@plt+0x143558>
   43948:	ldclvs	3, cr0, [r8], {131}	; 0x83
   4394c:	b	18818a4 <ASN1_generate_nconf@plt+0x1867304>
   43950:	stmiavs	r3!, {r0, r1, r2, r3, r5, r6, fp, sp, lr}^
   43954:	andseq	pc, ip, r4, lsl #2
   43958:	andscs	r6, r4, #10551296	; 0xa10000
   4395c:	streq	lr, [r7, r4, lsl #22]
   43960:	strdls	r6, [r0], -pc	; <UNPREDICTABLE>
   43964:	strls	r2, [r1, -r0]
   43968:	stcl	7, cr15, [sl, #-848]!	; 0xfffffcb0
   4396c:	bicsle	r2, ip, r0, lsl #16
   43970:	stclne	8, cr15, [r8], {223}	; 0xdf
   43974:			; <UNDEFINED> instruction: 0xf8da2701
   43978:	ldrbtmi	r0, [r9], #-0
   4397c:	svc	0x004ef7d2
   43980:	ldrdeq	pc, [r0], -sl
   43984:	ldcl	7, cr15, [r6, #-856]!	; 0xfffffca8
   43988:			; <UNDEFINED> instruction: 0xf8dfe324
   4398c:	stmdage	fp!, {r2, r4, r5, r7, sl, fp, ip}
   43990:			; <UNDEFINED> instruction: 0xf10d2300
   43994:	ldrbtmi	r0, [r9], #-3000	; 0xfffff448
   43998:	tstls	r3, r8
   4399c:	cmpvs	r7, r1, lsl #10	; <UNPREDICTABLE>
   439a0:	tstls	r6, r3, asr r0
   439a4:	rsbls	pc, ip, sp, asr #17
   439a8:			; <UNDEFINED> instruction: 0xf8dfe008
   439ac:	ldrbtmi	r2, [sl], #-3224	; 0xfffff368
   439b0:	movwcc	r6, #6227	; 0x1853
   439b4:	blcs	61bb08 <ASN1_generate_nconf@plt+0x601568>
   439b8:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   439bc:			; <UNDEFINED> instruction: 0xf8529a15
   439c0:	blcs	4fa54 <ASN1_generate_nconf@plt+0x354b4>
   439c4:			; <UNDEFINED> instruction: 0xf8dfd0f1
   439c8:			; <UNDEFINED> instruction: 0xf10d3c80
   439cc:	stcls	8, cr0, [sl, #-704]	; 0xfffffd40
   439d0:	mcr	4, 0, r4, cr8, cr11, {3}
   439d4:			; <UNDEFINED> instruction: 0xf8df3a10
   439d8:	ldrbtmi	r3, [fp], #-3188	; 0xfffff38c
   439dc:	blls	26862c <ASN1_generate_nconf@plt+0x24e08c>
   439e0:	movwcs	r4, #1562	; 0x61a
   439e4:			; <UNDEFINED> instruction: 0xf8c86013
   439e8:			; <UNDEFINED> instruction: 0xf7d53000
   439ec:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
   439f0:	ldrbhi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   439f4:	mrrccc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   439f8:	ldmdals	r2, {r2, r3, r9, sp}
   439fc:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   43a00:	blx	ddb76 <ASN1_generate_nconf@plt+0xc35d6>
   43a04:			; <UNDEFINED> instruction: 0xf8d30303
   43a08:			; <UNDEFINED> instruction: 0xf7d60228
   43a0c:	strmi	lr, [r4], -r4, lsl #20
   43a10:			; <UNDEFINED> instruction: 0xf0002800
   43a14:	strtmi	r8, [r0], -lr, ror #7
   43a18:	stmib	sl, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43a1c:	vsub.i8	d18, d0, d0
   43a20:	stmdbls	r8, {r0, r4, r5, sl, pc}
   43a24:			; <UNDEFINED> instruction: 0xf7d54620
   43a28:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
   43a2c:	bicshi	pc, r5, #64, 6
   43a30:	strtmi	r4, [r0], -r1, asr #12
   43a34:	ldmib	r0!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43a38:	vsub.i8	d18, d0, d0
   43a3c:	blls	26497c <ASN1_generate_nconf@plt+0x24a3dc>
   43a40:	ldmdavs	r8, {r8, sp}
   43a44:	bl	d01998 <ASN1_generate_nconf@plt+0xce73f8>
   43a48:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   43a4c:	bichi	pc, r5, #0
   43a50:	mrc	7, 1, APSR_nzcv, cr6, cr5, {6}
   43a54:	vsub.i8	d18, d0, d0
   43a58:			; <UNDEFINED> instruction: 0xf8d883c0
   43a5c:	ldrtmi	r1, [r8], -r0
   43a60:	bl	ffb819b8 <ASN1_generate_nconf@plt+0xffb67418>
   43a64:	vsub.i8	d18, d0, d0
   43a68:	mcrls	3, 0, r8, cr14, cr8, {5}
   43a6c:	ldrtmi	r2, [r8], -r0, lsl #2
   43a70:	stmdbeq	ip, {r1, r2, r5, r7, r8, ip, sp, lr, pc}
   43a74:			; <UNDEFINED> instruction: 0xf7d4464a
   43a78:	stmdacs	r0, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
   43a7c:			; <UNDEFINED> instruction: 0x83adf340
   43a80:	stccc	8, cr15, [ip], {86}	; 0x56
   43a84:	blcs	12690 <d2i_ECPrivateKey_bio@plt-0x401c>
   43a88:			; <UNDEFINED> instruction: 0x83a7f200
   43a8c:	ldrdeq	pc, [r0], -r8
   43a90:			; <UNDEFINED> instruction: 0xf7d32100
   43a94:	strmi	lr, [r6], -ip, lsl #22
   43a98:			; <UNDEFINED> instruction: 0xf0002800
   43a9c:			; <UNDEFINED> instruction: 0xf7d58392
   43aa0:	stmdacs	r0, {r4, r9, sl, fp, sp, lr, pc}
   43aa4:	orrhi	pc, sp, #0
   43aa8:	ldrtmi	r9, [r0], -r8, lsl #22
   43aac:			; <UNDEFINED> instruction: 0xf7d46819
   43ab0:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
   43ab4:	orrhi	pc, r5, #0
   43ab8:	tstcs	r0, sl, asr r6
   43abc:			; <UNDEFINED> instruction: 0xf7d44630
   43ac0:	stmdacs	r0, {r1, r4, r5, r6, r9, fp, sp, lr, pc}
   43ac4:	cmnhi	sp, #0	; <UNPREDICTABLE>
   43ac8:	ldrdne	pc, [ip, -r5]
   43acc:	ldrtmi	r4, [r8], -sl, asr #12
   43ad0:	b	1a81a28 <ASN1_generate_nconf@plt+0x1a67488>
   43ad4:			; <UNDEFINED> instruction: 0xf0002800
   43ad8:			; <UNDEFINED> instruction: 0xf8d58374
   43adc:			; <UNDEFINED> instruction: 0x465a1110
   43ae0:			; <UNDEFINED> instruction: 0xf7d44630
   43ae4:	stmdacs	r0, {r5, r6, r9, fp, sp, lr, pc}
   43ae8:	msrhi	SPSR_fxc, #0
   43aec:	ldrdcc	pc, [r0], -r9
   43af0:	ldrdcs	pc, [r0], -fp
   43af4:			; <UNDEFINED> instruction: 0xf040429a
   43af8:	ldmib	r5, {r2, r5, r6, r8, r9, pc}^
   43afc:			; <UNDEFINED> instruction: 0xf7d60143
   43b00:	stmdacs	r0, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
   43b04:	cmphi	r1, #64	; 0x40	; <UNPREDICTABLE>
   43b08:	blcc	1281e8c <ASN1_generate_nconf@plt+0x12678ec>
   43b0c:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
   43b10:	ldmdavs	r0, {r0, r1, r3, r4, r6, fp, sp, lr}
   43b14:	orreq	lr, r3, #5120	; 0x1400
   43b18:	strbvc	pc, [r0, #1285]	; 0x505	; <UNPREDICTABLE>
   43b1c:	adcvc	pc, r4, r3, asr #17
   43b20:	ldrdcs	pc, [r0], -r9
   43b24:	tstcs	r4, r3, asr #17	; <UNPREDICTABLE>
   43b28:	svc	0x0044f7d5
   43b2c:	ldrdeq	pc, [r0], -r8
   43b30:	svc	0x0040f7d5
   43b34:			; <UNDEFINED> instruction: 0xf7d44620
   43b38:	ldrtmi	lr, [r0], -r2, lsr #30
   43b3c:	svc	0x001ef7d4
   43b40:	addsmi	r9, sp, #12, 22	; 0x3000
   43b44:	svcge	0x004bf47f
   43b48:	blpl	381ecc <ASN1_generate_nconf@plt+0x36792c>
   43b4c:			; <UNDEFINED> instruction: 0xf8df260c
   43b50:	ldrbtmi	r0, [sp], #-2828	; 0xfffff4f4
   43b54:	blmi	281ed8 <ASN1_generate_nconf@plt+0x267938>
   43b58:			; <UNDEFINED> instruction: 0xf8df4478
   43b5c:	stmdavs	sl!, {r3, r8, r9, fp, ip}^
   43b60:	mrc	4, 0, r4, cr9, cr12, {3}
   43b64:	ldrbtmi	r3, [r9], #-2704	; 0xfffff570
   43b68:	andeq	pc, r2, #6144	; 0x1800
   43b6c:	beq	ffe81ef0 <ASN1_generate_nconf@plt+0xffe67950>
   43b70:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   43b74:	eorcs	pc, ip, #13762560	; 0xd20000
   43b78:			; <UNDEFINED> instruction: 0xf9c0f7fc
   43b7c:			; <UNDEFINED> instruction: 0x1700f8d4
   43b80:			; <UNDEFINED> instruction: 0xf0082000
   43b84:			; <UNDEFINED> instruction: 0xf8dff987
   43b88:	bls	2ca720 <ASN1_generate_nconf@plt+0x2b0180>
   43b8c:	mrc	4, 0, r4, cr10, cr9, {3}
   43b90:			; <UNDEFINED> instruction: 0xf7fb0a10
   43b94:			; <UNDEFINED> instruction: 0xf8d6fdc1
   43b98:	strmi	r1, [r4], -r0, lsl #14
   43b9c:			; <UNDEFINED> instruction: 0xf0082001
   43ba0:	andcs	pc, r0, r9, ror r9	; <UNPREDICTABLE>
   43ba4:	blhi	107f66c <ASN1_generate_nconf@plt+0x10650cc>
   43ba8:	ldcl	7, cr15, [sl, #-848]	; 0xfffffcb0
   43bac:	ldrcc	pc, [r8, #2261]	; 0x8d5
   43bb0:	ldrdeq	pc, [r0], -sl
   43bb4:			; <UNDEFINED> instruction: 0xf0402b00
   43bb8:			; <UNDEFINED> instruction: 0xf8df82ec
   43bbc:	ldrbtmi	r1, [r9], #-2740	; 0xfffff54c
   43bc0:			; <UNDEFINED> instruction: 0x260c9f13
   43bc4:	bpl	feb81f48 <ASN1_generate_nconf@plt+0xfeb679a8>
   43bc8:	ldmdavs	fp!, {r1, r5, r9, sl, lr}^
   43bcc:	cfstrs	mvf4, [sp, #500]	; 0x1f4
   43bd0:	blx	1e67da <ASN1_generate_nconf@plt+0x1cc23a>
   43bd4:			; <UNDEFINED> instruction: 0xf8d35303
   43bd8:			; <UNDEFINED> instruction: 0xf7d2322c
   43bdc:	cdp	14, 0, cr14, cr7, cr0, {1}
   43be0:	ldmdavs	fp!, {r4, r7, r9, fp, lr}^
   43be4:	cdp	12, 11, cr2, cr8, cr1, {0}
   43be8:	bls	5deb8c <ASN1_generate_nconf@plt+0x5c45ec>
   43bec:	biceq	lr, r3, #2048	; 0x800
   43bf0:	blvc	27f610 <ASN1_generate_nconf@plt+0x265070>
   43bf4:	blvc	7f208 <ASN1_generate_nconf@plt+0x64c68>
   43bf8:	mrcge	7, 6, APSR_nzcv, cr7, cr15, {1}
   43bfc:	bcs	1e81f80 <ASN1_generate_nconf@plt+0x1e679e0>
   43c00:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   43c04:	subsvs	r3, r3, r1, lsl #6
   43c08:			; <UNDEFINED> instruction: 0xf63f2b17
   43c0c:	bls	5af74c <ASN1_generate_nconf@plt+0x5951ac>
   43c10:	orreq	lr, r3, #2048	; 0x800
   43c14:	blcc	16a46c <ASN1_generate_nconf@plt+0x14fecc>
   43c18:	cmpeq	r4, r2, lsl #2	; <UNPREDICTABLE>
   43c1c:			; <UNDEFINED> instruction: 0xf8432200
   43c20:	addsmi	r2, r9, #4, 30
   43c24:			; <UNDEFINED> instruction: 0xf8dfd1fb
   43c28:	andscs	r3, r8, #84, 20	; 0x54000
   43c2c:	subsvs	r4, sl, fp, ror r4
   43c30:			; <UNDEFINED> instruction: 0xf8dfe6bb
   43c34:	tstcs	r0, ip, asr #20
   43c38:	ldrdls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   43c3c:	movwls	r4, #33915	; 0x847b
   43c40:	bcc	1081fc4 <ASN1_generate_nconf@plt+0x1067a24>
   43c44:	ldrbtmi	r9, [fp], #-3594	; 0xfffff1f6
   43c48:	movwls	r6, #57425	; 0xe051
   43c4c:	and	r4, r8, fp, lsl #12
   43c50:	bcs	d81fd4 <ASN1_generate_nconf@plt+0xd67a34>
   43c54:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   43c58:	subsvs	r3, r3, r1, lsl #6
   43c5c:			; <UNDEFINED> instruction: 0xf63f2b01
   43c60:	bls	42e2f4 <ASN1_generate_nconf@plt+0x413d54>
   43c64:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   43c68:			; <UNDEFINED> instruction: 0xf8cb2200
   43c6c:	blcs	4bc74 <ASN1_generate_nconf@plt+0x316d4>
   43c70:	svcls	0x0008d0ee
   43c74:	ldmdavs	ip!, {r0, r2, r4, r5, r9, sl, lr}^
   43c78:	ldcl	7, cr15, [lr], #-848	; 0xfffffcb0
   43c7c:	bl	19de70 <ASN1_generate_nconf@plt+0x1838d0>
   43c80:	bl	184e98 <ASN1_generate_nconf@plt+0x16a8f8>
   43c84:			; <UNDEFINED> instruction: 0xf8c40283
   43c88:			; <UNDEFINED> instruction: 0xf8d20104
   43c8c:	bcs	4c0a4 <ASN1_generate_nconf@plt+0x31b04>
   43c90:	subshi	pc, r1, #0
   43c94:	tstcs	r0, lr, lsl #20
   43c98:	movwne	lr, #15106	; 0x3b02
   43c9c:	movteq	pc, #35027	; 0x88d3	; <UNPREDICTABLE>
   43ca0:	ldm	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43ca4:	stmdacs	r0, {r2, r9, sl, lr}
   43ca8:	rsbshi	pc, fp, #0
   43cac:	stm	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43cb0:	vsub.i8	d18, d0, d0
   43cb4:			; <UNDEFINED> instruction: 0x46598276
   43cb8:			; <UNDEFINED> instruction: 0xf7d54620
   43cbc:	stmdacs	r0, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   43cc0:	rsbhi	pc, pc, #64, 6
   43cc4:			; <UNDEFINED> instruction: 0xf7d44620
   43cc8:	ldmdavs	r8!, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}^
   43ccc:	ldrdmi	pc, [r0], -fp
   43cd0:	ldrmi	r2, [sl], -r0, lsl #6
   43cd4:	bl	195540 <ASN1_generate_nconf@plt+0x17afa0>
   43cd8:			; <UNDEFINED> instruction: 0xf8d00080
   43cdc:	strls	r0, [r0], #-260	; 0xfffffefc
   43ce0:	bl	ff781c34 <ASN1_generate_nconf@plt+0xff767694>
   43ce4:			; <UNDEFINED> instruction: 0xf0002800
   43ce8:			; <UNDEFINED> instruction: 0xf8db8222
   43cec:			; <UNDEFINED> instruction: 0xf5050000
   43cf0:			; <UNDEFINED> instruction: 0xf7d575c0
   43cf4:	blls	37f67c <ASN1_generate_nconf@plt+0x3650dc>
   43cf8:			; <UNDEFINED> instruction: 0xd1bc429d
   43cfc:	stmibvc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   43d00:			; <UNDEFINED> instruction: 0xf8df4634
   43d04:			; <UNDEFINED> instruction: 0xf04f598c
   43d08:	ldrbtmi	r0, [pc], #-2068	; 43d10 <ASN1_generate_nconf@plt+0x29770>
   43d0c:	ldmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   43d10:	bl	1955a0 <ASN1_generate_nconf@plt+0x17b000>
   43d14:	bl	148128 <ASN1_generate_nconf@plt+0x12db88>
   43d18:			; <UNDEFINED> instruction: 0xf8d10383
   43d1c:			; <UNDEFINED> instruction: 0xf8421350
   43d20:			; <UNDEFINED> instruction: 0xf8cd1f20
   43d24:			; <UNDEFINED> instruction: 0xf8d38000
   43d28:	ldmib	r4, {r2, r8}^
   43d2c:			; <UNDEFINED> instruction: 0xf7d43102
   43d30:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   43d34:	andhi	pc, fp, #0
   43d38:			; <UNDEFINED> instruction: 0xf5049b0c
   43d3c:	addsmi	r7, ip, #192, 8	; 0xc0000000
   43d40:	ldmdavs	sl!, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
   43d44:	stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   43d48:	stmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   43d4c:	strne	lr, [r2, #-2821]	; 0xfffff4fb
   43d50:	mrc	4, 0, r4, cr9, cr12, {3}
   43d54:	ldrbtmi	r3, [r8], #-2704	; 0xfffff570
   43d58:	movtcs	pc, #51413	; 0xc8d5	; <UNPREDICTABLE>
   43d5c:	movtne	pc, #18645	; 0x48d5	; <UNPREDICTABLE>
   43d60:			; <UNDEFINED> instruction: 0xf8ccf7fc
   43d64:			; <UNDEFINED> instruction: 0x1700f8d4
   43d68:			; <UNDEFINED> instruction: 0xf0082000
   43d6c:			; <UNDEFINED> instruction: 0xf8dff893
   43d70:	ldrtmi	r1, [r2], -ip, lsr #18
   43d74:	beq	47f5e4 <ASN1_generate_nconf@plt+0x465044>
   43d78:			; <UNDEFINED> instruction: 0xf7fb4479
   43d7c:			; <UNDEFINED> instruction: 0xf8d4fccd
   43d80:	strmi	r1, [r5], -r0, lsl #14
   43d84:			; <UNDEFINED> instruction: 0xf0082001
   43d88:	andcs	pc, r0, r5, lsl #17
   43d8c:	blhi	107f854 <ASN1_generate_nconf@plt+0x10652b4>
   43d90:	stcl	7, cr15, [r6], #-848	; 0xfffffcb0
   43d94:	ldrcc	pc, [r8, #2263]	; 0x8d7
   43d98:	ldrdeq	pc, [r0], -sl
   43d9c:			; <UNDEFINED> instruction: 0xf0002b00
   43da0:			; <UNDEFINED> instruction: 0xf8df81f4
   43da4:	ldrbtmi	r1, [r9], #-2300	; 0xfffff704
   43da8:	blhi	ff3e4 <ASN1_generate_nconf@plt+0xe4e44>
   43dac:			; <UNDEFINED> instruction: 0xf8df462a
   43db0:			; <UNDEFINED> instruction: 0xf8df48f4
   43db4:	ldrbtmi	r7, [ip], #-2292	; 0xfffff70c
   43db8:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   43dbc:	movwne	lr, #15111	; 0x3b07
   43dc0:	movtvc	pc, #18643	; 0x48d3	; <UNPREDICTABLE>
   43dc4:	movtcc	pc, #51411	; 0xc8d3	; <UNPREDICTABLE>
   43dc8:			; <UNDEFINED> instruction: 0xf7d29700
   43dcc:	cdp	13, 0, cr14, cr7, cr8, {1}
   43dd0:	stmdavs	r2!, {r4, r7, r9, fp, ip, lr}^
   43dd4:	msrvs	SPSR_xc, #4, 10	; 0x1000000
   43dd8:	blvc	ffa3f8c0 <ASN1_generate_nconf@plt+0xffa25320>
   43ddc:	movwne	lr, #11011	; 0x2b03
   43de0:	blvs	27f804 <ASN1_generate_nconf@plt+0x265264>
   43de4:	blvs	7f3f8 <ASN1_generate_nconf@plt+0x64e58>
   43de8:	stmiavc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   43dec:	ldrbtmi	r4, [pc], #-1588	; 43df4 <ASN1_generate_nconf@plt+0x29854>
   43df0:	tstcs	r4, #7995392	; 0x7a0000
   43df4:	stmiavs	r3!, {r8, r9, ip, pc}
   43df8:	addeq	lr, r2, r4, lsl #22
   43dfc:	bvs	8de188 <ASN1_generate_nconf@plt+0x8c3be8>
   43e00:	ldrdeq	pc, [r4, -r0]
   43e04:	b	ff181d64 <ASN1_generate_nconf@plt+0xff1677c4>
   43e08:	strmi	r2, [r0], r1, lsl #16
   43e0c:			; <UNDEFINED> instruction: 0x81acf040
   43e10:			; <UNDEFINED> instruction: 0xf5049b0c
   43e14:	addsmi	r7, ip, #192, 8	; 0xc0000000
   43e18:	ldmdavs	sl!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   43e1c:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   43e20:	ldmmi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   43e24:			; <UNDEFINED> instruction: 0xf8df4479
   43e28:	bl	86070 <ASN1_generate_nconf@plt+0x6bad0>
   43e2c:	ldrbtmi	r1, [ip], #-258	; 0xfffffefe
   43e30:	bcc	fe47f69c <ASN1_generate_nconf@plt+0xfe4650fc>
   43e34:			; <UNDEFINED> instruction: 0xf8d14478
   43e38:			; <UNDEFINED> instruction: 0xf8d1234c
   43e3c:			; <UNDEFINED> instruction: 0xf7fc1344
   43e40:			; <UNDEFINED> instruction: 0xf8d4f85d
   43e44:	andcs	r1, r0, r0, lsl #14
   43e48:			; <UNDEFINED> instruction: 0xf824f008
   43e4c:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   43e50:	mrc	6, 0, r4, cr10, cr2, {1}
   43e54:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   43e58:	mrrc2	7, 15, pc, lr, cr11	; <UNPREDICTABLE>
   43e5c:			; <UNDEFINED> instruction: 0x1700f8d4
   43e60:	strbmi	r4, [r0], -r3, lsl #12
   43e64:			; <UNDEFINED> instruction: 0xf008461c
   43e68:	andcs	pc, r0, r5, lsl r8	; <UNPREDICTABLE>
   43e6c:	blhi	107f934 <ASN1_generate_nconf@plt+0x1065394>
   43e70:	bl	ffe01dc8 <ASN1_generate_nconf@plt+0xffde7828>
   43e74:	ldrcc	pc, [r8, #2263]	; 0x8d7
   43e78:	ldrdeq	pc, [r0], -sl
   43e7c:			; <UNDEFINED> instruction: 0xf0402b00
   43e80:			; <UNDEFINED> instruction: 0xf8df818c
   43e84:	ldrbtmi	r1, [r9], #-2108	; 0xfffff7c4
   43e88:	ldmdavc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   43e8c:	stc	6, cr4, [sp, #136]	; 0x88
   43e90:	ldrbtmi	r8, [pc], #-2818	; 43e98 <ASN1_generate_nconf@plt+0x298f8>
   43e94:	ldmdagt	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   43e98:	ldrbtmi	r6, [ip], #2171	; 0x87b
   43e9c:	movwne	lr, #15116	; 0x3b0c
   43ea0:	movtgt	pc, #18643	; 0x48d3	; <UNPREDICTABLE>
   43ea4:	movtcc	pc, #51411	; 0xc8d3	; <UNPREDICTABLE>
   43ea8:	andgt	pc, r0, sp, asr #17
   43eac:	ldc	7, cr15, [r6], #840	; 0x348
   43eb0:	bmi	fe47f6d4 <ASN1_generate_nconf@plt+0xfe465134>
   43eb4:			; <UNDEFINED> instruction: 0xf507687a
   43eb8:	cdp	3, 11, cr6, cr8, cr3, {3}
   43ebc:	bl	122e60 <ASN1_generate_nconf@plt+0x1088c0>
   43ec0:	cdp	3, 8, cr1, cr7, cr2, {0}
   43ec4:	vstr	d6, [r3, #32]
   43ec8:	vstrcs	d6, [r1, #-8]
   43ecc:	mcrge	7, 6, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   43ed0:	ubfxne	pc, pc, #17, #25
   43ed4:	strmi	r2, [r4], -r0
   43ed8:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}^
   43edc:	subvs	r1, sl, sl, asr ip
   43ee0:	and	r4, r4, r1, lsl r6
   43ee4:			; <UNDEFINED> instruction: 0xf840980f
   43ee8:	tstcc	r1, r1, lsr #32
   43eec:	stmdbcs	r1, {r0, sp}
   43ef0:	bcs	fa6d8 <ASN1_generate_nconf@plt+0xe0138>
   43ef4:	movweq	pc, #4547	; 0x11c3	; <UNPREDICTABLE>
   43ef8:	movwcs	fp, #3976	; 0xf88
   43efc:	stmdacs	r0, {r0, r1, r4, sl, lr}
   43f00:	mcrge	4, 5, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   43f04:			; <UNDEFINED> instruction: 0x27c8f8df
   43f08:	subsvs	r4, r3, sl, ror r4
   43f0c:			; <UNDEFINED> instruction: 0xf8dfe6a0
   43f10:			; <UNDEFINED> instruction: 0xf8da17c4
   43f14:	ldrbtmi	r0, [r9], #-0
   43f18:	stc	7, cr15, [r0], {210}	; 0xd2
   43f1c:	ldrdeq	pc, [r0], -sl
   43f20:	b	fea81e80 <ASN1_generate_nconf@plt+0xfea678e0>
   43f24:			; <UNDEFINED> instruction: 0xf8dfe4cf
   43f28:			; <UNDEFINED> instruction: 0x200c27b0
   43f2c:	ldrbtmi	r6, [sl], #-2153	; 0xfffff797
   43f30:	sbfxmi	pc, pc, #17, #9
   43f34:	bcc	fe47f7a0 <ASN1_generate_nconf@plt+0xfe465200>
   43f38:	andcs	pc, r1, #0, 22
   43f3c:	sbfxne	pc, pc, #17, #1
   43f40:	sbfxeq	pc, pc, #17, #1
   43f44:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   43f48:			; <UNDEFINED> instruction: 0xf8d24478
   43f4c:			; <UNDEFINED> instruction: 0xf7fb222c
   43f50:			; <UNDEFINED> instruction: 0xf8d4ffd5
   43f54:	andcs	r1, r0, r0, lsl #14
   43f58:			; <UNDEFINED> instruction: 0xff9cf007
   43f5c:			; <UNDEFINED> instruction: 0x1788f8df
   43f60:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
   43f64:	beq	47f7d4 <ASN1_generate_nconf@plt+0x465234>
   43f68:	blx	ff601f5e <ASN1_generate_nconf@plt+0xff5e79be>
   43f6c:			; <UNDEFINED> instruction: 0x1700f8d4
   43f70:	andcs	r4, r1, r7, lsl #12
   43f74:			; <UNDEFINED> instruction: 0xff8ef007
   43f78:	cdp	0, 11, cr2, cr0, cr0, {0}
   43f7c:			; <UNDEFINED> instruction: 0xf7d48b40
   43f80:			; <UNDEFINED> instruction: 0xf8d5eb70
   43f84:			; <UNDEFINED> instruction: 0xf8da3598
   43f88:	blcs	43f90 <ASN1_generate_nconf@plt+0x299f0>
   43f8c:	sbchi	pc, r7, r0
   43f90:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
   43f94:	cfstrs	mvf4, [sp, #484]	; 0x1e4
   43f98:			; <UNDEFINED> instruction: 0xf04f8b00
   43f9c:			; <UNDEFINED> instruction: 0xf8df0c0c
   43fa0:			; <UNDEFINED> instruction: 0x463a4750
   43fa4:			; <UNDEFINED> instruction: 0x574cf8df
   43fa8:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   43fac:	blx	35e142 <ASN1_generate_nconf@plt+0x343ba2>
   43fb0:			; <UNDEFINED> instruction: 0xf8d35303
   43fb4:			; <UNDEFINED> instruction: 0xf7d2322c
   43fb8:	mcr	12, 0, lr, cr7, cr2, {1}
   43fbc:	stmdavs	r2!, {r4, r7, r9, fp, ip, sp, lr}^
   43fc0:	movtvs	pc, #5380	; 0x1504	; <UNPREDICTABLE>
   43fc4:	blvc	ffa3faac <ASN1_generate_nconf@plt+0xffa2550c>
   43fc8:	movwne	lr, #11011	; 0x2b03
   43fcc:	blvs	27f9f0 <ASN1_generate_nconf@plt+0x265450>
   43fd0:	blvs	7f5e4 <ASN1_generate_nconf@plt+0x65044>
   43fd4:			; <UNDEFINED> instruction: 0x5720f8df
   43fd8:	stcls	6, cr4, [sl], {179}	; 0xb3
   43fdc:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   43fe0:	stmiavs	r6!, {r2, r4, r9, sp}^
   43fe4:	stmiavs	r1!, {sp}
   43fe8:	vstmiaeq	r3, {d14-d15}
   43fec:			; <UNDEFINED> instruction: 0xf8dc4633
   43ff0:			; <UNDEFINED> instruction: 0xf8cdc04c
   43ff4:	stmibvs	r6!, {r2, lr, pc}^
   43ff8:			; <UNDEFINED> instruction: 0xf7d29600
   43ffc:	stmdacs	r1, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   44000:	cmnle	sl, r0, lsl #13
   44004:			; <UNDEFINED> instruction: 0xf5049b0c
   44008:	addsmi	r7, ip, #192, 8	; 0xc0000000
   4400c:			; <UNDEFINED> instruction: 0xf8dfd1e7
   44010:	andcs	r2, ip, ip, ror #13
   44014:	ldrbmi	r6, [lr], -r9, ror #16
   44018:			; <UNDEFINED> instruction: 0xf8df447a
   4401c:	cfmsub32	mvax7, mvfx11, mvfx9, mvfx4
   44020:	blx	52a6a <ASN1_generate_nconf@plt+0x384ca>
   44024:			; <UNDEFINED> instruction: 0xf8df2201
   44028:			; <UNDEFINED> instruction: 0xf8df16dc
   4402c:	ldrbtmi	r0, [fp], #1756	; 0x6dc
   44030:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   44034:	eorcs	pc, ip, #13762560	; 0xd20000
   44038:			; <UNDEFINED> instruction: 0xff60f7fb
   4403c:			; <UNDEFINED> instruction: 0x1700f8db
   44040:			; <UNDEFINED> instruction: 0xf0072000
   44044:			; <UNDEFINED> instruction: 0xf8dfff27
   44048:	bls	2c9b60 <ASN1_generate_nconf@plt+0x2af5c0>
   4404c:	mrc	4, 0, r4, cr10, cr9, {3}
   44050:			; <UNDEFINED> instruction: 0xf7fb0a10
   44054:			; <UNDEFINED> instruction: 0xf8dbfb61
   44058:	strmi	r1, [r4], -r0, lsl #14
   4405c:			; <UNDEFINED> instruction: 0xf0074640
   44060:	andcs	pc, r0, r9, lsl pc	; <UNPREDICTABLE>
   44064:	blhi	107fb2c <ASN1_generate_nconf@plt+0x106558c>
   44068:	b	fff01fc0 <ASN1_generate_nconf@plt+0xffee7a20>
   4406c:	ldrcc	pc, [r8, #2261]	; 0x8d5
   44070:	ldrdeq	pc, [r0], -sl
   44074:	cmple	r6, r0, lsl #22
   44078:			; <UNDEFINED> instruction: 0x1694f8df
   4407c:			; <UNDEFINED> instruction: 0xf8df4479
   44080:			; <UNDEFINED> instruction: 0xf04f3694
   44084:	ldmdavs	r5!, {r2, r3, sl, fp}^
   44088:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
   4408c:	blhi	7f6c8 <ASN1_generate_nconf@plt+0x65128>
   44090:	movwcc	pc, #23308	; 0x5b0c	; <UNPREDICTABLE>
   44094:	eorcc	pc, ip, #13828096	; 0xd30000
   44098:	bl	ff081fe8 <ASN1_generate_nconf@plt+0xff067a48>
   4409c:	bmi	fe47f8c0 <ASN1_generate_nconf@plt+0xfe465320>
   440a0:	mrc	8, 5, r6, cr8, cr3, {3}
   440a4:	bls	4e3048 <ASN1_generate_nconf@plt+0x4c8aa8>
   440a8:	movwne	lr, #15106	; 0x3b02
   440ac:	blvs	27fad0 <ASN1_generate_nconf@plt+0x265530>
   440b0:	blvs	ff6c4 <ASN1_generate_nconf@plt+0xe5124>
   440b4:			; <UNDEFINED> instruction: 0xf73f2f01
   440b8:			; <UNDEFINED> instruction: 0xf8dfac06
   440bc:	andcs	r1, r0, ip, asr r6
   440c0:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   440c4:	mrrcne	8, 4, r6, sl, cr11
   440c8:	ldrmi	r6, [r1], -sl, asr #32
   440cc:	ldmdals	r3, {r2, sp, lr, pc}
   440d0:	eormi	pc, r1, r0, asr #16
   440d4:	andcs	r3, r1, r1, lsl #2
   440d8:	ldmible	r8!, {r0, r2, r4, r8, fp, sp}^
   440dc:			; <UNDEFINED> instruction: 0xf1c32a16
   440e0:	svclt	0x00880315
   440e4:	ldrmi	r2, [r3], #-768	; 0xfffffd00
   440e8:			; <UNDEFINED> instruction: 0xf43f2800
   440ec:			; <UNDEFINED> instruction: 0xf8dfabec
   440f0:	ldrbtmi	r2, [sl], #-1580	; 0xfffff9d4
   440f4:			; <UNDEFINED> instruction: 0xf7ff6053
   440f8:			; <UNDEFINED> instruction: 0xf8dfbbe6
   440fc:	ldrbmi	r1, [lr], -r4, lsr #12
   44100:	ldrdeq	pc, [r0], -sl
   44104:			; <UNDEFINED> instruction: 0xf7d24479
   44108:			; <UNDEFINED> instruction: 0xf8daeb8a
   4410c:			; <UNDEFINED> instruction: 0xf7d60000
   44110:	stmdavs	fp!, {r1, r4, r5, r7, r8, fp, sp, lr, pc}^
   44114:	andcs	r9, r0, #311296	; 0x4c000
   44118:	eorcs	pc, r3, r1, asr #16
   4411c:			; <UNDEFINED> instruction: 0xf8dfe7ca
   44120:	ldrbtmi	r1, [r9], #-1540	; 0xfffff9fc
   44124:			; <UNDEFINED> instruction: 0xf8dfe737
   44128:	ldrbtmi	r1, [r9], #-1536	; 0xfffffa00
   4412c:			; <UNDEFINED> instruction: 0xf8dbe7a7
   44130:			; <UNDEFINED> instruction: 0xf7d50000
   44134:			; <UNDEFINED> instruction: 0xf8dfec40
   44138:			; <UNDEFINED> instruction: 0xf8da15f4
   4413c:	ldrbtmi	r0, [r9], #-0
   44140:	bl	1b82090 <ASN1_generate_nconf@plt+0x1b67af0>
   44144:	ldrdeq	pc, [r0], -sl
   44148:	ldmib	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4414c:			; <UNDEFINED> instruction: 0xf8dfe580
   44150:	strcs	r1, [r1, #-1504]	; 0xfffffa20
   44154:	ldrdeq	pc, [r0], -sl
   44158:			; <UNDEFINED> instruction: 0xf7d24479
   4415c:			; <UNDEFINED> instruction: 0xf8daeb60
   44160:			; <UNDEFINED> instruction: 0xf7d60000
   44164:	ldrt	lr, [pc], -r8, lsl #19
   44168:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   4416c:	ldrdeq	pc, [r0], -sl
   44170:			; <UNDEFINED> instruction: 0xf7d24479
   44174:			; <UNDEFINED> instruction: 0xf8daeb54
   44178:			; <UNDEFINED> instruction: 0xf7d60000
   4417c:	ldmdavs	fp!, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
   44180:	andcs	r9, r0, #245760	; 0x3c000
   44184:	eorcs	pc, r3, r1, asr #16
   44188:			; <UNDEFINED> instruction: 0xf8dfe69f
   4418c:	ldrbtmi	r1, [r9], #-1452	; 0xfffffa54
   44190:			; <UNDEFINED> instruction: 0xf8dfe60a
   44194:	ldrbtmi	r1, [r9], #-1448	; 0xfffffa58
   44198:			; <UNDEFINED> instruction: 0xf8dfe512
   4419c:	ldrbtmi	r1, [r9], #-1444	; 0xfffffa5c
   441a0:			; <UNDEFINED> instruction: 0x4620e672
   441a4:	bl	ffb020fc <ASN1_generate_nconf@plt+0xffae7b5c>
   441a8:			; <UNDEFINED> instruction: 0xf8dfe7c5
   441ac:			; <UNDEFINED> instruction: 0xf8da1598
   441b0:	ldrbtmi	r0, [r9], #-0
   441b4:	bl	d02104 <ASN1_generate_nconf@plt+0xce7b64>
   441b8:	ldrdeq	pc, [r0], -sl
   441bc:	ldmdb	sl, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   441c0:			; <UNDEFINED> instruction: 0xf8dfe51c
   441c4:			; <UNDEFINED> instruction: 0xf8da1584
   441c8:	ldrbtmi	r0, [r9], #-0
   441cc:	bl	a0211c <ASN1_generate_nconf@plt+0x9e7b7c>
   441d0:	ldrdeq	pc, [r0], -sl
   441d4:	stmdb	lr, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   441d8:			; <UNDEFINED> instruction: 0xf8dfe510
   441dc:			; <UNDEFINED> instruction: 0xf8da1570
   441e0:	ldrbtmi	r0, [r9], #-0
   441e4:	bl	702134 <ASN1_generate_nconf@plt+0x6e7b94>
   441e8:	ldrdeq	pc, [r0], -sl
   441ec:	stmdb	r2, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   441f0:			; <UNDEFINED> instruction: 0xf8cbe504
   441f4:			; <UNDEFINED> instruction: 0xf7d40000
   441f8:	strmi	lr, [r4], -r2, ror #28
   441fc:	ldcl	7, cr15, [r2, #848]	; 0x350
   44200:	rsble	r4, pc, r0, lsr #5
   44204:	mrc	7, 2, APSR_nzcv, cr10, cr4, {6}
   44208:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4420c:			; <UNDEFINED> instruction: 0x4601d15e
   44210:	sbcvc	pc, ip, pc, asr #8
   44214:	ldcl	7, cr15, [lr, #852]!	; 0x354
   44218:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   4421c:			; <UNDEFINED> instruction: 0xf7d2d04a
   44220:	stmdacs	r0, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   44224:			; <UNDEFINED> instruction: 0xf8dfd046
   44228:			; <UNDEFINED> instruction: 0xf04f1528
   4422c:			; <UNDEFINED> instruction: 0xf8df0c0c
   44230:	vrshl.s8	d16, d20, d1
   44234:	ldrbtmi	r0, [r9], #-769	; 0xfffffcff
   44238:	ldrbtmi	r9, [r8], #-1537	; 0xfffff9ff
   4423c:	stmdavs	ip, {r1, r2, r9, sp}^
   44240:	bicvc	pc, ip, pc, asr #8
   44244:	streq	pc, [r4], #-2828	; 0xfffff4f4
   44248:			; <UNDEFINED> instruction: 0xf8d44638
   4424c:	strls	r4, [r0], #-552	; 0xfffffdd8
   44250:	svc	0x00c8f7d5
   44254:			; <UNDEFINED> instruction: 0x4659b370
   44258:			; <UNDEFINED> instruction: 0xf7d24638
   4425c:	movtlt	lr, #35576	; 0x8af8
   44260:			; <UNDEFINED> instruction: 0xf8db4631
   44264:			; <UNDEFINED> instruction: 0xf7d20000
   44268:	strmi	lr, [r4], -r2, lsr #30
   4426c:	ldrdeq	pc, [r0], -fp
   44270:	bl	fe8821cc <ASN1_generate_nconf@plt+0xfe867c2c>
   44274:			; <UNDEFINED> instruction: 0xf8cb4638
   44278:			; <UNDEFINED> instruction: 0xf7d46000
   4427c:			; <UNDEFINED> instruction: 0x2c00eb80
   44280:	blge	ff2c1484 <ASN1_generate_nconf@plt+0xff2a6ee4>
   44284:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   44288:	ldrdeq	pc, [r0], -sl
   4428c:			; <UNDEFINED> instruction: 0xf7d24479
   44290:			; <UNDEFINED> instruction: 0xf8daeac6
   44294:			; <UNDEFINED> instruction: 0xf7d60000
   44298:	strt	lr, [pc], #2286	; 442a0 <ASN1_generate_nconf@plt+0x29d00>
   4429c:	bne	47fb04 <ASN1_generate_nconf@plt+0x465564>
   442a0:	ldrdeq	pc, [r0], -sl
   442a4:	b	fef021f4 <ASN1_generate_nconf@plt+0xfeee7c54>
   442a8:	ldrdeq	pc, [r0], -sl
   442ac:	stmia	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   442b0:	bllt	fe8822b4 <ASN1_generate_nconf@plt+0xfe867d14>
   442b4:	strtne	pc, [r4], #2271	; 0x8df
   442b8:	ldrdeq	pc, [r0], -sl
   442bc:			; <UNDEFINED> instruction: 0xf7d24479
   442c0:			; <UNDEFINED> instruction: 0xf8daeaae
   442c4:			; <UNDEFINED> instruction: 0xf7d60000
   442c8:	ldr	lr, [r7], #2262	; 0x8d6
   442cc:	ldrne	pc, [r0], #2271	; 0x8df
   442d0:	ldrdeq	pc, [r0], -sl
   442d4:			; <UNDEFINED> instruction: 0xf7d24479
   442d8:			; <UNDEFINED> instruction: 0xf8daeaa2
   442dc:			; <UNDEFINED> instruction: 0xf7d60000
   442e0:	ldrt	lr, [r1], #-2250	; 0xfffff736
   442e4:	bcs	1c7af4 <ASN1_generate_nconf@plt+0x1ad554>
   442e8:	vaddw.u8	<illegal reg q14.5>, q8, d12
   442ec:	bcs	fe790b20 <ASN1_generate_nconf@plt+0xfe776580>
   442f0:	vaddw.u8	<illegal reg q14.5>, q8, d8
   442f4:	blcs	fe744f28 <ASN1_generate_nconf@plt+0xfe72a988>
   442f8:			; <UNDEFINED> instruction: 0xf7d2d184
   442fc:			; <UNDEFINED> instruction: 0xe781ebd4
   44300:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   44304:	stmdalt	r5!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44308:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   4430c:	tstcs	r1, sl, lsr r2
   44310:	ldrbvs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   44314:			; <UNDEFINED> instruction: 0xf7d44478
   44318:			; <UNDEFINED> instruction: 0xf8dfecec
   4431c:	stmdavs	r3!, {r4, r6, sl}
   44320:	ldrbtmi	r2, [r8], #-536	; 0xfffffde8
   44324:			; <UNDEFINED> instruction: 0xf7d42101
   44328:			; <UNDEFINED> instruction: 0xf8ddece4
   4432c:	ldrbtmi	r8, [lr], #-56	; 0xffffffc8
   44330:	blcc	182498 <ASN1_generate_nconf@plt+0x167ef8>
   44334:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}
   44338:			; <UNDEFINED> instruction: 0xf7d42101
   4433c:	blls	33ff34 <ASN1_generate_nconf@plt+0x325994>
   44340:	mvnsle	r4, r3, asr #10
   44344:	andcs	r6, sl, r1, lsr #16
   44348:	svc	0x00aef7d4
   4434c:	strtcs	pc, [r0], #-2271	; 0xfffff721
   44350:	strtvs	pc, [r0], #-2271	; 0xfffff721
   44354:	mufe	f2, f1, f1
   44358:	ldrbtmi	r3, [sl], #-2704	; 0xfffff570
   4435c:	ldrbtmi	r6, [lr], #-2080	; 0xfffff7e0
   44360:	mcr	7, 7, pc, cr8, cr4, {6}	; <UNPREDICTABLE>
   44364:	blls	feb7f9e8 <ASN1_generate_nconf@plt+0xfeb65448>
   44368:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   4436c:	blhi	feb7f9f0 <ASN1_generate_nconf@plt+0xfeb65450>
   44370:	cdp	0, 8, cr14, cr7, cr13, {0}
   44374:			; <UNDEFINED> instruction: 0xf8df6b08
   44378:	tstcs	r1, r0, lsl #8
   4437c:	cfstrs	mvf4, [sp, #488]	; 0x1e8
   44380:			; <UNDEFINED> instruction: 0xf7d46b00
   44384:	strcc	lr, [r1, #-3800]	; 0xfffff128
   44388:			; <UNDEFINED> instruction: 0xf43f45ab
   4438c:	ldc	8, cr10, [r8], #436	; 0x1b4
   44390:	stmdavs	r0!, {r1, r8, r9, fp, ip, sp, lr}
   44394:	blvc	ff2bfe6c <ASN1_generate_nconf@plt+0xff2a58cc>
   44398:	blx	47ff64 <ASN1_generate_nconf@plt+0x4659c4>
   4439c:	stc	12, cr13, [sp, #932]	; 0x3a4
   443a0:	ldrtmi	r7, [r2], -r0, lsl #22
   443a4:			; <UNDEFINED> instruction: 0xf7d42101
   443a8:	strb	lr, [ip, r6, asr #29]!
   443ac:	ldrbtmi	r4, [r9], #-2547	; 0xfffff60d
   443b0:	svclt	0x00f8f7fe
   443b4:			; <UNDEFINED> instruction: 0x260149f2
   443b8:	ldrdeq	pc, [r0], -sl
   443bc:			; <UNDEFINED> instruction: 0xf7d24479
   443c0:			; <UNDEFINED> instruction: 0xf8daea2e
   443c4:			; <UNDEFINED> instruction: 0xf7d60000
   443c8:	stmdavs	sl!, {r1, r2, r4, r6, fp, sp, lr, pc}^
   443cc:	ldmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   443d0:			; <UNDEFINED> instruction: 0xf8da49ec
   443d4:	ldrbtmi	r0, [r9], #-0
   443d8:			; <UNDEFINED> instruction: 0xf7d29e08
   443dc:			; <UNDEFINED> instruction: 0xf8daea20
   443e0:			; <UNDEFINED> instruction: 0xf7d60000
   443e4:	stmdavs	fp!, {r3, r6, fp, sp, lr, pc}^
   443e8:	andcs	r9, r0, #16, 18	; 0x40000
   443ec:	eorcs	pc, r3, r1, asr #16
   443f0:	svclt	0x0071f7fd
   443f4:	ldrbtmi	r4, [r9], #-2532	; 0xfffff61c
   443f8:	mcrlt	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   443fc:	ldrbtmi	r4, [r9], #-2531	; 0xfffff61d
   44400:	svclt	0x0051f7fd
   44404:			; <UNDEFINED> instruction: 0xf04f49e2
   44408:			; <UNDEFINED> instruction: 0xf8da0801
   4440c:	ldrbtmi	r0, [r9], #-0
   44410:	b	182360 <ASN1_generate_nconf@plt+0x167dc0>
   44414:	ldrdeq	pc, [r0], -sl
   44418:	stmda	ip!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4441c:	mcrlt	7, 7, pc, cr13, cr13, {7}	; <UNPREDICTABLE>
   44420:			; <UNDEFINED> instruction: 0xf8da49dc
   44424:	ldrbtmi	r0, [r9], #-0
   44428:	ldmib	r8!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4442c:	ldrdeq	pc, [r0], -sl
   44430:	stmda	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44434:	ldrdcs	r4, [r0, -r8]
   44438:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   4443c:			; <UNDEFINED> instruction: 0xf8439b18
   44440:			; <UNDEFINED> instruction: 0xf7ff1022
   44444:	ldmibmi	r5, {r0, r3, r4, r5, r8, fp, ip, sp, pc}^
   44448:			; <UNDEFINED> instruction: 0xf7ff4479
   4444c:	ldmibmi	r4, {r0, r1, r2, r4, r5, r7, fp, ip, sp, pc}^
   44450:			; <UNDEFINED> instruction: 0xf7ff4479
   44454:	ldmibmi	r3, {r1, r2, r4, r8, fp, ip, sp, pc}^
   44458:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
   4445c:			; <UNDEFINED> instruction: 0xf8da4479
   44460:			; <UNDEFINED> instruction: 0xf7d20000
   44464:			; <UNDEFINED> instruction: 0xf8dae9dc
   44468:			; <UNDEFINED> instruction: 0xf7d60000
   4446c:	andcs	lr, r1, r4, lsl #16
   44470:	mrc	7, 7, APSR_nzcv, cr0, cr5, {6}
   44474:			; <UNDEFINED> instruction: 0xf8dd49cc
   44478:	ldrbtmi	sl, [r9], #-32	; 0xffffffe0
   4447c:			; <UNDEFINED> instruction: 0xf8dfe7ef
   44480:	ldrbtmi	fp, [fp], #812	; 0x32c
   44484:	stcllt	7, cr15, [fp, #-1012]	; 0xfffffc0c
   44488:	ldrbtmi	r4, [ip], #-3273	; 0xfffff337
   4448c:	stmdacs	r0, {r5, r7, fp, sp, lr}
   44490:	cfstrdge	mvd15, [sp, #244]!	; 0xf4
   44494:	stmdb	sl!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44498:			; <UNDEFINED> instruction: 0xf7d24ec6
   4449c:	mrc	13, 0, lr, cr8, cr8, {5}
   444a0:	vstrmi	s3, [r5, #64]	; 0x40
   444a4:	cfstrs	mvf4, [r4, #504]	; 0x1f8
   444a8:	ldrbtmi	r8, [sp], #-2561	; 0xfffff5ff
   444ac:	stmdavs	fp!, {r3, r5, r6, r7, r8, sl, sp, lr}
   444b0:	bcs	47fd1c <ASN1_generate_nconf@plt+0x46577c>
   444b4:			; <UNDEFINED> instruction: 0xf8536de8
   444b8:			; <UNDEFINED> instruction: 0xf7fb1021
   444bc:			; <UNDEFINED> instruction: 0xf8d6fce5
   444c0:	andcs	r1, r0, r0, lsl #14
   444c4:			; <UNDEFINED> instruction: 0xf0074cbd
   444c8:	ldmibmi	sp!, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   444cc:	ldrbtmi	r9, [ip], #-2570	; 0xfffff5f6
   444d0:	mrc	4, 0, r4, cr10, cr9, {3}
   444d4:			; <UNDEFINED> instruction: 0xf7fb0a10
   444d8:			; <UNDEFINED> instruction: 0xf8d6f91f
   444dc:	strmi	r1, [r2], -r0, lsl #14
   444e0:	andsls	r2, r6, #1
   444e4:	ldc2l	0, cr15, [r6], {7}
   444e8:	stc	0, cr2, [sp]
   444ec:			; <UNDEFINED> instruction: 0xf7d40b08
   444f0:	stmdavs	r1!, {r3, r4, r5, r7, fp, sp, lr, pc}^
   444f4:	bls	5cc554 <ASN1_generate_nconf@plt+0x5b1fb4>
   444f8:	bleq	27fb74 <ASN1_generate_nconf@plt+0x2655d4>
   444fc:	ldc2	7, cr15, [r4, #-1004]!	; 0xfffffc14
   44500:	blls	31e68c <ASN1_generate_nconf@plt+0x3040ec>
   44504:	rsbvs	r3, r1, r1, lsl #2
   44508:	bicsle	r4, r0, #-1879048183	; 0x90000009
   4450c:	stclt	7, cr15, [pc, #1012]!	; 44908 <ASN1_generate_nconf@plt+0x2a368>
   44510:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
   44514:			; <UNDEFINED> instruction: 0xf8da49ab
   44518:	ldrbtmi	r0, [r9], #-0
   4451c:	ldmdb	lr!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44520:			; <UNDEFINED> instruction: 0xf7d52001
   44524:	mrc	14, 0, lr, cr8, cr8, {4}
   44528:			; <UNDEFINED> instruction: 0xf7d20a10
   4452c:	addeq	lr, r3, #32, 24	; 0x2000
   44530:	orrshi	pc, r0, r0, asr #2
   44534:	stmdavs	r1!, {r2, r5, r7, r8, r9, fp, lr}
   44538:			; <UNDEFINED> instruction: 0xf103447b
   4453c:	addsmi	r0, r1, #220, 4	; 0xc000000d
   44540:	cmnhi	pc, r0	; <UNPREDICTABLE>
   44544:	addlt	pc, r4, #14614528	; 0xdf0000
   44548:			; <UNDEFINED> instruction: 0xf7fd44fb
   4454c:	blls	2738f4 <ASN1_generate_nconf@plt+0x259354>
   44550:	blcs	5f4c4 <ASN1_generate_nconf@plt+0x44f24>
   44554:	cfldrdge	mvd15, [r4], #-244	; 0xffffff0c
   44558:	stclt	7, cr15, [fp], {253}	; 0xfd
   4455c:	blvs	fe72b184 <ASN1_generate_nconf@plt+0xfe710be4>
   44560:	rscsle	r2, r4, r0, lsl #22
   44564:	blx	fed2b1a0 <ASN1_generate_nconf@plt+0xfed10c00>
   44568:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
   4456c:	andcs	r4, r0, #152, 22	; 0x26000
   44570:	subsvs	r4, sl, fp, ror r4
   44574:			; <UNDEFINED> instruction: 0xf47d2e00
   44578:			; <UNDEFINED> instruction: 0xf7fdab96
   4457c:	svcmi	0x0095bbf1
   44580:	ldmibmi	r5, {r9, sl, sp}
   44584:			; <UNDEFINED> instruction: 0xf8da447f
   44588:	ldrbtmi	r0, [r9], #-0
   4458c:			; <UNDEFINED> instruction: 0xf7d26d7a
   44590:	blmi	fe4feab0 <ASN1_generate_nconf@plt+0xfe4e4510>
   44594:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
   44598:	blls	39c718 <ASN1_generate_nconf@plt+0x382178>
   4459c:	blcs	5d9fc <ASN1_generate_nconf@plt+0x4345c>
   445a0:	teqhi	pc, r0	; <UNPREDICTABLE>
   445a4:	vldrvs	d25, [fp, #-32]	; 0xffffffe0
   445a8:			; <UNDEFINED> instruction: 0xf0402b00
   445ac:	blls	264a68 <ASN1_generate_nconf@plt+0x24a4c8>
   445b0:	blcs	5f124 <ASN1_generate_nconf@plt+0x44b84>
   445b4:	bge	ffb016b0 <ASN1_generate_nconf@plt+0xffae7110>
   445b8:	stmibmi	sl, {r0, r3, r7, r8, r9, fp, lr}
   445bc:			; <UNDEFINED> instruction: 0xf8da447b
   445c0:	ldrbtmi	r0, [r9], #-0
   445c4:			; <UNDEFINED> instruction: 0xf7d26b1a
   445c8:	bls	27ea78 <ASN1_generate_nconf@plt+0x2644d8>
   445cc:	sbcsvs	r2, r3, #0, 6
   445d0:	blt	1e025cc <ASN1_generate_nconf@plt+0x1de802c>
   445d4:	bvs	ff72b1fc <ASN1_generate_nconf@plt+0xff710c5c>
   445d8:			; <UNDEFINED> instruction: 0xf47d2b00
   445dc:	blls	26efa8 <ASN1_generate_nconf@plt+0x254a08>
   445e0:	blcs	5f254 <ASN1_generate_nconf@plt+0x44cb4>
   445e4:	teqhi	fp, r0	; <UNPREDICTABLE>
   445e8:	blx	fed2b224 <ASN1_generate_nconf@plt+0xfed10c84>
   445ec:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
   445f0:	blt	ff7025ec <ASN1_generate_nconf@plt+0xff6e804c>
   445f4:	vldrvs	d25, [fp, #-32]	; 0xffffffe0
   445f8:			; <UNDEFINED> instruction: 0xf0002b00
   445fc:	mrc	1, 0, r8, cr10, cr9, {2}
   44600:	blmi	1e9ee48 <ASN1_generate_nconf@plt+0x1e848a8>
   44604:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   44608:	mcrcs	0, 0, r6, cr0, cr10, {2}
   4460c:	stmdbge	r8, {r0, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   44610:	blt	13c260c <ASN1_generate_nconf@plt+0x13a806c>
   44614:	andhi	pc, r0, pc, lsr #7
   44618:	andeq	r0, r0, r0
   4461c:	sbcmi	r8, r3, r0, lsl #16
   44620:	andeq	r0, r0, r0
   44624:	addmi	r4, pc, r0
   44628:	andeq	r3, r4, r6, lsr #1
   4462c:	andeq	r8, r3, r6, lsl #7
   44630:	muleq	r4, r2, r0
   44634:	andeq	r3, r4, lr, rrx
   44638:	andeq	r3, r4, r6, lsr r0
   4463c:	andeq	pc, r1, lr, asr #6
   44640:	andeq	r2, r4, r6, asr #31
   44644:	andeq	r2, r4, lr, lsr #31
   44648:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   4464c:	andeq	r8, r3, r6, ror #4
   44650:	andeq	r2, r4, lr, asr pc
   44654:	andeq	r2, r4, lr, asr #28
   44658:	andeq	r2, r4, sl, lsl #28
   4465c:	andeq	r8, r3, r8, ror #1
   44660:	andeq	ip, r3, r4, asr pc
   44664:	muleq	r1, r2, r8
   44668:	andeq	r3, r1, r6, lsl r3
   4466c:			; <UNDEFINED> instruction: 0xffffae35
   44670:	ldrdeq	lr, [r1], -r6
   44674:	andeq	r8, r3, r4, ror r0
   44678:	andeq	r2, r4, ip, asr sp
   4467c:	andeq	r2, r4, r0, lsr sp
   44680:	andeq	r2, r4, r0, lsr #26
   44684:	strdeq	r7, [r3], -sl
   44688:	andeq	r2, r4, r8, lsl #26
   4468c:	andeq	r2, r4, r2, asr ip
   44690:	andeq	r7, r3, r4, lsr pc
   44694:	andeq	ip, r3, r4, ror #26
   44698:	andeq	r4, r2, lr, lsr #7
   4469c:			; <UNDEFINED> instruction: 0xffffc005
   446a0:	andeq	lr, r1, lr, lsl #10
   446a4:	andeq	r2, r4, r6, lsr #23
   446a8:	andeq	r7, r3, r8, lsl #29
   446ac:	andeq	r2, r4, lr, ror #22
   446b0:	andeq	r7, r3, ip, lsl lr
   446b4:	andeq	ip, r3, r6, lsl #25
   446b8:	andeq	r6, r1, r8, lsl r8
   446bc:			; <UNDEFINED> instruction: 0xffffbfab
   446c0:	andeq	lr, r1, r6, ror r4
   446c4:	andeq	r2, r4, sl, asr #21
   446c8:	andeq	r7, r3, r6, lsr #27
   446cc:	andeq	r2, r4, r4, lsl #21
   446d0:	andeq	r2, r4, r4, asr sl
   446d4:	andeq	lr, r1, r6, ror #27
   446d8:	andeq	r7, r3, r2, lsl sp
   446dc:	andeq	ip, r3, r0, ror fp
   446e0:	andeq	lr, r1, sl, lsr #9
   446e4:			; <UNDEFINED> instruction: 0x000241bc
   446e8:			; <UNDEFINED> instruction: 0xffffbd1b
   446ec:	andeq	lr, r1, ip, ror r2
   446f0:			; <UNDEFINED> instruction: 0x000429b4
   446f4:	muleq	r3, r6, ip
   446f8:	andeq	r2, r4, r0, lsl #19
   446fc:	andeq	r7, r3, r8, lsr #24
   44700:	andeq	ip, r3, r6, lsl #21
   44704:	andeq	lr, r1, r0, asr #7
   44708:	andeq	r6, r1, sl, lsl r6
   4470c:			; <UNDEFINED> instruction: 0xffffbcb1
   44710:	andeq	lr, r1, r0, ror #3
   44714:			; <UNDEFINED> instruction: 0x00037bb6
   44718:	muleq	r4, sl, r8
   4471c:	andeq	r2, r4, sl, ror #16
   44720:	andeq	lr, r1, r4, lsr #16
   44724:	andeq	lr, r1, r2, lsl #2
   44728:	andeq	lr, r1, lr, lsl r1
   4472c:	andeq	lr, r1, lr, lsr #18
   44730:			; <UNDEFINED> instruction: 0x0001ebb4
   44734:	andeq	lr, r1, ip, lsl #18
   44738:	andeq	lr, r1, sl, lsr r1
   4473c:	andeq	lr, r1, sl, ror #1
   44740:	andeq	lr, r1, sl, asr #2
   44744:	muleq	r1, sl, r8
   44748:	andeq	lr, r1, r6, ror #16
   4474c:	andeq	lr, r1, lr, lsr #16
   44750:	andeq	r2, r4, r6, lsr #14
   44754:	andeq	r7, r3, r6, lsl #20
   44758:	andeq	lr, r1, ip, ror #14
   4475c:	andeq	lr, r1, ip, lsl r7
   44760:	andeq	lr, r1, ip, asr #13
   44764:	andeq	lr, r1, r4, ror r4
   44768:	strdeq	sp, [r1], -r2
   4476c:	andeq	lr, r1, r2, lsr #9
   44770:	andeq	lr, r1, r6, lsl #9
   44774:	ldrdeq	sp, [r1], -r6
   44778:	andeq	lr, r1, ip, ror #8
   4477c:	andeq	sp, r1, sl, lsr sp
   44780:	muleq	r1, ip, r4
   44784:	andeq	lr, r1, lr, lsl r5
   44788:	andeq	sp, r1, lr, lsr #27
   4478c:	ldrdeq	sp, [r1], -sl
   44790:			; <UNDEFINED> instruction: 0x0001e4b6
   44794:	andeq	lr, r1, sl, ror #8
   44798:	andeq	r2, r4, r4, lsr #10
   4479c:	andeq	sp, r1, ip, ror #25
   447a0:	andeq	sp, r1, ip, lsl sp
   447a4:			; <UNDEFINED> instruction: 0x0001e3b8
   447a8:	muleq	r1, sl, r3
   447ac:			; <UNDEFINED> instruction: 0xffffa7ab
   447b0:	ldrdeq	r2, [r4], -r2	; <UNPREDICTABLE>
   447b4:	andeq	ip, r3, r0, lsl r6
   447b8:	andeq	r1, r4, r2, asr #14
   447bc:	andeq	r2, r4, lr, lsl #9
   447c0:			; <UNDEFINED> instruction: 0xffffa53d
   447c4:	ldrdeq	lr, [r1], -sl
   447c8:	andeq	lr, r1, r0, ror #31
   447cc:			; <UNDEFINED> instruction: 0xffffa55d
   447d0:	andeq	r2, r4, ip, ror #7
   447d4:	andeq	r1, r4, r8, ror #12
   447d8:	andeq	lr, r1, lr, ror #2
   447dc:	andeq	r2, r4, r6, asr #7
   447e0:	andeq	r1, r4, r0, lsr r6
   447e4:	andeq	lr, r1, r6, lsr r1
   447e8:	andeq	r2, r4, r6, asr r3
   447ec:	vldrvs	d25, [fp, #-32]	; 0xffffffe0
   447f0:			; <UNDEFINED> instruction: 0xf43d2b00
   447f4:	blls	3aed6c <ASN1_generate_nconf@plt+0x3947cc>
   447f8:			; <UNDEFINED> instruction: 0xf683fab3
   447fc:	bcc	48006c <ASN1_generate_nconf@plt+0x465acc>
   44800:	blcs	46de0 <ASN1_generate_nconf@plt+0x2c840>
   44804:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {1}
   44808:	ldmdbmi	r6!, {r0, r2, r4, r5, r8, r9, fp, lr}
   4480c:			; <UNDEFINED> instruction: 0xf8da447b
   44810:	ldrbtmi	r0, [r9], #-0
   44814:			; <UNDEFINED> instruction: 0xf7d26d9a
   44818:	bls	27e828 <ASN1_generate_nconf@plt+0x264288>
   4481c:	ldrbvs	r2, [r3, #-768]	; 0xfffffd00
   44820:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   44824:	bcs	480090 <ASN1_generate_nconf@plt+0x465af0>
   44828:	ldmdavs	r9, {r3, r4, r5, r6, r8, sl, fp, sp, lr}
   4482c:	blx	b82822 <ASN1_generate_nconf@plt+0xb68282>
   44830:			; <UNDEFINED> instruction: 0xf8da492d
   44834:	ldrbtmi	r0, [r9], #-0
   44838:	svc	0x00f0f7d1
   4483c:			; <UNDEFINED> instruction: 0xf7d52001
   44840:			; <UNDEFINED> instruction: 0xf8dfed0a
   44844:	mvnscc	fp, #168	; 0xa8
   44848:	movwcs	r6, #24611	; 0x6023
   4484c:	movwls	r4, #46331	; 0xb4fb
   44850:	bllt	19c284c <ASN1_generate_nconf@plt+0x19a82ac>
   44854:			; <UNDEFINED> instruction: 0xb098f8df
   44858:			; <UNDEFINED> instruction: 0xf7fd44fb
   4485c:	blls	2735e4 <ASN1_generate_nconf@plt+0x259044>
   44860:	blcs	5f6d4 <ASN1_generate_nconf@plt+0x45134>
   44864:	bge	1f81960 <ASN1_generate_nconf@plt+0x1f673c0>
   44868:	blx	fed2b4a4 <ASN1_generate_nconf@plt+0xfed10f04>
   4486c:	cfmsub32	mvax4, mvfx15, mvfx10, mvfx3
   44870:	ldmdbeq	r6!, {r4, r9, fp, ip, sp}^
   44874:			; <UNDEFINED> instruction: 0xf43f2b00
   44878:	blmi	7f0264 <ASN1_generate_nconf@plt+0x7d5cc4>
   4487c:	ldrbtmi	r4, [fp], #-2334	; 0xfffff6e2
   44880:	ldrdeq	pc, [r0], -sl
   44884:	blvs	ff6d5a70 <ASN1_generate_nconf@plt+0xff6bb4d0>
   44888:	svc	0x00c8f7d1
   4488c:	movwcs	r9, #2568	; 0xa08
   44890:			; <UNDEFINED> instruction: 0xe66b6393
   44894:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
   44898:			; <UNDEFINED> instruction: 0xf8da447b
   4489c:	ldrbtmi	r0, [r9], #-0
   448a0:			; <UNDEFINED> instruction: 0xf7d16d1a
   448a4:	bls	28079c <ASN1_generate_nconf@plt+0x2661fc>
   448a8:	ldrbvs	r2, [r3], #768	; 0x300
   448ac:	mrclt	7, 6, APSR_nzcv, cr7, cr12, {7}
   448b0:	bvs	ff72b4d8 <ASN1_generate_nconf@plt+0xff710f38>
   448b4:			; <UNDEFINED> instruction: 0xf47d2b00
   448b8:			; <UNDEFINED> instruction: 0xf7fda903
   448bc:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r8, fp, ip, sp, pc}
   448c0:	bcs	48012c <ASN1_generate_nconf@plt+0x465b8c>
   448c4:	ldmdavs	r9, {r3, r4, r5, r6, r8, r9, fp, sp, lr}
   448c8:	blx	ff8028bc <ASN1_generate_nconf@plt+0xff7e831c>
   448cc:			; <UNDEFINED> instruction: 0xf8da490d
   448d0:	ldrbtmi	r0, [r9], #-0
   448d4:	svc	0x00a2f7d1
   448d8:			; <UNDEFINED> instruction: 0xf7d52001
   448dc:	svclt	0x0000ecbc
   448e0:	andeq	r1, r4, r0, ror #7
   448e4:	andeq	sp, r1, r6, ror #29
   448e8:	andeq	lr, r1, sl, lsl #10
   448ec:			; <UNDEFINED> instruction: 0xffffa259
   448f0:			; <UNDEFINED> instruction: 0xffffa521
   448f4:	andeq	r1, r4, lr, ror #6
   448f8:	andeq	sp, r1, r4, ror lr
   448fc:	andeq	r1, r4, r4, asr r3
   44900:	andeq	sp, r1, sl, asr lr
   44904:	andeq	lr, r1, lr, ror #8
   44908:	svcmi	0x00f0e92d
   4490c:	ldclmi	0, cr11, [sp, #564]	; 0x234
   44910:	blmi	ff78d918 <ASN1_generate_nconf@plt+0xff773378>
   44914:	ldrbtmi	sl, [sp], #-3594	; 0xfffff1f6
   44918:			; <UNDEFINED> instruction: 0xf8df4adc
   4491c:			; <UNDEFINED> instruction: 0x46a39374
   44920:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
   44924:	strtmi	r4, [r2], r5, lsr #12
   44928:	movwls	r6, #47131	; 0xb81b
   4492c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44930:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   44934:	strtmi	r9, [r0], r9, lsl #8
   44938:			; <UNDEFINED> instruction: 0xf009930a
   4493c:	blmi	ff5c2a10 <ASN1_generate_nconf@plt+0xff5a8470>
   44940:	strls	r4, [r5], #-1273	; 0xfffffb07
   44944:	movwls	r4, #29819	; 0x747b
   44948:	strls	r4, [r3], #-3027	; 0xfffff42d
   4494c:	strls	r4, [r6], #-1147	; 0xfffffb85
   44950:	movwls	r9, #17410	; 0x4402
   44954:			; <UNDEFINED> instruction: 0xf0094607
   44958:	cmplt	r0, #87040	; 0x15400	; <UNPREDICTABLE>
   4495c:	stmdacs	lr, {r0, ip, sp}
   44960:	movwge	sp, #10489	; 0x28f9
   44964:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   44968:			; <UNDEFINED> instruction: 0x47184413
   4496c:	andeq	r0, r0, sp, lsl r1
   44970:			; <UNDEFINED> instruction: 0xffffffeb
   44974:	ldrdeq	r0, [r0], -r1
   44978:	andeq	r0, r0, sp, lsr r0
   4497c:	andeq	r0, r0, sp, asr #3
   44980:	andeq	r0, r0, r7, asr #3
   44984:			; <UNDEFINED> instruction: 0x000001bf
   44988:			; <UNDEFINED> instruction: 0x000001b7
   4498c:	andeq	r0, r0, r9, lsr #3
   44990:	andeq	r0, r0, r1, lsr #3
   44994:	muleq	r0, r9, r1
   44998:	muleq	r0, r1, r1
   4499c:	andeq	r0, r0, r9, lsl #3
   449a0:	andeq	r0, r0, r1, lsl #3
   449a4:	andeq	r0, r0, r9, lsl #2
   449a8:			; <UNDEFINED> instruction: 0xf0092501
   449ac:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   449b0:			; <UNDEFINED> instruction: 0xf009d1d4
   449b4:	strmi	pc, [r6], -r5, lsr #30
   449b8:	cmnle	r5, r0, lsl #16
   449bc:	ldrbmi	sl, [r8], -r9, lsl #20
   449c0:			; <UNDEFINED> instruction: 0x46314633
   449c4:	mcrr2	0, 0, pc, lr, cr7	; <UNPREDICTABLE>
   449c8:			; <UNDEFINED> instruction: 0xf0002800
   449cc:			; <UNDEFINED> instruction: 0xf1ba80ce
   449d0:			; <UNDEFINED> instruction: 0xf0000f00
   449d4:			; <UNDEFINED> instruction: 0xf89a80d8
   449d8:	blcs	b909e0 <ASN1_generate_nconf@plt+0xb76440>
   449dc:	adcshi	pc, r8, r0
   449e0:	ldrbmi	r4, [r0], -lr, lsr #19
   449e4:	andcs	r9, r1, #9216	; 0x2400
   449e8:			; <UNDEFINED> instruction: 0xf8cd4479
   449ec:	mrsls	r8, (UNDEF: 1)
   449f0:			; <UNDEFINED> instruction: 0xf007990a
   449f4:			; <UNDEFINED> instruction: 0x4605ff39
   449f8:			; <UNDEFINED> instruction: 0xf0002800
   449fc:			; <UNDEFINED> instruction: 0xf7d480b0
   44a00:			; <UNDEFINED> instruction: 0x4607efd4
   44a04:			; <UNDEFINED> instruction: 0xf0002800
   44a08:	stcls	0, cr8, [r2], {246}	; 0xf6
   44a0c:	strtmi	fp, [r0], -r4, asr #2
   44a10:	mcrr	7, 13, pc, r4, cr3	; <UNPREDICTABLE>
   44a14:			; <UNDEFINED> instruction: 0x4621683b
   44a18:	ldmdavs	r8, {r1, r9, sl, lr}^
   44a1c:	ldmib	r4, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44a20:	ldrtmi	r4, [r8], -r9, lsr #12
   44a24:	stcl	7, cr15, [r4], #852	; 0x354
   44a28:	mrc	7, 7, APSR_nzcv, cr8, cr2, {6}
   44a2c:	strmi	r4, [r2], -r9, lsr #12
   44a30:			; <UNDEFINED> instruction: 0xf7d24638
   44a34:	ldrtmi	lr, [r8], -ip, lsr #30
   44a38:	bl	1802990 <ASN1_generate_nconf@plt+0x17e83f0>
   44a3c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   44a40:	sbcshi	pc, r6, r0
   44a44:	vadd.i8	d25, d8, d3
   44a48:	cmncs	r7, r1, lsl #4
   44a4c:	stc2l	0, cr15, [r6, #-28]!	; 0xffffffe4
   44a50:	stmdacs	r0, {r1, r7, r9, sl, lr}
   44a54:	sbcshi	pc, r3, r0
   44a58:			; <UNDEFINED> instruction: 0x465a4991
   44a5c:			; <UNDEFINED> instruction: 0xf7d14479
   44a60:	ldmibmi	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   44a64:	addscs	r4, r4, #88, 12	; 0x5800000
   44a68:			; <UNDEFINED> instruction: 0xf04f4479
   44a6c:			; <UNDEFINED> instruction: 0xf7d30b00
   44a70:			; <UNDEFINED> instruction: 0xe017e8b6
   44a74:	ldc2l	0, cr15, [r4], #36	; 0x24
   44a78:	vmin.s8	d20, d0, d18
   44a7c:			; <UNDEFINED> instruction: 0xf00971be
   44a80:	stmdacs	r0, {r0, r3, fp, ip, sp, lr, pc}
   44a84:	svcge	0x0067f47f
   44a88:	ldrtmi	r4, [sl], -r7, lsl #23
   44a8c:	strcs	r4, [r0, -r7, lsl #19]
   44a90:			; <UNDEFINED> instruction: 0x46bb463d
   44a94:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   44a98:	sxtahmi	r4, sl, r9, ror #8
   44a9c:	ldmdavs	r8, {r0, r9, sl, sp}
   44aa0:	mrc	7, 5, APSR_nzcv, cr12, cr1, {6}
   44aa4:			; <UNDEFINED> instruction: 0xf7d24658
   44aa8:	ldrtmi	lr, [r8], -r8, asr #19
   44aac:	mcr	7, 2, pc, cr10, cr3, {6}	; <UNPREDICTABLE>
   44ab0:			; <UNDEFINED> instruction: 0xf7d44650
   44ab4:			; <UNDEFINED> instruction: 0x4628eb70
   44ab8:	svc	0x007cf7d4
   44abc:			; <UNDEFINED> instruction: 0xf0064640
   44ac0:	ldmdbmi	fp!, {r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   44ac4:	stmdals	r9, {r3, r6, r7, r9, sp}
   44ac8:			; <UNDEFINED> instruction: 0xf7d34479
   44acc:	bmi	1ebecf4 <ASN1_generate_nconf@plt+0x1ea4754>
   44ad0:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
   44ad4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44ad8:	subsmi	r9, sl, fp, lsl #22
   44adc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44ae0:	sbchi	pc, sp, r0, asr #32
   44ae4:	andlt	r4, sp, r0, lsr r6
   44ae8:	svchi	0x00f0e8bd
   44aec:	ldc2	0, cr15, [r8], #36	; 0x24
   44af0:	ldr	r9, [r0, -r7]!
   44af4:	ldc2	0, cr15, [r4], #36	; 0x24
   44af8:	str	r9, [ip, -r4]!
   44afc:	ldc2	0, cr15, [r0], #36	; 0x24
   44b00:	str	r4, [r8, -r3, lsl #13]!
   44b04:	stc2	0, cr15, [ip], #36	; 0x24
   44b08:	str	r9, [r4, -r2]!
   44b0c:	stc2	0, cr15, [r8], #36	; 0x24
   44b10:	str	r4, [r0, -r2, lsl #13]!
   44b14:	stc2	0, cr15, [r4], #36	; 0x24
   44b18:			; <UNDEFINED> instruction: 0xf0062100
   44b1c:	strmi	pc, [r0], sp, lsl #20
   44b20:			; <UNDEFINED> instruction: 0xf009e719
   44b24:	mulls	r3, sp, ip
   44b28:			; <UNDEFINED> instruction: 0xf009e715
   44b2c:	mulls	r6, r9, ip
   44b30:	movwcs	lr, #5905	; 0x1711
   44b34:	str	r9, [lr, -r5, lsl #6]
   44b38:	str	r2, [ip, -r1, lsl #8]
   44b3c:			; <UNDEFINED> instruction: 0x2600485e
   44b40:			; <UNDEFINED> instruction: 0x46354637
   44b44:	sxtahmi	r4, r3, r8, ror #8
   44b48:	cdp2	0, 6, cr15, cr10, cr9, {0}
   44b4c:			; <UNDEFINED> instruction: 0xe7a946b2
   44b50:	mulcc	r1, sl, r8
   44b54:	svclt	0x00082b00
   44b58:	beq	80c9c <ASN1_generate_nconf@plt+0x666fc>
   44b5c:	strcs	lr, [r0, -r0, asr #14]
   44b60:	ldrtmi	r2, [sp], -r1, lsl #12
   44b64:			; <UNDEFINED> instruction: 0x46ba46bb
   44b68:	blmi	143e9e0 <ASN1_generate_nconf@plt+0x1424440>
   44b6c:	ldmdbmi	r3, {r0, r1, r2, r9, sl, lr}^
   44b70:	strmi	r4, [r3], r5, lsl #12
   44b74:			; <UNDEFINED> instruction: 0xf8594682
   44b78:	ldrbtmi	r3, [r9], #-3
   44b7c:	ldmdavs	r8, {r0, r9, sl, sp}
   44b80:	mcr	7, 2, pc, cr12, cr1, {6}	; <UNPREDICTABLE>
   44b84:	stmdals	r6, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   44b88:	stc2l	0, cr15, [sl], {7}
   44b8c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   44b90:	stmdbls	r7, {r0, r2, r5, r6, r7, ip, lr, pc}
   44b94:			; <UNDEFINED> instruction: 0xf7d49a04
   44b98:			; <UNDEFINED> instruction: 0x4682ebb8
   44b9c:	subsle	r2, r2, r0, lsl #16
   44ba0:	mvnscc	pc, pc, asr #32
   44ba4:	svc	0x0020f7d2
   44ba8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   44bac:	stmdals	r3, {r2, r3, r4, r5, ip, lr, pc}
   44bb0:	andeq	pc, r1, #72, 4	; 0x80000004
   44bb4:			; <UNDEFINED> instruction: 0xf0072177
   44bb8:			; <UNDEFINED> instruction: 0x4682fcb1
   44bbc:	cmnlt	r5, #136, 6	; 0x20000002
   44bc0:			; <UNDEFINED> instruction: 0xf7d24638
   44bc4:	blls	1c0724 <ASN1_generate_nconf@plt+0x1a6184>
   44bc8:	ldmdblt	r3, {r0, r2, r9, sl, lr}
   44bcc:	strtmi	fp, [r6], -r4, lsl #22
   44bd0:	strmi	lr, [r1], -r8, ror #14
   44bd4:			; <UNDEFINED> instruction: 0xf7d34638
   44bd8:	blmi	d40288 <ASN1_generate_nconf@plt+0xd25ce8>
   44bdc:	stclle	8, cr2, [r2, #-0]
   44be0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   44be4:	ldmdavs	r8, {r1, r2, r4, r5, r8, fp, lr}
   44be8:			; <UNDEFINED> instruction: 0xf7d14479
   44bec:			; <UNDEFINED> instruction: 0xe7edee18
   44bf0:	strcs	r4, [r1], -r2, lsl #13
   44bf4:	pkhtbmi	lr, r3, r6, asr #14
   44bf8:	strcs	r4, [r1], -r2, lsl #13
   44bfc:	ldmdbmi	r1!, {r1, r4, r6, r8, r9, sl, sp, lr, pc}
   44c00:	addscs	r4, r0, #88, 12	; 0x5800000
   44c04:	ldrbtmi	r4, [r9], #-1747	; 0xfffff92d
   44c08:			; <UNDEFINED> instruction: 0xf7d22601
   44c0c:	strb	lr, [r9, -r8, ror #31]
   44c10:	ldrbmi	r4, [r0], -r9, lsr #12
   44c14:	mrc	7, 3, APSR_nzcv, cr6, cr3, {6}
   44c18:	ldrtmi	lr, [r9], -r4, asr #14
   44c1c:	mrc	7, 5, APSR_nzcv, cr2, cr4, {6}
   44c20:	ldrtmi	lr, [r5], -lr, asr #15
   44c24:	ldr	r2, [sp, -r1, lsl #12]!
   44c28:			; <UNDEFINED> instruction: 0x46354b1f
   44c2c:	ldrtmi	r4, [r2], r6, lsr #18
   44c30:			; <UNDEFINED> instruction: 0xf8592601
   44c34:	ldrbtmi	r4, [r9], #-3
   44c38:			; <UNDEFINED> instruction: 0xf7d16820
   44c3c:	stmdavs	r0!, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   44c40:	ldc	7, cr15, [r8], {213}	; 0xd5
   44c44:	blmi	67e904 <ASN1_generate_nconf@plt+0x664364>
   44c48:	stmdbmi	r0!, {r0, r1, r2, r4, r5, r9, sl, lr}
   44c4c:	bls	156528 <ASN1_generate_nconf@plt+0x13bf88>
   44c50:			; <UNDEFINED> instruction: 0xf8592601
   44c54:	ldrbtmi	r4, [r9], #-3
   44c58:			; <UNDEFINED> instruction: 0xf7d16820
   44c5c:	stmdavs	r0!, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
   44c60:	stc	7, cr15, [r8], {213}	; 0xd5
   44c64:			; <UNDEFINED> instruction: 0xf859e71e
   44c68:	ldmdbmi	r9, {r0, r1, lr}
   44c6c:	stmdavs	r0!, {r0, r2, r9, sl, fp, ip, pc}
   44c70:			; <UNDEFINED> instruction: 0xf7d14479
   44c74:	stmdavs	r0!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   44c78:	bl	fff82bd4 <ASN1_generate_nconf@plt+0xfff68634>
   44c7c:			; <UNDEFINED> instruction: 0xf7d4e712
   44c80:	svclt	0x0000ea00
   44c84:	strdeq	sl, [r3], -r6
   44c88:	andeq	r1, r0, r0, ror r5
   44c8c:	andeq	r7, r3, r2, lsl #13
   44c90:	andeq	sl, r3, ip, asr #1
   44c94:	strdeq	ip, [r1], -r0
   44c98:	andeq	lr, r1, r8, lsl lr
   44c9c:	andeq	r6, r1, r8, asr #19
   44ca0:	andeq	lr, r1, r0, lsl #24
   44ca4:	andeq	lr, r1, r4, ror #23
   44ca8:	andeq	r1, r0, r0, lsr #11
   44cac:	andeq	ip, r0, r0, ror #30
   44cb0:	andeq	lr, r1, r4, lsl #23
   44cb4:	andeq	r9, r3, sl, lsr pc
   44cb8:	andeq	r7, r3, r0, ror #8
   44cbc:	andeq	sp, r0, sl, asr #27
   44cc0:			; <UNDEFINED> instruction: 0x0001eab8
   44cc4:	andeq	lr, r1, r6, asr #20
   44cc8:	andeq	lr, r1, r2, asr sl
   44ccc:	andeq	lr, r1, r2, lsl sl
   44cd0:	andeq	lr, r1, r0, asr #20
   44cd4:	svcmi	0x00f0e92d
   44cd8:	lfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
   44cdc:	teq	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   44ce0:			; <UNDEFINED> instruction: 0xf8df461f
   44ce4:	blge	2f51ac <ASN1_generate_nconf@plt+0x2dac0c>
   44ce8:			; <UNDEFINED> instruction: 0xf8dd44fe
   44cec:	andls	r5, r7, #100, 8	; 0x64000000
   44cf0:			; <UNDEFINED> instruction: 0xf85e4606
   44cf4:			; <UNDEFINED> instruction: 0xf10dc00c
   44cf8:	strcs	r0, [r0], #-2096	; 0xfffff7d0
   44cfc:	bleq	981138 <ASN1_generate_nconf@plt+0x966b98>
   44d00:	ldrdgt	pc, [r0], -ip
   44d04:	ldrtgt	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   44d08:	stceq	0, cr15, [r0], {79}	; 0x4f
   44d0c:	strpl	lr, [r0], -r3, asr #19
   44d10:	strbtpl	pc, [r0], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   44d14:	strbmi	r4, [r0], -r9, lsl #13
   44d18:	vst1.8	{d20-d22}, [pc :128], r2
   44d1c:			; <UNDEFINED> instruction: 0xf8cb6180
   44d20:	strls	r4, [r4, #-0]
   44d24:	stc2l	0, cr15, [r0, #20]!
   44d28:			; <UNDEFINED> instruction: 0xf10d4b3b
   44d2c:	ldrbtmi	r0, [fp], #-2588	; 0xfffff5e4
   44d30:	cdpne	3, 0, cr9, cr5, cr5, {0}
   44d34:			; <UNDEFINED> instruction: 0xf8dddd27
   44d38:			; <UNDEFINED> instruction: 0xf8da3468
   44d3c:			; <UNDEFINED> instruction: 0xf8080000
   44d40:	bllt	fe114d5c <ASN1_generate_nconf@plt+0xfe0fa7bc>
   44d44:	subsle	r2, fp, r0, lsl #16
   44d48:	ldrbmi	r9, [r2], -r4, lsl #22
   44d4c:			; <UNDEFINED> instruction: 0x46414630
   44d50:	movwls	r9, #1793	; 0x701
   44d54:			; <UNDEFINED> instruction: 0xf7d4465b
   44d58:	strmi	lr, [r4], -r8, asr #24
   44d5c:	suble	r2, r4, r0, lsl #16
   44d60:	ldrdvs	pc, [r0], -fp
   44d64:	ldrtmi	r4, [r0], -r9, asr #12
   44d68:	b	1a82cc4 <ASN1_generate_nconf@plt+0x1a68724>
   44d6c:	addscs	r4, r8, #704512	; 0xac000
   44d70:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, lr}
   44d74:	svclt	0x00184630
   44d78:			; <UNDEFINED> instruction: 0xf7d22400
   44d7c:	qasxmi	lr, r9, r0
   44d80:			; <UNDEFINED> instruction: 0xf7d44640
   44d84:	bmi	9ffecc <ASN1_generate_nconf@plt+0x9e592c>
   44d88:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   44d8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44d90:	ldrtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   44d94:			; <UNDEFINED> instruction: 0xf04f405a
   44d98:			; <UNDEFINED> instruction: 0xd12f0300
   44d9c:	vmax.s8	d4, d13, d16
   44da0:	pop	{r2, r3, r4, r5, r8, sl, fp, lr}
   44da4:	ldcmi	15, cr8, [pc], {240}	; 0xf0
   44da8:	ldmdbmi	pc, {r0, r1, r3, r6, r9, sl, lr}	; <UNPREDICTABLE>
   44dac:			; <UNDEFINED> instruction: 0x46a44632
   44db0:	ldrbtmi	r9, [r9], #-3077	; 0xfffff3fb
   44db4:	andmi	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   44db8:	cfstrsls	mvf9, [r4], {6}
   44dbc:	strvc	lr, [r1], #-2509	; 0xfffff633
   44dc0:			; <UNDEFINED> instruction: 0xf8d49c06
   44dc4:	andls	ip, r0, r0
   44dc8:			; <UNDEFINED> instruction: 0xf7d14660
   44dcc:			; <UNDEFINED> instruction: 0xf8dded28
   44dd0:	blcs	91f78 <ASN1_generate_nconf@plt+0x779d8>
   44dd4:	blls	1fc1f4 <ASN1_generate_nconf@plt+0x1e1c54>
   44dd8:	ldmdbmi	r4, {r1, r6, r9, sl, lr}
   44ddc:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   44de0:	ldc	7, cr15, [ip, #-836]	; 0xfffffcbc
   44de4:	ldrdeq	pc, [r0], -sl
   44de8:	bls	1beca0 <ASN1_generate_nconf@plt+0x1a4700>
   44dec:	ldmdbmi	r0, {r0, r2, r3, r8, r9, fp, lr}
   44df0:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   44df4:			; <UNDEFINED> instruction: 0xf7d16818
   44df8:	bfi	lr, r2, (invalid: 26:0)
   44dfc:	stmdb	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44e00:	addscs	r4, r1, #12, 18	; 0x30000
   44e04:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
   44e08:			; <UNDEFINED> instruction: 0xf7d24478
   44e0c:	svclt	0x0000ecae
   44e10:	andeq	r9, r3, r4, lsr #26
   44e14:	andeq	r1, r0, r0, ror r5
   44e18:	ldrdeq	r9, [r3], -lr
   44e1c:			; <UNDEFINED> instruction: 0x0001eab8
   44e20:	andeq	r9, r3, r2, lsl #25
   44e24:	andeq	r1, r0, r0, lsr #11
   44e28:	andeq	lr, r1, sl, lsl sl
   44e2c:	andeq	lr, r1, lr, lsr sl
   44e30:	andeq	lr, r1, lr, ror #20
   44e34:	andeq	lr, r1, r2, lsr #20
   44e38:	andeq	lr, r1, r0, lsr sl
   44e3c:	svcmi	0x00f0e92d
   44e40:	sfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
   44e44:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   44e48:	strls	r4, [r3, #-1557]	; 0xfffff9eb
   44e4c:	ldcmi	15, cr10, [sp, #-32]!	; 0xffffffe0
   44e50:			; <UNDEFINED> instruction: 0xf8dd44fc
   44e54:			; <UNDEFINED> instruction: 0xf10d4454
   44e58:			; <UNDEFINED> instruction: 0x46990a14
   44e5c:			; <UNDEFINED> instruction: 0xf85cab06
   44e60:	strmi	r5, [r6], -r5
   44e64:	ldrtmi	r4, [r8], -r8, lsl #13
   44e68:			; <UNDEFINED> instruction: 0xf8cd682d
   44e6c:			; <UNDEFINED> instruction: 0xf04f5424
   44e70:			; <UNDEFINED> instruction: 0xf8dd0500
   44e74:	andcs	r5, r1, #80, 8	; 0x50000000
   44e78:	orrvs	pc, r0, pc, asr #8
   44e7c:	strmi	lr, [r0], -r3, asr #19
   44e80:	strls	r2, [r2, #-1024]	; 0xfffffc00
   44e84:	andmi	pc, r0, sl, asr #17
   44e88:	stc2	0, cr15, [lr, #-20]!	; 0xffffffec
   44e8c:	ldrsbtlt	pc, [r8], pc	; <UNPREDICTABLE>
   44e90:	mcrne	4, 0, r4, cr5, cr11, {7}
   44e94:			; <UNDEFINED> instruction: 0xf8dddd1d
   44e98:	ldrbpl	r3, [ip, #-1112]!	; 0xfffffba8
   44e9c:	teqle	r7, r0, lsl #22
   44ea0:	ldrtmi	r9, [r0], -r2, lsl #22
   44ea4:			; <UNDEFINED> instruction: 0x46394652
   44ea8:	andls	pc, r4, sp, asr #17
   44eac:	strbmi	r9, [r3], -r0, lsl #6
   44eb0:	bl	fe702e08 <ASN1_generate_nconf@plt+0xfe6e8868>
   44eb4:	stmdacs	r0, {r2, r9, sl, lr}
   44eb8:			; <UNDEFINED> instruction: 0xf8dad037
   44ebc:	bls	110ec4 <ASN1_generate_nconf@plt+0xf6924>
   44ec0:			; <UNDEFINED> instruction: 0x46296013
   44ec4:			; <UNDEFINED> instruction: 0xf7d44638
   44ec8:			; <UNDEFINED> instruction: 0xf8ddebae
   44ecc:	blcs	92034 <ASN1_generate_nconf@plt+0x77a94>
   44ed0:	bmi	7fbf14 <ASN1_generate_nconf@plt+0x7e1974>
   44ed4:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   44ed8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44edc:	strtcc	pc, [r4], #-2269	; 0xfffff723
   44ee0:			; <UNDEFINED> instruction: 0xf04f405a
   44ee4:			; <UNDEFINED> instruction: 0xd1290300
   44ee8:	vmax.s8	d4, d13, d16
   44eec:	pop	{r2, r3, r5, r8, sl, fp, lr}
   44ef0:	ldmdbmi	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44ef4:			; <UNDEFINED> instruction: 0xf8d84622
   44ef8:			; <UNDEFINED> instruction: 0xf8da5000
   44efc:			; <UNDEFINED> instruction: 0xf85b3000
   44f00:	ldmdbmi	r4, {r0}
   44f04:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   44f08:			; <UNDEFINED> instruction: 0xf7d16800
   44f0c:	strb	lr, [r0, r8, lsl #25]!
   44f10:	strbmi	r4, [fp], -pc, lsl #16
   44f14:	ldrtmi	r9, [r2], -r2, lsl #24
   44f18:			; <UNDEFINED> instruction: 0xf85b490f
   44f1c:	ldrbtmi	r0, [r9], #-0
   44f20:	stmdavs	r0, {sl, ip, pc}
   44f24:	ldcl	7, cr15, [sl], #-836	; 0xfffffcbc
   44f28:	blmi	2bee18 <ASN1_generate_nconf@plt+0x2a4878>
   44f2c:			; <UNDEFINED> instruction: 0xf85b490b
   44f30:	ldrbtmi	r3, [r9], #-3
   44f34:			; <UNDEFINED> instruction: 0xf7d16818
   44f38:			; <UNDEFINED> instruction: 0xe7c2ec72
   44f3c:	stmia	r0!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44f40:			; <UNDEFINED> instruction: 0x00039bbc
   44f44:	andeq	r1, r0, r0, ror r5
   44f48:	andeq	r9, r3, ip, ror fp
   44f4c:	andeq	r9, r3, r6, lsr fp
   44f50:	andeq	r1, r0, r0, lsr #11
   44f54:	ldrdeq	lr, [r1], -r2
   44f58:	andeq	lr, r1, sl, ror #18
   44f5c:	andeq	lr, r1, lr, ror r9
   44f60:	ldrblt	r6, [r0, #2051]!	; 0x803
   44f64:	ldmdavs	r8, {r0, r1, r7, ip, sp, pc}^
   44f68:	andls	r2, r1, #0, 8
   44f6c:	bl	ffd02eb8 <ASN1_generate_nconf@plt+0xffce8918>
   44f70:	cdpmi	15, 0, cr4, cr13, cr12, {0}
   44f74:	stmdbmi	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   44f78:	ldmibpl	lr!, {r0, r9, fp, ip, pc}
   44f7c:	svcmi	0x000c4479
   44f80:	stmiavs	r3, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   44f84:	ldmdavs	r0!, {r0, r2, r8, r9, sl, fp, ip}
   44f88:	mcrr	7, 13, pc, r8, cr1	; <UNPREDICTABLE>
   44f8c:			; <UNDEFINED> instruction: 0xf8554622
   44f90:	ldmdavs	r0!, {r2, r8, r9, sl, fp, ip, sp}
   44f94:	ldrtmi	r3, [r9], -r1, lsl #8
   44f98:	mcrr	7, 13, pc, r0, cr1	; <UNPREDICTABLE>
   44f9c:	mvnsle	r2, r6, lsl #24
   44fa0:	ldcllt	0, cr11, [r0, #12]!
   44fa4:	muleq	r3, r8, sl
   44fa8:	andeq	r1, r0, r0, lsr #11
   44fac:	andeq	lr, r1, r0, lsl #19
   44fb0:	andeq	lr, r1, r8, lsl #19
   44fb4:			; <UNDEFINED> instruction: 0x4605b570
   44fb8:	strcs	r4, [r0], #-1550	; 0xfffff9f2
   44fbc:	strcc	lr, [r1], #-0
   44fc0:	ldmdavs	r8, {r0, r1, r3, r5, fp, sp, lr}^
   44fc4:	svc	0x002cf7d4
   44fc8:	addmi	r4, r4, #34603008	; 0x2100000
   44fcc:	stmdavs	fp!, {r0, r1, r2, r3, r9, fp, ip, lr, pc}
   44fd0:			; <UNDEFINED> instruction: 0xf7d16858
   44fd4:	stmdavs	r3, {r6, r7, r8, r9, fp, sp, lr, pc}
   44fd8:	blcs	12a304c <ASN1_generate_nconf@plt+0x1288aac>
   44fdc:	stmiavs	r1, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   44fe0:			; <UNDEFINED> instruction: 0xf7d54630
   44fe4:	stmdacs	r0, {r2, r3, r5, r8, fp, sp, lr, pc}
   44fe8:	strtmi	sp, [r0], -r9, ror #3
   44fec:			; <UNDEFINED> instruction: 0xf04fbd70
   44ff0:			; <UNDEFINED> instruction: 0x462034ff
   44ff4:	svclt	0x0000bd70
   44ff8:	ldrblt	r6, [r0, #-2115]!	; 0xfffff7bd
   44ffc:	ldmdavs	r8, {r2, r9, sl, lr}^
   45000:			; <UNDEFINED> instruction: 0xf7d1460e
   45004:	stmdavs	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   45008:	blcs	12a307c <ASN1_generate_nconf@plt+0x1288adc>
   4500c:	cdpcs	0, 0, cr13, cr0, cr11, {0}
   45010:	streq	pc, [r4], #-260	; 0xfffffefc
   45014:	ble	396830 <ASN1_generate_nconf@plt+0x37c290>
   45018:			; <UNDEFINED> instruction: 0xb1216929
   4501c:			; <UNDEFINED> instruction: 0xf7ff4620
   45020:	cdpne	15, 0, cr15, cr1, cr9, {6}
   45024:	vldmdblt	r0!, {s27-s26}
   45028:	strtmi	r4, [r0], -r6, lsl #20
   4502c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   45030:			; <UNDEFINED> instruction: 0xe795447a
   45034:	ldrtmi	r4, [r1], -r4, lsl #20
   45038:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   4503c:			; <UNDEFINED> instruction: 0xff90f7ff
   45040:	svclt	0x0000e7ea
   45044:	strdeq	lr, [r1], -r4
   45048:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   4504c:	svcmi	0x00f0e92d
   45050:	stc	6, cr2, [sp, #-0]
   45054:	ldrtmi	r8, [r1], r2, lsl #22
   45058:	mrrcmi	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   4505c:			; <UNDEFINED> instruction: 0xf8df4635
   45060:	ssatmi	r3, #19, r8, asr #24
   45064:			; <UNDEFINED> instruction: 0xf8df447c
   45068:	addslt	r2, sp, r4, asr ip
   4506c:	mrrclt	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   45070:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   45074:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   45078:			; <UNDEFINED> instruction: 0xf04f931b
   4507c:	stmib	sp, {r8, r9}^
   45080:			; <UNDEFINED> instruction: 0xf0086613
   45084:			; <UNDEFINED> instruction: 0xf04ffc8f
   45088:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   4508c:	strls	r6, [r8], -r9, lsl #12
   45090:	strvs	lr, [r5], -sp, asr #19
   45094:	strmi	r9, [r0], r7, lsl #6
   45098:			; <UNDEFINED> instruction: 0xffb4f008
   4509c:	stmdacs	r0, {r2, r9, sl, lr}
   450a0:	addshi	pc, r1, r0
   450a4:	stclle	12, cr2, [sp], #-56	; 0xffffffc8
   450a8:	blle	ffd8c23c <ASN1_generate_nconf@plt+0xffd71c9c>
   450ac:	blcs	40c240 <ASN1_generate_nconf@plt+0x3f1ca0>
   450b0:	andge	sp, r2, #15859712	; 0xf20000
   450b4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   450b8:			; <UNDEFINED> instruction: 0x4710441a
   450bc:	andeq	r0, r0, r1, asr #32
   450c0:			; <UNDEFINED> instruction: 0xffffffdd
   450c4:	andeq	r0, r0, fp, asr #4
   450c8:	andeq	r0, r0, r3, asr #4
   450cc:	andeq	r0, r0, fp, lsr r2
   450d0:	andeq	r0, r0, r3, lsr r2
   450d4:	andeq	r0, r0, fp, lsr #4
   450d8:	andeq	r0, r0, pc, lsl r2
   450dc:	andeq	r0, r0, pc, lsl r2
   450e0:	andeq	r0, r0, pc, lsl r2
   450e4:	andeq	r0, r0, pc, lsl r2
   450e8:	andeq	r0, r0, r7, lsl r2
   450ec:	andeq	r0, r0, pc, lsl #4
   450f0:	andeq	r0, r0, r7, lsl #4
   450f4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   450f8:	strdeq	r0, [r0], -r3
   450fc:	blcc	ff183480 <ASN1_generate_nconf@plt+0xff168ee0>
   45100:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45104:	blne	ff083488 <ASN1_generate_nconf@plt+0xff068ee8>
   45108:			; <UNDEFINED> instruction: 0xf8da2300
   4510c:	strbmi	r0, [r2], -r0
   45110:			; <UNDEFINED> instruction: 0x461d4479
   45114:			; <UNDEFINED> instruction: 0xf7d19308
   45118:	blls	1bff28 <ASN1_generate_nconf@plt+0x1a5988>
   4511c:			; <UNDEFINED> instruction: 0xf0402b00
   45120:			; <UNDEFINED> instruction: 0xf8df8125
   45124:	ldrbtmi	r1, [r9], #-2984	; 0xfffff458
   45128:	vst2.8	{d25-d26}, [pc :64], r3
   4512c:	tstls	r5, r7, lsl r2
   45130:	ldcl	7, cr15, [r4, #-840]	; 0xfffffcb8
   45134:	vmla.i8	d25, d0, d5
   45138:	ldmdals	r4, {r0, r2, r3, r4, r6, r9, sp}
   4513c:	stcl	7, cr15, [lr, #-840]	; 0xfffffcb8
   45140:	ldrdeq	pc, [r0], -sl
   45144:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   45148:	ldmib	r4, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4514c:			; <UNDEFINED> instruction: 0xf7d19808
   45150:			; <UNDEFINED> instruction: 0x4628ee74
   45154:	blx	feb01176 <ASN1_generate_nconf@plt+0xfeae6bd6>
   45158:			; <UNDEFINED> instruction: 0xf0059806
   4515c:			; <UNDEFINED> instruction: 0xf8dfff8d
   45160:			; <UNDEFINED> instruction: 0xf8df2b70
   45164:	ldrbtmi	r3, [sl], #-2900	; 0xfffff4ac
   45168:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4516c:	subsmi	r9, sl, fp, lsl fp
   45170:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   45174:	ldrthi	pc, [lr], -r0, asr #32	; <UNPREDICTABLE>
   45178:	andslt	r4, sp, r8, asr #12
   4517c:	blhi	100478 <ASN1_generate_nconf@plt+0xe5ed8>
   45180:	svchi	0x00f0e8bd
   45184:	ldrbpl	pc, [sp], #676	; 0x2a4	; <UNPREDICTABLE>
   45188:	stmle	r5, {r0, sl, fp, sp}
   4518c:	cdp2	0, 6, cr15, cr0, cr4, {0}
   45190:	orrle	r2, r1, r0, lsl #16
   45194:			; <UNDEFINED> instruction: 0xf04f4605
   45198:	andls	r0, r8, r1, lsl #18
   4519c:	blcs	6bdb8 <ASN1_generate_nconf@plt+0x51818>
   451a0:	rschi	pc, lr, r0
   451a4:	blcc	783528 <ASN1_generate_nconf@plt+0x768f88>
   451a8:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   451ac:			; <UNDEFINED> instruction: 0xf009e0e0
   451b0:	tstcs	r0, r7, asr r9	; <UNPREDICTABLE>
   451b4:	cdp2	0, 12, cr15, cr0, cr5, {0}
   451b8:			; <UNDEFINED> instruction: 0xf0089006
   451bc:	strmi	pc, [r4], -r3, lsr #30
   451c0:			; <UNDEFINED> instruction: 0xf47f2800
   451c4:			; <UNDEFINED> instruction: 0xf009af6f
   451c8:	andls	pc, fp, fp, lsl fp	; <UNPREDICTABLE>
   451cc:	blx	4011fa <ASN1_generate_nconf@plt+0x3e6c5a>
   451d0:	svclt	0x00182e00
   451d4:	svceq	0x0000f1b9
   451d8:			; <UNDEFINED> instruction: 0xf040900c
   451dc:	blls	225e30 <ASN1_generate_nconf@plt+0x20b890>
   451e0:			; <UNDEFINED> instruction: 0xf0003301
   451e4:	blls	226294 <ASN1_generate_nconf@plt+0x20bcf4>
   451e8:	blcs	d3e08 <ASN1_generate_nconf@plt+0xb9868>
   451ec:	rschi	pc, sl, r0, asr #4
   451f0:	blls	256a94 <ASN1_generate_nconf@plt+0x23c4f4>
   451f4:	b	12eba28 <ASN1_generate_nconf@plt+0x12d1488>
   451f8:	bcs	85e0c <ASN1_generate_nconf@plt+0x6b86c>
   451fc:	blcs	74e64 <ASN1_generate_nconf@plt+0x5a8c4>
   45200:	movwcs	fp, #7956	; 0x1f14
   45204:	movwls	r2, #45824	; 0xb300
   45208:	tsthi	r2, #64	; 0x40	; <UNPREDICTABLE>
   4520c:	stmdbls	r8, {r2, r4, r8, r9, fp, sp, pc}
   45210:			; <UNDEFINED> instruction: 0x4650aa13
   45214:			; <UNDEFINED> instruction: 0xf007930e
   45218:	stmdacs	r0, {r0, r2, r5, fp, ip, sp, lr, pc}
   4521c:	orrshi	pc, r0, #0
   45220:			; <UNDEFINED> instruction: 0xf0002e00
   45224:	blls	1a5e70 <ASN1_generate_nconf@plt+0x18b8d0>
   45228:			; <UNDEFINED> instruction: 0xf0402b00
   4522c:	blls	1a5458 <ASN1_generate_nconf@plt+0x18aeb8>
   45230:	tstcs	r0, r8, lsl #6
   45234:			; <UNDEFINED> instruction: 0xf0074630
   45238:	strmi	pc, [r5], -r5, asr #30
   4523c:			; <UNDEFINED> instruction: 0xf0002800
   45240:			; <UNDEFINED> instruction: 0xf8df847c
   45244:			; <UNDEFINED> instruction: 0xf04f3a90
   45248:			; <UNDEFINED> instruction: 0xf04f0a00
   4524c:			; <UNDEFINED> instruction: 0xee0839ff
   45250:	ldrbtmi	r7, [fp], #-2576	; 0xfffff5f0
   45254:	movwls	r4, #46679	; 0xb657
   45258:	stcne	6, cr4, [fp, #-800]!	; 0xfffffce0
   4525c:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
   45260:	and	r9, r0, sp, lsl #6
   45264:	stmdavs	fp!, {r0, r8, r9, sl, ip, sp}^
   45268:			; <UNDEFINED> instruction: 0xf7d46858
   4526c:	addmi	lr, r7, #13952	; 0x3680
   45270:	adcshi	pc, r1, r0, lsl #5
   45274:	ldrtmi	r6, [r9], -fp, ror #16
   45278:			; <UNDEFINED> instruction: 0xf7d16858
   4527c:	stmdavs	r3, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   45280:	blcs	12a32f4 <ASN1_generate_nconf@plt+0x1288d54>
   45284:			; <UNDEFINED> instruction: 0xf1bad1ee
   45288:	svclt	0x00180300
   4528c:	b	50de98 <ASN1_generate_nconf@plt+0x4f38f8>
   45290:	ldrdle	r7, [r6], -r8
   45294:	ldrbmi	r6, [r0], -r1, asr #17
   45298:	svc	0x00d0f7d4
   4529c:	svclt	0x00082800
   452a0:	blls	196d88 <ASN1_generate_nconf@plt+0x17c7e8>
   452a4:	svclt	0x00d82b01
   452a8:	ldclle	6, cr4, [fp, #740]	; 0x2e4
   452ac:	ldrtmi	r9, [r9], -fp, lsl #20
   452b0:	ldrtmi	r9, [r9], sp, lsl #16
   452b4:	mrc2	7, 2, pc, cr4, cr15, {7}
   452b8:			; <UNDEFINED> instruction: 0xf009e7d4
   452bc:	ldrdls	pc, [r8], -r1
   452c0:			; <UNDEFINED> instruction: 0xf009e6ea
   452c4:	strmi	pc, [r2], sp, asr #17
   452c8:			; <UNDEFINED> instruction: 0xf009e6e6
   452cc:	andls	pc, r9, r9, asr #17
   452d0:			; <UNDEFINED> instruction: 0xf009e6e2
   452d4:	andls	pc, sl, r5, asr #17
   452d8:	blls	23ee58 <ASN1_generate_nconf@plt+0x2248b8>
   452dc:			; <UNDEFINED> instruction: 0xf0403301
   452e0:	strls	r8, [r7], #-1022	; 0xfffffc02
   452e4:			; <UNDEFINED> instruction: 0xf009e6d8
   452e8:			; <UNDEFINED> instruction: 0x4606f8bb
   452ec:			; <UNDEFINED> instruction: 0xf009e6d4
   452f0:			; <UNDEFINED> instruction: 0x4605f8b7
   452f4:			; <UNDEFINED> instruction: 0xf009e6d0
   452f8:			; <UNDEFINED> instruction: 0x4681f8b3
   452fc:	blls	1bee34 <ASN1_generate_nconf@plt+0x1a4894>
   45300:	movwls	r3, #21249	; 0x5301
   45304:			; <UNDEFINED> instruction: 0xf8dfe6c8
   45308:	ldrbtmi	r0, [r8], #-2512	; 0xfffff630
   4530c:	blx	fe281338 <ASN1_generate_nconf@plt+0xfe266d98>
   45310:	blcs	6bf2c <ASN1_generate_nconf@plt+0x5198c>
   45314:			; <UNDEFINED> instruction: 0xf8ddd14c
   45318:	vst4.8	{d25-d28}, [pc :64], r4
   4531c:			; <UNDEFINED> instruction: 0xf8df7217
   45320:	ldmdals	r3, {r2, r3, r4, r5, r7, r8, fp, ip}
   45324:			; <UNDEFINED> instruction: 0xf8cd4479
   45328:	tstls	r5, r0, lsr #32
   4532c:	mrrc	7, 13, pc, r6, cr2	; <UNPREDICTABLE>
   45330:	vmla.i8	d25, d0, d5
   45334:	ldmdals	r4, {r0, r2, r3, r4, r6, r9, sp}
   45338:			; <UNDEFINED> instruction: 0xf7d2464d
   4533c:	smlsd	r5, r0, ip, lr
   45340:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   45344:	andls	r9, r8, #45056	; 0xb000
   45348:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   4534c:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   45350:			; <UNDEFINED> instruction: 0xf8da4632
   45354:	ldrbtmi	r0, [r9], #-0
   45358:	b	18832a4 <ASN1_generate_nconf@plt+0x1868d04>
   4535c:	ldrtmi	r2, [r0], -r0, lsl #2
   45360:	cdp2	0, 11, cr15, cr0, cr7, {0}
   45364:	stmdacs	r0, {r0, r2, r9, sl, lr}
   45368:	svcge	0x006bf47f
   4536c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   45370:	ldmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   45374:			; <UNDEFINED> instruction: 0xf8da464a
   45378:	ldrbtmi	r0, [r9], #-0
   4537c:	b	14032c8 <ASN1_generate_nconf@plt+0x13e8d28>
   45380:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   45384:	andsvc	pc, r7, #1325400064	; 0x4f000000
   45388:	ldrbtmi	r9, [r9], #-2067	; 0xfffff7ed
   4538c:			; <UNDEFINED> instruction: 0xf7d29105
   45390:	stmdbls	r5, {r1, r2, r5, sl, fp, sp, lr, pc}
   45394:	vtst.8	d25, d0, d4
   45398:			; <UNDEFINED> instruction: 0xf7d2225d
   4539c:			; <UNDEFINED> instruction: 0xf1b9ec20
   453a0:			; <UNDEFINED> instruction: 0xf43f0f00
   453a4:			; <UNDEFINED> instruction: 0xf8dfaed3
   453a8:			; <UNDEFINED> instruction: 0xf85b391c
   453ac:	strb	sl, [r7], r3
   453b0:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   453b4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   453b8:			; <UNDEFINED> instruction: 0xf8cd464d
   453bc:			; <UNDEFINED> instruction: 0xf85b9020
   453c0:	ldrb	sl, [r5, r3]
   453c4:	blcs	6bff8 <ASN1_generate_nconf@plt+0x51a58>
   453c8:	cmnhi	r9, #0	; <UNPREDICTABLE>
   453cc:			; <UNDEFINED> instruction: 0xf850980c
   453d0:	andls	r7, ip, r4, lsl #22
   453d4:	blls	1bf010 <ASN1_generate_nconf@plt+0x1a4a70>
   453d8:	bvc	480c40 <ASN1_generate_nconf@plt+0x4666a0>
   453dc:			; <UNDEFINED> instruction: 0xf0402b00
   453e0:			; <UNDEFINED> instruction: 0xf1b882bd
   453e4:			; <UNDEFINED> instruction: 0xf2800f00
   453e8:			; <UNDEFINED> instruction: 0xf1b98363
   453ec:	vpmax.f32	d0, d0, d0
   453f0:	movwcs	r8, #901	; 0x385
   453f4:			; <UNDEFINED> instruction: 0xf8df930d
   453f8:			; <UNDEFINED> instruction: 0xf04f38f4
   453fc:			; <UNDEFINED> instruction: 0xf8df0900
   45400:	ldrbtmi	r2, [fp], #-2288	; 0xfffff710
   45404:			; <UNDEFINED> instruction: 0xf8df930f
   45408:	ldrbtmi	r3, [sl], #-2284	; 0xfffff714
   4540c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   45410:			; <UNDEFINED> instruction: 0xf8cd447b
   45414:			; <UNDEFINED> instruction: 0xf8cd902c
   45418:	mcr	0, 0, r9, cr8, cr0, {1}
   4541c:	vmov	s16, r2
   45420:	blls	213e68 <ASN1_generate_nconf@plt+0x1f98c8>
   45424:			; <UNDEFINED> instruction: 0x9014f8dd
   45428:	beq	2c1abc <ASN1_generate_nconf@plt+0x2a751c>
   4542c:	ldrmi	lr, [r0], -sp, asr #19
   45430:	blx	fe303f20 <ASN1_generate_nconf@plt+0xfe2e9980>
   45434:			; <UNDEFINED> instruction: 0xf8cd461e
   45438:	b	14314b0 <ASN1_generate_nconf@plt+0x1416f10>
   4543c:			; <UNDEFINED> instruction: 0x1e3b1a5a
   45440:	movwcs	fp, #7960	; 0x1f18
   45444:	andeq	lr, sl, #339968	; 0x53000
   45448:			; <UNDEFINED> instruction: 0xf1b9d032
   4544c:	svclt	0x00d40f01
   45450:			; <UNDEFINED> instruction: 0xf0032300
   45454:	blcs	46060 <ASN1_generate_nconf@plt+0x2bac0>
   45458:	addhi	pc, r5, r0, asr #32
   4545c:			; <UNDEFINED> instruction: 0xf0002f00
   45460:	strcs	r8, [r0], #-965	; 0xfffffc3b
   45464:	stmdavs	fp!, {r0, r1, r2, r3, sp, lr, pc}^
   45468:	ldmdavs	r8, {r0, r5, r9, sl, lr}^
   4546c:	ldmdb	r2!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45470:	ldmdavc	fp, {r0, r1, fp, sp, lr}
   45474:	andle	r2, r5, r9, asr #22
   45478:	ldrtmi	r6, [r8], -r1, asr #17
   4547c:	mrc	7, 6, APSR_nzcv, cr14, cr4, {6}
   45480:	suble	r2, sl, r0, lsl #16
   45484:	stmdavs	fp!, {r0, sl, ip, sp}^
   45488:			; <UNDEFINED> instruction: 0xf7d46858
   4548c:	addmi	lr, r4, #51712	; 0xca00
   45490:	vmlscs.f64	d13, d25, d25
   45494:			; <UNDEFINED> instruction: 0x81a1f000
   45498:	rsbsle	r2, r7, r6, lsl #28
   4549c:			; <UNDEFINED> instruction: 0xf0002e08
   454a0:	mvfcsdp	f0, #3.0
   454a4:			; <UNDEFINED> instruction: 0x81bcf000
   454a8:	blvc	183610 <ASN1_generate_nconf@plt+0x169070>
   454ac:	bicle	r2, r6, r0, lsl #30
   454b0:	ldmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
   454b4:			; <UNDEFINED> instruction: 0xf8dd4610
   454b8:			; <UNDEFINED> instruction: 0xf8dd9030
   454bc:	bllt	131534 <ASN1_generate_nconf@plt+0x116f94>
   454c0:	svceq	0x0000f1b9
   454c4:	eorshi	pc, r5, #0
   454c8:			; <UNDEFINED> instruction: 0x275646b0
   454cc:	and	r9, r0, r5, lsl #28
   454d0:	stmdavs	fp!, {r0, sl, ip, sp}^
   454d4:			; <UNDEFINED> instruction: 0xf7d46858
   454d8:	addmi	lr, r4, #164, 24	; 0xa400
   454dc:	adcshi	pc, fp, #128, 4
   454e0:	strtmi	r6, [r1], -fp, ror #16
   454e4:			; <UNDEFINED> instruction: 0xf7d16858
   454e8:	stmdavs	r3, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   454ec:	bcs	1de355c <ASN1_generate_nconf@plt+0x1dc8fbc>
   454f0:	andsvc	sp, pc, lr, ror #3
   454f4:	rscle	r2, fp, r0, lsl #28
   454f8:	strtmi	r4, [r8], -r1, lsr #12
   454fc:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   45500:			; <UNDEFINED> instruction: 0xf8dfe7e6
   45504:			; <UNDEFINED> instruction: 0xf8df37c0
   45508:			; <UNDEFINED> instruction: 0xf85b17f0
   4550c:	ldrbtmi	sl, [r9], #-3
   45510:	ldrdeq	pc, [r0], -sl
   45514:	stmib	r2, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   45518:			; <UNDEFINED> instruction: 0xf1b9e7d2
   4551c:	svclt	0x00d40f00
   45520:			; <UNDEFINED> instruction: 0xf04a4653
   45524:	bllt	1506130 <ASN1_generate_nconf@plt+0x14ebb90>
   45528:			; <UNDEFINED> instruction: 0xf0002e06
   4552c:	mcrcs	0, 0, r8, cr8, cr14, {4}
   45530:	adcshi	pc, r2, r0
   45534:			; <UNDEFINED> instruction: 0xd1b72e07
   45538:	strtmi	r6, [r1], -fp, ror #16
   4553c:	andls	r2, ip, #268435456	; 0x10000000
   45540:			; <UNDEFINED> instruction: 0xf7d16858
   45544:			; <UNDEFINED> instruction: 0xf8dfe908
   45548:			; <UNDEFINED> instruction: 0xf8df377c
   4554c:			; <UNDEFINED> instruction: 0x463a17b0
   45550:			; <UNDEFINED> instruction: 0x46044479
   45554:	stmiapl	r3, {r0, r1, r2, fp, ip, pc}^
   45558:			; <UNDEFINED> instruction: 0xf7d16818
   4555c:	stmdavs	r3!, {r5, r6, r8, fp, sp, lr, pc}
   45560:	andsvc	r2, sl, r2, asr r2
   45564:	stmdals	r7, {r5, r7, r8, r9, sl, sp, lr, pc}
   45568:			; <UNDEFINED> instruction: 0xf8df463a
   4556c:			; <UNDEFINED> instruction: 0xf8df3758
   45570:	stmiapl	r3, {r4, r7, r8, r9, sl, ip}^
   45574:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   45578:	ldmdb	r0, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4557c:			; <UNDEFINED> instruction: 0x4621e771
   45580:			; <UNDEFINED> instruction: 0xf7ff4628
   45584:	mcrcs	13, 0, pc, cr9, cr9, {1}	; <UNPREDICTABLE>
   45588:	strb	sp, [sp, lr, lsl #1]
   4558c:	movwcs	r9, #2573	; 0xa0d
   45590:	tstcc	r6, #3358720	; 0x334000
   45594:	bcs	6a204 <ASN1_generate_nconf@plt+0x4fc64>
   45598:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   4559c:	ldmdavs	r1, {r0, r1, r4, r7, fp, sp, lr}^
   455a0:	bge	62b5f8 <ASN1_generate_nconf@plt+0x611058>
   455a4:	ldmdbge	r6, {r8, ip, pc}
   455a8:	andls	pc, r8, sp, asr #17
   455ac:	ldrtmi	r9, [r8], -r1
   455b0:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
   455b4:	stmdacs	r0, {r2, r9, sl, lr}
   455b8:	msrhi	SPSR_fs, #0
   455bc:	bne	480e24 <ASN1_generate_nconf@plt+0x466884>
   455c0:	sbcsvc	pc, pc, #1325400064	; 0x4f000000
   455c4:			; <UNDEFINED> instruction: 0xf7d24638
   455c8:			; <UNDEFINED> instruction: 0xee18ea34
   455cc:	vpmin.s8	d17, d0, d0
   455d0:			; <UNDEFINED> instruction: 0x460312bf
   455d4:			; <UNDEFINED> instruction: 0x072cf8df
   455d8:	ldrbtmi	r9, [r8], #-792	; 0xfffffce8
   455dc:	b	a8352c <ASN1_generate_nconf@plt+0xa68f8c>
   455e0:	bne	480e48 <ASN1_generate_nconf@plt+0x4668a8>
   455e4:	rscvc	pc, r0, #1325400064	; 0x4f000000
   455e8:	strtmi	r4, [r0], -r3, lsl #12
   455ec:			; <UNDEFINED> instruction: 0xf7d29315
   455f0:	blls	67fe78 <ASN1_generate_nconf@plt+0x6658d8>
   455f4:	svclt	0x00182b00
   455f8:	andsls	r2, r9, r0, lsl #16
   455fc:	rsbshi	pc, fp, #0
   45600:	bcs	6be5c <ASN1_generate_nconf@plt+0x518bc>
   45604:	rsbshi	pc, r7, #0
   45608:	bcs	6be68 <ASN1_generate_nconf@plt+0x518c8>
   4560c:	rsbshi	pc, r3, #0
   45610:	bcs	6be74 <ASN1_generate_nconf@plt+0x518d4>
   45614:	rsbhi	pc, pc, #0
   45618:	cmplt	r3, r9, lsl #22
   4561c:	bne	480e84 <ASN1_generate_nconf@plt+0x4668e4>
   45620:	rscvc	pc, r4, #1325400064	; 0x4f000000
   45624:			; <UNDEFINED> instruction: 0xf7d24618
   45628:	andsls	lr, sl, r4, lsl #20
   4562c:			; <UNDEFINED> instruction: 0xf0002800
   45630:			; <UNDEFINED> instruction: 0xf8df83e3
   45634:			; <UNDEFINED> instruction: 0x201c16d4
   45638:			; <UNDEFINED> instruction: 0xf0054479
   4563c:	bls	4038f8 <ASN1_generate_nconf@plt+0x3e9358>
   45640:	strmi	r1, [r7], -r3, lsl #30
   45644:			; <UNDEFINED> instruction: 0xf8523014
   45648:			; <UNDEFINED> instruction: 0xf8431f04
   4564c:	addmi	r1, r3, #4, 30
   45650:	movwcs	sp, #505	; 0x1f9
   45654:	ldrtmi	r6, [r9], -r8, ror #16
   45658:			; <UNDEFINED> instruction: 0xf7d261bb
   4565c:	stmdacs	r0, {r1, r7, r9, fp, sp, lr, pc}
   45660:			; <UNDEFINED> instruction: 0x81aaf000
   45664:	movwls	r2, #49921	; 0xc301
   45668:	stmdavs	fp!, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
   4566c:	andcs	r4, r1, #34603008	; 0x2100000
   45670:	ldmdavs	r8, {r2, r3, r9, ip, pc}^
   45674:	stmda	lr!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45678:			; <UNDEFINED> instruction: 0x3648f8df
   4567c:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   45680:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   45684:	stmdals	r7, {r2, r9, sl, lr}
   45688:	ldmdavs	r8, {r0, r1, r6, r7, fp, ip, lr}
   4568c:	stmia	r6, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45690:	subscs	r6, r6, #2293760	; 0x230000
   45694:	smlad	r7, sl, r0, r7
   45698:	strtmi	r6, [r1], -fp, ror #16
   4569c:			; <UNDEFINED> instruction: 0xf7d16858
   456a0:	stmdavs	r3, {r1, r3, r4, r6, fp, sp, lr, pc}
   456a4:	ldmdavc	fp, {r0, r1, r7, r9, sl, lr}
   456a8:			; <UNDEFINED> instruction: 0xf0002b76
   456ac:	blcs	15e5f00 <ASN1_generate_nconf@plt+0x15cb960>
   456b0:			; <UNDEFINED> instruction: 0xf1b9d05a
   456b4:			; <UNDEFINED> instruction: 0xf0400f00
   456b8:	stmdals	sp, {r0, r2, r4, r5, r6, r8, pc}
   456bc:	tsteq	r4, fp, lsl #2	; <UNPREDICTABLE>
   456c0:	andeq	pc, r8, #-1073741822	; 0xc0000002
   456c4:			; <UNDEFINED> instruction: 0xf0002800
   456c8:	stmvs	r3, {r0, r1, r6, r7, r8, pc}
   456cc:	ldmdals	r4, {r2, r6, fp, sp, lr}
   456d0:	andls	pc, r8, sp, asr #17
   456d4:	andmi	lr, r0, sp, asr #19
   456d8:			; <UNDEFINED> instruction: 0xf7ff4638
   456dc:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   456e0:	orrhi	pc, r1, #0
   456e4:	ldrdcc	pc, [r0], -fp
   456e8:			; <UNDEFINED> instruction: 0xf8df2476
   456ec:	vmax.s8	d17, d0, d20
   456f0:	ldrbtmi	r2, [r9], #-531	; 0xfffffded
   456f4:	tstls	ip, ip, lsl r0
   456f8:	ldmib	sl, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   456fc:	ldrdcc	pc, [ip], -fp
   45700:	svclt	0x00182800
   45704:			; <UNDEFINED> instruction: 0xf8cb2b00
   45708:	andsle	r0, r4, r0, lsl r0
   4570c:	ldrdcc	pc, [r0], -fp
   45710:			; <UNDEFINED> instruction: 0xf8dbb18b
   45714:	cmnlt	r3, r4
   45718:	ldrdcc	pc, [r8], -fp
   4571c:	stmdals	r9, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
   45720:	addsle	r2, pc, r0, lsl #16
   45724:	vmla.i8	d25, d0, d12
   45728:			; <UNDEFINED> instruction: 0xf7d2221b
   4572c:			; <UNDEFINED> instruction: 0xf8cbe982
   45730:	stmdacs	r0, {r2, r4}
   45734:			; <UNDEFINED> instruction: 0xf8ddd196
   45738:			; <UNDEFINED> instruction: 0xf04fb01c
   4573c:	blls	307b48 <ASN1_generate_nconf@plt+0x2ed5a8>
   45740:			; <UNDEFINED> instruction: 0xf43f2b00
   45744:	blls	1b0bf8 <ASN1_generate_nconf@plt+0x196658>
   45748:			; <UNDEFINED> instruction: 0xf43f2b00
   4574c:			; <UNDEFINED> instruction: 0xf8dfae19
   45750:			; <UNDEFINED> instruction: 0xf85b3574
   45754:			; <UNDEFINED> instruction: 0xf8dfa003
   45758:	bls	30ae50 <ASN1_generate_nconf@plt+0x2f08b0>
   4575c:	ldrdeq	pc, [r0], -sl
   45760:			; <UNDEFINED> instruction: 0xf7d14479
   45764:			; <UNDEFINED> instruction: 0xe603e85c
   45768:	svceq	0x0000f1b9
   4576c:	eorhi	pc, sp, #64	; 0x40
   45770:			; <UNDEFINED> instruction: 0x3010f8db
   45774:			; <UNDEFINED> instruction: 0xf0002b00
   45778:	stcne	3, cr8, [r8, #-280]!	; 0xfffffee8
   4577c:			; <UNDEFINED> instruction: 0xf7ff4619
   45780:	stmdacs	r0, {r0, r3, r4, sl, fp, ip, sp, lr, pc}
   45784:	bichi	pc, ip, r0, lsl #5
   45788:	andne	lr, r1, #3588096	; 0x36c000
   4578c:			; <UNDEFINED> instruction: 0x3010f8db
   45790:	ldmdals	r3, {sl, sp}
   45794:	andls	pc, r8, sp, asr #17
   45798:	andmi	lr, r0, sp, asr #19
   4579c:			; <UNDEFINED> instruction: 0xf7ff4638
   457a0:	stmdacs	r0, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   457a4:			; <UNDEFINED> instruction: 0xf8dfd185
   457a8:			; <UNDEFINED> instruction: 0x463a1570
   457ac:			; <UNDEFINED> instruction: 0xb01cf8dd
   457b0:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
   457b4:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
   457b8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   457bc:	andls	r3, fp, r1
   457c0:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   457c4:	ldrdeq	pc, [r0], -sl
   457c8:	stmda	r8!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   457cc:	blcs	6c3e8 <ASN1_generate_nconf@plt+0x51e48>
   457d0:			; <UNDEFINED> instruction: 0xf8dfd1c1
   457d4:	ldrbtmi	r1, [r9], #-1352	; 0xfffffab8
   457d8:			; <UNDEFINED> instruction: 0xf8dfe4a6
   457dc:	ldrtmi	r1, [sl], -r4, asr #10
   457e0:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   457e4:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
   457e8:	andls	r3, fp, r1
   457ec:	stmiapl	r3, {r0, r1, r2, fp, ip, pc}^
   457f0:			; <UNDEFINED> instruction: 0xf7d16818
   457f4:			; <UNDEFINED> instruction: 0xe657e814
   457f8:	bne	fe481060 <ASN1_generate_nconf@plt+0xfe466ac0>
   457fc:			; <UNDEFINED> instruction: 0xf8df463a
   45800:	ldrb	r3, [r0, r4, asr #9]!
   45804:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   45808:	strls	r4, [r8], #-1573	; 0xfffff9db
   4580c:	ldrne	pc, [r4, #-2271]	; 0xfffff721
   45810:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45814:			; <UNDEFINED> instruction: 0xf8da4479
   45818:			; <UNDEFINED> instruction: 0xf7d10000
   4581c:	ldrbt	lr, [ip], #-2048	; 0xfffff800
   45820:	strtcc	pc, [r0], #2271	; 0x8df
   45824:	stmdbls	pc, {r1, r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   45828:	blls	2ff7a4 <ASN1_generate_nconf@plt+0x2e5204>
   4582c:	ldrt	r9, [r7], sp, lsl #18
   45830:	ldrcc	pc, [r0], #2271	; 0x8df
   45834:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   45838:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   4583c:			; <UNDEFINED> instruction: 0xf8da4479
   45840:			; <UNDEFINED> instruction: 0xf7d00000
   45844:	ldrb	lr, [sp], #-4076	; 0xfffff014
   45848:	svceq	0x0000f1b9
   4584c:	orrhi	pc, pc, r0
   45850:	blcs	6c46c <ASN1_generate_nconf@plt+0x51ecc>
   45854:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
   45858:			; <UNDEFINED> instruction: 0xf0064648
   4585c:	andls	pc, r8, r1, ror #28
   45860:			; <UNDEFINED> instruction: 0xf0002800
   45864:			; <UNDEFINED> instruction: 0xf8df81db
   45868:			; <UNDEFINED> instruction: 0xf85b34c4
   4586c:	ldmdavs	fp, {r0, r1, ip, sp}
   45870:	andle	r4, r3, fp, asr #10
   45874:			; <UNDEFINED> instruction: 0xf0079808
   45878:	movtlt	pc, #3059	; 0xbf3	; <UNPREDICTABLE>
   4587c:			; <UNDEFINED> instruction: 0xf0002d00
   45880:			; <UNDEFINED> instruction: 0xf8df818f
   45884:	stmdals	r8, {r2, r3, r5, r7, sl, ip}
   45888:			; <UNDEFINED> instruction: 0xf0044479
   4588c:	blls	1c4280 <ASN1_generate_nconf@plt+0x1a9ce0>
   45890:			; <UNDEFINED> instruction: 0xf0402b00
   45894:			; <UNDEFINED> instruction: 0xf8df81f5
   45898:			; <UNDEFINED> instruction: 0x4629249c
   4589c:	ldrbtmi	r9, [sl], #-2056	; 0xfffff7f8
   458a0:	ldc	7, cr15, [r2, #-844]!	; 0xfffffcb4
   458a4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   458a8:	cfstrdge	mvd15, [r3], {127}	; 0x7f
   458ac:	ldrcc	pc, [r4], #-2271	; 0xfffff721
   458b0:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   458b4:	strcc	pc, [r0], #2271	; 0x8df
   458b8:			; <UNDEFINED> instruction: 0xf8df462a
   458bc:	strcs	r1, [r0, #-1152]	; 0xfffffb80
   458c0:	ldrdeq	pc, [r0], -sl
   458c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   458c8:	svc	0x00a8f7d0
   458cc:	blmi	fffbe968 <ASN1_generate_nconf@plt+0xfffa43c8>
   458d0:			; <UNDEFINED> instruction: 0xf85b4605
   458d4:	strt	sl, [r0], #-3
   458d8:			; <UNDEFINED> instruction: 0xf8df4bfa
   458dc:			; <UNDEFINED> instruction: 0xf8df4464
   458e0:			; <UNDEFINED> instruction: 0xf85b1464
   458e4:	ldrbtmi	sl, [ip], #-3
   458e8:			; <UNDEFINED> instruction: 0xf8da4479
   458ec:			; <UNDEFINED> instruction: 0xf7d00000
   458f0:	qadd8mi	lr, r1, r6
   458f4:	strbmi	r4, [r0], -sl, lsr #12
   458f8:	cdp2	0, 0, cr15, cr12, cr5, {0}
   458fc:			; <UNDEFINED> instruction: 0xf0002800
   45900:			; <UNDEFINED> instruction: 0xf8df81c3
   45904:			; <UNDEFINED> instruction: 0xf8da1444
   45908:	ldrbtmi	r0, [r9], #-0
   4590c:	svc	0x0086f7d0
   45910:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   45914:	strbmi	r4, [r0], -r1, lsr #12
   45918:			; <UNDEFINED> instruction: 0xf005447a
   4591c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   45920:			; <UNDEFINED> instruction: 0x81b2f000
   45924:	strtne	pc, [r8], #-2271	; 0xfffff721
   45928:	ldrdeq	pc, [r0], -sl
   4592c:			; <UNDEFINED> instruction: 0xf7d04479
   45930:	blls	341710 <ASN1_generate_nconf@plt+0x327170>
   45934:	stmdbeq	r0, {r0, r1, r4, r5, r7, r8, ip, sp, lr, pc}
   45938:			; <UNDEFINED> instruction: 0xf04fbf18
   4593c:	ldrbt	r0, [lr], r1, lsl #18
   45940:	strmi	r4, [r5], -r0, ror #23
   45944:			; <UNDEFINED> instruction: 0xf8df9008
   45948:			; <UNDEFINED> instruction: 0xf85b140c
   4594c:	ldrbtmi	sl, [r9], #-3
   45950:	ldrdeq	pc, [r0], -sl
   45954:	svc	0x0062f7d0
   45958:	bllt	ff84395c <ASN1_generate_nconf@plt+0xff8293bc>
   4595c:	ldmibmi	lr!, {r0, r3, r4, r6, r7, r8, r9, fp, lr}^
   45960:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45964:			; <UNDEFINED> instruction: 0xf8da4479
   45968:			; <UNDEFINED> instruction: 0xf7d00000
   4596c:			; <UNDEFINED> instruction: 0xf1b8ef58
   45970:			; <UNDEFINED> instruction: 0xf2800f00
   45974:			; <UNDEFINED> instruction: 0xf1b98102
   45978:	vpmax.f32	d0, d0, d0
   4597c:	ldmibmi	r7!, {r4, r5, r8, pc}^
   45980:	ldrdeq	pc, [r0], -sl
   45984:			; <UNDEFINED> instruction: 0xf7d04479
   45988:	blls	1c16b8 <ASN1_generate_nconf@plt+0x1a7118>
   4598c:			; <UNDEFINED> instruction: 0xf77f2b01
   45990:	movwcs	sl, #3376	; 0xd30
   45994:	ldmibmi	r2!, {r0, r2, r3, r8, r9, ip, pc}^
   45998:	ldrdeq	pc, [r0], -sl
   4599c:			; <UNDEFINED> instruction: 0xf7d04479
   459a0:	str	lr, [r8, #-3902]!	; 0xfffff0c2
   459a4:	ldrtmi	r9, [sl], -r7, lsl #16
   459a8:	stmibmi	lr!, {r1, r2, r6, r7, r8, r9, fp, lr}^
   459ac:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   459b0:			; <UNDEFINED> instruction: 0xf7d06818
   459b4:			; <UNDEFINED> instruction: 0xe680ef34
   459b8:			; <UNDEFINED> instruction: 0xf8dd4bc2
   459bc:	stmibmi	sl!, {r2, r3, r4, ip, sp, pc}^
   459c0:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   459c4:			; <UNDEFINED> instruction: 0xf8da4479
   459c8:			; <UNDEFINED> instruction: 0xf7d00000
   459cc:	stmdavs	fp!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}^
   459d0:			; <UNDEFINED> instruction: 0xf8da49e6
   459d4:	ldmdbvs	sl, {}	; <UNPREDICTABLE>
   459d8:			; <UNDEFINED> instruction: 0xf7d04479
   459dc:	stmibmi	r4!, {r5, r8, r9, sl, fp, sp, lr, pc}^
   459e0:	rsbcs	r4, ip, #56, 12	; 0x3800000
   459e4:			; <UNDEFINED> instruction: 0xf7d24479
   459e8:	blls	67fdd8 <ASN1_generate_nconf@plt+0x665838>
   459ec:	ldrmi	r4, [r8], -r1, ror #19
   459f0:	rscvc	pc, r5, #1325400064	; 0x4f000000
   459f4:	tstls	r7, r9, ror r4
   459f8:	ldm	r0!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   459fc:	ldmdals	r9, {r0, r1, r2, r8, fp, ip, pc}
   45a00:	sbcne	pc, fp, #64, 4
   45a04:	stmia	sl!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45a08:	ldmdals	sl, {r0, r1, r2, r8, fp, ip, pc}
   45a0c:	rscvc	pc, r6, #1325400064	; 0x4f000000
   45a10:	stmia	r4!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45a14:	ldmdals	r5, {r0, r1, r2, r8, fp, ip, pc}
   45a18:	sbcne	pc, sp, #64, 4
   45a1c:	ldm	lr, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45a20:	ldmdals	r6, {r0, r1, r2, r8, fp, ip, pc}
   45a24:	rscvc	pc, r7, #1325400064	; 0x4f000000
   45a28:	ldm	r8, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45a2c:	ldmdals	r7, {r0, r1, r2, r8, fp, ip, pc}
   45a30:	sbcne	pc, pc, #64, 4
   45a34:	ldm	r2, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45a38:	blmi	fe8ff43c <ASN1_generate_nconf@plt+0xfe8e4e9c>
   45a3c:			; <UNDEFINED> instruction: 0xf85b49ce
   45a40:	ldrbtmi	sl, [r9], #-3
   45a44:	ldrdeq	pc, [r0], -sl
   45a48:	mcr	7, 7, pc, cr8, cr0, {6}	; <UNPREDICTABLE>
   45a4c:	bllt	1703a50 <ASN1_generate_nconf@plt+0x16e94b0>
   45a50:	strtmi	r9, [r3], -sp, lsl #24
   45a54:	blls	1bf348 <ASN1_generate_nconf@plt+0x1a4da8>
   45a58:	blcs	57378 <ASN1_generate_nconf@plt+0x3cdd8>
   45a5c:	svcge	0x003cf47f
   45a60:	strtmi	r4, [sl], -r6, asr #19
   45a64:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   45a68:			; <UNDEFINED> instruction: 0xf0059107
   45a6c:	stmdbls	r7, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   45a70:	bmi	ff131f58 <ASN1_generate_nconf@plt+0xff1179b8>
   45a74:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   45a78:	cdp2	0, 0, cr15, cr8, cr5, {0}
   45a7c:			; <UNDEFINED> instruction: 0xf47f2800
   45a80:	blls	3317e8 <ASN1_generate_nconf@plt+0x317248>
   45a84:	ldrbtmi	r4, [r9], #-2495	; 0xfffff641
   45a88:			; <UNDEFINED> instruction: 0xf0002b00
   45a8c:	ldmdals	r3, {r0, r1, r2, r3, r4, r5, r7, r8, pc}
   45a90:	andsvc	pc, r7, #1325400064	; 0x4f000000
   45a94:			; <UNDEFINED> instruction: 0xf7d29105
   45a98:	stmdbls	r5, {r1, r5, r7, fp, sp, lr, pc}
   45a9c:	subscs	pc, sp, #64, 4
   45aa0:			; <UNDEFINED> instruction: 0xf7d29814
   45aa4:	blmi	fe23fd1c <ASN1_generate_nconf@plt+0xfe22577c>
   45aa8:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45aac:	bllt	1283ab0 <ASN1_generate_nconf@plt+0x1269510>
   45ab0:	strbmi	r6, [r1], -fp, ror #16
   45ab4:			; <UNDEFINED> instruction: 0xf7d06858
   45ab8:	andls	lr, sp, lr, asr #28
   45abc:	blmi	fe0bed30 <ASN1_generate_nconf@plt+0xfe0a4790>
   45ac0:			; <UNDEFINED> instruction: 0xf85b49b1
   45ac4:	ldrbtmi	sl, [r9], #-3
   45ac8:	ldrdeq	pc, [r0], -sl
   45acc:	mcr	7, 5, pc, cr6, cr0, {6}	; <UNPREDICTABLE>
   45ad0:	bllt	683ad4 <ASN1_generate_nconf@plt+0x669534>
   45ad4:	ldrtmi	r4, [sl], -sp, lsr #19
   45ad8:	ldrbtmi	r4, [r9], #-2938	; 0xfffff486
   45adc:	blmi	1ebf4f0 <ASN1_generate_nconf@plt+0x1ea4f50>
   45ae0:	stmibmi	fp!, {r1, r6, r9, sl, lr}
   45ae4:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45ae8:			; <UNDEFINED> instruction: 0xf8da4479
   45aec:			; <UNDEFINED> instruction: 0xf7d00000
   45af0:			; <UNDEFINED> instruction: 0xf7ffee96
   45af4:			; <UNDEFINED> instruction: 0xf8ddbb07
   45af8:			; <UNDEFINED> instruction: 0xe777b01c
   45afc:			; <UNDEFINED> instruction: 0xf7d1980a
   45b00:	stmdacs	r0, {r2, r9, sl, fp, sp, lr, pc}
   45b04:	cfldrdge	mvd15, [r5], #-508	; 0xfffffe04
   45b08:			; <UNDEFINED> instruction: 0xf85b4b6e
   45b0c:	stmibmi	r1!, {r0, r1, sp, pc}
   45b10:			; <UNDEFINED> instruction: 0xf8da9a0a
   45b14:	ldrbtmi	r0, [r9], #-0
   45b18:	mcr	7, 4, pc, cr0, cr0, {6}	; <UNPREDICTABLE>
   45b1c:	blt	fffc3b20 <ASN1_generate_nconf@plt+0xfffa9580>
   45b20:	strtmi	r6, [r1], -fp, ror #16
   45b24:			; <UNDEFINED> instruction: 0xf7d06858
   45b28:	ldmib	fp, {r1, r2, r4, r9, sl, fp, sp, lr, pc}^
   45b2c:	stmdacs	r0, {r0, r9, ip}
   45b30:	msrhi	SPSR_sx, r0
   45b34:	movwmi	lr, #6608	; 0x19d0
   45b38:	blmi	18ff3ec <ASN1_generate_nconf@plt+0x18e4e4c>
   45b3c:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45b40:	blt	ffc43b44 <ASN1_generate_nconf@plt+0xffc295a4>
   45b44:			; <UNDEFINED> instruction: 0x464a4b5f
   45b48:			; <UNDEFINED> instruction: 0xf85b4993
   45b4c:	ldrbtmi	sl, [r9], #-3
   45b50:	ldrdeq	pc, [r0], -sl
   45b54:	mcr	7, 3, pc, cr2, cr0, {6}	; <UNPREDICTABLE>
   45b58:			; <UNDEFINED> instruction: 0xf0064648
   45b5c:	andls	pc, r8, r1, ror #25
   45b60:			; <UNDEFINED> instruction: 0xf47f2800
   45b64:	stcls	14, cr10, [r8, #-512]	; 0xfffffe00
   45b68:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   45b6c:	blmi	1c3eb74 <ASN1_generate_nconf@plt+0x1c245d4>
   45b70:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45b74:	ldrdls	pc, [r0], -r3
   45b78:	strtmi	lr, [r9], sl, ror #12
   45b7c:			; <UNDEFINED> instruction: 0xf8594641
   45b80:	ldmdavs	r8, {r2, r8, r9, sl, fp, ip, sp}^
   45b84:	stcl	7, cr15, [r6, #832]!	; 0x340
   45b88:	blcs	ac7a4 <ASN1_generate_nconf@plt+0x92204>
   45b8c:			; <UNDEFINED> instruction: 0xf43f900d
   45b90:	bmi	fe0f0c60 <ASN1_generate_nconf@plt+0xfe0d66c0>
   45b94:	strbmi	r4, [r8], -r1, asr #12
   45b98:			; <UNDEFINED> instruction: 0xf7ff447a
   45b9c:	ldrbt	pc, [sl], r1, ror #19	; <UNPREDICTABLE>
   45ba0:	blcs	6c7bc <ASN1_generate_nconf@plt+0x5221c>
   45ba4:	ldmdbmi	lr!, {r6, r8, ip, lr, pc}^
   45ba8:	ldrbtmi	r4, [r9], #-2686	; 0xfffff582
   45bac:	ldrbtmi	r9, [sl], #-2056	; 0xfffff7f8
   45bb0:			; <UNDEFINED> instruction: 0xf7d3910b
   45bb4:	stmdbls	fp, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   45bb8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   45bbc:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
   45bc0:	ldrmi	r9, [sp], -r8, lsl #16
   45bc4:			; <UNDEFINED> instruction: 0xf8def004
   45bc8:	stmdals	r7, {r0, r2, r5, r6, r9, sl, sp, lr, pc}
   45bcc:	blmi	f974bc <ASN1_generate_nconf@plt+0xf7cf1c>
   45bd0:	stmiapl	r3, {r0, r2, r4, r5, r6, r8, fp, lr}^
   45bd4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   45bd8:	mcr	7, 1, pc, cr0, cr0, {6}	; <UNPREDICTABLE>
   45bdc:	stmdals	sl, {r3, r6, r7, r8, sl, sp, lr, pc}
   45be0:	ldc	7, cr15, [r2, #836]	; 0x344
   45be4:			; <UNDEFINED> instruction: 0xf47f2800
   45be8:	ldr	sl, [r0, sl, asr #29]
   45bec:			; <UNDEFINED> instruction: 0xf47f2e09
   45bf0:	bls	230d44 <ASN1_generate_nconf@plt+0x2167a4>
   45bf4:	stmdbmi	sp!, {r0, r1, r4, r5, r8, r9, fp, lr}^
   45bf8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   45bfc:			; <UNDEFINED> instruction: 0xf7d06818
   45c00:	and	lr, r4, lr, lsl #28
   45c04:			; <UNDEFINED> instruction: 0x46284639
   45c08:			; <UNDEFINED> instruction: 0xf9f6f7ff
   45c0c:	stmdavs	fp!, {r0, r8, r9, sl, ip, sp}^
   45c10:			; <UNDEFINED> instruction: 0xf7d46858
   45c14:	addmi	lr, r7, #98304	; 0x18000
   45c18:	strb	sp, [r5], #-3060	; 0xfffff40c
   45c1c:	vstrls	d4, [r5, #-164]	; 0xffffff5c
   45c20:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45c24:	blt	1fc3c28 <ASN1_generate_nconf@plt+0x1fa9688>
   45c28:	stmdbmi	r1!, {r1, r2, r5, r8, r9, fp, lr}^
   45c2c:			; <UNDEFINED> instruction: 0xf85b4e61
   45c30:	ldrbtmi	sl, [r9], #-3
   45c34:			; <UNDEFINED> instruction: 0xf8da447e
   45c38:			; <UNDEFINED> instruction: 0xf7d00000
   45c3c:	bmi	1801404 <ASN1_generate_nconf@plt+0x17e6e64>
   45c40:	ldrtmi	r9, [r1], -r8, lsl #16
   45c44:			; <UNDEFINED> instruction: 0xf7d3447a
   45c48:	strmi	lr, [r3], -r0, ror #22
   45c4c:			; <UNDEFINED> instruction: 0xf0002800
   45c50:	stmdals	r8, {r1, r2, r3, r4, r5, r7, pc}
   45c54:			; <UNDEFINED> instruction: 0x461d4631
   45c58:			; <UNDEFINED> instruction: 0xf894f004
   45c5c:			; <UNDEFINED> instruction: 0x462a4957
   45c60:	ldrdeq	pc, [r0], -sl
   45c64:			; <UNDEFINED> instruction: 0xf7d04479
   45c68:	bmi	15c13d8 <ASN1_generate_nconf@plt+0x15a6e38>
   45c6c:	strtmi	r9, [r9], -r8, lsl #16
   45c70:			; <UNDEFINED> instruction: 0xf7d3447a
   45c74:	strmi	lr, [r6], -sl, asr #22
   45c78:			; <UNDEFINED> instruction: 0xf47f2800
   45c7c:	ldr	sl, [r9], -r7, ror #22
   45c80:			; <UNDEFINED> instruction: 0xf85b4b10
   45c84:	strb	sl, [r9, r3]!
   45c88:	blcs	6c8bc <ASN1_generate_nconf@plt+0x5231c>
   45c8c:	cfstrdge	mvd15, [r3, #-508]!	; 0xfffffe04
   45c90:	bllt	1c03c94 <ASN1_generate_nconf@plt+0x1be96f4>
   45c94:			; <UNDEFINED> instruction: 0xb01cf8dd
   45c98:	blmi	2d7588 <ASN1_generate_nconf@plt+0x2bcfe8>
   45c9c:	stmdbmi	r9, {r0, r1, r3, fp, ip, pc}^
   45ca0:	andls	r3, fp, r1
   45ca4:	andge	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   45ca8:			; <UNDEFINED> instruction: 0xf8da4479
   45cac:			; <UNDEFINED> instruction: 0xf7d00000
   45cb0:	strb	lr, [r2, #-3510]	; 0xfffff24a
   45cb4:	andeq	r9, r3, r8, lsr #19
   45cb8:	andeq	r1, r0, r0, ror r5
   45cbc:	andeq	r7, r3, r2, lsl r0
   45cc0:	muleq	r3, r8, r9
   45cc4:	andeq	r1, r0, r0, lsr #11
   45cc8:	andeq	ip, r0, r8, ror #17
   45ccc:	andeq	lr, r1, r2, lsl #14
   45cd0:	andeq	r9, r3, r6, lsr #17
   45cd4:	ldrdeq	lr, [r1], -r2
   45cd8:	andeq	r6, r3, sl, ror sp
   45cdc:	andeq	lr, r1, r4, lsl #10
   45ce0:	andeq	lr, r1, lr, lsr r7
   45ce4:	andeq	lr, r1, r2, lsl #21
   45ce8:	muleq	r1, lr, r4
   45cec:	andeq	lr, r1, lr, asr #16
   45cf0:	andeq	lr, r1, lr, lsl r4
   45cf4:	andeq	lr, r1, r0, lsl r8
   45cf8:	andeq	lr, r1, r2, ror r8
   45cfc:	andeq	lr, r1, r8, lsl r8
   45d00:	ldrdeq	lr, [r1], -r4
   45d04:	andeq	r9, r1, r2, ror #5
   45d08:			; <UNDEFINED> instruction: 0x0001e5bc
   45d0c:	andeq	lr, r1, r6, lsl r5
   45d10:	andeq	lr, r1, r6, lsr r1
   45d14:	andeq	lr, r1, r8, lsl #13
   45d18:	andeq	lr, r1, r0, lsr #10
   45d1c:	andeq	lr, r1, r2, asr r0
   45d20:	andeq	lr, r1, ip, lsl #7
   45d24:	andeq	lr, r1, r8, asr #2
   45d28:	andeq	lr, r1, r4, asr #3
   45d2c:	andeq	r1, r0, r8, asr r5
   45d30:	ldrdeq	lr, [r1], -ip
   45d34:	andeq	fp, r1, r6, asr sp
   45d38:	andeq	fp, r1, r0, lsr sp
   45d3c:	strdeq	ip, [r0], -lr
   45d40:	andeq	sp, r0, sl, lsr r3
   45d44:			; <UNDEFINED> instruction: 0x0001e4b0
   45d48:	andeq	lr, r1, sl, lsr #9
   45d4c:	andeq	lr, r0, r0, asr #1
   45d50:	andeq	lr, r1, r8, lsr #9
   45d54:	andeq	r0, r1, r2, ror r9
   45d58:	andeq	lr, r1, r8, asr r1
   45d5c:	andeq	lr, r1, r4, lsl #3
   45d60:	muleq	r1, r0, r1
   45d64:	andeq	lr, r1, lr, asr r3
   45d68:	andeq	lr, r1, r0, asr #4
   45d6c:	andeq	ip, r0, r0, lsr #9
   45d70:	andeq	sp, r1, r4, asr #28
   45d74:	andeq	sp, r1, r4, lsr lr
   45d78:	andeq	sp, r1, r6, asr pc
   45d7c:			; <UNDEFINED> instruction: 0x0000d1ba
   45d80:	andeq	sp, r0, r2, ror #30
   45d84:	andeq	sp, r1, r2, lsr #27
   45d88:	andeq	sp, r1, lr, lsl pc
   45d8c:	andeq	lr, r1, r6, lsr #3
   45d90:	andeq	sp, r1, r8, asr #28
   45d94:	andeq	sp, r1, lr, asr #31
   45d98:	andeq	ip, r0, lr, lsr #25
   45d9c:	andeq	sp, r1, ip, lsr pc
   45da0:			; <UNDEFINED> instruction: 0x0001deba
   45da4:	andeq	sp, r1, lr, lsr #29
   45da8:	ldrdeq	lr, [r1], -ip
   45dac:	andeq	sp, r1, r6, ror #30
   45db0:	andeq	sp, r1, r6, lsl #28
   45db4:	andeq	sp, r1, r0, lsr lr
   45db8:	andeq	sp, r1, r8, lsl lr
   45dbc:	andeq	sp, r1, r4, lsl #28
   45dc0:	andeq	fp, r1, r4, lsl #19
   45dc4:	andeq	sp, r1, r8, lsl #30
   45dc8:			; <UNDEFINED> instruction: 0xf85b4b12
   45dcc:	blmi	4edde0 <ASN1_generate_nconf@plt+0x4d3840>
   45dd0:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
   45dd4:			; <UNDEFINED> instruction: 0xf8da447b
   45dd8:	ldrbtmi	r0, [sl], #-0
   45ddc:			; <UNDEFINED> instruction: 0xf7d04479
   45de0:			; <UNDEFINED> instruction: 0xf7ffed1e
   45de4:	stmdbmi	pc, {r1, r3, r4, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   45de8:			; <UNDEFINED> instruction: 0xf8dd463a
   45dec:	blmi	2b1e64 <ASN1_generate_nconf@plt+0x2978c4>
   45df0:	strbt	r4, [r0], #1145	; 0x479
   45df4:	stmdb	r4, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45df8:			; <UNDEFINED> instruction: 0xb01cf8dd
   45dfc:	ldrb	r9, [r5, #2840]!	; 0xb18
   45e00:			; <UNDEFINED> instruction: 0x3010f8db
   45e04:	ldmib	fp, {r2, r6, r7, sl, sp, lr, pc}^
   45e08:	strb	r1, [r1], #513	; 0x201
   45e0c:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   45e10:	svclt	0x0000e63d
   45e14:	andeq	r1, r0, r0, lsr #11
   45e18:	andeq	sp, r1, r8, lsl #25
   45e1c:	andeq	sp, r1, sl, lsl #25
   45e20:	andeq	ip, r0, r8, ror #3
   45e24:	andeq	sp, r1, r8, lsr pc
   45e28:	andeq	sp, r1, sl, lsl sl
   45e2c:	strmi	fp, [r2], -ip, lsl #8
   45e30:	addlt	fp, r2, r0, ror r5
   45e34:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   45e38:			; <UNDEFINED> instruction: 0xf8dfac06
   45e3c:	strmi	ip, [sp], -r0, rrx
   45e40:			; <UNDEFINED> instruction: 0xf85444fe
   45e44:	strmi	r6, [r8], -r4, lsl #22
   45e48:	ldmdbmi	r6, {r0, r2, r4, r8, r9, fp, lr}
   45e4c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   45e50:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   45e54:	ldrdgt	pc, [r0], -ip
   45e58:	andgt	pc, r4, sp, asr #17
   45e5c:	stceq	0, cr15, [r0], {79}	; 0x4f
   45e60:			; <UNDEFINED> instruction: 0xf7d09400
   45e64:	bls	811dc <ASN1_generate_nconf@plt+0x66c3c>
   45e68:			; <UNDEFINED> instruction: 0x46044631
   45e6c:			; <UNDEFINED> instruction: 0xf7d44628
   45e70:	bmi	3c05d8 <ASN1_generate_nconf@plt+0x3a6038>
   45e74:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   45e78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   45e7c:	subsmi	r9, sl, r1, lsl #22
   45e80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   45e84:	tstle	r4, r0, lsr #8
   45e88:	pop	{r1, ip, sp, pc}
   45e8c:	andlt	r4, r2, r0, ror r0
   45e90:			; <UNDEFINED> instruction: 0xf7d34770
   45e94:	svclt	0x0000e8f6
   45e98:	andeq	r8, r3, ip, asr #23
   45e9c:	andeq	r1, r0, r0, ror r5
   45ea0:	andeq	r1, r1, r8, lsr r0
   45ea4:	andeq	lr, r1, r2, lsl r1
   45ea8:	muleq	r3, r6, fp
   45eac:	svcmi	0x00f0e92d
   45eb0:	cfstrs	mvf2, [sp, #-0]
   45eb4:	ldrmi	r8, [sp], -r2, lsl #22
   45eb8:			; <UNDEFINED> instruction: 0xf8df4623
   45ebc:	ldrbtmi	r9, [r9], #812	; 0x32c
   45ec0:	strls	fp, [r0], #-143	; 0xffffff71
   45ec4:			; <UNDEFINED> instruction: 0xf8dd4604
   45ec8:	strls	sl, [r8, #-124]	; 0xffffff84
   45ecc:	andne	lr, fp, #3358720	; 0x334000
   45ed0:	mrc	7, 6, APSR_nzcv, cr4, cr1, {6}
   45ed4:			; <UNDEFINED> instruction: 0xf0002800
   45ed8:	blls	266498 <ASN1_generate_nconf@plt+0x24bef8>
   45edc:	blcs	576fc <ASN1_generate_nconf@plt+0x3d15c>
   45ee0:	rscshi	pc, sp, r0, asr #32
   45ee4:	blcs	6cb54 <ASN1_generate_nconf@plt+0x525b4>
   45ee8:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   45eec:			; <UNDEFINED> instruction: 0xf04f4bbf
   45ef0:	strbmi	r0, [r3], r0, lsl #16
   45ef4:	mcr	4, 0, r4, cr8, cr11, {3}
   45ef8:	blmi	fef94740 <ASN1_generate_nconf@plt+0xfef7a1a0>
   45efc:	movwls	r4, #54395	; 0xd47b
   45f00:	ldrbtmi	r4, [fp], #-3004	; 0xfffff444
   45f04:	bcc	fe48172c <ASN1_generate_nconf@plt+0xfe46718c>
   45f08:			; <UNDEFINED> instruction: 0xf7d34630
   45f0c:			; <UNDEFINED> instruction: 0x4604ee7e
   45f10:			; <UNDEFINED> instruction: 0xf7d3b1d0
   45f14:			; <UNDEFINED> instruction: 0x4605eff2
   45f18:	ldcl	7, cr15, [r6, #832]	; 0x340
   45f1c:	strmi	r2, [r7], -r1, lsl #26
   45f20:	ldmibmi	r5!, {r0, r3, r5, ip, lr, pc}
   45f24:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx3
   45f28:			; <UNDEFINED> instruction: 0x46502a10
   45f2c:			; <UNDEFINED> instruction: 0xf8593d02
   45f30:	strls	r1, [r0, -r1]
   45f34:			; <UNDEFINED> instruction: 0xf7ff6809
   45f38:	stccs	15, cr15, [r3, #-484]	; 0xfffffe1c
   45f3c:	mrshi	pc, (UNDEF: 106)	; <UNPREDICTABLE>
   45f40:			; <UNDEFINED> instruction: 0xf005e8df
   45f44:	stmdbge	r8!, {r0, r2, r4, r7, sl, fp, ip, sp, lr}^
   45f48:			; <UNDEFINED> instruction: 0xf7d34630
   45f4c:	stmdacs	r0, {r2, r8, sl, fp, sp, lr, pc}
   45f50:	ldrtmi	sp, [r0], -lr, asr #2
   45f54:	stmib	r4!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   45f58:	eorsle	r2, r7, r0, lsl #16
   45f5c:	blcs	6cbdc <ASN1_generate_nconf@plt+0x5263c>
   45f60:	adchi	pc, ip, r0, asr #32
   45f64:			; <UNDEFINED> instruction: 0xf8594ba5
   45f68:	ldmdavs	r8, {r0, r1, ip, sp}
   45f6c:	b	fe103ec4 <ASN1_generate_nconf@plt+0xfe0e9924>
   45f70:	bleq	c23a4 <ASN1_generate_nconf@plt+0xa7e04>
   45f74:	strtmi	lr, [r0], -r8, asr #15
   45f78:	ldc	7, cr15, [r8], #836	; 0x344
   45f7c:	strtmi	r4, [r0], -r1, lsl #12
   45f80:			; <UNDEFINED> instruction: 0xf7d1910a
   45f84:			; <UNDEFINED> instruction: 0xf8dfebc8
   45f88:			; <UNDEFINED> instruction: 0x4643c270
   45f8c:	bcs	fe4817f4 <ASN1_generate_nconf@plt+0xfe467254>
   45f90:	andne	pc, ip, r9, asr r8	; <UNPREDICTABLE>
   45f94:	stmdbls	sl, {r0, r3, r8, ip, pc}
   45f98:	smlabtvc	r0, sp, r9, lr
   45f9c:	ldmdavs	r9!, {r0, r3, r8, r9, sl, fp, ip, pc}
   45fa0:	ldrbmi	r4, [r0], -r5, lsl #12
   45fa4:			; <UNDEFINED> instruction: 0xff42f7ff
   45fa8:	bmi	fe5b2484 <ASN1_generate_nconf@plt+0xfe597ee4>
   45fac:	ldmdavs	r9!, {r0, r1, r3, r5, r9, sl, lr}
   45fb0:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   45fb4:			; <UNDEFINED> instruction: 0xff3af7ff
   45fb8:	blcs	6cc38 <ASN1_generate_nconf@plt+0x52698>
   45fbc:	adchi	pc, fp, r0, asr #32
   45fc0:			; <UNDEFINED> instruction: 0xf1084620
   45fc4:			; <UNDEFINED> instruction: 0xf7d20801
   45fc8:	ldr	lr, [sp, lr, asr #25]
   45fcc:			; <UNDEFINED> instruction: 0xf10b4b8b
   45fd0:	stmibmi	ip, {r0, r8, r9, fp}
   45fd4:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   45fd8:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   45fdc:	ldc	7, cr15, [lr], {208}	; 0xd0
   45fe0:	stmdavs	r0!, {r0, r3, r7, r8, fp, lr}
   45fe4:			; <UNDEFINED> instruction: 0xf7d04479
   45fe8:	stmdavs	r0!, {r1, r3, r4, sl, fp, sp, lr, pc}
   45fec:	b	1103f44 <ASN1_generate_nconf@plt+0x10e99a4>
   45ff0:	strbmi	r4, [r3], -r6, lsl #21
   45ff4:	ldrbmi	r9, [r0], -r0, lsr #18
   45ff8:			; <UNDEFINED> instruction: 0xf7ff447a
   45ffc:	shadd16mi	pc, r0, r7	; <UNPREDICTABLE>
   46000:	ldmda	r0, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46004:	subsle	r2, ip, r0, lsl #16
   46008:	andlt	r4, pc, r8, asr r6	; <UNPREDICTABLE>
   4600c:	blhi	101308 <ASN1_generate_nconf@plt+0xe6d68>
   46010:	svchi	0x00f0e8bd
   46014:	blcs	6cc8c <ASN1_generate_nconf@plt+0x526ec>
   46018:	sbchi	pc, r5, r0, asr #32
   4601c:	blcs	6cc98 <ASN1_generate_nconf@plt+0x526f8>
   46020:	strtmi	sp, [r0], -lr, asr #3
   46024:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   46028:	b	a83f78 <ASN1_generate_nconf@plt+0xa699d8>
   4602c:	stmdals	r0!, {r0, r9, sl, lr}
   46030:	bl	fe403f7c <ASN1_generate_nconf@plt+0xfe3e99dc>
   46034:			; <UNDEFINED> instruction: 0xf7d24620
   46038:			; <UNDEFINED> instruction: 0xe765ec96
   4603c:	blcs	6ccb4 <ASN1_generate_nconf@plt+0x52714>
   46040:	adchi	pc, r7, r0, asr #32
   46044:	blcs	6ccc0 <ASN1_generate_nconf@plt+0x52720>
   46048:			; <UNDEFINED> instruction: 0x4620d1ba
   4604c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   46050:	ldmib	lr, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46054:			; <UNDEFINED> instruction: 0x461a9b1d
   46058:	movwcc	lr, #6605	; 0x19cd
   4605c:	strmi	r9, [r1], -r0, lsl #6
   46060:			; <UNDEFINED> instruction: 0xf7d49820
   46064:	strtmi	lr, [r0], -lr, ror #20
   46068:	ldcl	7, cr15, [ip], #-840	; 0xfffffcb8
   4606c:	blls	77fda4 <ASN1_generate_nconf@plt+0x765804>
   46070:			; <UNDEFINED> instruction: 0xf0402b00
   46074:	blls	7a628c <ASN1_generate_nconf@plt+0x78bcec>
   46078:			; <UNDEFINED> instruction: 0xd1a12b00
   4607c:			; <UNDEFINED> instruction: 0xf1084620
   46080:			; <UNDEFINED> instruction: 0xf7d20801
   46084:			; <UNDEFINED> instruction: 0x4601ec9a
   46088:			; <UNDEFINED> instruction: 0xf7d39820
   4608c:	qadd16mi	lr, r0, r8
   46090:	stcl	7, cr15, [r8], #-840	; 0xfffffcb8
   46094:	blls	77fd7c <ASN1_generate_nconf@plt+0x7657dc>
   46098:	cmnle	r8, r0, lsl #22
   4609c:	blcs	6cd18 <ASN1_generate_nconf@plt+0x52778>
   460a0:	strtmi	sp, [r0], -lr, lsl #3
   460a4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   460a8:	mcr	7, 1, pc, cr10, cr0, {6}	; <UNPREDICTABLE>
   460ac:	stmdals	r0!, {r0, r9, sl, lr}
   460b0:	stmia	r8, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   460b4:			; <UNDEFINED> instruction: 0xf7d24620
   460b8:			; <UNDEFINED> instruction: 0xe725ec56
   460bc:	svc	0x00d8f7d0
   460c0:	blmi	13ffe20 <ASN1_generate_nconf@plt+0x13e5880>
   460c4:	bleq	c24f8 <ASN1_generate_nconf@plt+0xa7f58>
   460c8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   460cc:			; <UNDEFINED> instruction: 0xf7d46818
   460d0:			; <UNDEFINED> instruction: 0x4658e9d2
   460d4:	ldc	0, cr11, [sp], #60	; 0x3c
   460d8:	pop	{r1, r8, r9, fp, pc}
   460dc:	ssub8mi	r8, r9, r0
   460e0:	svc	0x007cf7d0
   460e4:			; <UNDEFINED> instruction: 0xf47f2800
   460e8:	blmi	1171ce4 <ASN1_generate_nconf@plt+0x1157744>
   460ec:	bleq	c2230 <ASN1_generate_nconf@plt+0xa7c90>
   460f0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   460f4:			; <UNDEFINED> instruction: 0xf7d46818
   460f8:			; <UNDEFINED> instruction: 0xe780e9be
   460fc:			; <UNDEFINED> instruction: 0x4630991a
   46100:	stmda	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46104:	ldmdbls	fp, {r3, r4, r5, r8, r9, ip, sp, pc}
   46108:			; <UNDEFINED> instruction: 0xf7d04630
   4610c:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   46110:	mcrge	4, 7, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   46114:	strtmi	lr, [r0], -r9, ror #15
   46118:			; <UNDEFINED> instruction: 0xf7d12501
   4611c:	blls	8c10c4 <ASN1_generate_nconf@plt+0x8a6b24>
   46120:			; <UNDEFINED> instruction: 0xf10a9a1b
   46124:	svcls	0x001a0102
   46128:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   4612c:	blls	86ad50 <ASN1_generate_nconf@plt+0x8507b0>
   46130:	tstls	r5, r1, lsl #4
   46134:	blls	7aad54 <ASN1_generate_nconf@plt+0x7907b4>
   46138:	stmdbls	fp, {r2, r3, r9, fp, ip, pc}
   4613c:	blls	76ad50 <ASN1_generate_nconf@plt+0x7507b0>
   46140:	strls	r9, [r4, #-1792]	; 0xfffff900
   46144:	blls	26ad54 <ASN1_generate_nconf@plt+0x2507b4>
   46148:	mrc2	7, 5, pc, cr0, cr15, {7}
   4614c:	strtmi	r4, [r0], -r3, lsl #9
   46150:	stc	7, cr15, [r8], {210}	; 0xd2
   46154:	blmi	abfcbc <ASN1_generate_nconf@plt+0xaa571c>
   46158:	bleq	c229c <ASN1_generate_nconf@plt+0xa7cfc>
   4615c:	bls	898614 <ASN1_generate_nconf@plt+0x87e074>
   46160:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   46164:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   46168:	bl	16840b0 <ASN1_generate_nconf@plt+0x1669b10>
   4616c:	strtmi	lr, [r0], -r7, asr #14
   46170:	stcl	7, cr15, [r6, #832]	; 0x340
   46174:	stmdals	r0!, {r0, r9, sl, lr}
   46178:	bl	2840cc <ASN1_generate_nconf@plt+0x269b2c>
   4617c:	strtmi	lr, [r0], -lr, lsl #15
   46180:	ldc	7, cr15, [sl], {210}	; 0xd2
   46184:	ldrmi	r2, [sl], -r0, lsl #6
   46188:	stmdals	r0!, {r0, r9, sl, lr}
   4618c:	b	ffb840dc <ASN1_generate_nconf@plt+0xffb69b3c>
   46190:			; <UNDEFINED> instruction: 0x4620e771
   46194:	ldmdb	ip!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46198:	ldrmi	r2, [sl], -r0, lsl #6
   4619c:	stmdals	r0!, {r0, r9, sl, lr}
   461a0:	bl	15840ec <ASN1_generate_nconf@plt+0x1569b4c>
   461a4:	strtmi	lr, [r0], -lr, asr #14
   461a8:	stmdb	r8!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   461ac:	stmdals	r0!, {r0, r9, sl, lr}
   461b0:	bl	ff304104 <ASN1_generate_nconf@plt+0xff2e9b64>
   461b4:	blmi	4bfe84 <ASN1_generate_nconf@plt+0x4a58e4>
   461b8:	ldmdbmi	r6, {r1, r5, r9, sl, lr}
   461bc:	bleq	c2300 <ASN1_generate_nconf@plt+0xa7d60>
   461c0:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   461c4:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   461c8:	bl	a84110 <ASN1_generate_nconf@plt+0xa69b70>
   461cc:			; <UNDEFINED> instruction: 0xf7d46820
   461d0:			; <UNDEFINED> instruction: 0xe719e952
   461d4:			; <UNDEFINED> instruction: 0xf10b4b09
   461d8:	stmdbls	sp, {r0, r8, r9, fp}
   461dc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   461e0:			; <UNDEFINED> instruction: 0xf7d06818
   461e4:	usat	lr, #11, ip, lsl #22
   461e8:	andeq	r8, r3, lr, asr #22
   461ec:	andeq	lr, r1, r8, asr r1
   461f0:	andeq	lr, r1, r8, asr r1
   461f4:	andeq	lr, r1, lr, lsr r1
   461f8:	andeq	r1, r0, r0, lsl #10
   461fc:	andeq	r1, r0, r0, lsr #11
   46200:	muleq	r0, r2, sl
   46204:	strdeq	sp, [r1], -r4
   46208:	andeq	lr, r1, r4, lsr r0
   4620c:	andeq	lr, r1, r0, ror r0
   46210:	andeq	sp, r1, r4, lsr #28
   46214:	andeq	sp, r1, r4, lsr #27
   46218:	svcmi	0x00f0e92d
   4621c:			; <UNDEFINED> instruction: 0xf8dfb09b
   46220:	strcs	r5, [r0], #-1188	; 0xfffffb5c
   46224:	strtcc	pc, [r0], #2271	; 0x8df
   46228:	bleq	1682664 <ASN1_generate_nconf@plt+0x16680c4>
   4622c:			; <UNDEFINED> instruction: 0xf8df447d
   46230:			; <UNDEFINED> instruction: 0xf8df249c
   46234:	ssatmi	r6, #3, ip, lsl #9
   46238:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
   4623c:	strtmi	r4, [r1], r5, lsr #12
   46240:	tstls	r9, #1769472	; 0x1b0000
   46244:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   46248:			; <UNDEFINED> instruction: 0xf0079415
   4624c:			; <UNDEFINED> instruction: 0xf8dffbab
   46250:	strtmi	r3, [r7], -r4, lsl #9
   46254:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
   46258:	ldrls	r9, [r2], #-1046	; 0xfffffbea
   4625c:	strmi	lr, [r9], #-2509	; 0xfffff633
   46260:	strmi	lr, [fp], #-2509	; 0xfffff633
   46264:	strmi	lr, [lr], #-2509	; 0xfffff633
   46268:	ldrmi	lr, [r0], #-2509	; 0xfffff633
   4626c:	andls	r9, sp, r3, lsl r3
   46270:	cdp2	0, 12, cr15, cr8, cr7, {0}
   46274:	mcrrne	3, 8, fp, r3, cr8
   46278:	ldmle	r9!, {r0, r4, r8, r9, fp, sp}^
   4627c:			; <UNDEFINED> instruction: 0xf852a202
   46280:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   46284:	svclt	0x00004710
   46288:	andeq	r0, r0, r9, ror r1
   4628c:			; <UNDEFINED> instruction: 0xffffffe9
   46290:	andeq	r0, r0, fp, lsr #5
   46294:	muleq	r0, sp, r2
   46298:	muleq	r0, r5, r2
   4629c:	andeq	r0, r0, sp, lsl #5
   462a0:	andeq	r0, r0, r9, asr #32
   462a4:	andeq	r0, r0, r7, lsl #5
   462a8:	andeq	r0, r0, r1, lsl #5
   462ac:	andeq	r0, r0, r9, ror #4
   462b0:	andeq	r0, r0, r9, ror #4
   462b4:	andeq	r0, r0, r9, ror #4
   462b8:	andeq	r0, r0, r1, asr #4
   462bc:	andeq	r0, r0, r7, lsl #4
   462c0:	andeq	r0, r0, r1, ror #3
   462c4:			; <UNDEFINED> instruction: 0x000001b5
   462c8:	muleq	r0, r1, r1
   462cc:	andeq	r0, r0, r9, ror #2
   462d0:			; <UNDEFINED> instruction: 0xf0072701
   462d4:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   462d8:	strtmi	sp, [r0], sp, asr #3
   462dc:			; <UNDEFINED> instruction: 0xf0084604
   462e0:	strmi	pc, [r3], pc, lsl #21
   462e4:	blx	fe10230c <ASN1_generate_nconf@plt+0xfe0e7d6c>
   462e8:			; <UNDEFINED> instruction: 0xf1bb9013
   462ec:			; <UNDEFINED> instruction: 0xf0000f00
   462f0:			; <UNDEFINED> instruction: 0xf1bb8133
   462f4:	vpmax.f32	d0, d0, d1
   462f8:			; <UNDEFINED> instruction: 0xf1b88126
   462fc:			; <UNDEFINED> instruction: 0xf0000f00
   46300:			; <UNDEFINED> instruction: 0xf1b88120
   46304:			; <UNDEFINED> instruction: 0xf0000f03
   46308:			; <UNDEFINED> instruction: 0xf1b8815e
   4630c:			; <UNDEFINED> instruction: 0xf0000f04
   46310:			; <UNDEFINED> instruction: 0xf1b88152
   46314:			; <UNDEFINED> instruction: 0xf0000f02
   46318:	stmdals	sl, {r0, r1, r2, r4, r5, r8, pc}
   4631c:	mcr	7, 4, pc, cr8, cr0, {6}	; <UNPREDICTABLE>
   46320:	stmdacs	r0, {r2, r9, sl, lr}
   46324:	teqhi	pc, r0	; <UNPREDICTABLE>
   46328:	stmdals	lr, {r8, r9, sp}
   4632c:			; <UNDEFINED> instruction: 0x4619aa15
   46330:			; <UNDEFINED> instruction: 0xff98f005
   46334:			; <UNDEFINED> instruction: 0xf0002800
   46338:	blls	5a67a0 <ASN1_generate_nconf@plt+0x58c200>
   4633c:	andeq	pc, r1, #72, 4	; 0x80000004
   46340:	cmncs	r7, r3, lsl lr
   46344:	tstls	r7, #983040	; 0xf0000
   46348:	tstls	r8, #3342336	; 0x330000
   4634c:			; <UNDEFINED> instruction: 0xf8e6f006
   46350:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   46354:	tsthi	r6, r0	; <UNPREDICTABLE>
   46358:			; <UNDEFINED> instruction: 0xf0046836
   4635c:	blls	3c48c8 <ASN1_generate_nconf@plt+0x3aa328>
   46360:	strls	r9, [r1], #-2576	; 0xfffff5f0
   46364:	movwlt	lr, #27085	; 0x69cd
   46368:	andls	r9, r2, #17408	; 0x4400
   4636c:			; <UNDEFINED> instruction: 0xf8cdaa17
   46370:	stmib	sp, {pc}^
   46374:	blls	362f88 <ASN1_generate_nconf@plt+0x3489e8>
   46378:	ldrtmi	r4, [r0], -r1, lsl #12
   4637c:	strls	r2, [r5], -r0, lsl #12
   46380:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
   46384:	ldmibmi	r4, {r0, r1, r2, r9, sl, lr}^
   46388:	vmin.s8	q10, q0, q0
   4638c:	ldrbtmi	r1, [r9], #-567	; 0xfffffdc9
   46390:			; <UNDEFINED> instruction: 0xf7d1910c
   46394:	stmdbls	ip, {r2, r5, sl, fp, sp, lr, pc}
   46398:	addsvc	pc, ip, #1325400064	; 0x4f000000
   4639c:			; <UNDEFINED> instruction: 0xf7d14628
   463a0:			; <UNDEFINED> instruction: 0x4648ec1e
   463a4:	mrc	7, 3, APSR_nzcv, cr8, cr1, {6}
   463a8:			; <UNDEFINED> instruction: 0xf7d2980a
   463ac:	stmdals	r9, {r4, r5, sl, fp, sp, lr, pc}
   463b0:	stc	7, cr15, [ip], #-840	; 0xfffffcb8
   463b4:			; <UNDEFINED> instruction: 0xf7d14620
   463b8:	uasxmi	lr, r8, r0
   463bc:	mcr	7, 7, pc, cr10, cr2, {6}	; <UNPREDICTABLE>
   463c0:	addsvc	pc, pc, #1325400064	; 0x4f000000
   463c4:	ldmdals	r5, {r2, r3, r8, fp, ip, pc}
   463c8:	stc	7, cr15, [r8], {209}	; 0xd1
   463cc:			; <UNDEFINED> instruction: 0xf004980b
   463d0:	bmi	ff105d24 <ASN1_generate_nconf@plt+0xff0eb784>
   463d4:	ldrbtmi	r4, [sl], #-3004	; 0xfffff444
   463d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   463dc:	subsmi	r9, sl, r9, lsl fp
   463e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   463e4:	msrhi	SPSR_fxc, r0, asr #32
   463e8:	andslt	r4, fp, r8, lsr r6
   463ec:	svchi	0x00f0e8bd
   463f0:			; <UNDEFINED> instruction: 0xf9f6f008
   463f4:			; <UNDEFINED> instruction: 0xf0074659
   463f8:	stmdacs	r0, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   463fc:	svcge	0x0038f47f
   46400:	ldmpl	r4!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, lr}^
   46404:			; <UNDEFINED> instruction: 0x270149b7
   46408:	strcs	r6, [r0], #-2080	; 0xfffff7e0
   4640c:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   46410:	b	184358 <ASN1_generate_nconf@plt+0x169db8>
   46414:	ldr	r4, [r6, r3, lsr #13]!
   46418:			; <UNDEFINED> instruction: 0xf0402c00
   4641c:	stccs	0, cr8, [r0, #-1000]	; 0xfffffc18
   46420:	rscshi	pc, ip, r0, asr #32
   46424:			; <UNDEFINED> instruction: 0xf81cf008
   46428:	rsccs	r9, r6, #311296	; 0x4c000
   4642c:	bl	84378 <ASN1_generate_nconf@plt+0x69dd8>
   46430:	stmdacs	r0, {r0, r2, r9, sl, lr}
   46434:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
   46438:	ldr	r2, [r9, -r4, lsl #8]
   4643c:			; <UNDEFINED> instruction: 0xf0402c00
   46440:			; <UNDEFINED> instruction: 0xf1ba8108
   46444:			; <UNDEFINED> instruction: 0xf0400f00
   46448:			; <UNDEFINED> instruction: 0xf8cd8109
   4644c:			; <UNDEFINED> instruction: 0xf008a05c
   46450:	ldmdbge	r7, {r0, r1, r2, fp, ip, sp, lr, pc}
   46454:	svc	0x007ef7d2
   46458:	stmdacs	r0, {r1, r7, r9, sl, lr}
   4645c:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   46460:	strcs	r9, [r3], #-2839	; 0xfffff4e9
   46464:	smlad	r3, r2, r3, r9
   46468:			; <UNDEFINED> instruction: 0xf0402c00
   4646c:			; <UNDEFINED> instruction: 0xf1b98108
   46470:			; <UNDEFINED> instruction: 0xf0400f00
   46474:			; <UNDEFINED> instruction: 0xf0078109
   46478:			; <UNDEFINED> instruction: 0x4601fff3
   4647c:			; <UNDEFINED> instruction: 0xf7d04648
   46480:	strmi	lr, [r1], r8, lsr #24
   46484:			; <UNDEFINED> instruction: 0xf0002800
   46488:	strcs	r8, [r2], #-260	; 0xfffffefc
   4648c:	stccs	6, cr14, [r0], {240}	; 0xf0
   46490:	sbchi	pc, r9, r0, asr #32
   46494:	blcs	6d0c0 <ASN1_generate_nconf@plt+0x52b20>
   46498:	sbchi	pc, sl, r0, asr #32
   4649c:			; <UNDEFINED> instruction: 0xffe0f007
   464a0:	vst1.8	{d18-d21}, [pc], r1
   464a4:			; <UNDEFINED> instruction: 0xf0055180
   464a8:	andls	pc, r9, pc, asr #20
   464ac:	mvnle	r2, r0, lsl #16
   464b0:	blmi	fe318aec <ASN1_generate_nconf@plt+0xfe2fe54c>
   464b4:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   464b8:			; <UNDEFINED> instruction: 0x468358f3
   464bc:	strcs	r4, [r1, -r4, lsl #12]
   464c0:			; <UNDEFINED> instruction: 0xf7d06818
   464c4:	ldrb	lr, [lr, -ip, lsr #19]
   464c8:			; <UNDEFINED> instruction: 0xf0402c00
   464cc:	blls	2e688c <ASN1_generate_nconf@plt+0x2cc2ec>
   464d0:			; <UNDEFINED> instruction: 0xf0402b00
   464d4:			; <UNDEFINED> instruction: 0xf0078082
   464d8:	andcs	pc, r1, #780	; 0x30c
   464dc:	orrpl	pc, r0, pc, asr #8
   464e0:	blx	d024fc <ASN1_generate_nconf@plt+0xce7f5c>
   464e4:	stmdacs	r0, {r1, r3, ip, pc}
   464e8:	addhi	pc, r2, r0
   464ec:	ldrt	r2, [pc], r1, lsl #8
   464f0:	blcs	6d128 <ASN1_generate_nconf@plt+0x52b88>
   464f4:	addhi	pc, r1, r0, asr #32
   464f8:	suble	r2, r0, r8, lsl #16
   464fc:	svclt	0x000c2809
   46500:	movwcs	r2, #21251	; 0x5303
   46504:	ldrt	r9, [r3], ip, lsl #6
   46508:	tstls	r1, #67108864	; 0x4000000
   4650c:	movwcs	lr, #5808	; 0x16b0
   46510:	ssat	r9, #14, r0, lsl #6
   46514:			; <UNDEFINED> instruction: 0xffa4f007
   46518:	strt	r9, [r9], lr
   4651c:			; <UNDEFINED> instruction: 0xffa0f007
   46520:	strt	r9, [r5], pc
   46524:			; <UNDEFINED> instruction: 0xff9cf007
   46528:			; <UNDEFINED> instruction: 0xf0042100
   4652c:	andls	pc, fp, r5, lsl #26
   46530:	stmdami	lr!, {r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}^
   46534:	strtmi	r2, [r3], r0, lsl #8
   46538:	ldrbtmi	r4, [r8], #-1575	; 0xfffff9d9
   4653c:			; <UNDEFINED> instruction: 0xf970f008
   46540:	strbmi	lr, [r4], -r1, lsr #14
   46544:	blmi	1a0010c <ASN1_generate_nconf@plt+0x19e5b6c>
   46548:	bls	398af4 <ASN1_generate_nconf@plt+0x37e554>
   4654c:	ldrbtmi	r5, [r9], #-2292	; 0xfffff70c
   46550:			; <UNDEFINED> instruction: 0xf7d06820
   46554:	ldrb	lr, [r5, -r4, ror #18]
   46558:	stmdbmi	r6!, {r0, r5, r6, r8, r9, fp, lr}^
   4655c:	ldmpl	r4!, {r0, r2, r3, r9, fp, ip, pc}^
   46560:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   46564:	ldmdb	sl, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46568:	blmi	17c02a0 <ASN1_generate_nconf@plt+0x17a5d00>
   4656c:	stmdbmi	r2!, {r0, r1, r7, r9, sl, lr}^
   46570:	ldmpl	r3!, {r0, r8, r9, sl, sp}^
   46574:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   46578:	ldmdb	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4657c:	movwcs	lr, #18179	; 0x4703
   46580:	ldrbt	r9, [r5], -ip, lsl #6
   46584:	ldrbt	r2, [lr], r1, lsl #14
   46588:			; <UNDEFINED> instruction: 0xf1b99b09
   4658c:	svclt	0x00180f00
   46590:			; <UNDEFINED> instruction: 0xf0002b00
   46594:	stmdals	r9, {r0, r1, r2, r3, r7, pc}
   46598:			; <UNDEFINED> instruction: 0xf7d14649
   4659c:			; <UNDEFINED> instruction: 0x4604ed3a
   465a0:			; <UNDEFINED> instruction: 0xf47f2800
   465a4:	blmi	13f20b0 <ASN1_generate_nconf@plt+0x13d7b10>
   465a8:	strcs	r4, [r1, -r3, lsr #13]
   465ac:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   465b0:	svc	0x0060f7d3
   465b4:	strtmi	lr, [r8], -r7, ror #13
   465b8:	ldm	sl!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   465bc:	stmdacs	r0, {r2, r9, sl, lr}
   465c0:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {3}
   465c4:	bls	500588 <ASN1_generate_nconf@plt+0x4e5fe8>
   465c8:	ldmdals	r6, {r0, r4, r6, r9, sl, lr}
   465cc:	stmdb	sl!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   465d0:	stmdacs	r0, {r2, r9, sl, lr}
   465d4:	mcrge	4, 5, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   465d8:	stmdbmi	r8, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   465dc:	bls	3992e4 <ASN1_generate_nconf@plt+0x37ed44>
   465e0:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   465e4:	strcs	r4, [r1, -r3, lsr #13]
   465e8:			; <UNDEFINED> instruction: 0xf7d06818
   465ec:			; <UNDEFINED> instruction: 0xe6cae918
   465f0:	blmi	f18b04 <ASN1_generate_nconf@plt+0xefe564>
   465f4:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   465f8:	stmdbmi	r2, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   465fc:	bls	3992e4 <ASN1_generate_nconf@plt+0x37ed44>
   46600:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   46604:	strtmi	r2, [r3], r0, lsl #8
   46608:	ldmdavs	r8, {r0, r8, r9, sl, sp}
   4660c:	stmdb	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46610:	ldmdbmi	sp!, {r0, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   46614:	bls	3992e4 <ASN1_generate_nconf@plt+0x37ed44>
   46618:			; <UNDEFINED> instruction: 0xe7f24479
   4661c:	blmi	c58b10 <ASN1_generate_nconf@plt+0xc3e570>
   46620:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   46624:	ldmdbmi	sl!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   46628:	bls	3992e4 <ASN1_generate_nconf@plt+0x37ed44>
   4662c:			; <UNDEFINED> instruction: 0xe7e84479
   46630:	blmi	b18b18 <ASN1_generate_nconf@plt+0xafe578>
   46634:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   46638:	blmi	ac058c <ASN1_generate_nconf@plt+0xaa5fec>
   4663c:	ldmdbmi	r6!, {r2, r9, sl, lr}
   46640:	bls	398054 <ASN1_generate_nconf@plt+0x37dab4>
   46644:	ldmpl	r3!, {r0, r8, r9, sl, sp}^
   46648:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4664c:	stmia	r6!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46650:	ldmdbmi	r2!, {r0, r3, r4, r7, r9, sl, sp, lr, pc}
   46654:	bls	3992e4 <ASN1_generate_nconf@plt+0x37ed44>
   46658:			; <UNDEFINED> instruction: 0xe7d24479
   4665c:	blmi	858b24 <ASN1_generate_nconf@plt+0x83e584>
   46660:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   46664:	blmi	800560 <ASN1_generate_nconf@plt+0x7e5fc0>
   46668:	stmdbmi	lr!, {r2, r9, sl, lr}
   4666c:	bls	398080 <ASN1_generate_nconf@plt+0x37dae0>
   46670:	ldmpl	r3!, {r0, r8, r9, sl, sp}^
   46674:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   46678:	ldm	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4667c:	stmdbmi	sl!, {r0, r1, r7, r9, sl, sp, lr, pc}
   46680:	bls	3992e4 <ASN1_generate_nconf@plt+0x37ed44>
   46684:			; <UNDEFINED> instruction: 0xe7bc4479
   46688:	blmi	598b30 <ASN1_generate_nconf@plt+0x57e590>
   4668c:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   46690:	blmi	540534 <ASN1_generate_nconf@plt+0x525f94>
   46694:	stmdbmi	r6!, {r2, r9, sl, lr}
   46698:	bls	3980ac <ASN1_generate_nconf@plt+0x37db0c>
   4669c:	ldmpl	r3!, {r0, r8, r9, sl, sp}^
   466a0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   466a4:	ldm	sl!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   466a8:	stmdbmi	r2!, {r0, r2, r3, r5, r6, r9, sl, sp, lr, pc}
   466ac:	bls	3992e4 <ASN1_generate_nconf@plt+0x37ed44>
   466b0:			; <UNDEFINED> instruction: 0xe7a64479
   466b4:	blmi	2d8b3c <ASN1_generate_nconf@plt+0x2be59c>
   466b8:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   466bc:			; <UNDEFINED> instruction: 0xf7d2e791
   466c0:	svclt	0x0000ece0
   466c4:	andeq	r8, r3, r0, ror #15
   466c8:	andeq	r1, r0, r0, ror r5
   466cc:	andeq	r7, r3, sl, lsr #21
   466d0:			; <UNDEFINED> instruction: 0x000387b8
   466d4:	andeq	sp, r1, r2, lsr #31
   466d8:	andeq	sp, r1, sl, ror #28
   466dc:	andeq	r8, r3, r6, lsr r6
   466e0:	andeq	r1, r0, r0, lsr #11
   466e4:	andeq	fp, r0, sl, ror #11
   466e8:	andeq	sp, r1, sl, ror #24
   466ec:	andeq	r7, r3, sl, lsr #15
   466f0:	andeq	sp, r1, r6, lsl #26
   466f4:	ldrdeq	sp, [r1], -r0
   466f8:	andeq	pc, r0, ip, asr #26
   466fc:	andeq	sp, r1, r4, ror #21
   46700:	andeq	sp, r1, sl, ror #21
   46704:	andeq	sp, r1, ip, ror sl
   46708:	andeq	sp, r1, ip, lsl #21
   4670c:			; <UNDEFINED> instruction: 0x0001dbba
   46710:	andeq	sp, r1, r8, ror sl
   46714:	andeq	sp, r1, lr, asr #21
   46718:	andeq	sp, r1, r4, asr #23
   4671c:	andeq	sp, r1, ip, asr #20
   46720:	andeq	sp, r1, r2, lsr fp
   46724:	andeq	sp, r1, r0, asr #22
   46728:	andeq	sp, r1, r0, lsr #20
   4672c:			; <UNDEFINED> instruction: 0x0001dab6
   46730:	andeq	sp, r1, r8, asr #21
   46734:	strdeq	sp, [r1], -r4
   46738:	andeq	sp, r1, r2, asr #23
   4673c:	svclt	0x00004770
   46740:	mvnsmi	lr, #737280	; 0xb4000
   46744:	stmdbmi	r1, {r1, r2, r3, r9, sl, lr}^
   46748:	ldrmi	r4, [r7], -r5, lsl #12
   4674c:	bmi	1057f94 <ASN1_generate_nconf@plt+0x103d9f4>
   46750:			; <UNDEFINED> instruction: 0xf5ad4479
   46754:	ldrmi	r5, [r8], r0, lsl #27
   46758:			; <UNDEFINED> instruction: 0xf8dfb083
   4675c:	stmpl	sl, {r3, r4, r5, r6, r7, ip, pc}
   46760:	orrpl	pc, r0, #54525952	; 0x3400000
   46764:	ldrbtmi	r3, [r9], #772	; 0x304
   46768:	andsvs	r6, sl, r2, lsl r8
   4676c:	andeq	pc, r0, #79	; 0x4f
   46770:	ldmda	r8!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46774:	blle	b4df8c <ASN1_generate_nconf@plt+0xb339ec>
   46778:	suble	r2, r3, r0, lsl #26
   4677c:	mrc	7, 7, APSR_nzcv, cr12, cr1, {6}
   46780:	teqlt	r0, #6291456	; 0x600000
   46784:			; <UNDEFINED> instruction: 0x46204934
   46788:	ldrbtmi	sl, [r9], #-3073	; 0xfffff3ff
   4678c:			; <UNDEFINED> instruction: 0xf804f004
   46790:			; <UNDEFINED> instruction: 0xf8c84639
   46794:	ldrtmi	r0, [r0], -r0
   46798:	bl	1d046ec <ASN1_generate_nconf@plt+0x1cea14c>
   4679c:	eor	fp, ip, r8, lsr #18
   467a0:	ldrtmi	r4, [r0], -r1, lsr #12
   467a4:	ldmdb	r6, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   467a8:	vst2.8	{d27-d30}, [pc :256], r8
   467ac:	strtmi	r5, [r1], -r0, lsl #5
   467b0:			; <UNDEFINED> instruction: 0xf7d24628
   467b4:	mcrne	13, 0, lr, cr2, cr8, {1}
   467b8:			; <UNDEFINED> instruction: 0xf8d8dcf2
   467bc:	andcs	r1, r0, #0
   467c0:			; <UNDEFINED> instruction: 0xf7d14630
   467c4:	biclt	lr, r0, r0, lsl #23
   467c8:			; <UNDEFINED> instruction: 0xf7d14638
   467cc:	strmi	lr, [r4], -ip, asr #16
   467d0:	strcs	lr, [r0], #-20	; 0xffffffec
   467d4:			; <UNDEFINED> instruction: 0xf50d4921
   467d8:	bmi	79b5e0 <ASN1_generate_nconf@plt+0x781040>
   467dc:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   467e0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   467e4:	subsmi	r6, r1, sl, lsl r8
   467e8:	andeq	pc, r0, #79	; 0x4f
   467ec:	strtmi	sp, [r0], -ip, lsr #2
   467f0:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   467f4:	pop	{r0, r1, ip, sp, pc}
   467f8:	strcs	r8, [r0], #-1008	; 0xfffffc10
   467fc:			; <UNDEFINED> instruction: 0xf7d24630
   46800:	strb	lr, [r7, ip, asr #31]!
   46804:			; <UNDEFINED> instruction: 0x46694630
   46808:	stc	7, cr15, [r4, #840]!	; 0x348
   4680c:			; <UNDEFINED> instruction: 0xf8c8af02
   46810:			; <UNDEFINED> instruction: 0xb1280000
   46814:	stccc	8, cr15, [r8], {87}	; 0x57
   46818:	smlatble	r1, r3, r2, r4
   4681c:	strb	r4, [sp, lr, lsr #12]!
   46820:	vmla.i8	d20, d0, d15
   46824:	strcs	r2, [r0, #-513]	; 0xfffffdff
   46828:			; <UNDEFINED> instruction: 0xf7d14479
   4682c:	blmi	3c0f94 <ASN1_generate_nconf@plt+0x3a69f4>
   46830:	andpl	pc, r0, r8, asr #17
   46834:	stmdbmi	ip, {r1, r5, r9, sl, lr}
   46838:			; <UNDEFINED> instruction: 0xf859462c
   4683c:	ldrbtmi	r3, [r9], #-3
   46840:			; <UNDEFINED> instruction: 0xf7cf6818
   46844:	strb	lr, [r5, ip, ror #31]
   46848:	ldc	7, cr15, [sl], {210}	; 0xd2
   4684c:			; <UNDEFINED> instruction: 0x000382bc
   46850:	andeq	r1, r0, r0, ror r5
   46854:	andeq	r8, r3, r6, lsr #5
   46858:			; <UNDEFINED> instruction: 0x0001dcb2
   4685c:	andeq	r8, r3, lr, lsr #4
   46860:	andeq	sp, r1, r4, lsr #24
   46864:	andeq	r1, r0, r0, lsr #11
   46868:	andeq	sp, r1, lr, lsl ip
   4686c:	blmi	f1915c <ASN1_generate_nconf@plt+0xefebbc>
   46870:	push	{r1, r3, r4, r5, r6, sl, lr}
   46874:			; <UNDEFINED> instruction: 0xf5ad41f0
   46878:	ldmpl	r3, {r0, r7, r8, sl, fp, sp, lr}^
   4687c:	svcmi	0x00384606
   46880:			; <UNDEFINED> instruction: 0xf8cd681b
   46884:			; <UNDEFINED> instruction: 0xf04f3404
   46888:			; <UNDEFINED> instruction: 0xf7d10300
   4688c:	ldrbtmi	lr, [pc], #-3204	; 46894 <ASN1_generate_nconf@plt+0x2c2f4>
   46890:	stmdacs	r0, {r2, r9, sl, lr}
   46894:	ldmdbmi	r3!, {r0, r2, r3, r6, ip, lr, pc}
   46898:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   4689c:	ldmib	r0, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   468a0:	movlt	r4, #128, 12	; 0x8000000
   468a4:	vst1.8	{d26-d27}, [pc], r1
   468a8:	strtmi	r6, [r1], -r0, lsl #7
   468ac:	stc	7, cr15, [r6, #840]!	; 0x348
   468b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   468b4:	tstcs	r0, r4, asr #32
   468b8:			; <UNDEFINED> instruction: 0xf7d04620
   468bc:	strmi	lr, [r5], -sl, ror #29
   468c0:	eorsle	r2, r8, r0, lsl #16
   468c4:			; <UNDEFINED> instruction: 0xf7d14620
   468c8:	smlattcs	r1, r8, fp, lr
   468cc:			; <UNDEFINED> instruction: 0xf7d14628
   468d0:			; <UNDEFINED> instruction: 0x4604e9b6
   468d4:	tstcs	r0, r8, ror r3
   468d8:			; <UNDEFINED> instruction: 0xf7d14628
   468dc:			; <UNDEFINED> instruction: 0x4604ed58
   468e0:	strbmi	fp, [r0], -r8, asr #6
   468e4:	mrrc	7, 13, pc, r6, cr2	; <UNPREDICTABLE>
   468e8:			; <UNDEFINED> instruction: 0xf7d34628
   468ec:	bmi	8020c4 <ASN1_generate_nconf@plt+0x7e7b24>
   468f0:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   468f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   468f8:	strcc	pc, [r4], #-2269	; 0xfffff723
   468fc:			; <UNDEFINED> instruction: 0xf04f405a
   46900:			; <UNDEFINED> instruction: 0xd1260300
   46904:			; <UNDEFINED> instruction: 0xf50d4620
   46908:	pop	{r0, r7, r8, sl, fp, sp, lr}
   4690c:			; <UNDEFINED> instruction: 0xf7d081f0
   46910:	blmi	6017d8 <ASN1_generate_nconf@plt+0x5e7238>
   46914:			; <UNDEFINED> instruction: 0x46324916
   46918:	ldmpl	fp!, {r0, r2, r6, r9, sl, lr}^
   4691c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   46920:	svc	0x007cf7cf
   46924:	strtmi	r2, [r0], -r1, lsl #2
   46928:	stmib	r8, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4692c:	bicsle	r2, r8, r0, lsl #16
   46930:	strmi	lr, [r5], -r1
   46934:	strtmi	r4, [r0], -r0, lsl #13
   46938:			; <UNDEFINED> instruction: 0xf7d12400
   4693c:	ldrb	lr, [r0, lr, lsr #23]
   46940:	ldrtmi	r4, [r2], -sl, lsl #22
   46944:	ldmpl	fp!, {r0, r1, r3, r8, fp, lr}^
   46948:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4694c:	svc	0x0066f7cf
   46950:			; <UNDEFINED> instruction: 0xf7d2e7f1
   46954:	svclt	0x0000eb96
   46958:	muleq	r3, ip, r1
   4695c:	andeq	r1, r0, r0, ror r5
   46960:	andeq	r8, r3, lr, ror r1
   46964:	andeq	sp, r0, r6, ror r0
   46968:	andeq	r8, r3, sl, lsl r1
   4696c:	andeq	r1, r0, r0, lsr #11
   46970:	andeq	sp, r1, r8, ror #22
   46974:	andeq	sp, r1, r4, lsl #23
   46978:			; <UNDEFINED> instruction: 0x4606b5f8
   4697c:	strmi	r4, [sp], -r8, lsl #12
   46980:			; <UNDEFINED> instruction: 0xff74f7ff
   46984:	ldrbtmi	r4, [pc], #-3864	; 4698c <ASN1_generate_nconf@plt+0x2c3ec>
   46988:	movwlt	r4, #1540	; 0x604
   4698c:			; <UNDEFINED> instruction: 0x46284917
   46990:			; <UNDEFINED> instruction: 0xf7d14479
   46994:			; <UNDEFINED> instruction: 0x4606e916
   46998:	strtmi	fp, [r1], -r0, lsl #3
   4699c:	stmdb	ip, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   469a0:	stcle	8, cr2, [fp, #-0]
   469a4:			; <UNDEFINED> instruction: 0x46304912
   469a8:			; <UNDEFINED> instruction: 0xf7d04479
   469ac:	stmdacs	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
   469b0:	ldrtmi	sp, [r0], -r4, lsl #26
   469b4:	bl	ffc04904 <ASN1_generate_nconf@plt+0xffbea364>
   469b8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   469bc:	strtmi	r4, [sl], -sp, lsl #22
   469c0:	ldmpl	fp!, {r0, r2, r3, r8, fp, lr}^
   469c4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   469c8:	svc	0x0028f7cf
   469cc:	bmi	340998 <ASN1_generate_nconf@plt+0x3263f8>
   469d0:	ldrtmi	r2, [r0], -r2, lsl #2
   469d4:			; <UNDEFINED> instruction: 0xf7d2447a
   469d8:	shadd16mi	lr, r0, r0
   469dc:			; <UNDEFINED> instruction: 0xf7d22111
   469e0:	strtmi	lr, [r0], -r8, lsr #18
   469e4:	svclt	0x0000bdf8
   469e8:	andeq	r8, r3, r6, lsl #1
   469ec:	andeq	ip, r0, ip, lsr r7
   469f0:	ldrdeq	r9, [r1], -r8
   469f4:	andeq	r1, r0, r0, lsr #11
   469f8:	andeq	sp, r1, r0, asr fp
   469fc:	andeq	sp, r1, r8, lsl fp
   46a00:	svcmi	0x00f0e92d
   46a04:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   46a08:	strmi	r8, [pc], -r2, lsl #22
   46a0c:	stclcs	8, cr15, [ip], #-892	; 0xfffffc84
   46a10:			; <UNDEFINED> instruction: 0xf8df2400
   46a14:	ldrbtmi	r3, [sl], #-3180	; 0xfffff394
   46a18:	stclpl	8, cr15, [r8], #-892	; 0xfffffc84
   46a1c:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
   46a20:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   46a24:			; <UNDEFINED> instruction: 0xf04f9321
   46a28:			; <UNDEFINED> instruction: 0xf8df0300
   46a2c:	stmiapl	fp!, {r2, r3, r4, r6, sl, fp, ip, sp}^
   46a30:	ldrmi	lr, [r9], #-2509	; 0xfffff633
   46a34:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
   46a38:			; <UNDEFINED> instruction: 0xf7d09302
   46a3c:	pkhtbmi	lr, r1, r0, asr #17
   46a40:			; <UNDEFINED> instruction: 0xf0002800
   46a44:			; <UNDEFINED> instruction: 0xf8df80de
   46a48:	ldrtmi	r2, [r9], -r4, asr #24
   46a4c:			; <UNDEFINED> instruction: 0xf04f4630
   46a50:	ldrbtmi	r3, [sl], #-3071	; 0xfffff401
   46a54:			; <UNDEFINED> instruction: 0xf0064626
   46a58:	vmax.f32	d31, d16, d21
   46a5c:	vtst.8	<illegal reg q10.5>, q8, q7
   46a60:	blge	6dc9d8 <ASN1_generate_nconf@plt+0x6c2438>
   46a64:	strls	r9, [r3], #-1034	; 0xfffffbf6
   46a68:	ldrls	r9, [r6], #-1037	; 0xfffffbf3
   46a6c:	stmib	sp, {r0, r1, r2, r3, sl, ip, pc}^
   46a70:	ldrls	r4, [r3], #-1044	; 0xfffffbec
   46a74:	strls	r9, [r9], #-1031	; 0xfffffbf9
   46a78:	strls	r9, [r5], #-1035	; 0xfffffbf5
   46a7c:	strls	r9, [r8], #-1036	; 0xfffffbf4
   46a80:	stmib	sp, {r2, sl, ip, pc}^
   46a84:	ldrls	r4, [r0], #-1041	; 0xfffffbef
   46a88:	tstls	r7, #234881024	; 0xe000000
   46a8c:			; <UNDEFINED> instruction: 0xf0074682
   46a90:			; <UNDEFINED> instruction: 0x4603fab9
   46a94:	suble	r2, fp, r0, lsl #16
   46a98:	vqrdmlah.s<illegal width 8>	d2, d0, d10
   46a9c:	mrrcne	0, 10, r8, r9, cr8
   46aa0:	mrrcne	11, 15, sp, sl, cr5
   46aa4:	ldmle	r2!, {r0, r1, r3, r4, r9, fp, sp}^
   46aa8:			; <UNDEFINED> instruction: 0xf851a102
   46aac:	ldrmi	r2, [r1], #-34	; 0xffffffde
   46ab0:	svclt	0x00004708
   46ab4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   46ab8:			; <UNDEFINED> instruction: 0xffffffdb
   46abc:	andeq	r0, r0, r7, lsl r2
   46ac0:	andeq	r0, r0, pc, lsl #4
   46ac4:	andeq	r0, r0, r7, lsl #4
   46ac8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   46acc:	strdeq	r0, [r0], -r3
   46ad0:	andeq	r0, r0, fp, ror #3
   46ad4:	andeq	r0, r0, r3, ror #3
   46ad8:	ldrdeq	r0, [r0], -fp
   46adc:	andeq	r0, r0, r1, ror r0
   46ae0:	ldrdeq	r0, [r0], -r5
   46ae4:	andeq	r0, r0, sp, asr #3
   46ae8:	andeq	r0, r0, r7, asr #3
   46aec:			; <UNDEFINED> instruction: 0x000001bf
   46af0:			; <UNDEFINED> instruction: 0x000001bb
   46af4:			; <UNDEFINED> instruction: 0x000001b5
   46af8:	strdeq	r0, [r0], -r3
   46afc:	andeq	r0, r0, sp, lsr #3
   46b00:	andeq	r0, r0, r5, lsr #3
   46b04:	muleq	r0, sp, r1
   46b08:	muleq	r0, r5, r1
   46b0c:	andeq	r0, r0, sp, lsl #3
   46b10:	strdeq	r0, [r0], -r3
   46b14:	andeq	r0, r0, r5, lsl #3
   46b18:	andeq	r0, r0, sp, ror r1
   46b1c:	andeq	r0, r0, r5, ror r1
   46b20:	andeq	r0, r0, pc, asr #1
   46b24:	blx	1c02b48 <ASN1_generate_nconf@plt+0x1be85a8>
   46b28:	strmi	r2, [r3], -r1, lsl #12
   46b2c:			; <UNDEFINED> instruction: 0xd1b32800
   46b30:	svccc	0x00fff1bb
   46b34:			; <UNDEFINED> instruction: 0xf007d02d
   46b38:	strmi	pc, [r0], r3, ror #28
   46b3c:	stmdals	r7, {r3, r6, r8, r9, fp, ip, sp, pc}
   46b40:	tsteq	r0, #-1073741782	; 0xc000002a	; <UNPREDICTABLE>
   46b44:			; <UNDEFINED> instruction: 0xf383fab3
   46b48:	b	1410b50 <ASN1_generate_nconf@plt+0x13f65b0>
   46b4c:	svclt	0x00081353
   46b50:	blcs	4f758 <ASN1_generate_nconf@plt+0x351b8>
   46b54:	sbcshi	pc, r5, r0
   46b58:			; <UNDEFINED> instruction: 0x4643aa19
   46b5c:			; <UNDEFINED> instruction: 0xf0054641
   46b60:	stmdacs	r0, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   46b64:	sbchi	pc, sp, r0, asr #32
   46b68:	blcc	984eec <ASN1_generate_nconf@plt+0x96a94c>
   46b6c:			; <UNDEFINED> instruction: 0xf8df4607
   46b70:			; <UNDEFINED> instruction: 0xf04f1b24
   46b74:	stmiapl	fp!, {r0, fp}^
   46b78:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   46b7c:	cdp	7, 4, cr15, cr14, cr15, {6}
   46b80:			; <UNDEFINED> instruction: 0xf007e014
   46b84:	ldmdbls	r7, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   46b88:			; <UNDEFINED> instruction: 0xf874f007
   46b8c:			; <UNDEFINED> instruction: 0xf47f2800
   46b90:			; <UNDEFINED> instruction: 0xf8dfaf7e
   46b94:			; <UNDEFINED> instruction: 0x27003afc
   46b98:			; <UNDEFINED> instruction: 0xf8df58ed
   46b9c:			; <UNDEFINED> instruction: 0x46521afc
   46ba0:			; <UNDEFINED> instruction: 0xf04f6828
   46ba4:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
   46ba8:	cdp	7, 3, cr15, cr8, cr15, {6}
   46bac:			; <UNDEFINED> instruction: 0xf7d04648
   46bb0:			; <UNDEFINED> instruction: 0x4638e8d2
   46bb4:	stmdb	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46bb8:	bne	ff884f3c <ASN1_generate_nconf@plt+0xff86a99c>
   46bbc:	adcvc	pc, r2, #1325400064	; 0x4f000000
   46bc0:	ldrbtmi	r9, [r9], #-2073	; 0xfffff7e7
   46bc4:	stmda	sl, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46bc8:	bcs	ff584f4c <ASN1_generate_nconf@plt+0xff56a9ac>
   46bcc:	bcc	fec84f50 <ASN1_generate_nconf@plt+0xfec6a9b0>
   46bd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   46bd4:	blls	8a0c44 <ASN1_generate_nconf@plt+0x8866a4>
   46bd8:			; <UNDEFINED> instruction: 0xf04f405a
   46bdc:			; <UNDEFINED> instruction: 0xf0400300
   46be0:	strbmi	r8, [r0], -r2, ror #8
   46be4:	ldc	0, cr11, [sp], #140	; 0x8c
   46be8:	pop	{r1, r8, r9, fp, pc}
   46bec:	strbmi	r8, [r3, #-4080]	; 0xfffff010
   46bf0:	adcsmi	sp, fp, #2816	; 0xb00
   46bf4:	svcge	0x004bf77f
   46bf8:			; <UNDEFINED> instruction: 0xf92af003
   46bfc:			; <UNDEFINED> instruction: 0xf47f2800
   46c00:			; <UNDEFINED> instruction: 0xf04faf46
   46c04:	strcs	r0, [r0, -r1, lsl #16]
   46c08:	vld1.64	{d30}, [pc :64], r0
   46c0c:	ldrmi	r6, [r3], #-762	; 0xfffffd06
   46c10:			; <UNDEFINED> instruction: 0xf63f2b1d
   46c14:			; <UNDEFINED> instruction: 0x4649af3c
   46c18:	stc2	0, cr15, [r8], #-28	; 0xffffffe4
   46c1c:	rscsle	r2, r0, r0, lsl #16
   46c20:	movwcc	r9, #6915	; 0x1b03
   46c24:	ldr	r9, [r2, -r3, lsl #6]!
   46c28:	ldc2	0, cr15, [sl], {7}
   46c2c:			; <UNDEFINED> instruction: 0xe72e9010
   46c30:	ldc2	0, cr15, [r6], {7}
   46c34:	str	r9, [sl, -lr]!
   46c38:	ldc2	0, cr15, [r2], {7}
   46c3c:	str	r9, [r6, -pc]!
   46c40:	stc2	0, cr15, [lr], {7}
   46c44:			; <UNDEFINED> instruction: 0xe7229015
   46c48:	stc2	0, cr15, [sl], {7}
   46c4c:			; <UNDEFINED> instruction: 0xe71e9014
   46c50:	stc2	0, cr15, [r6], {7}
   46c54:			; <UNDEFINED> instruction: 0xe71a9013
   46c58:	stc2	0, cr15, [r2], {7}
   46c5c:	ldr	r9, [r6, -r7]
   46c60:	blx	2c86 <d2i_ECPrivateKey_bio@plt-0x13a26>
   46c64:	ldr	r9, [r2, -r9]
   46c68:	movwls	r2, #54017	; 0xd301
   46c6c:	strcs	lr, [r1], #-1807	; 0xfffff8f1
   46c70:			; <UNDEFINED> instruction: 0xf007e70d
   46c74:	strdls	pc, [fp], -r5
   46c78:	movwcs	lr, #5897	; 0x1709
   46c7c:	str	r9, [r6, -sl, lsl #6]
   46c80:	blx	ffc02ca6 <ASN1_generate_nconf@plt+0xffbe8706>
   46c84:	str	r9, [r2, -r5]
   46c88:	tstls	r6, #67108864	; 0x4000000
   46c8c:			; <UNDEFINED> instruction: 0xf007e6ff
   46c90:	andls	pc, ip, r7, ror #23
   46c94:			; <UNDEFINED> instruction: 0xf007e6fb
   46c98:	andls	pc, r8, r3, ror #23
   46c9c:			; <UNDEFINED> instruction: 0xf007e6f7
   46ca0:	ldrdls	pc, [r4], -pc	; <UNPREDICTABLE>
   46ca4:			; <UNDEFINED> instruction: 0xf1bbe6f3
   46ca8:			; <UNDEFINED> instruction: 0xf47f3fff
   46cac:			; <UNDEFINED> instruction: 0x469baf72
   46cb0:			; <UNDEFINED> instruction: 0xf007e6ed
   46cb4:			; <UNDEFINED> instruction: 0x9012fbd5
   46cb8:			; <UNDEFINED> instruction: 0xf007e6e9
   46cbc:	ldrdls	pc, [r2], -r1
   46cc0:			; <UNDEFINED> instruction: 0xf007e6e5
   46cc4:	andsls	pc, r1, sp, asr #23
   46cc8:			; <UNDEFINED> instruction: 0xf8dfe6e1
   46ccc:			; <UNDEFINED> instruction: 0xf8df49d8
   46cd0:	ldrbtmi	r0, [ip], #-2520	; 0xfffff628
   46cd4:			; <UNDEFINED> instruction: 0xf0074478
   46cd8:	stmdavs	r2!, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   46cdc:			; <UNDEFINED> instruction: 0xf8dfb16a
   46ce0:			; <UNDEFINED> instruction: 0xf8df39b0
   46ce4:	stmiapl	sp!, {r3, r6, r7, r8, fp, sp, lr}^
   46ce8:	stmdavs	r8!, {r1, r2, r3, r4, r5, r6, sl, lr}
   46cec:			; <UNDEFINED> instruction: 0xf7cf4631
   46cf0:			; <UNDEFINED> instruction: 0xf854ed96
   46cf4:	bcs	5290c <ASN1_generate_nconf@plt+0x3836c>
   46cf8:			; <UNDEFINED> instruction: 0xf04fd1f7
   46cfc:	strbmi	r0, [r7], -r0, lsl #16
   46d00:	stmdals	r2, {r2, r4, r6, r8, r9, sl, sp, lr, pc}
   46d04:	stc2	0, cr15, [ip], {5}
   46d08:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   46d0c:	svcge	0x0079f43f
   46d10:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   46d14:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   46d18:	stmiapl	sp!, {r1, r9, fp, ip, pc}^
   46d1c:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   46d20:	ldcl	7, cr15, [ip, #-828]!	; 0xfffffcc4
   46d24:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   46d28:	ldrtmi	r2, [r8], -r0, lsl #2
   46d2c:			; <UNDEFINED> instruction: 0xf7d2447a
   46d30:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   46d34:			; <UNDEFINED> instruction: 0x81bcf000
   46d38:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   46d3c:			; <UNDEFINED> instruction: 0xf7d04479
   46d40:	stmdacs	r0, {r6, r8, r9, sl, fp, sp, lr, pc}
   46d44:			; <UNDEFINED> instruction: 0x81baf000
   46d48:			; <UNDEFINED> instruction: 0xf7d29007
   46d4c:	blls	241674 <ASN1_generate_nconf@plt+0x2270d4>
   46d50:			; <UNDEFINED> instruction: 0xf7d24618
   46d54:	ldrtmi	lr, [r8], -r0, lsr #20
   46d58:	stc2l	0, cr15, [r8], {3}
   46d5c:			; <UNDEFINED> instruction: 0xf0002800
   46d60:	blls	1e7260 <ASN1_generate_nconf@plt+0x1cccc0>
   46d64:	ldmdavs	fp, {r1, r9, fp, ip, pc}
   46d68:	mulle	r5, r3, r2
   46d6c:			; <UNDEFINED> instruction: 0xf0064638
   46d70:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   46d74:	orrshi	pc, pc, r0
   46d78:	svceq	0x0005f1bb
   46d7c:	rschi	pc, sl, r0
   46d80:	svceq	0x0010f1bb
   46d84:	msrhi	CPSR_fsxc, r0
   46d88:	tsteq	r6, #-1073741778	; 0xc000002e	; <UNPREDICTABLE>
   46d8c:	svclt	0x00189a05
   46d90:	bcs	4f99c <ASN1_generate_nconf@plt+0x353fc>
   46d94:	movwcs	fp, #7944	; 0x1f08
   46d98:			; <UNDEFINED> instruction: 0xf47f2b00
   46d9c:	bls	17299c <ASN1_generate_nconf@plt+0x1583fc>
   46da0:	vnmlsne.f16	s18, s6, s18	; <UNPREDICTABLE>
   46da4:	movwcs	fp, #7960	; 0x1f18
   46da8:	svclt	0x00082900
   46dac:	blcs	4f9b8 <ASN1_generate_nconf@plt+0x35418>
   46db0:	orrhi	pc, r8, r0
   46db4:	svclt	0x00181e0b
   46db8:	bcs	4f9c4 <ASN1_generate_nconf@plt+0x35424>
   46dbc:	movwcs	fp, #7944	; 0x1f08
   46dc0:			; <UNDEFINED> instruction: 0xf0002b00
   46dc4:	blls	1673c8 <ASN1_generate_nconf@plt+0x14ce28>
   46dc8:	tstmi	r3, #36864	; 0x9000
   46dcc:	svclt	0x00149a08
   46dd0:	movwcs	r2, #769	; 0x301
   46dd4:	svclt	0x00082a00
   46dd8:	blcs	4f9e4 <ASN1_generate_nconf@plt+0x35444>
   46ddc:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {3}
   46de0:			; <UNDEFINED> instruction: 0xf8df9b03
   46de4:	blcs	4d14c <ASN1_generate_nconf@plt+0x32bac>
   46de8:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
   46dec:			; <UNDEFINED> instruction: 0x464bbf14
   46df0:	movwls	r2, #13056	; 0x3300
   46df4:	mcr	7, 7, pc, cr4, cr0, {6}	; <UNPREDICTABLE>
   46df8:	stmdacs	r0, {r0, r2, ip, pc}
   46dfc:	bichi	pc, sl, #0
   46e00:	blcs	6da30 <ASN1_generate_nconf@plt+0x53490>
   46e04:	eorhi	pc, r2, #0
   46e08:			; <UNDEFINED> instruction: 0xf04f2100
   46e0c:			; <UNDEFINED> instruction: 0xf7d00b00
   46e10:	andls	lr, r2, r0, lsl #31
   46e14:			; <UNDEFINED> instruction: 0xf0002800
   46e18:	blls	167d14 <ASN1_generate_nconf@plt+0x14d774>
   46e1c:	b	152d644 <ASN1_generate_nconf@plt+0x15130a4>
   46e20:			; <UNDEFINED> instruction: 0xf0400602
   46e24:	blls	2a7ba8 <ASN1_generate_nconf@plt+0x28d608>
   46e28:			; <UNDEFINED> instruction: 0xf0002b00
   46e2c:			; <UNDEFINED> instruction: 0xf8df82f6
   46e30:			; <UNDEFINED> instruction: 0x46181890
   46e34:			; <UNDEFINED> instruction: 0xf7d04479
   46e38:	andls	lr, r4, r4, asr #29
   46e3c:			; <UNDEFINED> instruction: 0xf0002800
   46e40:			; <UNDEFINED> instruction: 0x46318393
   46e44:	ldcl	7, cr15, [lr, #828]	; 0x33c
   46e48:	stmdacs	r0, {r1, r7, r9, sl, lr}
   46e4c:	sbcshi	pc, fp, #0
   46e50:			; <UNDEFINED> instruction: 0xf7d04631
   46e54:			; <UNDEFINED> instruction: 0x4604e8b2
   46e58:			; <UNDEFINED> instruction: 0xf0002800
   46e5c:			; <UNDEFINED> instruction: 0x463182d5
   46e60:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   46e64:			; <UNDEFINED> instruction: 0xf7cf4620
   46e68:			; <UNDEFINED> instruction: 0xf7d0efca
   46e6c:			; <UNDEFINED> instruction: 0xf8dfed46
   46e70:	ldrbtmi	r1, [r9], #-2132	; 0xfffff7ac
   46e74:			; <UNDEFINED> instruction: 0xf7d14606
   46e78:	blls	441ec8 <ASN1_generate_nconf@plt+0x427928>
   46e7c:			; <UNDEFINED> instruction: 0xf7d1b193
   46e80:	strmi	lr, [r1], -ip, lsl #26
   46e84:			; <UNDEFINED> instruction: 0xf7d14630
   46e88:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   46e8c:	bichi	pc, r9, #0
   46e90:	movwcs	r2, #4608	; 0x1200
   46e94:	mrscs	r9, R10_usr
   46e98:			; <UNDEFINED> instruction: 0xf7d09a0f
   46e9c:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
   46ea0:			; <UNDEFINED> instruction: 0x83b4f000
   46ea4:	orrslt	r9, r3, lr, lsl #22
   46ea8:	mrc	7, 3, APSR_nzcv, cr14, cr0, {6}
   46eac:	ldrtmi	r4, [r0], -r1, lsl #12
   46eb0:	mrc	7, 6, APSR_nzcv, cr6, cr1, {6}
   46eb4:			; <UNDEFINED> instruction: 0xf0002800
   46eb8:	movwcs	r8, #5078	; 0x13d6
   46ebc:	ldrmi	r2, [r9], -r0, lsl #4
   46ec0:	bls	3eb6c8 <ASN1_generate_nconf@plt+0x3d1128>
   46ec4:	stmib	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46ec8:			; <UNDEFINED> instruction: 0xf0002800
   46ecc:	blls	127de8 <ASN1_generate_nconf@plt+0x10d848>
   46ed0:			; <UNDEFINED> instruction: 0x4619b11b
   46ed4:			; <UNDEFINED> instruction: 0xf7d24630
   46ed8:	ldrtmi	lr, [r1], -r6, lsl #31
   46edc:			; <UNDEFINED> instruction: 0xf7d14620
   46ee0:	stmdacs	r0, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   46ee4:	addshi	pc, r0, #0
   46ee8:	cmplt	fp, r0, lsl fp
   46eec:			; <UNDEFINED> instruction: 0xf7d24618
   46ef0:			; <UNDEFINED> instruction: 0x4601ea92
   46ef4:			; <UNDEFINED> instruction: 0xf7d24620
   46ef8:	stmdacs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
   46efc:	addhi	pc, r4, #0
   46f00:			; <UNDEFINED> instruction: 0xf7d29804
   46f04:	ldrbmi	lr, [r0], -r8, asr #18
   46f08:	b	1f04e50 <ASN1_generate_nconf@plt+0x1eea8b0>
   46f0c:	blcs	6db3c <ASN1_generate_nconf@plt+0x5359c>
   46f10:	sbchi	pc, r3, #0
   46f14:	strtmi	r9, [r0], -r2, lsl #18
   46f18:	mrc	7, 6, APSR_nzcv, cr6, cr0, {6}
   46f1c:			; <UNDEFINED> instruction: 0xf8df4606
   46f20:	andcs	r1, r1, r8, lsr #15
   46f24:			; <UNDEFINED> instruction: 0xf7d04479
   46f28:	vmlscs.f16	s28, s0, s9	; <UNPREDICTABLE>
   46f2c:	rsbshi	pc, fp, #0
   46f30:			; <UNDEFINED> instruction: 0x0798f8df
   46f34:			; <UNDEFINED> instruction: 0xf7d24478
   46f38:	stmdals	r5, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
   46f3c:	stmdb	sl!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46f40:			; <UNDEFINED> instruction: 0xf7d29802
   46f44:	ldrbmi	lr, [r8], -r6, lsl #29
   46f48:	stmda	ip!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46f4c:			; <UNDEFINED> instruction: 0xf7d34620
   46f50:			; <UNDEFINED> instruction: 0xe62be81e
   46f54:	blcs	6db68 <ASN1_generate_nconf@plt+0x535c8>
   46f58:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {3}
   46f5c:	bls	26db74 <ASN1_generate_nconf@plt+0x2535d4>
   46f60:	svclt	0x00182b00
   46f64:			; <UNDEFINED> instruction: 0xf47f2a00
   46f68:	stmdals	r5, {r3, r4, r9, sl, fp, sp, pc}
   46f6c:			; <UNDEFINED> instruction: 0xf0002800
   46f70:	andcs	r8, r4, #174	; 0xae
   46f74:			; <UNDEFINED> instruction: 0xf0052172
   46f78:	ldrdls	pc, [r5], -r1
   46f7c:			; <UNDEFINED> instruction: 0xf0002800
   46f80:	blls	127a38 <ASN1_generate_nconf@plt+0x10d498>
   46f84:	movwls	r4, #17945	; 0x4619
   46f88:	ldc	7, cr15, [ip, #-828]!	; 0xfffffcc4
   46f8c:	strtmi	r4, [r6], -r4, lsl #12
   46f90:	blls	3b35e8 <ASN1_generate_nconf@plt+0x399048>
   46f94:	blcs	6cfc8 <ASN1_generate_nconf@plt+0x52a28>
   46f98:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
   46f9c:	andeq	pc, r1, #72, 4	; 0x80000004
   46fa0:			; <UNDEFINED> instruction: 0xf0052177
   46fa4:			; <UNDEFINED> instruction: 0x4606fabb
   46fa8:			; <UNDEFINED> instruction: 0x4621b130
   46fac:	ldc	7, cr15, [r0], #-840	; 0xfffffcb8
   46fb0:	svclt	0x00181e03
   46fb4:	movwls	r2, #13057	; 0x3301
   46fb8:	stmdavs	r8!, {r0, r1, r8, r9, fp, ip, pc}
   46fbc:	stmdaeq	r1, {r0, r1, r7, ip, sp, lr, pc}
   46fc0:	b	1684f14 <ASN1_generate_nconf@plt+0x166a974>
   46fc4:			; <UNDEFINED> instruction: 0xf7d29805
   46fc8:	stmdals	r4, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
   46fcc:	stmia	r2!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46fd0:			; <UNDEFINED> instruction: 0xf7d24630
   46fd4:	strtmi	lr, [r0], -r0, ror #17
   46fd8:	b	504f20 <ASN1_generate_nconf@plt+0x4ea980>
   46fdc:	stmdavs	r8!, {r1, r2, r5, r6, r7, r8, sl, sp, lr, pc}
   46fe0:	b	1284f34 <ASN1_generate_nconf@plt+0x126a994>
   46fe4:	blls	140ae0 <ASN1_generate_nconf@plt+0x126540>
   46fe8:			; <UNDEFINED> instruction: 0xf47f2b00
   46fec:	blls	1b274c <ASN1_generate_nconf@plt+0x1981ac>
   46ff0:	blcs	6d81c <ASN1_generate_nconf@plt+0x5327c>
   46ff4:	bcs	76c5c <ASN1_generate_nconf@plt+0x5c6bc>
   46ff8:	cfstrdge	mvd15, [pc, #508]	; 471fc <ASN1_generate_nconf@plt+0x2cc5c>
   46ffc:			; <UNDEFINED> instruction: 0xf0002b00
   47000:			; <UNDEFINED> instruction: 0xf8df812f
   47004:	stmdals	r5, {r2, r3, r6, r7, r9, sl, ip}
   47008:			; <UNDEFINED> instruction: 0xf7d04479
   4700c:	ldrdls	lr, [r5], -sl
   47010:			; <UNDEFINED> instruction: 0xf0002800
   47014:	blls	2e7918 <ASN1_generate_nconf@plt+0x2cd378>
   47018:	blcs	6d42c <ASN1_generate_nconf@plt+0x52e8c>
   4701c:	eorshi	pc, r2, #0
   47020:	mrc	7, 3, APSR_nzcv, cr6, cr0, {6}
   47024:	stmdacs	r0, {r1, r7, r9, sl, lr}
   47028:	sbchi	pc, r3, #0
   4702c:	stcl	7, cr15, [r8, #-832]	; 0xfffffcc0
   47030:	stmdacs	r0, {r7, r9, sl, lr}
   47034:	sbchi	pc, r5, #0
   47038:	svc	0x0046f7d1
   4703c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   47040:	adcshi	pc, ip, #0
   47044:	ldmib	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47048:	cmplt	r0, r3, lsl #13
   4704c:			; <UNDEFINED> instruction: 0xf7d12100
   47050:	teqlt	r0, r8, ror ip
   47054:			; <UNDEFINED> instruction: 0x46304659
   47058:	stcl	7, cr15, [r4], #840	; 0x348
   4705c:			; <UNDEFINED> instruction: 0xf0402800
   47060:	ldrbmi	r8, [r0], -r4, lsr #4
   47064:	ldcl	7, cr15, [r4, #840]!	; 0x348
   47068:			; <UNDEFINED> instruction: 0xf7d04640
   4706c:			; <UNDEFINED> instruction: 0x4630e9fa
   47070:	svc	0x0098f7d2
   47074:			; <UNDEFINED> instruction: 0xf7d04658
   47078:			; <UNDEFINED> instruction: 0x2600efb4
   4707c:	blls	118b4c <ASN1_generate_nconf@plt+0xfe5ac>
   47080:			; <UNDEFINED> instruction: 0xf0836828
   47084:			; <UNDEFINED> instruction: 0xf7d30801
   47088:	stmdals	r5, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   4708c:	stm	r2, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47090:			; <UNDEFINED> instruction: 0xf7d22000
   47094:	andcs	lr, r0, r0, lsl #17
   47098:	ldmda	ip!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4709c:			; <UNDEFINED> instruction: 0xf7d22000
   470a0:			; <UNDEFINED> instruction: 0x4650e87a
   470a4:	ldmda	r6!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   470a8:			; <UNDEFINED> instruction: 0xf7d24630
   470ac:	ldrb	lr, [sp, #-3964]!	; 0xfffff084
   470b0:	svc	0x00def7cf
   470b4:			; <UNDEFINED> instruction: 0xf04fe64f
   470b8:	ldrb	r0, [r7, #-2049]!	; 0xfffff7ff
   470bc:			; <UNDEFINED> instruction: 0xf7d36828
   470c0:			; <UNDEFINED> instruction: 0xe648e9da
   470c4:	blcs	6dcec <ASN1_generate_nconf@plt+0x5374c>
   470c8:	cfstrdge	mvd15, [r7, #-508]!	; 0xfffffe04
   470cc:	blls	280af4 <ASN1_generate_nconf@plt+0x266554>
   470d0:	ldrdhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   470d4:			; <UNDEFINED> instruction: 0xf0002b00
   470d8:	blls	1a78bc <ASN1_generate_nconf@plt+0x18d31c>
   470dc:	movwcs	r9, #772	; 0x304
   470e0:			; <UNDEFINED> instruction: 0xf1b8931b
   470e4:			; <UNDEFINED> instruction: 0xf0000f00
   470e8:			; <UNDEFINED> instruction: 0xf7d28245
   470ec:	strmi	lr, [r4], -r6, ror #23
   470f0:			; <UNDEFINED> instruction: 0xf0002800
   470f4:	tstcs	r1, r7, asr #4
   470f8:	ldc	7, cr15, [lr], #832	; 0x340
   470fc:			; <UNDEFINED> instruction: 0xf0002800
   47100:			; <UNDEFINED> instruction: 0xf7cf820f
   47104:	strmi	lr, [r3], r2, lsr #31
   47108:			; <UNDEFINED> instruction: 0xf0002800
   4710c:			; <UNDEFINED> instruction: 0xf7d18307
   47110:	andls	lr, r2, sl, lsr #26
   47114:			; <UNDEFINED> instruction: 0xf0002800
   47118:	strbmi	r8, [r0], -ip, lsr #5
   4711c:	bl	a05060 <ASN1_generate_nconf@plt+0x9eaac0>
   47120:	stc	7, cr15, [lr, #840]!	; 0x348
   47124:	strmi	r9, [r2], r2, lsl #22
   47128:	stmdacs	r0, {r3, r4, sp, lr}
   4712c:	tsthi	pc, #0	; <UNPREDICTABLE>
   47130:	bl	1a85080 <ASN1_generate_nconf@plt+0x1a6aae0>
   47134:	strmi	r9, [r2], r2, lsl #18
   47138:	stmdacs	r0, {r3, r6, sp, lr}
   4713c:	tsthi	r7, #0	; <UNPREDICTABLE>
   47140:	andvs	r2, r3, r5, lsl #6
   47144:			; <UNDEFINED> instruction: 0xf7d24658
   47148:	stmdacs	r0, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
   4714c:	movwhi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
   47150:	stmdbls	r8, {r1, r6, r9, sl, lr}
   47154:	blge	72d16c <ASN1_generate_nconf@plt+0x712bcc>
   47158:	blx	ffd0515c <ASN1_generate_nconf@plt+0xffceabbc>
   4715c:	stmdacs	r0, {r1, r9, sl, lr}
   47160:	movwhi	pc, #4096	; 0x1000	; <UNPREDICTABLE>
   47164:			; <UNDEFINED> instruction: 0x4658991b
   47168:	bl	50ac <d2i_ECPrivateKey_bio@plt-0x11600>
   4716c:			; <UNDEFINED> instruction: 0xf0002800
   47170:			; <UNDEFINED> instruction: 0x465982fa
   47174:			; <UNDEFINED> instruction: 0xf7cf4620
   47178:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
   4717c:	rscshi	pc, r3, #0
   47180:	stmdacs	r0, {r2, r3, fp, ip, pc}
   47184:	rscshi	pc, r5, #0
   47188:			; <UNDEFINED> instruction: 0xf7d12100
   4718c:	strmi	lr, [r2], r6, asr #24
   47190:			; <UNDEFINED> instruction: 0xf0002800
   47194:	strmi	r8, [r1], -r0, ror #5
   47198:			; <UNDEFINED> instruction: 0xf7d24620
   4719c:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   471a0:	subhi	pc, r5, #0
   471a4:			; <UNDEFINED> instruction: 0xf0402e00
   471a8:	blge	767b00 <ASN1_generate_nconf@plt+0x74d560>
   471ac:	movwls	r2, #24840	; 0x6108
   471b0:			; <UNDEFINED> instruction: 0x46984618
   471b4:	bl	1185104 <ASN1_generate_nconf@plt+0x116ab64>
   471b8:	vsub.i8	d18, d0, d0
   471bc:			; <UNDEFINED> instruction: 0x4643823f
   471c0:	blcs	c5214 <ASN1_generate_nconf@plt+0xaac74>
   471c4:			; <UNDEFINED> instruction: 0xf0002a00
   471c8:			; <UNDEFINED> instruction: 0xf7d08234
   471cc:	strmi	lr, [r0], r4, ror #31
   471d0:			; <UNDEFINED> instruction: 0xf0002800
   471d4:			; <UNDEFINED> instruction: 0xf8df8233
   471d8:	vqshl.s8	<illegal reg q8.5>, q14, q8
   471dc:	stmvs	r0, {r0, r1, r2, r3, r4, r9, sp}
   471e0:			; <UNDEFINED> instruction: 0xf7d04479
   471e4:			; <UNDEFINED> instruction: 0xf8dfecfc
   471e8:			; <UNDEFINED> instruction: 0xf1c614f0
   471ec:			; <UNDEFINED> instruction: 0xf1c60308
   471f0:	ldrbtmi	r0, [r9], #-9
   471f4:	andcc	pc, r0, r8, asr #17
   471f8:	blx	ff40320c <ASN1_generate_nconf@plt+0xff3e8c6c>
   471fc:			; <UNDEFINED> instruction: 0xf8d89b06
   47200:	ldrtmi	r2, [r3], #-0
   47204:			; <UNDEFINED> instruction: 0xf8c84619
   47208:			; <UNDEFINED> instruction: 0xf7d10008
   4720c:			; <UNDEFINED> instruction: 0x4641e914
   47210:			; <UNDEFINED> instruction: 0xf7d04620
   47214:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   47218:	orrhi	pc, r6, r0
   4721c:			; <UNDEFINED> instruction: 0x46209916
   47220:	svc	0x0098f7d2
   47224:			; <UNDEFINED> instruction: 0xf0402800
   47228:	cmn	sp, fp, lsl #3
   4722c:	cmncs	r7, r4, lsl #4
   47230:			; <UNDEFINED> instruction: 0xf974f005
   47234:	stmdacs	r0, {r1, r2, r9, sl, lr}
   47238:			; <UNDEFINED> instruction: 0x81b5f000
   4723c:			; <UNDEFINED> instruction: 0xf7d04621
   47240:	vmlsne.f32	s28, s7, s5
   47244:	movwcs	fp, #7960	; 0x1f18
   47248:	ldrt	r9, [r5], r3, lsl #6
   4724c:	strtmi	r9, [r1], -sl, lsl #24
   47250:	stmdb	lr!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47254:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   47258:	orrshi	pc, ip, r0
   4725c:	ldrb	r9, [ip, #1026]	; 0x402
   47260:	blcs	6de90 <ASN1_generate_nconf@plt+0x538f0>
   47264:	cfldrsge	mvf15, [r9], {127}	; 0x7f
   47268:			; <UNDEFINED> instruction: 0xf8df9b19
   4726c:	stmdals	r9, {r4, r5, r6, sl, ip}
   47270:			; <UNDEFINED> instruction: 0xf8dd4479
   47274:	cdp	0, 0, cr10, cr8, cr8, {3}
   47278:			; <UNDEFINED> instruction: 0xf7d03a10
   4727c:	strmi	lr, [r3], r2, lsr #25
   47280:			; <UNDEFINED> instruction: 0xf0002800
   47284:	ldmdbls	r2, {r6, r7, r8, pc}
   47288:			; <UNDEFINED> instruction: 0xf7d24638
   4728c:	strmi	lr, [r6], -r6, lsr #27
   47290:			; <UNDEFINED> instruction: 0xf0002800
   47294:			; <UNDEFINED> instruction: 0xf7d081b5
   47298:	pkhbtmi	lr, r0, lr, lsl #21
   4729c:			; <UNDEFINED> instruction: 0xf0002800
   472a0:			; <UNDEFINED> instruction: 0xf8df81af
   472a4:			; <UNDEFINED> instruction: 0x4603243c
   472a8:			; <UNDEFINED> instruction: 0x46384631
   472ac:			; <UNDEFINED> instruction: 0xf7d2447a
   472b0:	stmdacs	r0, {r1, r5, r7, r8, fp, sp, lr, pc}
   472b4:	orrshi	pc, r1, r0
   472b8:			; <UNDEFINED> instruction: 0x46319a11
   472bc:			; <UNDEFINED> instruction: 0xf7d24638
   472c0:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
   472c4:	orrhi	pc, r9, r0
   472c8:			; <UNDEFINED> instruction: 0x46439a14
   472cc:			; <UNDEFINED> instruction: 0x46384631
   472d0:	stcl	7, cr15, [r6], #-828	; 0xfffffcc4
   472d4:			; <UNDEFINED> instruction: 0xf0002800
   472d8:	bls	5a78e0 <ASN1_generate_nconf@plt+0x58d340>
   472dc:	ldrtmi	r4, [r1], -r3, asr #12
   472e0:			; <UNDEFINED> instruction: 0xf7cf4638
   472e4:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   472e8:	cmnhi	r7, r0	; <UNPREDICTABLE>
   472ec:	bcc	482b54 <ASN1_generate_nconf@plt+0x4685b4>
   472f0:	bls	518bbc <ASN1_generate_nconf@plt+0x4fe61c>
   472f4:			; <UNDEFINED> instruction: 0xf8cd4638
   472f8:			; <UNDEFINED> instruction: 0xf7d28000
   472fc:	stmdacs	r0, {r3, r7, r8, fp, sp, lr, pc}
   47300:	msrhi	SPSR_fxc, r0
   47304:	svceq	0x0000f1ba
   47308:	cmphi	lr, r0	; <UNPREDICTABLE>
   4730c:			; <UNDEFINED> instruction: 0x46404651
   47310:	b	fe485260 <ASN1_generate_nconf@plt+0xfe46acc0>
   47314:			; <UNDEFINED> instruction: 0xf0002800
   47318:	strbmi	r8, [r2], -r0, ror #2
   4731c:			; <UNDEFINED> instruction: 0x46384631
   47320:	svc	0x0024f7cf
   47324:			; <UNDEFINED> instruction: 0xf0002800
   47328:	bls	367890 <ASN1_generate_nconf@plt+0x34d2f0>
   4732c:	ldrtmi	r4, [r1], -r3, asr #12
   47330:			; <UNDEFINED> instruction: 0xf7d24638
   47334:	stmdacs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
   47338:	mrshi	pc, SPSR	; <UNPREDICTABLE>
   4733c:	ldrtmi	r4, [r1], -r2, asr #12
   47340:			; <UNDEFINED> instruction: 0xf7d14638
   47344:	stmdacs	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
   47348:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   4734c:	ldrtmi	r4, [r1], -r2, asr #12
   47350:			; <UNDEFINED> instruction: 0xf7d24638
   47354:	stmdacs	r0, {r2, r3, r5, r8, fp, sp, lr, pc}
   47358:	teqhi	pc, r0	; <UNPREDICTABLE>
   4735c:	ldrtmi	r4, [r1], -r2, asr #12
   47360:			; <UNDEFINED> instruction: 0xf7d14638
   47364:	stmdacs	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
   47368:	teqhi	r7, r0	; <UNPREDICTABLE>
   4736c:	ldrtmi	r4, [r1], -r2, asr #12
   47370:			; <UNDEFINED> instruction: 0xf7d14638
   47374:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr, pc}
   47378:	msrhi	CPSR_fsxc, r0
   4737c:	ldrtmi	r4, [r1], -r2, asr #12
   47380:			; <UNDEFINED> instruction: 0xf7d24638
   47384:	stmdacs	r0, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
   47388:	msrhi	CPSR_sxc, r0
   4738c:	ldrtmi	r4, [r1], -r2, asr #12
   47390:			; <UNDEFINED> instruction: 0xf7d14638
   47394:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   47398:	tsthi	pc, r0	; <UNPREDICTABLE>
   4739c:			; <UNDEFINED> instruction: 0x46424631
   473a0:			; <UNDEFINED> instruction: 0xf7d14638
   473a4:	stmdacs	r0, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
   473a8:	tsthi	r7, r0	; <UNPREDICTABLE>
   473ac:			; <UNDEFINED> instruction: 0x46404659
   473b0:	ldc	7, cr15, [ip, #840]	; 0x348
   473b4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   473b8:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   473bc:			; <UNDEFINED> instruction: 0xf7d14640
   473c0:	ldrbmi	lr, [r8], -r8, lsr #21
   473c4:	mcr	7, 7, pc, cr6, cr1, {6}	; <UNPREDICTABLE>
   473c8:	stmdavs	r8!, {r1, r2, r6, r7, r8, fp, lr}
   473cc:			; <UNDEFINED> instruction: 0xf7cf4479
   473d0:	blls	3c1c70 <ASN1_generate_nconf@plt+0x3a76d0>
   473d4:	orrlt	r9, r3, #720896	; 0xb0000
   473d8:	andeq	pc, r1, #72, 4	; 0x80000004
   473dc:			; <UNDEFINED> instruction: 0xf0052177
   473e0:	pkhbtmi	pc, r2, sp, lsl #17	; <UNPREDICTABLE>
   473e4:			; <UNDEFINED> instruction: 0xf43f2800
   473e8:	stccs	14, cr10, [r0], {74}	; 0x4a
   473ec:			; <UNDEFINED> instruction: 0x4630d03a
   473f0:	stmib	lr, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   473f4:	ldrbmi	r4, [r0], -r1, lsl #12
   473f8:	stcl	7, cr15, [r2, #836]	; 0x344
   473fc:	svclt	0x00181e03
   47400:	movwls	r2, #13057	; 0x3301
   47404:			; <UNDEFINED> instruction: 0x4604e63b
   47408:			; <UNDEFINED> instruction: 0xf7d24620
   4740c:	stmdals	r4, {r6, r7, r8, sl, fp, sp, lr, pc}
   47410:	mcr	7, 6, pc, cr0, cr1, {6}	; <UNPREDICTABLE>
   47414:			; <UNDEFINED> instruction: 0xf7cf4650
   47418:	ldmibmi	r3!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   4741c:	strcs	r2, [r0], #-1
   47420:			; <UNDEFINED> instruction: 0xf7cf4479
   47424:	ldmmi	r1!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   47428:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4742c:			; <UNDEFINED> instruction: 0xf7d24478
   47430:	stmdavs	r8!, {r1, r5, r7, r8, fp, sp, lr, pc}
   47434:	ldmda	lr, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47438:	andcs	lr, r4, #532676608	; 0x1fc00000
   4743c:			; <UNDEFINED> instruction: 0xf0052177
   47440:	strmi	pc, [r2], sp, ror #16
   47444:			; <UNDEFINED> instruction: 0xf0002800
   47448:	ldrhlt	r8, [ip, r1]
   4744c:			; <UNDEFINED> instruction: 0xf7d24630
   47450:			; <UNDEFINED> instruction: 0x4601ef1c
   47454:			; <UNDEFINED> instruction: 0xf7d24650
   47458:	vmlsne.f64	d14, d19, d12
   4745c:	movwcs	fp, #7960	; 0x1f18
   47460:	str	r9, [ip], -r3, lsl #6
   47464:			; <UNDEFINED> instruction: 0xf7cf4631
   47468:	cdpne	15, 0, cr14, cr3, cr12, {0}
   4746c:	movwcs	fp, #7960	; 0x1f18
   47470:	str	r9, [r4], -r3, lsl #6
   47474:			; <UNDEFINED> instruction: 0xf7cf4631
   47478:	vmlsne.f64	d14, d3, d20
   4747c:	movwcs	fp, #7960	; 0x1f18
   47480:	ldrb	r9, [ip, #771]!	; 0x303
   47484:	ldmda	r4, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47488:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4748c:			; <UNDEFINED> instruction: 0xf8ddd1a1
   47490:	ldrb	sl, [r4, #12]!
   47494:	ldrtmi	r9, [r2], r5, lsl #28
   47498:			; <UNDEFINED> instruction: 0x4659e5f1
   4749c:			; <UNDEFINED> instruction: 0xf7d24620
   474a0:			; <UNDEFINED> instruction: 0x4606e99a
   474a4:			; <UNDEFINED> instruction: 0xf7d1e53b
   474a8:	strbmi	lr, [r2], -ip, ror #27
   474ac:			; <UNDEFINED> instruction: 0x46304651
   474b0:	ldcl	7, cr15, [r0, #-832]	; 0xfffffcc0
   474b4:			; <UNDEFINED> instruction: 0xf7d22000
   474b8:	andcs	lr, r0, ip, asr #23
   474bc:	svc	0x00d0f7cf
   474c0:			; <UNDEFINED> instruction: 0xf7d04658
   474c4:	str	lr, [r4, lr, lsl #27]
   474c8:	andcs	r9, r4, #4, 16	; 0x40000
   474cc:			; <UNDEFINED> instruction: 0xf0052172
   474d0:	andls	pc, r4, r5, lsr #16
   474d4:			; <UNDEFINED> instruction: 0xf47f2800
   474d8:	strcs	sl, [r0], -r2, lsl #28
   474dc:	strvs	lr, [r4], -sp, asr #19
   474e0:	strb	r4, [r9, #-1588]!	; 0xfffff9cc
   474e4:	ldc	7, cr15, [sl], #828	; 0x33c
   474e8:	stmdacs	r0, {r2, r9, sl, lr}
   474ec:	stmdals	r4, {r2, r3, r4, r5, ip, lr, pc}
   474f0:			; <UNDEFINED> instruction: 0xf0002800
   474f4:	ldmdbmi	lr!, {r5, r8, pc}^
   474f8:			; <UNDEFINED> instruction: 0xf7d04479
   474fc:	andls	lr, r4, r2, ror #22
   47500:			; <UNDEFINED> instruction: 0xf0002800
   47504:			; <UNDEFINED> instruction: 0x46018115
   47508:			; <UNDEFINED> instruction: 0xf7d04620
   4750c:	strmi	lr, [r2], sl, ror #23
   47510:			; <UNDEFINED> instruction: 0xf0002800
   47514:	movwcs	r8, #263	; 0x107
   47518:			; <UNDEFINED> instruction: 0x469a2152
   4751c:	ldr	r9, [pc], #772	; 47524 <ASN1_generate_nconf@plt+0x2cf84>
   47520:	strmi	r4, [r2], r0, lsl #13
   47524:	andls	r4, r2, r3, lsl #13
   47528:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   4752c:	svc	0x0068f7cf
   47530:	stmdavs	r8!, {r4, r5, r6, r8, fp, lr}
   47534:			; <UNDEFINED> instruction: 0xf7cf4479
   47538:	stmdavs	r8!, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
   4753c:	svc	0x009af7d2
   47540:			; <UNDEFINED> instruction: 0xf7cf4658
   47544:	stmdals	r2, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
   47548:	mrc	7, 1, APSR_nzcv, cr6, cr0, {6}
   4754c:	ldmdals	fp, {r1, r3, r5, r6, r8, fp, lr}
   47550:	sbcsne	pc, fp, #64, 4
   47554:			; <UNDEFINED> instruction: 0xf7d04479
   47558:	ldrbmi	lr, [r0], -r2, asr #22
   4755c:	ldm	r2, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47560:			; <UNDEFINED> instruction: 0xf7d04640
   47564:	ldr	lr, [r2, #-3482]	; 0xfffff266
   47568:	beq	836ac <ASN1_generate_nconf@plt+0x6910c>
   4756c:	andsge	pc, r0, sp, asr #17
   47570:	smlsld	r4, r9, r4, r6
   47574:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
   47578:	ldmda	ip!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4757c:	stmdacs	r0, {r7, r9, sl, lr}
   47580:	cfldrsge	mvf15, [r3, #508]!	; 0x1fc
   47584:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   47588:	andhi	pc, r8, sp, asr #17
   4758c:	strbmi	r4, [r3], r2, asr #13
   47590:	strb	r4, [r9, r4, asr #12]
   47594:	strcs	r4, [r0], #-2394	; 0xfffff6a6
   47598:	strtmi	r2, [r3], r1
   4759c:			; <UNDEFINED> instruction: 0xf7cf4479
   475a0:	strls	lr, [r2], #-3624	; 0xfffff1d8
   475a4:	blls	3c12a8 <ASN1_generate_nconf@plt+0x3a6d08>
   475a8:	str	r9, [r5, #-771]	; 0xfffffcfd
   475ac:	movwls	r9, #15117	; 0x3b0d
   475b0:			; <UNDEFINED> instruction: 0xf8dde565
   475b4:	strbmi	r8, [r3], ip
   475b8:	ldrb	r4, [r2, #-1606]	; 0xfffff9ba
   475bc:	bleq	83700 <ASN1_generate_nconf@plt+0x69160>
   475c0:	cfsh32ls	mvfx14, mvfx3, #47
   475c4:	strb	r4, [ip, #-1715]	; 0xfffff94d
   475c8:			; <UNDEFINED> instruction: 0x46434652
   475cc:			; <UNDEFINED> instruction: 0x46384631
   475d0:	ldmdb	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   475d4:			; <UNDEFINED> instruction: 0xf47f2800
   475d8:	andcs	sl, r0, r0, lsr #29
   475dc:			; <UNDEFINED> instruction: 0xf7d24682
   475e0:	strbmi	lr, [r0], -r2, ror #25
   475e4:			; <UNDEFINED> instruction: 0xf7d14656
   475e8:			; <UNDEFINED> instruction: 0x4658e994
   475ec:	ldcl	7, cr15, [r2, #836]	; 0x344
   475f0:	stmdavs	r8!, {r2, r6, r8, fp, lr}
   475f4:			; <UNDEFINED> instruction: 0xf7cf4479
   475f8:			; <UNDEFINED> instruction: 0xf8cde912
   475fc:	ldr	sl, [lr, #-12]!
   47600:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   47604:			; <UNDEFINED> instruction: 0xf8dde7e9
   47608:			; <UNDEFINED> instruction: 0xe7e68014
   4760c:	bls	419b0c <ASN1_generate_nconf@plt+0x3ff56c>
   47610:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   47614:	stmdb	r2, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47618:			; <UNDEFINED> instruction: 0x26004630
   4761c:	b	fe58556c <ASN1_generate_nconf@plt+0xfe56afcc>
   47620:	ldmdbmi	sl!, {r0, r1, r3, r4, r6, sl, sp, lr, pc}
   47624:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   47628:	ldm	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4762c:			; <UNDEFINED> instruction: 0x4680e7f4
   47630:			; <UNDEFINED> instruction: 0x3601e77a
   47634:			; <UNDEFINED> instruction: 0xf47f2e08
   47638:	strb	sl, [r6, #3523]	; 0xdc3
   4763c:			; <UNDEFINED> instruction: 0xf04f4934
   47640:	stmdavs	r8!, {fp}
   47644:			; <UNDEFINED> instruction: 0xf7cf4479
   47648:	strbmi	lr, [r0], -sl, ror #17
   4764c:	stc	7, cr15, [r4, #-832]!	; 0xfffffcc0
   47650:			; <UNDEFINED> instruction: 0xf04fe76a
   47654:	strb	r0, [r1, #2048]!	; 0x800
   47658:	bls	3d9b18 <ASN1_generate_nconf@plt+0x3bf578>
   4765c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   47660:	ldm	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47664:	stmdbmi	ip!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   47668:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   4766c:	ldm	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47670:			; <UNDEFINED> instruction: 0xf8dde7d2
   47674:	ldrbmi	sl, [r0], r8
   47678:	svclt	0x0000e756
   4767c:	strdeq	r7, [r3], -r6
   47680:	andeq	r1, r0, r0, ror r5
   47684:	andeq	r7, r3, ip, ror #31
   47688:	andeq	r1, r0, r8, asr r5
   4768c:			; <UNDEFINED> instruction: 0x000373b2
   47690:	andeq	r1, r0, r0, lsr #11
   47694:	andeq	sp, r1, r0, asr #19
   47698:	andeq	sl, r0, r2, asr lr
   4769c:	andeq	sp, r1, sl, lsl #17
   476a0:	andeq	r7, r3, ip, lsr lr
   476a4:	andeq	pc, r3, sl, asr r0	; <UNPREDICTABLE>
   476a8:	andeq	r7, r3, r0, lsr r1
   476ac:	andeq	sl, r0, ip, asr sp
   476b0:	andeq	fp, r0, r0, ror #21
   476b4:	strdeq	fp, [r0], -ip
   476b8:	ldrdeq	ip, [r0], -r4
   476bc:	andeq	ip, r0, lr, ror pc
   476c0:	andeq	ip, r0, r4, lsr pc
   476c4:			; <UNDEFINED> instruction: 0xfffff8c7
   476c8:	andeq	sp, r1, ip, lsl #13
   476cc:	muleq	r1, r0, lr
   476d0:	andeq	ip, r0, r0, ror #26
   476d4:	andeq	sp, r1, ip, ror #4
   476d8:	andeq	sp, r1, lr, ror r3
   476dc:	strdeq	ip, [r0], -r8
   476e0:			; <UNDEFINED> instruction: 0xfffff6c9
   476e4:	andeq	sp, r1, r4, ror #4
   476e8:	muleq	r1, r0, r1
   476ec:	andeq	sp, r1, r0, ror #3
   476f0:	andeq	ip, r0, r0, ror r8
   476f4:	andeq	sp, r1, r4, rrx
   476f8:	strdeq	ip, [r1], -r8
   476fc:	andeq	r2, r1, lr, asr r5
   47700:	andeq	sp, r1, r4, lsl r0
   47704:	andeq	sp, r1, r0, lsr #32
   47708:	andeq	ip, r1, r6, asr #31
   4770c:	andeq	fp, r0, r6, lsl #2
   47710:	andeq	ip, r1, ip, lsr pc
   47714:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   47718:	andeq	fp, r0, r2, asr #1
   4771c:	strmi	r4, [r2], r0, lsl #13
   47720:	str	r9, [r1, -r2]
   47724:			; <UNDEFINED> instruction: 0xf8cd9804
   47728:			; <UNDEFINED> instruction: 0xf7d1a010
   4772c:			; <UNDEFINED> instruction: 0xe66bed34
   47730:			; <UNDEFINED> instruction: 0xa010f8dd
   47734:	ldmdbge	fp, {r3, r5, r6, r9, sl, sp, lr, pc}
   47738:			; <UNDEFINED> instruction: 0xf7d19808
   4773c:	bls	742f74 <ASN1_generate_nconf@plt+0x7289d4>
   47740:	strtmi	r4, [r0], -r1, lsl #12
   47744:	stmda	r4, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47748:			; <UNDEFINED> instruction: 0xb1a84682
   4774c:			; <UNDEFINED> instruction: 0xa010f8dd
   47750:			; <UNDEFINED> instruction: 0xf7ff214a
   47754:	stmdbmi	fp, {r0, r2, r7, r8, r9, fp, ip, sp, pc}
   47758:	bls	3592a0 <ASN1_generate_nconf@plt+0x33ed00>
   4775c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   47760:	ldmda	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47764:			; <UNDEFINED> instruction: 0xf04fe6e0
   47768:	strbmi	r0, [r2], r0, lsl #16
   4776c:			; <UNDEFINED> instruction: 0x46d0e6dc
   47770:			; <UNDEFINED> instruction: 0xf8dde6da
   47774:	ldr	sl, [r5, #-48]	; 0xffffffd0
   47778:	stmdavs	r8!, {r0, r1, r8, fp, lr}
   4777c:			; <UNDEFINED> instruction: 0xf7cf4479
   47780:	strb	lr, [r1], -lr, asr #16
   47784:	strdeq	ip, [r1], -r6
   47788:	andeq	ip, r1, r4, asr #28
   4778c:	mvnsmi	lr, sp, lsr #18
   47790:	addlt	r4, r4, r4, lsl #12
   47794:	strmi	r4, [pc], -r8, lsl #12
   47798:	b	fed856e8 <ASN1_generate_nconf@plt+0xfed6b148>
   4779c:	ldrbtmi	r4, [lr], #-3666	; 0xfffff1ae
   477a0:	ldrtmi	r4, [r8], -r5, lsl #12
   477a4:	b	1f856e8 <ASN1_generate_nconf@plt+0x1f6b148>
   477a8:	stfcsd	f3, [r0, #-688]	; 0xfffffd50
   477ac:	stccs	15, cr11, [r2], {8}
   477b0:	blmi	13fb7ec <ASN1_generate_nconf@plt+0x13e124c>
   477b4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   477b8:			; <UNDEFINED> instruction: 0x4620b11b
   477bc:	pop	{r2, ip, sp, pc}
   477c0:			; <UNDEFINED> instruction: 0xf7cf81f0
   477c4:			; <UNDEFINED> instruction: 0x4620ec56
   477c8:	pop	{r2, ip, sp, pc}
   477cc:			; <UNDEFINED> instruction: 0x463881f0
   477d0:	blx	19037e8 <ASN1_generate_nconf@plt+0x18e9248>
   477d4:	bmi	1201790 <ASN1_generate_nconf@plt+0x11e71f0>
   477d8:			; <UNDEFINED> instruction: 0xf8d658b6
   477dc:	orrlt	r8, r8, r0
   477e0:	svc	0x00b0f7d1
   477e4:			; <UNDEFINED> instruction: 0xf0029003
   477e8:	stmdbls	r3, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   477ec:	strmi	r4, [r3], -r2, lsr #12
   477f0:			; <UNDEFINED> instruction: 0xf7d24640
   477f4:	ldmdbmi	pc!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   477f8:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
   477fc:	stmda	lr, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47800:	ldrdhi	pc, [r0], -r6
   47804:			; <UNDEFINED> instruction: 0xf7d04638
   47808:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   4780c:	bmi	efb9b4 <ASN1_generate_nconf@plt+0xee1414>
   47810:			; <UNDEFINED> instruction: 0x4638447a
   47814:			; <UNDEFINED> instruction: 0xf7cf9203
   47818:			; <UNDEFINED> instruction: 0x4606e89c
   4781c:			; <UNDEFINED> instruction: 0xf7d14628
   47820:	ldmdbmi	r6!, {r7, r8, r9, sl, fp, sp, lr, pc}
   47824:	bls	1190d8 <ASN1_generate_nconf@plt+0xfeb38>
   47828:			; <UNDEFINED> instruction: 0x96004479
   4782c:	andls	r3, r1, sl, lsl #26
   47830:			; <UNDEFINED> instruction: 0xf7ce4640
   47834:	stccs	15, cr14, [r1, #-976]!	; 0xfffffc30
   47838:	movwge	sp, #10431	; 0x28bf
   4783c:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   47840:			; <UNDEFINED> instruction: 0x47184413
   47844:	andeq	r0, r0, r9, lsl #1
   47848:	andeq	r0, r0, r9, lsl #1
   4784c:	andeq	r0, r0, r9, lsl #1
   47850:			; <UNDEFINED> instruction: 0xffffff77
   47854:			; <UNDEFINED> instruction: 0xffffff77
   47858:			; <UNDEFINED> instruction: 0xffffff77
   4785c:			; <UNDEFINED> instruction: 0xffffff77
   47860:			; <UNDEFINED> instruction: 0xffffff77
   47864:	andeq	r0, r0, r9, lsl #1
   47868:			; <UNDEFINED> instruction: 0xffffff77
   4786c:			; <UNDEFINED> instruction: 0xffffff77
   47870:			; <UNDEFINED> instruction: 0xffffff77
   47874:			; <UNDEFINED> instruction: 0xffffff77
   47878:			; <UNDEFINED> instruction: 0xffffff77
   4787c:	andeq	r0, r0, r9, lsl #1
   47880:	andeq	r0, r0, r9, lsl #1
   47884:	andeq	r0, r0, r9, lsl #1
   47888:			; <UNDEFINED> instruction: 0xffffff77
   4788c:			; <UNDEFINED> instruction: 0xffffff77
   47890:			; <UNDEFINED> instruction: 0xffffff77
   47894:			; <UNDEFINED> instruction: 0xffffff77
   47898:			; <UNDEFINED> instruction: 0xffffff77
   4789c:			; <UNDEFINED> instruction: 0xffffff77
   478a0:			; <UNDEFINED> instruction: 0xffffff77
   478a4:	andeq	r0, r0, r9, lsl #1
   478a8:			; <UNDEFINED> instruction: 0xffffff77
   478ac:			; <UNDEFINED> instruction: 0xffffff77
   478b0:	andeq	r0, r0, r9, lsl #1
   478b4:			; <UNDEFINED> instruction: 0xffffff77
   478b8:			; <UNDEFINED> instruction: 0xffffff77
   478bc:			; <UNDEFINED> instruction: 0xffffff77
   478c0:			; <UNDEFINED> instruction: 0xffffff77
   478c4:			; <UNDEFINED> instruction: 0xffffff77
   478c8:	andeq	r0, r0, sp, lsl #1
   478cc:	ldrb	r2, [r4, -r1, lsl #8]!
   478d0:	strcs	r4, [r1], #-1592	; 0xfffff9c8
   478d4:			; <UNDEFINED> instruction: 0xf9e0f004
   478d8:	andlt	r4, r4, r0, lsr #12
   478dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   478e0:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   478e4:	svclt	0x0000e795
   478e8:	andeq	r7, r3, lr, ror #4
   478ec:	strdeq	pc, [r3], -r8
   478f0:	andeq	r1, r0, r0, lsr #11
   478f4:	andeq	r8, r1, r6, lsl #21
   478f8:	andeq	sp, r1, ip, asr #6
   478fc:	andeq	sp, r1, r0, asr #6
   47900:	andeq	pc, r0, r6, lsr #11
   47904:	svcmi	0x00f0e92d
   47908:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   4790c:	strmi	r8, [r7], -r2, lsl #22
   47910:			; <UNDEFINED> instruction: 0x46084a72
   47914:	vmax.s8	d20, d8, d12
   47918:	ldrbtmi	r0, [sl], #-261	; 0xfffffefb
   4791c:	umulllt	r4, r3, sl, r6
   47920:			; <UNDEFINED> instruction: 0x81bcf8df
   47924:	cdp2	0, 1, cr15, cr0, cr4, {0}
   47928:			; <UNDEFINED> instruction: 0x460544f8
   4792c:			; <UNDEFINED> instruction: 0xf7d1b358
   47930:			; <UNDEFINED> instruction: 0x4606ee50
   47934:			; <UNDEFINED> instruction: 0x2100b3b8
   47938:			; <UNDEFINED> instruction: 0xf7d14638
   4793c:	strbmi	lr, [fp], -r6, lsl #19
   47940:	ldrtmi	r4, [r9], -sl, lsr #12
   47944:			; <UNDEFINED> instruction: 0xf7d14630
   47948:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   4794c:			; <UNDEFINED> instruction: 0xf1bad055
   47950:	andle	r0, r3, r0, lsl #30
   47954:			; <UNDEFINED> instruction: 0x46304651
   47958:	svc	0x0036f7d1
   4795c:	tstlt	fp, lr, lsl #22
   47960:			; <UNDEFINED> instruction: 0x46304619
   47964:	mcrr	7, 13, pc, r4, cr2	; <UNPREDICTABLE>
   47968:			; <UNDEFINED> instruction: 0xf7ce4630
   4796c:	stmdacs	r0, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   47970:	movwlt	sp, #19503	; 0x4c2f
   47974:			; <UNDEFINED> instruction: 0x4622495b
   47978:	ldrbtmi	r2, [r9], #-1
   4797c:	ldc	7, cr15, [r8], #-828	; 0xfffffcc4
   47980:			; <UNDEFINED> instruction: 0xf7d14630
   47984:	blmi	1681eb4 <ASN1_generate_nconf@plt+0x1667914>
   47988:			; <UNDEFINED> instruction: 0xf8582400
   4798c:	ldmdavs	r8, {r0, r1, ip, sp}
   47990:	ldcl	7, cr15, [r0, #-840]!	; 0xfffffcb8
   47994:			; <UNDEFINED> instruction: 0xf7d24628
   47998:			; <UNDEFINED> instruction: 0x4620eb3c
   4799c:	ldc	0, cr11, [sp], #12
   479a0:	pop	{r1, r8, r9, fp, pc}
   479a4:	strdlt	r8, [ip, r0]
   479a8:			; <UNDEFINED> instruction: 0x46224950
   479ac:	ldrbtmi	r2, [r9], #-1
   479b0:	ldc	7, cr15, [lr], {207}	; 0xcf
   479b4:	bmi	1401958 <ASN1_generate_nconf@plt+0x13e73b8>
   479b8:	stmdbmi	lr, {r0, sp}^
   479bc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   479c0:	ldc	7, cr15, [r6], {207}	; 0xcf
   479c4:			; <UNDEFINED> instruction: 0xf7d14630
   479c8:	ldrb	lr, [ip, r8, lsr #18]
   479cc:	ldrbtmi	r4, [ip], #-3146	; 0xfffff3b6
   479d0:	ldrtmi	lr, [r0], -sl, ror #15
   479d4:	ldmib	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   479d8:	stmiblt	r8, {r0, r1, r2, r9, sl, lr}^
   479dc:	rsble	r2, pc, r0, lsl #24
   479e0:	strtmi	r4, [r2], -r6, asr #18
   479e4:	ldrbtmi	r2, [r9], #-1
   479e8:	stc	7, cr15, [r2], {207}	; 0xcf
   479ec:	ldmiblt	fp!, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
   479f0:	strcs	r4, [r1], #-1584	; 0xfffff9d0
   479f4:	ldmdb	r0, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   479f8:	ldrtmi	lr, [r0], -ip, asr #15
   479fc:	stmdb	ip, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47a00:	ldmdbmi	pc!, {r2, r3, r4, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   47a04:	andcs	r4, r1, r2, lsr #12
   47a08:			; <UNDEFINED> instruction: 0xf7cf4479
   47a0c:			; <UNDEFINED> instruction: 0xe7baebf2
   47a10:	subsle	r2, r8, r0, lsl #24
   47a14:			; <UNDEFINED> instruction: 0x4622493b
   47a18:	strcs	r2, [r0], #-1
   47a1c:			; <UNDEFINED> instruction: 0xf7cf4479
   47a20:	ldrtmi	lr, [r0], -r8, ror #23
   47a24:	ldm	r8!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47a28:	ldcmi	7, cr14, [r7], #-720	; 0xfffffd30
   47a2c:			; <UNDEFINED> instruction: 0xe7e8447c
   47a30:			; <UNDEFINED> instruction: 0xf8df4630
   47a34:			; <UNDEFINED> instruction: 0xf7d0a0d8
   47a38:	ldrbtmi	lr, [sl], #3320	; 0xcf8
   47a3c:	ldrtmi	r4, [r0], -r4, lsl #12
   47a40:	b	ff685984 <ASN1_generate_nconf@plt+0xff66b3e4>
   47a44:	ldmdami	r2!, {r0, r7, r9, sl, lr}
   47a48:			; <UNDEFINED> instruction: 0xf7d14478
   47a4c:	blmi	cc34a4 <ASN1_generate_nconf@plt+0xca8f04>
   47a50:	mcr	4, 0, r4, cr8, cr11, {3}
   47a54:	and	r3, r2, r0, lsl sl
   47a58:			; <UNDEFINED> instruction: 0xf7cf200a
   47a5c:	strtmi	lr, [r0], -sl, lsr #24
   47a60:	ldmib	lr, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47a64:			; <UNDEFINED> instruction: 0x46034639
   47a68:			; <UNDEFINED> instruction: 0x4620429f
   47a6c:			; <UNDEFINED> instruction: 0xf7ceda22
   47a70:			; <UNDEFINED> instruction: 0x4651ee72
   47a74:			; <UNDEFINED> instruction: 0x4683463a
   47a78:			; <UNDEFINED> instruction: 0xf7cf2001
   47a7c:	bmi	a0296c <ASN1_generate_nconf@plt+0x9e83cc>
   47a80:			; <UNDEFINED> instruction: 0xf8584658
   47a84:			; <UNDEFINED> instruction: 0xf8d33002
   47a88:			; <UNDEFINED> instruction: 0xf7d1b000
   47a8c:	andls	lr, r1, ip, asr lr
   47a90:	ldc2l	0, cr15, [r4, #-8]!
   47a94:	andcs	r9, r0, #16384	; 0x4000
   47a98:	ldrbmi	r4, [r8], -r3, lsl #12
   47a9c:	mcr	7, 5, pc, cr6, cr0, {6}	; <UNPREDICTABLE>
   47aa0:			; <UNDEFINED> instruction: 0xf107454f
   47aa4:	ble	ff6096b0 <ASN1_generate_nconf@plt+0xff5ef110>
   47aa8:	bne	483310 <ASN1_generate_nconf@plt+0x468d70>
   47aac:			; <UNDEFINED> instruction: 0xf7cf2001
   47ab0:	ldrb	lr, [r1, r0, lsr #23]
   47ab4:			; <UNDEFINED> instruction: 0xf8584b19
   47ab8:			; <UNDEFINED> instruction: 0xf7d21003
   47abc:			; <UNDEFINED> instruction: 0xe797e8d0
   47ac0:	ldrbtmi	r4, [ip], #-3095	; 0xfffff3e9
   47ac4:	bmi	6418fc <ASN1_generate_nconf@plt+0x62735c>
   47ac8:	ldmdbmi	r7, {r0, sp}
   47acc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   47ad0:	bl	fe405a14 <ASN1_generate_nconf@plt+0xfe3eb474>
   47ad4:			; <UNDEFINED> instruction: 0xf7d14630
   47ad8:	ldrb	lr, [fp, -r0, lsr #17]
   47adc:	muleq	r0, sl, r6
   47ae0:	andeq	r7, r3, r4, ror #1
   47ae4:	andeq	sp, r1, sl, lsr #5
   47ae8:	andeq	r1, r0, r0, lsr #11
   47aec:	ldrdeq	sp, [r1], -lr
   47af0:	ldrdeq	r2, [r1], -r0
   47af4:	andeq	sp, r1, r6, ror #4
   47af8:			; <UNDEFINED> instruction: 0x000126be
   47afc:	andeq	sp, r1, r2, lsl r2
   47b00:			; <UNDEFINED> instruction: 0x0001d1b8
   47b04:	andeq	sp, r1, r8, lsl #4
   47b08:	andeq	r2, r1, r0, ror #12
   47b0c:	andeq	sp, r1, lr, asr #3
   47b10:			; <UNDEFINED> instruction: 0x0001d1b8
   47b14:	andeq	sp, r1, r4, asr #3
   47b18:	muleq	r0, ip, r5
   47b1c:	ldrdeq	r1, [r0], -r8
   47b20:	andeq	r2, r1, sl, asr #11
   47b24:	andeq	r2, r1, r0, asr #11
   47b28:	andeq	sp, r1, r6, asr r1
   47b2c:	blmi	ff89a6b4 <ASN1_generate_nconf@plt+0xff880114>
   47b30:	push	{r1, r3, r4, r5, r6, sl, lr}
   47b34:	strdlt	r4, [pc], r0
   47b38:	strcs	r5, [r0, #-2259]	; 0xfffff72d
   47b3c:	strmi	r4, [lr], -r4, lsl #12
   47b40:	movwls	r6, #55323	; 0xd81b
   47b44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   47b48:	strpl	lr, [sl, #-2509]	; 0xfffff633
   47b4c:			; <UNDEFINED> instruction: 0xf7cf950c
   47b50:			; <UNDEFINED> instruction: 0xf8dfe846
   47b54:	ldrbtmi	r8, [r8], #868	; 0x364
   47b58:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   47b5c:	sbchi	pc, pc, r0
   47b60:			; <UNDEFINED> instruction: 0x46314ad6
   47b64:	strtmi	r4, [r9], r0, lsr #12
   47b68:	sxtabmi	r4, sl, sl, ror #8
   47b6c:			; <UNDEFINED> instruction: 0xff1af005
   47b70:	ssatmi	r4, #12, r3, asr #23
   47b74:	ldrbtmi	r9, [fp], #-1286	; 0xfffffafa
   47b78:	blmi	ff4ec79c <ASN1_generate_nconf@plt+0xff4d21fc>
   47b7c:	ldrbtmi	r9, [fp], #-1285	; 0xfffffafb
   47b80:	blmi	ff4ac7a8 <ASN1_generate_nconf@plt+0xff492208>
   47b84:	strpl	lr, [r3, #-2509]	; 0xfffff633
   47b88:	movwls	r4, #38011	; 0x947b
   47b8c:			; <UNDEFINED> instruction: 0xf0064606
   47b90:			; <UNDEFINED> instruction: 0x4604fa39
   47b94:			; <UNDEFINED> instruction: 0xf0002800
   47b98:	stfcsd	f0, [fp], {14}
   47b9c:	stclne	12, cr13, [r2], #-168	; 0xffffff58
   47ba0:	strcc	sp, [r1], #-3061	; 0xfffff40b
   47ba4:	ldmle	r2!, {r2, r3, sl, fp, sp}^
   47ba8:			; <UNDEFINED> instruction: 0xf853a302
   47bac:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   47bb0:	svclt	0x00004718
   47bb4:	ldrdeq	r0, [r0], -fp
   47bb8:			; <UNDEFINED> instruction: 0xffffffdb
   47bbc:	andeq	r0, r0, r3, asr r1
   47bc0:	andeq	r0, r0, r9, lsr r1
   47bc4:	andeq	r0, r0, r1, lsr r1
   47bc8:	andeq	r0, r0, r9, lsr #2
   47bcc:	andeq	r0, r0, fp, lsr r0
   47bd0:	andeq	r0, r0, r5, lsr r0
   47bd4:	andeq	r0, r0, fp, lsl #2
   47bd8:	andeq	r0, r0, fp, ror #1
   47bdc:	andeq	r0, r0, sp, ror r0
   47be0:	andeq	r0, r0, r7, ror r0
   47be4:	andeq	r0, r0, r3, ror r0
   47be8:	beq	c3d2c <ASN1_generate_nconf@plt+0xa978c>
   47bec:			; <UNDEFINED> instruction: 0xf04fe7cf
   47bf0:	strb	r0, [ip, r1, lsl #22]
   47bf4:	svcvs	0x00fef5b4
   47bf8:	sbcshi	pc, r5, r0
   47bfc:	vadd.f32	d29, d0, d7
   47c00:	addsmi	r7, ip, #-1006632957	; 0xc4000003
   47c04:	bls	23c318 <ASN1_generate_nconf@plt+0x221d78>
   47c08:	andsvs	r2, r3, r1, lsl #6
   47c0c:	vld1.32	{d30}, [pc :256]
   47c10:	ldrmi	r6, [ip], #-1018	; 0xfffffc06
   47c14:	ldmle	sl!, {r0, r2, r3, r4, sl, fp, sp}
   47c18:			; <UNDEFINED> instruction: 0xf0064639
   47c1c:	orrslt	pc, r8, r7, lsr #24
   47c20:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   47c24:	strcs	lr, [r1, #-1971]	; 0xfffff84d
   47c28:	movwcs	lr, #6065	; 0x17b1
   47c2c:	str	r9, [lr, r6, lsl #6]!
   47c30:	ldc2	0, cr15, [r6], {6}
   47c34:	stmdbge	ip, {r3, r8, r9, fp, ip, pc}
   47c38:	andeq	pc, r5, #72, 4	; 0x80000004
   47c3c:	movwcs	r9, #768	; 0x300
   47c40:			; <UNDEFINED> instruction: 0xf94af005
   47c44:			; <UNDEFINED> instruction: 0xd1a22800
   47c48:	strcs	r4, [r1], #-1542	; 0xfffff9fa
   47c4c:			; <UNDEFINED> instruction: 0xf7cf4638
   47c50:	ldrtmi	lr, [r0], -r2, lsl #17
   47c54:	svc	0x0078f7d1
   47c58:	stmdals	sl, {r2, r3, r4, r7, r8, r9, fp, lr}
   47c5c:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   47c60:			; <UNDEFINED> instruction: 0xf7d14629
   47c64:	stmdals	fp, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   47c68:			; <UNDEFINED> instruction: 0xf7d14629
   47c6c:	blmi	fe683c54 <ASN1_generate_nconf@plt+0xfe6696b4>
   47c70:			; <UNDEFINED> instruction: 0xf858980c
   47c74:			; <UNDEFINED> instruction: 0xf7d11003
   47c78:	stmdals	r4, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   47c7c:			; <UNDEFINED> instruction: 0xf9fcf003
   47c80:	blmi	fe35a6d8 <ASN1_generate_nconf@plt+0xfe340138>
   47c84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   47c88:	blls	3a1cf8 <ASN1_generate_nconf@plt+0x387758>
   47c8c:			; <UNDEFINED> instruction: 0xf04f405a
   47c90:			; <UNDEFINED> instruction: 0xf0400300
   47c94:	strtmi	r8, [r0], -sl, lsl #2
   47c98:	pop	{r0, r1, r2, r3, ip, sp, pc}
   47c9c:			; <UNDEFINED> instruction: 0xf0068ff0
   47ca0:	blls	2c6c24 <ASN1_generate_nconf@plt+0x2ac684>
   47ca4:	vmla.i8	d26, d8, d11
   47ca8:	movwls	r0, #517	; 0x205
   47cac:			; <UNDEFINED> instruction: 0xf0052300
   47cb0:	stmdacs	r0, {r0, r2, r8, fp, ip, sp, lr, pc}
   47cb4:			; <UNDEFINED> instruction: 0xf04fd0c8
   47cb8:	ldrbmi	r0, [r3], r1, lsl #20
   47cbc:	stcmi	7, cr14, [r6], {103}	; 0x67
   47cc0:	blx	ff403ce2 <ASN1_generate_nconf@plt+0xff3e9742>
   47cc4:	movwcs	sl, #2314	; 0x90a
   47cc8:	vqshl.s8	q10, q14, q4
   47ccc:	strls	r0, [r0], #-517	; 0xfffffdfb
   47cd0:			; <UNDEFINED> instruction: 0xf8f4f005
   47cd4:			; <UNDEFINED> instruction: 0xf47f2800
   47cd8:	sbfx	sl, sl, #30, #22
   47cdc:	blx	ff083cfe <ASN1_generate_nconf@plt+0xff06975e>
   47ce0:	ldrb	r9, [r4, -r5]
   47ce4:	blx	fef83d06 <ASN1_generate_nconf@plt+0xfef69766>
   47ce8:	ldrb	r9, [r0, -r3]
   47cec:	blx	fee83d0e <ASN1_generate_nconf@plt+0xfee6976e>
   47cf0:			; <UNDEFINED> instruction: 0xf0032100
   47cf4:	andls	pc, r4, r1, lsr #18
   47cf8:			; <UNDEFINED> instruction: 0xf47f2800
   47cfc:	strcs	sl, [r0], -r8, asr #30
   47d00:	strls	r2, [r4], -r1, lsl #8
   47d04:	ldmdami	r5!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}^
   47d08:			; <UNDEFINED> instruction: 0xf8df2400
   47d0c:	ldrbtmi	r9, [r8], #-468	; 0xfffffe2c
   47d10:	stc2	0, cr15, [r6, #24]
   47d14:	ldmdbmi	r4!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}^
   47d18:			; <UNDEFINED> instruction: 0xf85844f9
   47d1c:	ldrbtmi	r5, [r9], #-3
   47d20:			; <UNDEFINED> instruction: 0xf7ce6828
   47d24:	ands	lr, r1, ip, ror sp
   47d28:	strcc	r4, [r1], #-1568	; 0xfffff9e0
   47d2c:	stc	7, cr15, [lr, #836]	; 0x344
   47d30:	strmi	r6, [r2], lr, lsr #16
   47d34:	stc	7, cr15, [lr], {208}	; 0xd0
   47d38:	ldrbmi	r9, [r0], -r3
   47d3c:	b	ff805c84 <ASN1_generate_nconf@plt+0xff7eb6e4>
   47d40:	strbmi	r9, [r9], -r3, lsl #20
   47d44:	ldrtmi	r4, [r0], -r3, lsl #12
   47d48:	stcl	7, cr15, [r8, #-824]!	; 0xfffffcc8
   47d4c:	stmia	lr, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47d50:	sfmle	f4, 2, [r9], #640	; 0x280
   47d54:	strcs	r4, [r0], #-2405	; 0xfffff69b
   47d58:			; <UNDEFINED> instruction: 0x9194f8df
   47d5c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   47d60:	ldcl	7, cr15, [ip, #-824]	; 0xfffffcc8
   47d64:	strd	r4, [fp], -r9
   47d68:	strcc	r4, [r1], #-1568	; 0xfffff9e0
   47d6c:	ldmdb	r4!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47d70:			; <UNDEFINED> instruction: 0xf7cf682e
   47d74:	strbmi	lr, [r9], -r6, asr #19
   47d78:	ldrtmi	r4, [r0], -r2, lsl #12
   47d7c:	stcl	7, cr15, [lr, #-824]	; 0xfffffcc8
   47d80:	svc	0x0014f7ce
   47d84:	sfmle	f4, 2, [pc], #640	; 4800c <ASN1_generate_nconf@plt+0x2da6c>
   47d88:	strtmi	r2, [r6], -r0, lsl #8
   47d8c:	ldmdbmi	r9, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   47d90:	blmi	1559660 <ASN1_generate_nconf@plt+0x153f0c0>
   47d94:			; <UNDEFINED> instruction: 0xf8584479
   47d98:	strcs	r3, [r1], #-3
   47d9c:	ldmdavs	r8, {r9, sl, sp}
   47da0:	ldc	7, cr15, [ip, #-824]!	; 0xfffffcc8
   47da4:			; <UNDEFINED> instruction: 0xf006e752
   47da8:			; <UNDEFINED> instruction: 0xf002fb5b
   47dac:	stmdacs	r0, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   47db0:	mcrge	4, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   47db4:			; <UNDEFINED> instruction: 0xf006e748
   47db8:	andls	pc, r7, r3, lsr #26
   47dbc:	ldc2	0, cr15, [r6, #-24]	; 0xffffffe8
   47dc0:	andls	r9, r8, fp, lsl #22
   47dc4:	blls	134238 <ASN1_generate_nconf@plt+0x119c98>
   47dc8:	tstmi	r3, #20480	; 0x5000
   47dcc:	stmdbls	r3, {r3, r5, r6, r8, ip, lr, pc}
   47dd0:	stmdals	r5, {r0, r1, r3, r4, r6, r9, sl, lr}
   47dd4:			; <UNDEFINED> instruction: 0xf0034652
   47dd8:			; <UNDEFINED> instruction: 0x4606f839
   47ddc:	subsle	r2, sp, r0, lsl #16
   47de0:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
   47de4:	mrrc	7, 13, pc, sl, cr0	; <UNPREDICTABLE>
   47de8:	svceq	0x0000f1b9
   47dec:			; <UNDEFINED> instruction: 0xf7cfd144
   47df0:	blls	2022f8 <ASN1_generate_nconf@plt+0x1e7d58>
   47df4:	teqle	fp, r0, lsl #22
   47df8:	ldmib	sp, {r0, r1, r2, r8, fp, ip, pc}^
   47dfc:	stmdbcs	r0, {r1, r3, r8, r9, sp}
   47e00:	ldcle	8, cr9, [lr, #-48]!	; 0xffffffd0
   47e04:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   47e08:	beq	83f4c <ASN1_generate_nconf@plt+0x699ac>
   47e0c:	bleq	fe0c2a38 <ASN1_generate_nconf@plt+0xfe0a8498>
   47e10:	ldmib	sp, {r1, sp, lr, pc}^
   47e14:	stmdals	ip, {r1, r3, r8, r9, sp}
   47e18:	blne	185f84 <ASN1_generate_nconf@plt+0x16b9e4>
   47e1c:	streq	lr, [r0, #-2509]	; 0xfffff633
   47e20:			; <UNDEFINED> instruction: 0xf7ff4630
   47e24:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   47e28:			; <UNDEFINED> instruction: 0xf04fbf18
   47e2c:	strbmi	r3, [fp, #2815]	; 0xaff
   47e30:	ldrtmi	sp, [r8], -pc, ror #3
   47e34:	svc	0x008ef7ce
   47e38:			; <UNDEFINED> instruction: 0xf7d14630
   47e3c:	blmi	94385c <ASN1_generate_nconf@plt+0x9292bc>
   47e40:			; <UNDEFINED> instruction: 0xf858980a
   47e44:	strtmi	r5, [r9], -r3
   47e48:	svc	0x0008f7d1
   47e4c:	strtmi	r9, [r9], -fp, lsl #16
   47e50:	svc	0x0004f7d1
   47e54:	stmdals	ip, {r1, r2, r3, r4, r8, r9, fp, lr}
   47e58:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   47e5c:	mrc	7, 7, APSR_nzcv, cr14, cr1, {6}
   47e60:			; <UNDEFINED> instruction: 0xf0039804
   47e64:			; <UNDEFINED> instruction: 0xf1baf909
   47e68:	svclt	0x00083fff
   47e6c:	str	r2, [r7, -r2, lsl #8]
   47e70:			; <UNDEFINED> instruction: 0xf0044630
   47e74:	ldr	pc, [pc, r9, lsl #16]!
   47e78:			; <UNDEFINED> instruction: 0x46304639
   47e7c:	svc	0x00b2f7d1
   47e80:	stmib	sp, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   47e84:	tstcs	r0, r0, lsl #10
   47e88:			; <UNDEFINED> instruction: 0xf7ff4630
   47e8c:	stmdacs	r1, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   47e90:	shadd16mi	fp, r8, ip
   47e94:			; <UNDEFINED> instruction: 0xf47f2402
   47e98:			; <UNDEFINED> instruction: 0xe6d7aeda
   47e9c:	ldrb	r2, [r5], r1, lsl #8
   47ea0:			; <UNDEFINED> instruction: 0x46324916
   47ea4:	ldrbtmi	r4, [r9], #-2831	; 0xfffff4f1
   47ea8:			; <UNDEFINED> instruction: 0xf7d1e775
   47eac:	svclt	0x0000e8ea
   47eb0:	ldrdeq	r6, [r3], -ip
   47eb4:	andeq	r1, r0, r0, ror r5
   47eb8:			; <UNDEFINED> instruction: 0x00036eb6
   47ebc:	andeq	r6, r3, ip, ror #12
   47ec0:	andeq	pc, r3, r6, lsr ip	; <UNPREDICTABLE>
   47ec4:	andeq	sp, r1, r2, lsr #2
   47ec8:	andeq	sp, r1, r8, ror #3
   47ecc:	ldrdeq	r1, [r0], -r8
   47ed0:	andeq	r1, r0, r8, lsl #11
   47ed4:	andeq	r6, r3, r8, lsl #27
   47ed8:	andeq	ip, r1, r0, asr #31
   47edc:	andeq	r6, r3, r6, asr #9
   47ee0:	andeq	ip, r1, r0, asr #30
   47ee4:	andeq	r1, r0, r0, lsr #11
   47ee8:	andeq	ip, r1, r6, lsr #30
   47eec:	andeq	ip, r1, r6, lsl #30
   47ef0:	andeq	ip, r1, ip, lsl pc
   47ef4:	andeq	r9, r0, r4, ror #24
   47ef8:			; <UNDEFINED> instruction: 0xfffff9a7
   47efc:	andeq	ip, r1, r6, lsl #28
   47f00:	push	{r2, r3, r7, r9, fp, lr}
   47f04:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   47f08:	svcmi	0x008bb085
   47f0c:	stc2l	0, cr15, [sl, #-20]	; 0xffffffec
   47f10:	strtmi	r2, [r2], r0, lsl #8
   47f14:	strtmi	r4, [r5], -r1, lsr #13
   47f18:	strls	r4, [r1], #-1699	; 0xfffff95d
   47f1c:	strtmi	r4, [r6], -r0, lsr #13
   47f20:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   47f24:			; <UNDEFINED> instruction: 0xf0064002
   47f28:	msrlt	CPSR_f, #7143424	; 0x6d0000
   47f2c:	stmdacs	fp, {r0, ip, sp}
   47f30:	movwge	sp, #10489	; 0x28f9
   47f34:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   47f38:			; <UNDEFINED> instruction: 0x47184413
   47f3c:	andeq	r0, r0, r3, asr #1
   47f40:			; <UNDEFINED> instruction: 0xffffffeb
   47f44:	andeq	r0, r0, r7, lsr #2
   47f48:	andeq	r0, r0, r1, lsr r0
   47f4c:	andeq	r0, r0, pc, lsl r1
   47f50:	andeq	r0, r0, r9, lsl r1
   47f54:	andeq	r0, r0, r1, lsl r1
   47f58:	andeq	r0, r0, r9, lsl #2
   47f5c:	andeq	r0, r0, r1, lsl #2
   47f60:	strdeq	r0, [r0], -r9
   47f64:	andeq	r0, r0, r7, ror #1
   47f68:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   47f6c:	strtmi	r2, [lr], -r1, lsl #10
   47f70:			; <UNDEFINED> instruction: 0xf848f006
   47f74:	bicsle	r2, r9, r0, lsl #16
   47f78:	mcrr2	0, 0, pc, r2, cr6	; <UNPREDICTABLE>
   47f7c:			; <UNDEFINED> instruction: 0xf0402800
   47f80:			; <UNDEFINED> instruction: 0xf08680c8
   47f84:	andls	r0, r3, r1, lsl #12
   47f88:	movweq	lr, #47702	; 0xba56
   47f8c:			; <UNDEFINED> instruction: 0xf7cfd014
   47f90:	blls	143670 <ASN1_generate_nconf@plt+0x1290d0>
   47f94:	rsbeq	pc, pc, #268435460	; 0x10000004
   47f98:	andseq	pc, r0, #268435468	; 0x1000000c
   47f9c:			; <UNDEFINED> instruction: 0x46184290
   47fa0:	adcshi	pc, pc, r0
   47fa4:	ldmda	r0!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47fa8:	stmdbmi	r5!, {r2, r5, r6, r9, fp, lr}^
   47fac:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   47fb0:	andcs	r4, r1, r3, lsl #12
   47fb4:	ldmdb	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47fb8:	cmnle	r3, r0, lsl #26
   47fbc:	svceq	0x0000f1ba
   47fc0:			; <UNDEFINED> instruction: 0xf1b9d16a
   47fc4:	cmnle	ip, r0, lsl #30
   47fc8:	blcs	6ebd4 <ASN1_generate_nconf@plt+0x54634>
   47fcc:	blls	fc5a0 <ASN1_generate_nconf@plt+0xe2000>
   47fd0:	cmple	r9, r0, lsl #22
   47fd4:	cmple	lr, r0, lsl #24
   47fd8:	svceq	0x0000f1b8
   47fdc:	ldmdbmi	r9, {r0, r3, r4, ip, lr, pc}^
   47fe0:			; <UNDEFINED> instruction: 0xf04f2001
   47fe4:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
   47fe8:	stmdb	r2, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   47fec:	andcs	r4, r1, r6, asr r9
   47ff0:			; <UNDEFINED> instruction: 0xf7cf4479
   47ff4:	strdcs	lr, [sl], -lr	; <UNPREDICTABLE>
   47ff8:	ldmdb	sl, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   47ffc:	blmi	1540028 <ASN1_generate_nconf@plt+0x1525a88>
   48000:	ldmdbmi	r3, {r2, r3, r4, r5, r6, r7, fp, ip, lr}^
   48004:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   48008:	stmdavs	r0!, {r0, r1, r9, fp, ip, pc}
   4800c:			; <UNDEFINED> instruction: 0xf7ce4479
   48010:	strbmi	lr, [r0], -r6, lsl #24
   48014:	pop	{r0, r2, ip, sp, pc}
   48018:			; <UNDEFINED> instruction: 0xf04f8ff0
   4801c:	strbmi	r0, [r6], -r1, lsl #16
   48020:	strcs	lr, [r1], #-1921	; 0xfffff87f
   48024:	strtmi	r9, [r2], r2, lsl #8
   48028:	strtmi	r4, [r5], -r1, lsr #13
   4802c:	strtmi	r4, [r0], r3, lsr #13
   48030:	ldrb	r9, [r8, -r1, lsl #8]!
   48034:	bleq	c4178 <ASN1_generate_nconf@plt+0xa9bd8>
   48038:			; <UNDEFINED> instruction: 0xe774465e
   4803c:	beq	c4180 <ASN1_generate_nconf@plt+0xa9be0>
   48040:			; <UNDEFINED> instruction: 0xe7704656
   48044:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   48048:	strb	r4, [ip, -lr, asr #12]!
   4804c:	movwls	r2, #4865	; 0x1301
   48050:			; <UNDEFINED> instruction: 0xe768461e
   48054:	strtmi	r2, [r6], -r1, lsl #8
   48058:	movwcs	lr, #5989	; 0x1765
   4805c:	ldrmi	r9, [lr], -r2, lsl #6
   48060:	ldmdami	ip!, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
   48064:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   48068:			; <UNDEFINED> instruction: 0xf0064478
   4806c:			; <UNDEFINED> instruction: 0x4640fbd9
   48070:	pop	{r0, r2, ip, sp, pc}
   48074:	strdcs	r8, [r5], -r0
   48078:	stmda	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4807c:	bl	1f05fc8 <ASN1_generate_nconf@plt+0x1eeba28>
   48080:	svceq	0x0000f1b8
   48084:	str	sp, [sl, r5, asr #1]!
   48088:			; <UNDEFINED> instruction: 0xf7d12004
   4808c:			; <UNDEFINED> instruction: 0xf7d1effe
   48090:			; <UNDEFINED> instruction: 0x2c00eb72
   48094:	strb	sp, [lr, r0, lsr #1]!
   48098:			; <UNDEFINED> instruction: 0xf7d12003
   4809c:			; <UNDEFINED> instruction: 0xf7d1eff6
   480a0:	str	lr, [lr, sl, ror #22]
   480a4:			; <UNDEFINED> instruction: 0xf7d12002
   480a8:			; <UNDEFINED> instruction: 0xf7d1eff0
   480ac:			; <UNDEFINED> instruction: 0xf1baeb64
   480b0:	addle	r0, r6, r0, lsl #30
   480b4:	strdcs	lr, [r1], -r0
   480b8:	svc	0x00e6f7d1
   480bc:	bl	1706008 <ASN1_generate_nconf@plt+0x16eba68>
   480c0:	stmdbmi	r5!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   480c4:	stcmi	0, cr2, [r5, #-4]!
   480c8:			; <UNDEFINED> instruction: 0xf7cf4479
   480cc:	ldrbtmi	lr, [sp], #-2194	; 0xfffff76e
   480d0:	cdp	7, 10, cr15, cr4, cr15, {6}
   480d4:	strtmi	r9, [r9], -r3, lsl #10
   480d8:	andcs	r4, r1, r2, lsl #12
   480dc:	stm	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   480e0:	mcr	7, 3, pc, cr8, cr1, {6}	; <UNPREDICTABLE>
   480e4:	strmi	r9, [r2], -r3, lsl #18
   480e8:			; <UNDEFINED> instruction: 0xf7cf2001
   480ec:			; <UNDEFINED> instruction: 0xf7d1e882
   480f0:	stmdbls	r3, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
   480f4:	andcs	r4, r1, r2, lsl #12
   480f8:	ldmda	sl!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   480fc:	svc	0x00bef7d1
   48100:	strmi	r9, [r2], -r3, lsl #18
   48104:			; <UNDEFINED> instruction: 0xf7cf2001
   48108:	andcs	lr, sl, r4, ror r8
   4810c:	ldm	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   48110:	blmi	401e80 <ASN1_generate_nconf@plt+0x3e78e0>
   48114:	ldmpl	ip!, {r1, r4, r8, fp, lr}^
   48118:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   4811c:	bl	200605c <ASN1_generate_nconf@plt+0x1febabc>
   48120:			; <UNDEFINED> instruction: 0xf7d1e76f
   48124:			; <UNDEFINED> instruction: 0xf7d1efb2
   48128:	vstrcs	d14, [r0, #-152]	; 0xffffff68
   4812c:	svcge	0x0046f43f
   48130:	svclt	0x0000e7b8
   48134:	andeq	r4, r3, lr, lsl #5
   48138:	andeq	r6, r3, ip, ror #21
   4813c:			; <UNDEFINED> instruction: 0x0001cebc
   48140:	ldrdeq	ip, [r1], -r6
   48144:			; <UNDEFINED> instruction: 0x0001cebe
   48148:	andeq	ip, r1, r4, asr #29
   4814c:	andeq	r1, r0, r0, lsr #11
   48150:	andeq	r9, r0, ip, ror #19
   48154:	andeq	r4, r3, ip, lsr #2
   48158:	ldrdeq	ip, [r1], -r0
   4815c:	strdeq	sl, [r1], -r2
   48160:	andeq	ip, r1, r4, lsr sp
   48164:	mvnsmi	lr, sp, lsr #18
   48168:	strmi	r4, [r8], r7, lsl #12
   4816c:	ldm	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   48170:			; <UNDEFINED> instruction: 0x463a463d
   48174:	andcs	r4, r0, r4, lsl #13
   48178:	blcc	c61c8 <ASN1_generate_nconf@plt+0xabc28>
   4817c:	svclt	0x00182b2c
   48180:	bl	fe8d2d88 <ASN1_generate_nconf@plt+0xfe8b87e8>
   48184:			; <UNDEFINED> instruction: 0xf1020407
   48188:	svclt	0x001436ff
   4818c:	movwcs	r2, #769	; 0x301
   48190:	adcsmi	sp, r5, #-2147483646	; 0x80000002
   48194:			; <UNDEFINED> instruction: 0xf1b8d007
   48198:	andle	r0, r3, r0, lsl #30
   4819c:	eorpl	pc, r0, r8, asr #16
   481a0:	stccc	8, cr15, [r1], {2}
   481a4:	ldrmi	r3, [r5], -r1
   481a8:	cfstr64le	mvdx4, [r5, #400]!	; 0x190
   481ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   481b0:	mvnsmi	lr, sp, lsr #18
   481b4:	addlt	r4, r4, r6, lsl #12
   481b8:	strmi	r4, [sp], -r8, lsl #12
   481bc:	stc	7, cr15, [r2, #836]!	; 0x344
   481c0:	ldrbtmi	r4, [pc], #-3867	; 481c8 <ASN1_generate_nconf@plt+0x2dc28>
   481c4:	svclt	0x00082812
   481c8:	andle	r2, r8, r1
   481cc:	blmi	6b472c <ASN1_generate_nconf@plt+0x69a18c>
   481d0:	ldmpl	fp!, {r0, r3, r4, r8, fp, lr}^
   481d4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   481d8:	bl	886118 <ASN1_generate_nconf@plt+0x86bb78>
   481dc:	andlt	r2, r4, r0
   481e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   481e4:	strtmi	r4, [r8], -r4, lsl #12
   481e8:	ldcl	7, cr15, [sl, #-824]	; 0xfffffcc8
   481ec:	ldmpl	pc!, {r0, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   481f0:	ldrdhi	pc, [r0], -r7
   481f4:	b	fea06140 <ASN1_generate_nconf@plt+0xfe9ebba0>
   481f8:			; <UNDEFINED> instruction: 0x46314633
   481fc:	strbmi	r4, [r0], -r2, lsl #12
   48200:	stc2	0, cr15, [lr, #-8]
   48204:	ldmdavs	lr!, {r3, r5, r9, sl, lr}
   48208:	bl	fe906148 <ASN1_generate_nconf@plt+0xfe8ebba8>
   4820c:	strtmi	r9, [r0], -r3
   48210:	b	fe20615c <ASN1_generate_nconf@plt+0xfe1ebbbc>
   48214:	blls	11a640 <ASN1_generate_nconf@plt+0x1000a0>
   48218:			; <UNDEFINED> instruction: 0x46024479
   4821c:	andls	r4, r0, #48, 12	; 0x3000000
   48220:			; <UNDEFINED> instruction: 0xf7ce4622
   48224:	strdcs	lr, [r1], -ip
   48228:	pop	{r2, ip, sp, pc}
   4822c:	svclt	0x000081f0
   48230:	andeq	r6, r3, sl, asr #16
   48234:	andeq	r1, r0, r0, lsr #11
   48238:	ldrdeq	ip, [r1], -r8
   4823c:	ldrdeq	ip, [r1], -r4
   48240:	svcmi	0x00f0e92d
   48244:	cfstrs	mvf2, [sp, #-0]
   48248:	strmi	r8, [r5], -sl, lsl #22
   4824c:	stccs	8, cr15, [r4], #-892	; 0xfffffc84
   48250:			; <UNDEFINED> instruction: 0xf8df460e
   48254:	ldrbtmi	r3, [sl], #-3108	; 0xfffff3dc
   48258:	stchi	8, cr15, [r0], #-892	; 0xfffffc84
   4825c:	ldmpl	r3, {r0, r1, r2, r3, r4, r6, r7, ip, sp, pc}^
   48260:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   48264:			; <UNDEFINED> instruction: 0xf04f935d
   48268:	vcgt.s8	d16, d8, d0
   4826c:	stmib	sp, {r0, r2, r8, r9}^
   48270:	strbls	r4, [r5], #-1086	; 0xfffffbc2
   48274:	movtcc	lr, #2509	; 0x9cd
   48278:	movtcc	lr, #10701	; 0x29cd
   4827c:			; <UNDEFINED> instruction: 0xf7cf9344
   48280:	andls	lr, r8, ip, lsr fp
   48284:			; <UNDEFINED> instruction: 0xf0002800
   48288:			; <UNDEFINED> instruction: 0xf8df81b7
   4828c:	vmov.16	d25[1], r1
   48290:	ssatmi	r4, #3, r0, lsl #20
   48294:	ldrbtmi	r4, [r9], #-1697	; 0xfffff95f
   48298:			; <UNDEFINED> instruction: 0xf7d04627
   4829c:			; <UNDEFINED> instruction: 0xf8dfea00
   482a0:	ldrtmi	r2, [r1], -r4, ror #23
   482a4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   482a8:			; <UNDEFINED> instruction: 0xf00546a3
   482ac:	vpadd.i8	<illegal reg q15.5>, q0, <illegal reg q13.5>
   482b0:	vmin.s8	<illegal reg q10.5>, q8, q7
   482b4:	tstcs	lr, #220, 10	; 0x37000000
   482b8:	strls	r9, [ip], #-1053	; 0xfffffbe3
   482bc:	strtls	r9, [sp], #-1039	; 0xfffffbf1
   482c0:	strtls	r9, [lr], #-1042	; 0xfffffbee
   482c4:	ldrtls	r9, [sl], #-1041	; 0xfffffbef
   482c8:	ldrmi	lr, [r3], #-2509	; 0xfffff633
   482cc:	strtls	r9, [ip], #-1063	; 0xfffffbd9
   482d0:	ldrls	r9, [fp], #-1081	; 0xfffffbc7
   482d4:	ldrtmi	lr, [r7], #-2509	; 0xfffff633
   482d8:	ldrls	r9, [r9], #-1038	; 0xfffffbf2
   482dc:	ldrtls	r9, [r6], #-1047	; 0xfffffbe9
   482e0:	strtls	r9, [r6], #-1046	; 0xfffffbea
   482e4:	ldrtls	r9, [r5], #-1052	; 0xfffffbe4
   482e8:	ldrls	r9, [pc], #-1058	; 482f0 <ASN1_generate_nconf@plt+0x2dd50>
   482ec:	strtls	r9, [r1], #-1045	; 0xfffffbeb
   482f0:	strtls	r9, [fp], #-1076	; 0xfffffbcc
   482f4:	andls	r9, r9, r5, lsr #8
   482f8:	strtls	r9, [r4], #-1066	; 0xfffffbd6
   482fc:	ldrls	r9, [lr], #-1065	; 0xfffffbd7
   48300:	ldrtls	r9, [r3], #-1056	; 0xfffffbe0
   48304:	strmi	lr, [sl], #-2509	; 0xfffff633
   48308:	ldrls	r9, [r8], #-1027	; 0xfffffbfd
   4830c:	stmib	sp, {r0, r1, r5, sl, ip, pc}^
   48310:	stmib	sp, {r0, r4, r5, sl, lr}^
   48314:	strls	r4, [r4], #-1071	; 0xfffffbd1
   48318:	ldrls	r9, [sl], #-1064	; 0xfffffbd8
   4831c:	strmi	lr, [r6], #-2509	; 0xfffff633
   48320:	tstls	r0, #83886080	; 0x5000000
   48324:	cdp2	0, 6, cr15, cr14, cr5, {0}
   48328:	stmdacs	r0, {r0, r1, r9, sl, lr}
   4832c:	addshi	pc, r6, r0
   48330:	vqrdmlah.s<illegal width 8>	d2, d0, d30
   48334:	ldfnep	f0, [sl], {63}	; 0x3f
   48338:	movwcc	sp, #7156	; 0x1bf4
   4833c:	ldmle	r1!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, sp}^
   48340:			; <UNDEFINED> instruction: 0xf852a202
   48344:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   48348:	svclt	0x00004710
   4834c:	andeq	r0, r0, r7, lsr r2
   48350:			; <UNDEFINED> instruction: 0xffffffd9
   48354:	andeq	r0, r0, r3, ror #5
   48358:	andeq	r0, r0, r1, lsl r3
   4835c:	andeq	r0, r0, r7, lsr #6
   48360:	andeq	r0, r0, sp, lsr r3
   48364:	andeq	r0, r0, r3, lsr #4
   48368:	andeq	r0, r0, r1, asr r3
   4836c:	andeq	r0, r0, r5, ror #6
   48370:	andeq	r0, r0, r9, ror r3
   48374:	muleq	r0, r9, r3
   48378:			; <UNDEFINED> instruction: 0x000003b1
   4837c:			; <UNDEFINED> instruction: 0x000003b9
   48380:	andeq	r0, r0, r1, asr #7
   48384:	andeq	r0, r0, r9, asr #7
   48388:	ldrdeq	r0, [r0], -r1
   4838c:	ldrdeq	r0, [r0], -r9
   48390:	andeq	r0, r0, r5, ror #7
   48394:	strdeq	r0, [r0], -r1
   48398:	strdeq	r0, [r0], -r9
   4839c:	andeq	r0, r0, r1, lsl #8
   483a0:	andeq	r0, r0, pc, lsl r4
   483a4:	andeq	r0, r0, r7, lsr #8
   483a8:	andeq	r0, r0, pc, asr #8
   483ac:	andeq	r0, r0, r7, ror r4
   483b0:	andeq	r0, r0, r3, lsl #9
   483b4:	muleq	r0, r7, r4
   483b8:	andeq	r0, r0, r7, lsr #9
   483bc:	andeq	r0, r0, sp, lsr #9
   483c0:			; <UNDEFINED> instruction: 0x000004b3
   483c4:			; <UNDEFINED> instruction: 0x000004b9
   483c8:			; <UNDEFINED> instruction: 0x000004bf
   483cc:	andeq	r0, r0, r5, asr #9
   483d0:	andeq	r0, r0, fp, asr #9
   483d4:	ldrdeq	r0, [r0], -r1
   483d8:	ldrdeq	r0, [r0], -r7
   483dc:	ldrdeq	r0, [r0], -sp
   483e0:	andeq	r0, r0, r3, ror #9
   483e4:	andeq	r0, r0, r9, ror #9
   483e8:	andeq	r0, r0, pc, ror #9
   483ec:	strdeq	r0, [r0], -r5
   483f0:	strdeq	r0, [r0], -fp
   483f4:	andeq	r0, r0, r5, lsl #10
   483f8:	andeq	r0, r0, fp, lsl #10
   483fc:	andeq	r0, r0, r1, lsl r5
   48400:	andeq	r0, r0, r7, lsl r5
   48404:	andeq	r0, r0, r7, asr #10
   48408:	andeq	r0, r0, pc, asr #10
   4840c:	andeq	r0, r0, r7, asr r5
   48410:	andeq	r0, r0, pc, asr r5
   48414:	andeq	r0, r0, r5, ror #10
   48418:	andeq	r0, r0, fp, ror #10
   4841c:	andeq	r0, r0, r1, ror r5
   48420:	andeq	r0, r0, r7, ror r5
   48424:	andeq	r0, r0, sp, ror r5
   48428:	andeq	r0, r0, r3, lsl #11
   4842c:	andeq	r0, r0, r9, lsl #11
   48430:	andeq	r0, r0, pc, lsl #11
   48434:	muleq	r0, r5, r5
   48438:	muleq	r0, fp, r5
   4843c:	andeq	r0, r0, r1, lsr #11
   48440:			; <UNDEFINED> instruction: 0x000005b3
   48444:	andeq	r0, r0, r1, lsl #2
   48448:	ldrdeq	r0, [r0], -r7
   4844c:	ldc2l	0, cr15, [sl, #20]
   48450:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   48454:	stmdacs	r0, {r0, r1, r9, sl, lr}
   48458:	svcge	0x006af47f
   4845c:			; <UNDEFINED> instruction: 0xf9d0f006
   48460:			; <UNDEFINED> instruction: 0xf0064604
   48464:			; <UNDEFINED> instruction: 0x2c00f9c3
   48468:	subshi	pc, r0, #64	; 0x40
   4846c:	bge	102e49c <ASN1_generate_nconf@plt+0x1013efc>
   48470:	strtmi	r4, [r1], -r3, lsr #12
   48474:	cdp2	0, 15, cr15, cr6, cr3, {0}
   48478:			; <UNDEFINED> instruction: 0xf0002800
   4847c:	stmdals	r8, {r0, r2, r6, sl, pc}
   48480:	ldc	7, cr15, [r6], {209}	; 0xd1
   48484:			; <UNDEFINED> instruction: 0xf0002800
   48488:	stmdals	r4, {r0, r1, r2, r4, r7, sl, pc}
   4848c:			; <UNDEFINED> instruction: 0xf0002800
   48490:	blls	368dc0 <ASN1_generate_nconf@plt+0x34e820>
   48494:			; <UNDEFINED> instruction: 0xf8df4622
   48498:	stmdbls	r4, {r4, r5, r6, r7, r8, fp, ip, lr}^
   4849c:	ldrbtmi	r9, [sp], #-768	; 0xfffffd00
   484a0:	strls	r4, [r1, #-1571]	; 0xfffff9dd
   484a4:	blx	ff0844bc <ASN1_generate_nconf@plt+0xff069f1c>
   484a8:	stmdacs	r0, {r2, ip, pc}
   484ac:	eorshi	pc, fp, #64	; 0x40
   484b0:			; <UNDEFINED> instruction: 0xf04f9c04
   484b4:	vmla.f64	d0, d9, d1
   484b8:			; <UNDEFINED> instruction: 0x46264a90
   484bc:	strls	r4, [sp], #-1573	; 0xfffff9db
   484c0:	stmib	sp, {r0, r1, r3, sl, ip, pc}^
   484c4:	strls	r4, [r3], #-1033	; 0xfffffbf7
   484c8:			; <UNDEFINED> instruction: 0xf7ce9803
   484cc:	mrc	12, 0, lr, cr9, cr6, {5}
   484d0:			; <UNDEFINED> instruction: 0xf7d00a90
   484d4:	stmdals	r8, {r5, r6, r9, sl, fp, sp, lr, pc}
   484d8:	bl	e06424 <ASN1_generate_nconf@plt+0xdebe84>
   484dc:			; <UNDEFINED> instruction: 0xf7cf980d
   484e0:			; <UNDEFINED> instruction: 0x4628ee30
   484e4:	ldc	7, cr15, [r4, #836]	; 0x344
   484e8:			; <UNDEFINED> instruction: 0xf7d1980b
   484ec:	stmdals	r9, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
   484f0:	b	188643c <ASN1_generate_nconf@plt+0x186be9c>
   484f4:			; <UNDEFINED> instruction: 0xf7d1980a
   484f8:	stmdals	r4, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
   484fc:	b	1706448 <ASN1_generate_nconf@plt+0x16ebea8>
   48500:	beq	483d6c <ASN1_generate_nconf@plt+0x4697cc>
   48504:	bl	ffa06450 <ASN1_generate_nconf@plt+0xff9ebeb0>
   48508:			; <UNDEFINED> instruction: 0xf7cf4630
   4850c:	stmdals	r5, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   48510:	stcl	7, cr15, [r2, #828]	; 0x33c
   48514:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   48518:			; <UNDEFINED> instruction: 0xf8589806
   4851c:	strtmi	r5, [r9], -r3
   48520:	bl	fe78646c <ASN1_generate_nconf@plt+0xfe76becc>
   48524:	stmdals	r7, {r0, r3, r5, r9, sl, lr}
   48528:	bl	fe686474 <ASN1_generate_nconf@plt+0xfe66bed4>
   4852c:			; <UNDEFINED> instruction: 0xf7d14620
   48530:	stmdals	ip, {r1, r3, r5, r7, fp, sp, lr, pc}
   48534:	stc2	0, cr15, [r0, #8]!
   48538:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4853c:	addcc	pc, fp, #64, 4
   48540:	ldrbtmi	r9, [r9], #-2111	; 0xfffff7c1
   48544:	bl	1306488 <ASN1_generate_nconf@plt+0x12ebee8>
   48548:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4854c:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   48550:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   48554:	blls	17a25c4 <ASN1_generate_nconf@plt+0x1788024>
   48558:			; <UNDEFINED> instruction: 0xf04f405a
   4855c:			; <UNDEFINED> instruction: 0xf0410300
   48560:	ldrbmi	r8, [r8], -r4, lsl #8
   48564:	ldc	0, cr11, [sp], #380	; 0x17c
   48568:	pop	{r1, r3, r8, r9, fp, pc}
   4856c:			; <UNDEFINED> instruction: 0xf04f8ff0
   48570:	ldrb	r0, [r7], r1, lsl #22
   48574:	b	ff5864b8 <ASN1_generate_nconf@plt+0xff56bf18>
   48578:	beq	483da4 <ASN1_generate_nconf@plt+0x469804>
   4857c:			; <UNDEFINED> instruction: 0xf0402800
   48580:			; <UNDEFINED> instruction: 0xf8df80a6
   48584:			; <UNDEFINED> instruction: 0xf8583914
   48588:			; <UNDEFINED> instruction: 0xf8df4003
   4858c:			; <UNDEFINED> instruction: 0x26001910
   48590:	cdp	8, 0, cr6, cr9, cr0, {1}
   48594:	bls	2a2fdc <ASN1_generate_nconf@plt+0x288a3c>
   48598:			; <UNDEFINED> instruction: 0xf7ce4479
   4859c:	ldrtmi	lr, [r5], -r0, asr #18
   485a0:			; <UNDEFINED> instruction: 0xf04f4634
   485a4:	strls	r0, [sp], -r1, lsl #22
   485a8:	strls	r9, [r4], -fp, lsl #12
   485ac:	strvs	lr, [r9], -sp, asr #19
   485b0:	str	r9, [r9, r3, lsl #12]
   485b4:	lfmle	f4, 4, [r5], {179}	; 0xb3
   485b8:			; <UNDEFINED> instruction: 0xf77f42ab
   485bc:			; <UNDEFINED> instruction: 0xf001aeb3
   485c0:	stmdacs	r0, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   485c4:	mcrge	4, 5, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   485c8:	beq	fe483df4 <ASN1_generate_nconf@plt+0xfe469854>
   485cc:			; <UNDEFINED> instruction: 0xf04f4606
   485d0:	strmi	r0, [r4], -r1, lsl #22
   485d4:	andls	r4, r4, r5, lsl #12
   485d8:	stmib	sp, {r0, r2, r3, ip, pc}^
   485dc:	andls	r0, r3, r9
   485e0:	ldrb	r9, [r1, -fp]!
   485e4:	svcvs	0x00bcf5b3
   485e8:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {3}
   485ec:	strls	r3, [lr, -r1, lsl #14]!
   485f0:			; <UNDEFINED> instruction: 0xff36f005
   485f4:	ldr	r9, [r5], r3, lsr #32
   485f8:			; <UNDEFINED> instruction: 0xf04f9b08
   485fc:	vmla.f64	d0, d9, d1
   48600:			; <UNDEFINED> instruction: 0x461e3a10
   48604:	bcc	fe483e30 <ASN1_generate_nconf@plt+0xfe469890>
   48608:			; <UNDEFINED> instruction: 0x461c461d
   4860c:	movwls	r9, #54028	; 0xd30c
   48610:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
   48614:	movwls	r3, #17158	; 0x4306
   48618:	movwcc	lr, #39373	; 0x99cd
   4861c:	movwls	r9, #21251	; 0x5303
   48620:	blls	482370 <ASN1_generate_nconf@plt+0x467dd0>
   48624:			; <UNDEFINED> instruction: 0xd1ac2b1e
   48628:	movwls	r2, #62209	; 0xf301
   4862c:			; <UNDEFINED> instruction: 0xf8dfe67a
   48630:			; <UNDEFINED> instruction: 0xf04f0870
   48634:	vmla.f64	d0, d9, d0
   48638:			; <UNDEFINED> instruction: 0x465eba90
   4863c:			; <UNDEFINED> instruction: 0x465d4478
   48640:			; <UNDEFINED> instruction: 0xf8eef006
   48644:			; <UNDEFINED> instruction: 0xf8cd465c
   48648:			; <UNDEFINED> instruction: 0xf8cdb034
   4864c:			; <UNDEFINED> instruction: 0xf8cdb02c
   48650:	stmib	sp, {r4, ip, sp, pc}^
   48654:			; <UNDEFINED> instruction: 0xf8cdbb09
   48658:	ldr	fp, [r5, -ip]!
   4865c:			; <UNDEFINED> instruction: 0xff00f005
   48660:	vpmax.s8	q13, q0, q1
   48664:			; <UNDEFINED> instruction: 0xf00571be
   48668:	stmdacs	r0, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
   4866c:	mrcge	4, 2, APSR_nzcv, cr10, cr15, {3}
   48670:			; <UNDEFINED> instruction: 0xf005e787
   48674:	bge	1148250 <ASN1_generate_nconf@plt+0x112dcb0>
   48678:			; <UNDEFINED> instruction: 0x71bef240
   4867c:	blx	304698 <ASN1_generate_nconf@plt+0x2ea0f8>
   48680:			; <UNDEFINED> instruction: 0xf47f2800
   48684:	ldrb	sl, [ip, -pc, asr #28]!
   48688:	cdp2	0, 14, cr15, cr10, cr5, {0}
   4868c:	tstcs	r2, r4, asr #20
   48690:	blx	846ac <ASN1_generate_nconf@plt+0x6a10c>
   48694:			; <UNDEFINED> instruction: 0xf47f2800
   48698:	ldrb	sl, [r2, -r5, asr #28]!
   4869c:	cdp2	0, 14, cr15, cr0, cr5, {0}
   486a0:	tstcs	r2, r0, asr #20
   486a4:			; <UNDEFINED> instruction: 0xf9f6f005
   486a8:			; <UNDEFINED> instruction: 0xf47f2800
   486ac:			; <UNDEFINED> instruction: 0xe768ae3b
   486b0:	cdp2	0, 13, cr15, cr6, cr5, {0}
   486b4:	tstcs	r2, r1, asr #20
   486b8:			; <UNDEFINED> instruction: 0xf9ecf005
   486bc:			; <UNDEFINED> instruction: 0xf47f2800
   486c0:	smmlar	lr, r1, lr, sl
   486c4:	bcc	483f30 <ASN1_generate_nconf@plt+0x469990>
   486c8:			; <UNDEFINED> instruction: 0xf43f2b00
   486cc:			; <UNDEFINED> instruction: 0xf005af53
   486d0:	strmi	pc, [r1], -r7, asr #29
   486d4:	beq	483f40 <ASN1_generate_nconf@plt+0x4699a0>
   486d8:	stcl	7, cr15, [r8, #832]	; 0x340
   486dc:			; <UNDEFINED> instruction: 0xf47f2800
   486e0:	strb	sl, [lr, -r1, lsr #28]
   486e4:	blcs	6f328 <ASN1_generate_nconf@plt+0x54d88>
   486e8:	svcge	0x004bf47f
   486ec:	cdp2	0, 11, cr15, cr8, cr5, {0}
   486f0:	andcs	r9, sl, #245760	; 0x3c000
   486f4:	ldmda	r4, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   486f8:			; <UNDEFINED> instruction: 0xe6139010
   486fc:	cdp2	0, 11, cr15, cr0, cr5, {0}
   48700:	str	r9, [pc], -sl
   48704:	cdp2	0, 10, cr15, cr12, cr5, {0}
   48708:	str	r9, [fp], -r3
   4870c:	cdp2	0, 10, cr15, cr8, cr5, {0}
   48710:			; <UNDEFINED> instruction: 0xe6079018
   48714:	cdp2	0, 10, cr15, cr4, cr5, {0}
   48718:	str	r9, [r3], -fp
   4871c:	cdp2	0, 10, cr15, cr0, cr5, {0}
   48720:	ldrb	r9, [pc, #51]!	; 4875b <ASN1_generate_nconf@plt+0x2e1bb>
   48724:	cdp2	0, 9, cr15, cr12, cr5, {0}
   48728:	strls	r3, [r6, -r1, lsl #14]!
   4872c:	ldrb	r9, [r9, #32]!
   48730:	cdp2	0, 9, cr15, cr6, cr5, {0}
   48734:	ldrls	r3, [r6, -r1, lsl #14]
   48738:	ldrb	r9, [r3, #30]!
   4873c:	cdp2	0, 9, cr15, cr0, cr5, {0}
   48740:	strb	r9, [pc, #26]!	; 48762 <ASN1_generate_nconf@plt+0x2e1c2>
   48744:	cdp2	0, 8, cr15, cr12, cr5, {0}
   48748:	strb	r9, [fp, #40]!	; 0x28
   4874c:	blcs	6f368 <ASN1_generate_nconf@plt+0x54dc8>
   48750:	ldrhi	pc, [r1, #-64]!	; 0xffffffc0
   48754:	cdp2	0, 8, cr15, cr4, cr5, {0}
   48758:	stmdals	r5, {r0, r9, sl, lr}
   4875c:	b	fee8669c <ASN1_generate_nconf@plt+0xfee6c0fc>
   48760:	stmdacs	r0, {r0, r2, ip, pc}
   48764:	cfldrdge	mvd15, [lr, #508]	; 0x1fc
   48768:			; <UNDEFINED> instruction: 0xf005e70b
   4876c:	andls	pc, r4, r9, ror lr	; <UNPREDICTABLE>
   48770:			; <UNDEFINED> instruction: 0xf005e5d8
   48774:	tstcs	r0, r5, ror lr	; <UNPREDICTABLE>
   48778:	stmdb	lr, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4877c:	stmdacs	r0, {r2, r9, sl, lr}
   48780:	strhi	pc, [fp, #0]!
   48784:	blcs	6f3a4 <ASN1_generate_nconf@plt+0x54e04>
   48788:	sbcshi	pc, r5, #0
   4878c:	strtmi	r9, [r1], -r6, lsl #16
   48790:	stcl	7, cr15, [ip, #-832]!	; 0xfffffcc0
   48794:	movwls	r2, #58113	; 0xe301
   48798:			; <UNDEFINED> instruction: 0xf005e5c4
   4879c:	tstcs	r0, r1, ror #28	; <UNPREDICTABLE>
   487a0:	ldmdb	sl!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   487a4:	stmdacs	r0, {r2, r9, sl, lr}
   487a8:	strhi	pc, [r6]
   487ac:	blcs	6f3d0 <ASN1_generate_nconf@plt+0x54e30>
   487b0:	sbchi	pc, r9, #0
   487b4:	strtmi	r9, [r1], -r7, lsl #16
   487b8:	ldcl	7, cr15, [r8, #-832]	; 0xfffffcc0
   487bc:	movwls	r2, #58113	; 0xe301
   487c0:			; <UNDEFINED> instruction: 0xf005e5b0
   487c4:	movwcs	pc, #7757	; 0x1e4d	; <UNPREDICTABLE>
   487c8:	eorls	r9, pc, lr, lsl #6
   487cc:			; <UNDEFINED> instruction: 0xf005e5aa
   487d0:	strmi	pc, [r1], -r7, asr #28
   487d4:			; <UNDEFINED> instruction: 0xf002a845
   487d8:	stmdacs	r0, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}
   487dc:	cfstrsge	mvf15, [r2, #508]!	; 0x1fc
   487e0:			; <UNDEFINED> instruction: 0xf005e6cf
   487e4:			; <UNDEFINED> instruction: 0xf002fe3d
   487e8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   487ec:	cfldrsge	mvf15, [sl, #508]	; 0x1fc
   487f0:	strcc	lr, [r1, -r7, asr #13]
   487f4:	ldr	r9, [r5, #1835]	; 0x72b
   487f8:	ldrls	r3, [r7, -r1, lsl #14]
   487fc:			; <UNDEFINED> instruction: 0x3701e592
   48800:	str	r9, [pc, #1817]	; 48f21 <ASN1_generate_nconf@plt+0x2e981>
   48804:	ldrls	r3, [r4, -r1, lsl #14]
   48808:	strcc	lr, [r1, -ip, lsl #11]
   4880c:	str	r9, [r9, #1813]	; 0x715
   48810:	strls	r3, [r4, -r1, lsl #14]!
   48814:	strcc	lr, [r1, -r6, lsl #11]
   48818:	str	r9, [r3, #1834]	; 0x72a
   4881c:	strls	r3, [r9, -r1, lsl #14]!
   48820:	strcc	lr, [r1, -r0, lsl #11]
   48824:	ldrb	r9, [sp, #-1831]!	; 0xfffff8d9
   48828:	ldrls	r3, [pc, -r1, lsl #14]
   4882c:	smlsdxcc	r1, sl, r5, lr
   48830:	ldrb	r9, [r7, #-1826]!	; 0xfffff8de
   48834:	ldrls	r3, [r3, -r1, lsl #14]
   48838:	smlsdxcc	r1, r4, r5, lr
   4883c:	ldrb	r9, [r1, #-1850]!	; 0xfffff8c6
   48840:	ldrls	r3, [r4, -r1, lsl #14]!
   48844:	cfldr64ne	mvdx14, [fp], #-440	; 0xfffffe48
   48848:	tstls	r1, #524288	; 0x80000
   4884c:	strb	r9, [r9, #-1810]!	; 0xfffff8ee
   48850:	strls	r3, [r5, -r1, lsl #14]!
   48854:	strcc	lr, [r1, -r6, ror #10]
   48858:	strb	r9, [r3, #-1809]!	; 0xfffff8ef
   4885c:	ldrls	r3, [r2, -r1, lsl #14]
   48860:	movwcs	lr, #1376	; 0x560
   48864:	stmib	sp, {sl, sp}^
   48868:			; <UNDEFINED> instruction: 0xf0053446
   4886c:	stmdbge	r6, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   48870:	blx	ff40488c <ASN1_generate_nconf@plt+0xff3ea2ec>
   48874:			; <UNDEFINED> instruction: 0xf43f2800
   48878:	ldmib	sp, {r2, r7, r9, sl, fp, sp, pc}^
   4887c:	ldrbne	r2, [r1, r6, asr #6]
   48880:	addmi	r9, fp, #-805306366	; 0xd0000002
   48884:	addsmi	fp, r2, #8, 30
   48888:	strbhi	pc, [sl, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   4888c:			; <UNDEFINED> instruction: 0x93212301
   48890:			; <UNDEFINED> instruction: 0xf005e548
   48894:	eorsls	pc, r0, r5, ror #27
   48898:			; <UNDEFINED> instruction: 0xf005e544
   4889c:	eorsls	pc, r1, r1, ror #27
   488a0:			; <UNDEFINED> instruction: 0xf005e540
   488a4:	ldrsbtls	pc, [r2], -sp	; <UNPREDICTABLE>
   488a8:	smladxcc	r1, ip, r5, lr
   488ac:	ldr	r9, [r9, #-1820]!	; 0xfffff8e4
   488b0:	movwls	r2, #58113	; 0xe301
   488b4:	smladxcc	r1, r6, r5, lr
   488b8:	ldr	r9, [r3, #-1847]!	; 0xfffff8c9
   488bc:	ldrls	r3, [r8, -r1, lsl #14]!
   488c0:	smladxcc	r1, r0, r5, lr
   488c4:	str	r9, [sp, #-1819]!	; 0xfffff8e5
   488c8:	ldrls	r3, [r6, -r1, lsl #14]!
   488cc:	movwcs	lr, #5418	; 0x152a
   488d0:	str	r9, [r7, #-812]!	; 0xfffffcd4
   488d4:	ldrls	r3, [r5, -r1, lsl #14]!
   488d8:	strcc	lr, [r1, -r4, lsr #10]
   488dc:	str	r9, [r1, #-1821]!	; 0xfffff8e3
   488e0:	ldrtmi	r3, [sl], r1, lsl #14
   488e4:	movwcs	lr, #5406	; 0x151e
   488e8:	ldr	r9, [fp, #-825]	; 0xfffffcc7
   488ec:			; <UNDEFINED> instruction: 0xff78f005
   488f0:			; <UNDEFINED> instruction: 0xf005a93e
   488f4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   488f8:	cfldrsge	mvf15, [r4, #-508]	; 0xfffffe04
   488fc:			; <UNDEFINED> instruction: 0xf005e641
   48900:	smlatbcs	r0, pc, sp, pc	; <UNPREDICTABLE>
   48904:	blx	684916 <ASN1_generate_nconf@plt+0x66a376>
   48908:	str	r9, [fp, #-12]
   4890c:	strmi	pc, [r8, #2271]	; 0x8df
   48910:	ldrne	pc, [r0, #2271]	; 0x8df
   48914:			; <UNDEFINED> instruction: 0xf8586803
   48918:	ldrbtmi	r4, [r9], #-4
   4891c:	stmdavs	r0!, {r0, r3, r9, fp, ip, pc}
   48920:	svc	0x007cf7cd
   48924:	blls	6021f0 <ASN1_generate_nconf@plt+0x5e7c50>
   48928:	blcc	6f198 <ASN1_generate_nconf@plt+0x54bf8>
   4892c:	movwcs	fp, #7960	; 0x1f18
   48930:	svclt	0x00182a00
   48934:	mvnlt	r2, r0, lsl #6
   48938:	vpmax.s8	<illegal reg q12.5>, q4, q0
   4893c:	addsmi	r0, sl, #335544320	; 0x14000000
   48940:			; <UNDEFINED> instruction: 0xf8dfd016
   48944:			; <UNDEFINED> instruction: 0x26003554
   48948:	cfmadd32	mvax0, mvfx9, mvfx9, mvfx3
   4894c:			; <UNDEFINED> instruction: 0xf8df6a90
   48950:			; <UNDEFINED> instruction: 0x46341558
   48954:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   48958:	ldrbtmi	r4, [r9], #-1589	; 0xfffff9cb
   4895c:	strls	r9, [fp], -sp, lsl #12
   48960:	bleq	c4aa4 <ASN1_generate_nconf@plt+0xaa504>
   48964:	stmib	sp, {r3, r4, fp, sp, lr}^
   48968:			; <UNDEFINED> instruction: 0xf7cd6609
   4896c:	str	lr, [fp, #3928]!	; 0xf58
   48970:	tstls	sl, #30720	; 0x7800
   48974:	blcs	6f588 <ASN1_generate_nconf@plt+0x54fe8>
   48978:			; <UNDEFINED> instruction: 0x4618d038
   4897c:	ldc2l	0, cr15, [r0, #12]
   48980:	teqlt	r8, #3
   48984:	blcs	6f5ec <ASN1_generate_nconf@plt+0x5504c>
   48988:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
   4898c:	movwcs	sl, #3142	; 0xc46
   48990:			; <UNDEFINED> instruction: 0x4619461a
   48994:	strtmi	r9, [r0], -r0, lsl #6
   48998:	strls	r2, [r1, #-1281]	; 0xfffffaff
   4899c:	stmdb	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   489a0:	strtmi	r9, [r0], -r3, lsl #26
   489a4:			; <UNDEFINED> instruction: 0xf7ce4629
   489a8:	bls	682c20 <ASN1_generate_nconf@plt+0x668680>
   489ac:	strtmi	r2, [r1], -r0, lsl #6
   489b0:			; <UNDEFINED> instruction: 0xf7ce4628
   489b4:	stmiblt	r8, {r2, r4, r7, r8, r9, fp, sp, lr, pc}^
   489b8:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   489bc:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   489c0:			; <UNDEFINED> instruction: 0xf8589a18
   489c4:	ldrbtmi	r4, [r9], #-3
   489c8:			; <UNDEFINED> instruction: 0xf7cd6820
   489cc:	stmdavs	r0!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
   489d0:	ldcl	7, cr15, [r0, #-836]	; 0xfffffcbc
   489d4:	bleq	c4b18 <ASN1_generate_nconf@plt+0xaa578>
   489d8:	strls	r2, [sp], -r0, lsl #12
   489dc:	cfmadd32	mvax0, mvfx9, mvfx9, mvfx11
   489e0:			; <UNDEFINED> instruction: 0x46356a90
   489e4:	stmib	sp, {r2, r4, r5, r9, sl, lr}^
   489e8:	strb	r6, [sp, #-1545]!	; 0xfffff9f7
   489ec:	svceq	0x0000f1bb
   489f0:			; <UNDEFINED> instruction: 0x81bef000
   489f4:	bls	5ef694 <ASN1_generate_nconf@plt+0x5d50f4>
   489f8:			; <UNDEFINED> instruction: 0xf000431a
   489fc:	stmdals	fp, {r0, r2, r3, r4, r5, r6, r9, pc}
   48a00:	bls	10d0fd0 <ASN1_generate_nconf@plt+0x10b6a30>
   48a04:	stc2	0, cr15, [sl, #12]
   48a08:	stmdacs	r0, {r2, r9, sl, lr}
   48a0c:	adchi	pc, r6, #0
   48a10:	ldrmi	r2, [sl], -r0, lsl #6
   48a14:			; <UNDEFINED> instruction: 0xf7d14619
   48a18:	strmi	lr, [r5], -r2, ror #24
   48a1c:	strtmi	r9, [r0], -sp
   48a20:	ldmib	ip!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   48a24:			; <UNDEFINED> instruction: 0xf0002d00
   48a28:	stmdals	sp, {r0, r1, r4, r7, sl, pc}
   48a2c:	cdp	7, 11, cr15, cr4, cr15, {6}
   48a30:	stmdacs	r0, {r2, r9, sl, lr}
   48a34:	strthi	pc, [r6], #0
   48a38:	stmdals	sp, {r0, r9, sl, lr}
   48a3c:	stc	7, cr15, [r8, #-832]	; 0xfffffcc0
   48a40:	vmull.p8	<illegal reg q8.5>, d0, d3
   48a44:			; <UNDEFINED> instruction: 0xf8df8561
   48a48:			; <UNDEFINED> instruction: 0xf8582450
   48a4c:	stmdavs	r0!, {r1, lr}
   48a50:	ldrbhi	pc, [sp], #-0	; <UNPREDICTABLE>
   48a54:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   48a58:			; <UNDEFINED> instruction: 0xf7cd4479
   48a5c:	stmdals	sp, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
   48a60:			; <UNDEFINED> instruction: 0xf7cf6824
   48a64:	andls	lr, r9, lr, lsl sl
   48a68:	stc2	0, cr15, [r8, #4]
   48a6c:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   48a70:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   48a74:	strtmi	r4, [r0], -r3, lsl #12
   48a78:			; <UNDEFINED> instruction: 0xf8d2f002
   48a7c:	cdp	7, 6, cr15, cr14, cr15, {6}
   48a80:	stmdacs	r0, {r0, r2, r9, sl, lr}
   48a84:	strbhi	pc, [sp, -r0]	; <UNPREDICTABLE>
   48a88:	blcs	6f6a4 <ASN1_generate_nconf@plt+0x55104>
   48a8c:	strbhi	pc, [fp, #-0]!	; <UNPREDICTABLE>
   48a90:			; <UNDEFINED> instruction: 0xf7d19905
   48a94:	stmdacs	r0, {r2, r3, fp, sp, lr, pc}
   48a98:	ldrthi	pc, [r0], #-0	; <UNPREDICTABLE>
   48a9c:	strtmi	r9, [r0], -sp, lsl #24
   48aa0:	ldmib	lr!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   48aa4:	strtmi	r4, [r8], -r1, lsl #12
   48aa8:	ldmib	r6!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   48aac:			; <UNDEFINED> instruction: 0xf0002800
   48ab0:	strtmi	r8, [r0], -r5, lsr #8
   48ab4:	ldmib	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   48ab8:	strtmi	r4, [r8], -r1, lsl #12
   48abc:	b	c06a08 <ASN1_generate_nconf@plt+0xbec468>
   48ac0:			; <UNDEFINED> instruction: 0xf0002800
   48ac4:	andcs	r8, r0, #452984832	; 0x1b000000
   48ac8:			; <UNDEFINED> instruction: 0x46119b10
   48acc:			; <UNDEFINED> instruction: 0xf0044628
   48ad0:	stmdacs	r0, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
   48ad4:	ldrhi	pc, [r2], #-0
   48ad8:	blcs	6f6f0 <ASN1_generate_nconf@plt+0x55150>
   48adc:	rsbhi	pc, r2, r1
   48ae0:			; <UNDEFINED> instruction: 0x46284619
   48ae4:	cdp	7, 5, cr15, cr2, cr15, {6}
   48ae8:	blcs	6f748 <ASN1_generate_nconf@plt+0x551a8>
   48aec:	subhi	pc, r0, #0
   48af0:	ldmdals	lr, {r0, r4, r5, r6, r7, r9, fp, lr}
   48af4:	ldrbtmi	r9, [sl], #-2368	; 0xfffff6c0
   48af8:	stc2	0, cr15, [r6, #-12]!
   48afc:	stmdacs	r0, {r0, r1, r3, ip, pc}
   48b00:	ldrbthi	pc, [r8], #0	; <UNPREDICTABLE>
   48b04:	cmncs	r7, r3, lsr r8
   48b08:			; <UNDEFINED> instruction: 0xf0039a43
   48b0c:	cdp	13, 0, cr15, cr9, cr7, {0}
   48b10:	stmdacs	r0, {r4, r7, r9, fp}
   48b14:	strthi	pc, [lr], #-0
   48b18:	bls	a2f774 <ASN1_generate_nconf@plt+0xa151d4>
   48b1c:	bls	759770 <ASN1_generate_nconf@plt+0x73f1d0>
   48b20:	movwcs	fp, #7956	; 0x1f14
   48b24:	bcs	5172c <ASN1_generate_nconf@plt+0x3718c>
   48b28:	movwcs	fp, #7944	; 0x1f08
   48b2c:	bmi	ff935020 <ASN1_generate_nconf@plt+0xff91aa80>
   48b30:	stmiami	r4!, {r0, r1, r5, r6, r7, r8, fp, lr}^
   48b34:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   48b38:			; <UNDEFINED> instruction: 0xf7cf4478
   48b3c:	blls	c43c74 <ASN1_generate_nconf@plt+0xc296d4>
   48b40:	ldrmi	fp, [r9], -fp, lsr #2
   48b44:	rscscc	pc, pc, #79	; 0x4f
   48b48:			; <UNDEFINED> instruction: 0xf7d04628
   48b4c:	blls	e43a54 <ASN1_generate_nconf@plt+0xe294b4>
   48b50:			; <UNDEFINED> instruction: 0xf0402b00
   48b54:	blls	e6985c <ASN1_generate_nconf@plt+0xe4f2bc>
   48b58:			; <UNDEFINED> instruction: 0xf0402b00
   48b5c:	blls	1e9844 <ASN1_generate_nconf@plt+0x1cf2a4>
   48b60:	cfcpysls	mvf2, mvf6
   48b64:	and	fp, sp, fp, asr #18
   48b68:	ldrtmi	r4, [r0], -r1, lsr #12
   48b6c:	ldcl	7, cr15, [r2, #820]!	; 0x334
   48b70:	strmi	r3, [r1], -r1, lsl #8
   48b74:			; <UNDEFINED> instruction: 0xf7d04628
   48b78:			; <UNDEFINED> instruction: 0x4630eb5c
   48b7c:	ldmdb	r0, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   48b80:	blle	ffc99598 <ASN1_generate_nconf@plt+0xffc7eff8>
   48b84:	strcs	r9, [r0], #-2823	; 0xfffff4f9
   48b88:	stmdblt	fp, {r0, r1, r2, r9, sl, fp, ip, pc}^
   48b8c:	strtmi	lr, [r1], -sp
   48b90:			; <UNDEFINED> instruction: 0xf7cd4630
   48b94:	strcc	lr, [r1], #-3552	; 0xfffff220
   48b98:	strtmi	r4, [r8], -r1, lsl #12
   48b9c:	ldm	ip!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   48ba0:			; <UNDEFINED> instruction: 0xf7d14630
   48ba4:	addmi	lr, r4, #1015808	; 0xf8000
   48ba8:	blls	ebfb74 <ASN1_generate_nconf@plt+0xea55d4>
   48bac:			; <UNDEFINED> instruction: 0xf0402b00
   48bb0:	svccs	0x000080ec
   48bb4:	adchi	pc, r5, #0
   48bb8:	strcs	r4, [r0], -r3, asr #23
   48bbc:	rscslt	pc, r4, sp, asr #17
   48bc0:			; <UNDEFINED> instruction: 0x960a447b
   48bc4:	cfmadd32	mvax0, mvfx9, mvfx11, mvfx9
   48bc8:	blmi	ff057410 <ASN1_generate_nconf@plt+0xff03ce70>
   48bcc:	ldrbtmi	r9, [fp], #-1587	; 0xfffff9cd
   48bd0:	adcshi	pc, ip, sp, asr #17
   48bd4:	ldrdlt	pc, [r8], #141	; 0x8d	; <UNPREDICTABLE>
   48bd8:	bcc	484408 <ASN1_generate_nconf@plt+0x469e68>
   48bdc:	vmov.s16	r4, d25[0]
   48be0:	ldrbtmi	r8, [fp], #-2704	; 0xfffff570
   48be4:	rscge	pc, r0, sp, asr #17
   48be8:	rscsls	pc, r0, sp, asr #17
   48bec:	bcc	fe484420 <ASN1_generate_nconf@plt+0xfe469e80>
   48bf0:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
   48bf4:	bcc	48442c <ASN1_generate_nconf@plt+0x469e8c>
   48bf8:	ldrmi	r2, [lr], -r1, lsl #6
   48bfc:	blls	740d3c <ASN1_generate_nconf@plt+0x72679c>
   48c00:			; <UNDEFINED> instruction: 0xf00042b3
   48c04:	blls	829244 <ASN1_generate_nconf@plt+0x80eca4>
   48c08:			; <UNDEFINED> instruction: 0xf00042b3
   48c0c:	blls	7a9274 <ASN1_generate_nconf@plt+0x78ecd4>
   48c10:			; <UNDEFINED> instruction: 0xf00042b3
   48c14:	blls	8e9308 <ASN1_generate_nconf@plt+0x8ced68>
   48c18:			; <UNDEFINED> instruction: 0xf00042b3
   48c1c:	blls	e692d4 <ASN1_generate_nconf@plt+0xe4ed34>
   48c20:			; <UNDEFINED> instruction: 0xf00042b3
   48c24:	blls	9a9324 <ASN1_generate_nconf@plt+0x98ed84>
   48c28:			; <UNDEFINED> instruction: 0xf00042b3
   48c2c:	blls	969bcc <ASN1_generate_nconf@plt+0x94f62c>
   48c30:			; <UNDEFINED> instruction: 0xf00042b3
   48c34:	blls	ae9370 <ASN1_generate_nconf@plt+0xacedd0>
   48c38:			; <UNDEFINED> instruction: 0xf00042b3
   48c3c:	blls	b29338 <ASN1_generate_nconf@plt+0xb0ed98>
   48c40:			; <UNDEFINED> instruction: 0xf00042b3
   48c44:	blls	a297a0 <ASN1_generate_nconf@plt+0xa0f200>
   48c48:			; <UNDEFINED> instruction: 0xf00042b3
   48c4c:	blls	4a9774 <ASN1_generate_nconf@plt+0x48f1d4>
   48c50:			; <UNDEFINED> instruction: 0xf00042b3
   48c54:	blls	4e9b54 <ASN1_generate_nconf@plt+0x4cf5b4>
   48c58:			; <UNDEFINED> instruction: 0xf00042b3
   48c5c:	blls	d69afc <ASN1_generate_nconf@plt+0xd4f55c>
   48c60:			; <UNDEFINED> instruction: 0xf00042b3
   48c64:	blls	9ea1b0 <ASN1_generate_nconf@plt+0x9cfc10>
   48c68:	adcsmi	r9, r3, #167936	; 0x29000
   48c6c:	bcs	78894 <ASN1_generate_nconf@plt+0x5e2f4>
   48c70:	mvnhi	pc, r0
   48c74:	adcsmi	r9, r3, #22528	; 0x5800
   48c78:	ldrhi	pc, [r5, #0]!
   48c7c:	adcsmi	r9, r3, #41984	; 0xa400
   48c80:	ldrbhi	pc, [r5, #-0]!	; <UNPREDICTABLE>
   48c84:	adcsmi	r9, r3, #54272	; 0xd400
   48c88:	ldrhi	pc, [r8, #-0]!
   48c8c:	adcsmi	r9, r3, #47104	; 0xb800
   48c90:	ldrthi	pc, [sp], #0	; <UNPREDICTABLE>
   48c94:	adcsmi	r3, r7, #1048576	; 0x100000
   48c98:	cmphi	r4, #192, 4	; <UNPREDICTABLE>
   48c9c:	ldrhtle	r4, [sp], #-83	; 0xffffffad
   48ca0:	adcsmi	r9, r3, #19456	; 0x4c00
   48ca4:	addshi	pc, sp, r0
   48ca8:	adcsmi	r9, r3, #20, 22	; 0x5000
   48cac:	adchi	pc, r7, r0
   48cb0:	adcsmi	r9, r3, #21504	; 0x5400
   48cb4:	adcshi	pc, r5, r0
   48cb8:	bls	6af91c <ASN1_generate_nconf@plt+0x69537c>
   48cbc:	svclt	0x001842b2
   48cc0:	svclt	0x000c42b3
   48cc4:	tstcs	r0, r1, lsl #2
   48cc8:	adcsmi	sp, r3, #1073741862	; 0x40000026
   48ccc:			; <UNDEFINED> instruction: 0xf0004628
   48cd0:			; <UNDEFINED> instruction: 0xf7d08141
   48cd4:	pkhtbmi	lr, r1, r4, asr #20
   48cd8:	ldrsbge	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
   48cdc:	ldrbtmi	r2, [sl], #1024	; 0x400
   48ce0:	strtmi	lr, [r1], -r9
   48ce4:			; <UNDEFINED> instruction: 0xf7cd4648
   48ce8:			; <UNDEFINED> instruction: 0x4651ed36
   48cec:	strmi	r3, [r2], -r1, lsl #8
   48cf0:			; <UNDEFINED> instruction: 0xf7cd4640
   48cf4:			; <UNDEFINED> instruction: 0x4648ed94
   48cf8:	ldm	r2, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   48cfc:	blle	ffc59714 <ASN1_generate_nconf@plt+0xffc3f174>
   48d00:			; <UNDEFINED> instruction: 0xf7d04648
   48d04:	bfi	lr, r4, (invalid: 19:5)
   48d08:	strmi	r4, [r6], -r3, ror #22
   48d0c:	cdp	0, 0, cr9, cr9, cr4, {0}
   48d10:	stmib	sp, {r4, r7, r9, fp}^
   48d14:	strmi	r0, [r4], -r9
   48d18:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   48d1c:	stmdbmi	pc!, {r0, r2, r4, r5, r9, sl, lr}^	; <UNPREDICTABLE>
   48d20:	bleq	c4e64 <ASN1_generate_nconf@plt+0xaa8c4>
   48d24:	andls	r9, sp, r3
   48d28:	andls	r4, fp, r9, ror r4
   48d2c:			; <UNDEFINED> instruction: 0xf7cd6818
   48d30:			; <UNDEFINED> instruction: 0xf7ffed76
   48d34:			; <UNDEFINED> instruction: 0xf7cebbc9
   48d38:	strdls	lr, [r6], -r4
   48d3c:			; <UNDEFINED> instruction: 0xf47f2800
   48d40:	blls	1f41dc <ASN1_generate_nconf@plt+0x1d9c3c>
   48d44:			; <UNDEFINED> instruction: 0xf7cee006
   48d48:	andls	lr, r7, ip, ror #29
   48d4c:			; <UNDEFINED> instruction: 0xf47f2800
   48d50:	blls	23421c <ASN1_generate_nconf@plt+0x219c7c>
   48d54:	bcc	fe484580 <ASN1_generate_nconf@plt+0xfe469fe0>
   48d58:			; <UNDEFINED> instruction: 0x461d461e
   48d5c:	bleq	c4ea0 <ASN1_generate_nconf@plt+0xaa900>
   48d60:	movwls	r9, #45837	; 0xb30d
   48d64:	stmib	sp, {r2, r8, r9, ip, pc}^
   48d68:	movwls	r3, #13065	; 0x3309
   48d6c:	bllt	feb86d70 <ASN1_generate_nconf@plt+0xfeb6c7d0>
   48d70:	stmdals	fp, {r0, r1, r3, r4, r6, r9, fp, lr}
   48d74:	ldrbtmi	r9, [sl], #-2370	; 0xfffff6be
   48d78:	blx	ffa04d8e <ASN1_generate_nconf@plt+0xff9ea7ee>
   48d7c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   48d80:	andhi	pc, r4, #0
   48d84:	eorslt	pc, r4, sp, asr #17
   48d88:	stmdage	r6, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}^
   48d8c:	tstcs	r0, sl, lsr #12
   48d90:	ldmib	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   48d94:			; <UNDEFINED> instruction: 0xf0049846
   48d98:			; <UNDEFINED> instruction: 0xe70afadd
   48d9c:			; <UNDEFINED> instruction: 0xf7cd4628
   48da0:	eorsls	lr, r7, r0, ror #30
   48da4:	blx	ffb04db2 <ASN1_generate_nconf@plt+0xffaea812>
   48da8:	bls	e1b2e8 <ASN1_generate_nconf@plt+0xe00d48>
   48dac:			; <UNDEFINED> instruction: 0x46034479
   48db0:			; <UNDEFINED> instruction: 0xf0014640
   48db4:			; <UNDEFINED> instruction: 0xe76dff35
   48db8:	vmov.16	d9[0], r4
   48dbc:	mulls	r4, r0, sl
   48dc0:	andls	r4, sp, r6, lsl #12
   48dc4:	stmib	sp, {r2, r9, sl, lr}^
   48dc8:	strmi	r0, [r5], -r9
   48dcc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   48dd0:	bleq	c4f14 <ASN1_generate_nconf@plt+0xaa974>
   48dd4:	andls	r9, fp, r3
   48dd8:			; <UNDEFINED> instruction: 0xf7d16818
   48ddc:			; <UNDEFINED> instruction: 0xf7ffeb4c
   48de0:			; <UNDEFINED> instruction: 0x4628bb73
   48de4:	stc	7, cr15, [lr], #832	; 0x340
   48de8:			; <UNDEFINED> instruction: 0xf0019037
   48dec:	ldmdbmi	lr!, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   48df0:	ldrbtmi	r9, [r9], #-2615	; 0xfffff5c9
   48df4:	strbmi	r4, [r0], -r3, lsl #12
   48df8:			; <UNDEFINED> instruction: 0xff12f001
   48dfc:	ldmdbmi	fp!, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
   48e00:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   48e04:	stc	7, cr15, [sl, #-820]	; 0xfffffccc
   48e08:			; <UNDEFINED> instruction: 0xf7cf4628
   48e0c:			; <UNDEFINED> instruction: 0x4601edf4
   48e10:			; <UNDEFINED> instruction: 0xf7cf4640
   48e14:	ldmdbmi	r6!, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   48e18:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   48e1c:	ldcl	7, cr15, [lr], #820	; 0x334
   48e20:			; <UNDEFINED> instruction: 0x4628e738
   48e24:	stcl	7, cr15, [r6, #828]!	; 0x33c
   48e28:			; <UNDEFINED> instruction: 0xf7ce2100
   48e2c:			; <UNDEFINED> instruction: 0x4604ec32
   48e30:			; <UNDEFINED> instruction: 0xf0002800
   48e34:	smlabtcs	r1, pc, r6, r8	; <UNPREDICTABLE>
   48e38:	svc	0x0000f7ce
   48e3c:			; <UNDEFINED> instruction: 0xf0002800
   48e40:	smlabtcs	r0, r1, r6, r8
   48e44:			; <UNDEFINED> instruction: 0xf7cf4620
   48e48:	strmi	lr, [r1], r2, lsr #21
   48e4c:			; <UNDEFINED> instruction: 0xf0002800
   48e50:	strtmi	r8, [r0], -pc, lsl #13
   48e54:	bl	1006da0 <ASN1_generate_nconf@plt+0xfec800>
   48e58:	strbmi	r4, [r0], -r9, asr #12
   48e5c:	cdp	7, 10, cr15, cr12, cr15, {6}
   48e60:			; <UNDEFINED> instruction: 0xf7cf4648
   48e64:	stmdbmi	r3!, {r1, r3, r4, r8, fp, sp, lr, pc}
   48e68:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   48e6c:	bl	fee06dac <ASN1_generate_nconf@plt+0xfedec80c>
   48e70:	svclt	0x0000e710
   48e74:			; <UNDEFINED> instruction: 0x000367b6
   48e78:	andeq	r1, r0, r0, ror r5
   48e7c:	andeq	r6, r3, ip, lsr #15
   48e80:			; <UNDEFINED> instruction: 0xffffff17
   48e84:	andeq	r6, r3, lr, lsl #4
   48e88:	andeq	ip, r1, sl, lsl #24
   48e8c:	muleq	r0, r4, r5
   48e90:	strdeq	ip, [r1], -r2
   48e94:			; <UNDEFINED> instruction: 0x000364bc
   48e98:	andeq	r1, r0, r0, lsr #11
   48e9c:	andeq	r9, r0, r0, ror #8
   48ea0:	andeq	r5, r3, r8, ror lr
   48ea4:	andeq	ip, r1, r2, ror r7
   48ea8:	andeq	ip, r1, sl, asr r7
   48eac:	andeq	sl, r0, lr, lsl r3
   48eb0:	andeq	r9, r0, r4, asr #25
   48eb4:	andeq	r3, r1, lr, lsr #16
   48eb8:	andeq	ip, r1, r6, lsr r6
   48ebc:	andeq	ip, r1, r8, lsl #12
   48ec0:	andeq	ip, r1, lr, lsl r6
   48ec4:	andeq	ip, r1, r4, lsr #12
   48ec8:	andeq	ip, r1, r4, ror r6
   48ecc:	andeq	ip, r1, r6, ror #12
   48ed0:			; <UNDEFINED> instruction: 0x0001c7b6
   48ed4:	muleq	r0, r6, r2
   48ed8:	andeq	r8, r0, r6, ror #26
   48edc:	andeq	r9, r0, ip, lsl ip
   48ee0:			; <UNDEFINED> instruction: 0x000122b6
   48ee4:	andeq	ip, r0, r8, lsr r5
   48ee8:	andeq	r3, r1, lr, lsr #9
   48eec:	andeq	ip, r1, r6, ror #6
   48ef0:	andeq	r7, r1, r6, ror #8
   48ef4:	andeq	r7, r1, r6, lsl r4
   48ef8:	ldccc	8, cr15, [ip, #-892]	; 0xfffffc84
   48efc:	andls	r4, sp, #23068672	; 0x1600000
   48f00:	bcs	fe48472c <ASN1_generate_nconf@plt+0xfe46a18c>
   48f04:	ldrmi	r9, [r5], -fp, lsl #4
   48f08:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   48f0c:			; <UNDEFINED> instruction: 0xf8df4634
   48f10:	stmib	sp, {r2, r3, r8, sl, fp, ip}^
   48f14:	ldmdavs	r8, {r0, r3, r9, sp}
   48f18:			; <UNDEFINED> instruction: 0xf7cd4479
   48f1c:			; <UNDEFINED> instruction: 0xf7ffec80
   48f20:			; <UNDEFINED> instruction: 0x4628bad3
   48f24:	svc	0x00e6f7ce
   48f28:	stmdacs	r0, {r1, r9, sl, lr}
   48f2c:	teqhi	ip, r0	; <UNPREDICTABLE>
   48f30:	stclne	8, cr15, [ip], #892	; 0x37c
   48f34:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   48f38:	ldcl	7, cr15, [r0], #-820	; 0xfffffccc
   48f3c:	strtmi	lr, [r8], -sl, lsr #13
   48f40:	bl	586e84 <ASN1_generate_nconf@plt+0x56c8e4>
   48f44:	ldclne	8, cr15, [ip], {223}	; 0xdf
   48f48:			; <UNDEFINED> instruction: 0x46024479
   48f4c:			; <UNDEFINED> instruction: 0xf7cd4640
   48f50:	ldr	lr, [pc], r6, ror #24
   48f54:	mcrr	7, 12, pc, r6, cr13	; <UNPREDICTABLE>
   48f58:	ldrt	r4, [sp], r1, lsl #13
   48f5c:	beq	fe484788 <ASN1_generate_nconf@plt+0xfe46a1e8>
   48f60:	strmi	r4, [r5], -r6, lsl #12
   48f64:	andls	r9, fp, sp
   48f68:	andeq	lr, r9, sp, asr #19
   48f6c:	blt	feb86f70 <ASN1_generate_nconf@plt+0xfeb6c9d0>
   48f70:	movwls	r9, #47894	; 0xbb16
   48f74:	strtmi	lr, [r8], -r6, asr #11
   48f78:	ldc	7, cr15, [r0, #-832]	; 0xfffffcc0
   48f7c:	stcne	8, cr15, [r8], #892	; 0x37c
   48f80:			; <UNDEFINED> instruction: 0x46024479
   48f84:			; <UNDEFINED> instruction: 0xf7cd4640
   48f88:	str	lr, [r3], sl, asr #24
   48f8c:			; <UNDEFINED> instruction: 0xf7cf4628
   48f90:			; <UNDEFINED> instruction: 0xf8dfec6c
   48f94:	ldrbtmi	r1, [r9], #-3224	; 0xfffff368
   48f98:	strbmi	r4, [r0], -r2, lsl #12
   48f9c:	ldc	7, cr15, [lr], #-820	; 0xfffffccc
   48fa0:			; <UNDEFINED> instruction: 0x4628e678
   48fa4:	mrrc	7, 12, pc, r8, cr14	; <UNPREDICTABLE>
   48fa8:	stcne	8, cr15, [r4], {223}	; 0xdf
   48fac:			; <UNDEFINED> instruction: 0x46024479
   48fb0:			; <UNDEFINED> instruction: 0xf7cd4640
   48fb4:			; <UNDEFINED> instruction: 0xe66dec34
   48fb8:			; <UNDEFINED> instruction: 0xf7cf4628
   48fbc:			; <UNDEFINED> instruction: 0x4604ef56
   48fc0:			; <UNDEFINED> instruction: 0xf0002800
   48fc4:			; <UNDEFINED> instruction: 0x46018610
   48fc8:			; <UNDEFINED> instruction: 0xf7cf4640
   48fcc:			; <UNDEFINED> instruction: 0xe661ec9c
   48fd0:			; <UNDEFINED> instruction: 0xf7cf4628
   48fd4:	strmi	lr, [r4], -sl, asr #30
   48fd8:			; <UNDEFINED> instruction: 0xf0002800
   48fdc:			; <UNDEFINED> instruction: 0xf8df85d1
   48fe0:			; <UNDEFINED> instruction: 0x46401c54
   48fe4:			; <UNDEFINED> instruction: 0xf7cd4479
   48fe8:			; <UNDEFINED> instruction: 0x4620ec1a
   48fec:	bl	fe206f2c <ASN1_generate_nconf@plt+0xfe1ec98c>
   48ff0:	strtmi	r2, [r0], -r6, lsl #16
   48ff4:	sbcshi	pc, sl, #0
   48ff8:	bl	fe086f38 <ASN1_generate_nconf@plt+0xfe06c998>
   48ffc:			; <UNDEFINED> instruction: 0xf0002874
   49000:			; <UNDEFINED> instruction: 0xf8df82c7
   49004:			; <UNDEFINED> instruction: 0x46401c34
   49008:			; <UNDEFINED> instruction: 0xf7cd4479
   4900c:			; <UNDEFINED> instruction: 0xf8dfec08
   49010:	strbmi	r1, [r0], -ip, lsr #24
   49014:			; <UNDEFINED> instruction: 0xf7cd4479
   49018:	ldrt	lr, [fp], -r2, lsl #24
   4901c:	stcmi	8, cr15, [r0], #-892	; 0xfffffc84
   49020:	stccs	8, cr15, [r0], #-892	; 0xfffffc84
   49024:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   49028:			; <UNDEFINED> instruction: 0xf7d04621
   4902c:	andsls	lr, r8, lr, ror #18
   49030:			; <UNDEFINED> instruction: 0xf47f2800
   49034:			; <UNDEFINED> instruction: 0xf7ceacab
   49038:	ldrls	lr, [r8], #-2076	; 0xfffff7e4
   4903c:			; <UNDEFINED> instruction: 0xf8dfe4a6
   49040:	bls	c17fa8 <ASN1_generate_nconf@plt+0xbfda08>
   49044:	stcne	8, cr15, [r0], {223}	; 0xdf
   49048:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   4904c:			; <UNDEFINED> instruction: 0xf8da4479
   49050:			; <UNDEFINED> instruction: 0xf7cd0000
   49054:	blls	2c3fec <ASN1_generate_nconf@plt+0x2a9a4c>
   49058:			; <UNDEFINED> instruction: 0xf0002b00
   4905c:	strtmi	r8, [r8], -ip, ror #4
   49060:			; <UNDEFINED> instruction: 0xf7d09c3e
   49064:			; <UNDEFINED> instruction: 0x4601eb70
   49068:			; <UNDEFINED> instruction: 0xf7d04628
   4906c:	orrslt	lr, r0, #22, 30	; 0x58
   49070:	ldmdblt	r3!, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   49074:	movwcs	lr, #63965	; 0xf9dd
   49078:	ldrmi	r4, [r1], -r8, lsr #12
   4907c:			; <UNDEFINED> instruction: 0xf972f004
   49080:	stmdbls	r9, {r3, r6, r8, r9, ip, sp, pc}
   49084:			; <UNDEFINED> instruction: 0xf7cf4628
   49088:			; <UNDEFINED> instruction: 0xb320eb82
   4908c:	bllt	fe52fd44 <ASN1_generate_nconf@plt+0xfe5157a4>
   49090:	biclt	r9, r3, r3, lsl #22
   49094:	stmibvc	ip, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   49098:	strtmi	r2, [r8], -r2, lsl #2
   4909c:	svc	0x002cf7cf
   490a0:	strtmi	r2, [sl], -r0, lsl #6
   490a4:	movwcc	lr, #2509	; 0x9cd
   490a8:	strtmi	r4, [r9], -r8, asr #12
   490ac:	ldc	7, cr15, [ip, #824]	; 0x338
   490b0:	strbmi	r9, [r8], -r3, lsl #18
   490b4:	ldc	7, cr15, [r4, #-820]	; 0xfffffccc
   490b8:	stmdals	r3, {r3, r4, r9, fp, ip, pc}
   490bc:	strbmi	r4, [r9], -fp, lsr #12
   490c0:	stmda	ip, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   490c4:	stmdbls	r9, {r3, r4, r5, r8, ip, sp, pc}
   490c8:	strtmi	r4, [r8], -r2, lsr #12
   490cc:	mrrc	7, 12, pc, r2, cr13	; <UNPREDICTABLE>
   490d0:			; <UNDEFINED> instruction: 0xf47f2800
   490d4:			; <UNDEFINED> instruction: 0xf8daaddf
   490d8:			; <UNDEFINED> instruction: 0xf04f0000
   490dc:	vaddls.f64	d0, d3, d1
   490e0:			; <UNDEFINED> instruction: 0xf8dd2400
   490e4:			; <UNDEFINED> instruction: 0xf7d180bc
   490e8:			; <UNDEFINED> instruction: 0xf7ffe9c6
   490ec:	smlattcs	r0, sp, r9, fp
   490f0:			; <UNDEFINED> instruction: 0xf7d04628
   490f4:			; <UNDEFINED> instruction: 0x4628eed8
   490f8:	stmia	r6!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   490fc:	ldclle	8, cr2, [r6]
   49100:	ldrtmi	lr, [lr], -r6, asr #15
   49104:	strvc	lr, [r9, -sp, asr #19]
   49108:	bllt	b2fd94 <ASN1_generate_nconf@plt+0xb157f4>
   4910c:			; <UNDEFINED> instruction: 0x46299b32
   49110:	beq	fe48497c <ASN1_generate_nconf@plt+0xfe46a3dc>
   49114:	ldmib	sp, {r8, r9, ip, pc}^
   49118:			; <UNDEFINED> instruction: 0xf0022330
   4911c:	blls	788a78 <ASN1_generate_nconf@plt+0x76e4d8>
   49120:	bleq	2c3a74 <ASN1_generate_nconf@plt+0x2a94d4>
   49124:	mvnhi	pc, r0, asr #32
   49128:	blcs	16fe3c <ASN1_generate_nconf@plt+0x15589c>
   4912c:	subshi	pc, ip, #0
   49130:	andeq	pc, r5, #72, 4	; 0x80000004
   49134:			; <UNDEFINED> instruction: 0xf0404293
   49138:	blls	3e9a60 <ASN1_generate_nconf@plt+0x3cf4c0>
   4913c:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx9
   49140:	blcs	4bb88 <ASN1_generate_nconf@plt+0x315e8>
   49144:	subshi	pc, r6, #0
   49148:	cdp	7, 11, cr15, cr8, cr13, {6}
   4914c:			; <UNDEFINED> instruction: 0xf0002800
   49150:	strcs	r8, [r0], #-1330	; 0xffffface
   49154:	ldmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49158:			; <UNDEFINED> instruction: 0xf7cf2000
   4915c:	bls	bc4b34 <ASN1_generate_nconf@plt+0xbaa594>
   49160:	strtmi	r4, [r8], -r3, lsl #12
   49164:	movtls	r4, #25619	; 0x6413
   49168:	b	fe5070b0 <ASN1_generate_nconf@plt+0xfe4ecb10>
   4916c:			; <UNDEFINED> instruction: 0xf7cea946
   49170:	stmdacs	r0, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
   49174:	subhi	pc, r1, #192, 4
   49178:	bne	ff4874fc <ASN1_generate_nconf@plt+0xff46cf5c>
   4917c:	bleq	852c0 <ASN1_generate_nconf@plt+0x6ad20>
   49180:	beq	fe4849ec <ASN1_generate_nconf@plt+0xfe46a44c>
   49184:			; <UNDEFINED> instruction: 0xf7cd4479
   49188:	strb	lr, [r2, sl, asr #22]!
   4918c:	blt	fe4849b8 <ASN1_generate_nconf@plt+0xfe46a418>
   49190:			; <UNDEFINED> instruction: 0x465c465e
   49194:	eorslt	pc, r4, sp, asr #17
   49198:	bllt	3038d4 <ASN1_generate_nconf@plt+0x2e9334>
   4919c:	eorlt	pc, r4, sp, asr #17
   491a0:	bleq	c52e4 <ASN1_generate_nconf@plt+0xaad44>
   491a4:	ldmiblt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   491a8:	bne	fe98752c <ASN1_generate_nconf@plt+0xfe96cf8c>
   491ac:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   491b0:	b	5870f0 <ASN1_generate_nconf@plt+0x56cb50>
   491b4:			; <UNDEFINED> instruction: 0xf8dfe56e
   491b8:			; <UNDEFINED> instruction: 0xf8df3a60
   491bc:			; <UNDEFINED> instruction: 0xf8581a98
   491c0:	ldrbtmi	r4, [r9], #-3
   491c4:			; <UNDEFINED> instruction: 0xf7cd6820
   491c8:			; <UNDEFINED> instruction: 0xf7ffeb2a
   491cc:			; <UNDEFINED> instruction: 0x4628b9de
   491d0:	b	fea07110 <ASN1_generate_nconf@plt+0xfe9ecb70>
   491d4:	strtmi	lr, [r8], -r3, asr #9
   491d8:	stmia	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   491dc:			; <UNDEFINED> instruction: 0xf001e4bb
   491e0:	blls	11c791c <ASN1_generate_nconf@plt+0x11ad37c>
   491e4:	strmi	r4, [r2], -r9, lsr #12
   491e8:			; <UNDEFINED> instruction: 0xf7d04640
   491ec:	ldrb	lr, [r1, #-2300]	; 0xfffff704
   491f0:	mcrrge	6, 2, r4, r6, cr8
   491f4:	b	fea0713c <ASN1_generate_nconf@plt+0xfe9ecb9c>
   491f8:			; <UNDEFINED> instruction: 0xf0019037
   491fc:			; <UNDEFINED> instruction: 0xf8dff9bf
   49200:	bls	e0fb68 <ASN1_generate_nconf@plt+0xdf55c8>
   49204:			; <UNDEFINED> instruction: 0x46034479
   49208:			; <UNDEFINED> instruction: 0xf0014640
   4920c:	strtmi	pc, [r8], -r9, lsl #26
   49210:	stc	7, cr15, [r6, #-820]!	; 0xfffffccc
   49214:			; <UNDEFINED> instruction: 0xf0019037
   49218:			; <UNDEFINED> instruction: 0xf8dff9b1
   4921c:	bls	e0fb24 <ASN1_generate_nconf@plt+0xdf5584>
   49220:			; <UNDEFINED> instruction: 0x46034479
   49224:			; <UNDEFINED> instruction: 0xf0014640
   49228:			; <UNDEFINED> instruction: 0xf8dffcfb
   4922c:			; <UNDEFINED> instruction: 0x46401a34
   49230:			; <UNDEFINED> instruction: 0xf7ce4479
   49234:	ldrdcs	lr, [r0, -r4]
   49238:			; <UNDEFINED> instruction: 0xf7cf4628
   4923c:			; <UNDEFINED> instruction: 0xf8dfee2e
   49240:	ldrbtmi	r1, [r9], #-2596	; 0xfffff5dc
   49244:	blx	fea85250 <ASN1_generate_nconf@plt+0xfea6acb0>
   49248:	strtmi	r4, [r8], -r1, lsl #13
   4924c:	tstls	r8, sp, asr #17	; <UNPREDICTABLE>
   49250:	b	1e87198 <ASN1_generate_nconf@plt+0x1e6cbf8>
   49254:			; <UNDEFINED> instruction: 0xf7cf4621
   49258:			; <UNDEFINED> instruction: 0xf8dfead0
   4925c:	strbmi	r1, [fp], -ip, lsl #20
   49260:			; <UNDEFINED> instruction: 0x46024479
   49264:			; <UNDEFINED> instruction: 0xf0014640
   49268:	strtmi	pc, [r8], -fp, lsr #27
   4926c:	tstls	r8, sp, asr #17	; <UNPREDICTABLE>
   49270:	cdp	7, 6, cr15, cr12, cr13, {6}
   49274:			; <UNDEFINED> instruction: 0xf7ce4621
   49278:			; <UNDEFINED> instruction: 0xf8dfed1c
   4927c:			; <UNDEFINED> instruction: 0x464b19f0
   49280:			; <UNDEFINED> instruction: 0x46024479
   49284:			; <UNDEFINED> instruction: 0xf0014640
   49288:			; <UNDEFINED> instruction: 0x4621fd9b
   4928c:			; <UNDEFINED> instruction: 0xf8cd4628
   49290:			; <UNDEFINED> instruction: 0xf7cf9118
   49294:			; <UNDEFINED> instruction: 0xf8dfee02
   49298:			; <UNDEFINED> instruction: 0x464b19d8
   4929c:			; <UNDEFINED> instruction: 0x46024479
   492a0:			; <UNDEFINED> instruction: 0xf0014640
   492a4:			; <UNDEFINED> instruction: 0xf8dffd8d
   492a8:	strbmi	r1, [r8], -ip, asr #19
   492ac:	eorsvc	pc, lr, #1325400064	; 0x4f000000
   492b0:			; <UNDEFINED> instruction: 0xf7ce4479
   492b4:	strbt	lr, [sp], #3220	; 0xc94
   492b8:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   492bc:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   492c0:			; <UNDEFINED> instruction: 0xf0056825
   492c4:			; <UNDEFINED> instruction: 0xf8dff8cd
   492c8:	bls	28f990 <ASN1_generate_nconf@plt+0x2753f0>
   492cc:			; <UNDEFINED> instruction: 0x46034479
   492d0:			; <UNDEFINED> instruction: 0xf7cd4628
   492d4:			; <UNDEFINED> instruction: 0xf7ffeaa4
   492d8:			; <UNDEFINED> instruction: 0xf8dfb958
   492dc:			; <UNDEFINED> instruction: 0xf858393c
   492e0:	stmdavs	r5!, {r0, r1, lr}
   492e4:			; <UNDEFINED> instruction: 0xf8bcf005
   492e8:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   492ec:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   492f0:	strtmi	r4, [r8], -r3, lsl #12
   492f4:	b	fe507230 <ASN1_generate_nconf@plt+0xfe4ecc90>
   492f8:	stmdblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   492fc:	cfmadd32	mvax0, mvfx2, mvfx9, mvfx0
   49300:			; <UNDEFINED> instruction: 0x46346a90
   49304:	strvs	lr, [sl], -sp, asr #19
   49308:			; <UNDEFINED> instruction: 0xf7ff9609
   4930c:			; <UNDEFINED> instruction: 0xf8dfb8dd
   49310:			; <UNDEFINED> instruction: 0x461e1970
   49314:	ldrbtmi	r9, [r9], #-779	; 0xfffffcf5
   49318:	b	fe087254 <ASN1_generate_nconf@plt+0xfe06ccb4>
   4931c:	bllt	1847320 <ASN1_generate_nconf@plt+0x182cd80>
   49320:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   49324:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   49328:	movwls	r6, #14371	; 0x3823
   4932c:			; <UNDEFINED> instruction: 0xf898f005
   49330:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   49334:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   49338:	stmdals	r3, {r0, r1, r9, sl, lr}
   4933c:	b	1c07278 <ASN1_generate_nconf@plt+0x1beccd8>
   49340:	stmdblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49344:			; <UNDEFINED> instruction: 0xf8dd9e33
   49348:			; <UNDEFINED> instruction: 0xf8dd90f0
   4934c:			; <UNDEFINED> instruction: 0xe6db80bc
   49350:			; <UNDEFINED> instruction: 0xf8df9a0d
   49354:	andls	r3, fp, #196, 16	; 0xc40000
   49358:	bcs	fe484b84 <ASN1_generate_nconf@plt+0xfe46a5e4>
   4935c:	andcs	lr, r9, #3358720	; 0x334000
   49360:			; <UNDEFINED> instruction: 0xf8584616
   49364:	ldrmi	r3, [r5], -r3
   49368:	ldmdavs	r8, {r2, r4, r9, sl, lr}
   4936c:	stm	r2, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49370:	stmialt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49374:	strmi	r4, [r6], -r4, lsl #12
   49378:	bleq	c54bc <ASN1_generate_nconf@plt+0xaaf1c>
   4937c:	andeq	lr, r9, sp, asr #19
   49380:	stmialt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49384:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   49388:	beq	fe484bb4 <ASN1_generate_nconf@plt+0xfe46a614>
   4938c:	strmi	r9, [r6], -fp
   49390:	strmi	r9, [r5], -sl
   49394:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   49398:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4939c:	ldrbtmi	r9, [r9], #-9
   493a0:			; <UNDEFINED> instruction: 0xf7cd6818
   493a4:			; <UNDEFINED> instruction: 0xf7ffea3c
   493a8:			; <UNDEFINED> instruction: 0xf8dfb88f
   493ac:	strbmi	r1, [r0], -r0, ror #17
   493b0:			; <UNDEFINED> instruction: 0xf7ce4479
   493b4:			; <UNDEFINED> instruction: 0x4628e914
   493b8:	stmdb	sl!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   493bc:	strbmi	r4, [r0], -r1, lsl #12
   493c0:	stc	7, cr15, [r6, #820]!	; 0x334
   493c4:	stmiane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   493c8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   493cc:	stmdb	r6, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   493d0:			; <UNDEFINED> instruction: 0xf8dfe460
   493d4:	strbmi	r1, [r0], -r0, asr #17
   493d8:			; <UNDEFINED> instruction: 0xf7ce4479
   493dc:	strtmi	lr, [r8], -r0, lsl #18
   493e0:	ldc	7, cr15, [r0], #828	; 0x33c
   493e4:	strbmi	r4, [r0], -r1, lsl #12
   493e8:	ldc	7, cr15, [r2, #820]	; 0x334
   493ec:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   493f0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   493f4:	ldm	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   493f8:			; <UNDEFINED> instruction: 0xf8dfe44c
   493fc:	strbmi	r1, [r0], -r0, lsr #17
   49400:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49404:			; <UNDEFINED> instruction: 0xf7cd4479
   49408:			; <UNDEFINED> instruction: 0xf8dfea0a
   4940c:			; <UNDEFINED> instruction: 0x96373894
   49410:	ldrbtmi	r4, [fp], #-1582	; 0xfffff9d2
   49414:	bcc	484c3c <ASN1_generate_nconf@plt+0x46a69c>
   49418:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   4941c:	mcr	4, 0, r4, cr8, cr11, {3}
   49420:	mla	r1, r0, sl, r3
   49424:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   49428:	strbmi	r4, [r0], -r2, lsr #12
   4942c:			; <UNDEFINED> instruction: 0xf7cd4479
   49430:			; <UNDEFINED> instruction: 0x4629e9f6
   49434:	ldrtmi	r2, [r0], -r1, lsl #4
   49438:	stcl	7, cr15, [r2], {205}	; 0xcd
   4943c:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   49440:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   49444:	ldrbtmi	r4, [fp], #-1618	; 0xfffff9ae
   49448:			; <UNDEFINED> instruction: 0x46044479
   4944c:			; <UNDEFINED> instruction: 0xf7cd4640
   49450:			; <UNDEFINED> instruction: 0x2c01e9e6
   49454:	bllt	1f7d554 <ASN1_generate_nconf@plt+0x1f62fb4>
   49458:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   4945c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   49460:	ldmib	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   49464:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   49468:	stcl	7, cr15, [r0, #-828]	; 0xfffffcc4
   4946c:	cfldr32le	mvfx4, [r8, #-288]!	; 0xfffffee0
   49470:			; <UNDEFINED> instruction: 0xf7d04648
   49474:	strmi	lr, [r4], -ip, ror #19
   49478:	ldc	7, cr15, [r4], {206}	; 0xce
   4947c:	strtmi	r4, [r0], -r5, lsl #12
   49480:	svc	0x003cf7ce
   49484:	andcs	r4, r0, #42991616	; 0x2900000
   49488:	ldrtmi	r4, [r0], -r2, lsl #13
   4948c:	ldc	7, cr15, [r8], {205}	; 0xcd
   49490:	bcc	484d08 <ASN1_generate_nconf@plt+0x46a768>
   49494:	bne	484cfc <ASN1_generate_nconf@plt+0x46a75c>
   49498:			; <UNDEFINED> instruction: 0x46044652
   4949c:			; <UNDEFINED> instruction: 0xf7cd4640
   494a0:			; <UNDEFINED> instruction: 0x2c01e9be
   494a4:	stccs	0, cr13, [r0], {16}
   494a8:			; <UNDEFINED> instruction: 0xf8dfd1bc
   494ac:	strbmi	r1, [r0], -ip, lsl #16
   494b0:			; <UNDEFINED> instruction: 0xf7cd4479
   494b4:			; <UNDEFINED> instruction: 0xe7bce9b4
   494b8:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   494bc:	strbmi	r4, [r0], -r2, lsr #12
   494c0:			; <UNDEFINED> instruction: 0xf7cd4479
   494c4:	strb	lr, [sp, ip, lsr #19]
   494c8:	bne	fe484d30 <ASN1_generate_nconf@plt+0xfe46a790>
   494cc:			; <UNDEFINED> instruction: 0xf7cd4640
   494d0:	str	lr, [lr, r6, lsr #19]!
   494d4:	ubfxne	pc, pc, #17, #9
   494d8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   494dc:	ldmib	lr, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   494e0:	ldrtmi	lr, [r5], -r0, asr #15
   494e4:			; <UNDEFINED> instruction: 0xf7ff9e37
   494e8:			; <UNDEFINED> instruction: 0xf8ddbbd5
   494ec:	ldrbmi	fp, [ip], -r4, lsl #1
   494f0:	svclt	0x00eaf7fe
   494f4:			; <UNDEFINED> instruction: 0xf04f9c0b
   494f8:	vmla.f64	d0, d9, d1
   494fc:			; <UNDEFINED> instruction: 0x46264a90
   49500:	strmi	lr, [r9], #-2509	; 0xfffff633
   49504:	svclt	0x00e0f7fe
   49508:			; <UNDEFINED> instruction: 0x370cf8df
   4950c:	strls	r2, [fp], -r0, lsl #12
   49510:	bvs	fe484d3c <ASN1_generate_nconf@plt+0xfe46a79c>
   49514:	ldrtmi	r9, [r5], -sl, lsl #12
   49518:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4951c:	sbfxne	pc, pc, #17, #5
   49520:	stmdavs	r0!, {r0, r3, r9, sl, ip, pc}
   49524:			; <UNDEFINED> instruction: 0xf7cd4479
   49528:	stmdavs	r0!, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   4952c:	svc	0x00a2f7d0
   49530:			; <UNDEFINED> instruction: 0xf7fe4634
   49534:	blls	379460 <ASN1_generate_nconf@plt+0x35eec0>
   49538:			; <UNDEFINED> instruction: 0xf8df2200
   4953c:	stmdals	r0!, {r2, r3, r7, r8, r9, sl, ip}
   49540:	movwls	r4, #1145	; 0x479
   49544:	blls	102d950 <ASN1_generate_nconf@plt+0x10133b0>
   49548:			; <UNDEFINED> instruction: 0xf0039944
   4954c:	andls	pc, r9, sp, lsl #19
   49550:			; <UNDEFINED> instruction: 0xf47f2800
   49554:	cdpls	13, 3, cr10, cr3, cr4, {4}
   49558:	bleq	c569c <ASN1_generate_nconf@plt+0xab0fc>
   4955c:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
   49560:			; <UNDEFINED> instruction: 0xf7fe9c09
   49564:			; <UNDEFINED> instruction: 0xf7cebfb1
   49568:			; <UNDEFINED> instruction: 0x4604ee16
   4956c:			; <UNDEFINED> instruction: 0xf0002800
   49570:			; <UNDEFINED> instruction: 0x460183df
   49574:			; <UNDEFINED> instruction: 0xf0012000
   49578:	tstlt	r8, #3056	; 0xbf0	; <UNPREDICTABLE>
   4957c:	strtmi	r4, [r8], -r1, lsr #12
   49580:	b	fe5874c8 <ASN1_generate_nconf@plt+0xfe56cf28>
   49584:			; <UNDEFINED> instruction: 0x4620b1f0
   49588:	stc	7, cr15, [r6, #824]	; 0x338
   4958c:	blt	fe207590 <ASN1_generate_nconf@plt+0xfe1ecff0>
   49590:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   49594:			; <UNDEFINED> instruction: 0xf7ce9446
   49598:	stmdbge	r6, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}^
   4959c:			; <UNDEFINED> instruction: 0xf7ce4622
   495a0:	stmdbls	r6, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}^
   495a4:			; <UNDEFINED> instruction: 0xf7cf4640
   495a8:	ldr	lr, [r0, #-3972]!	; 0xfffff07c
   495ac:	b	9874e8 <ASN1_generate_nconf@plt+0x96cf48>
   495b0:	stmdbge	r6, {r8, r9, sp}^
   495b4:			; <UNDEFINED> instruction: 0xf7d0461a
   495b8:	stmdbls	r6, {r3, r6, r7, r9, sl, fp, sp, lr, pc}^
   495bc:			; <UNDEFINED> instruction: 0xf7cf4640
   495c0:	str	lr, [r4, #-3960]!	; 0xfffff088
   495c4:	strls	r4, [r5], #-1542	; 0xfffff9fa
   495c8:			; <UNDEFINED> instruction: 0xf8dfe699
   495cc:			; <UNDEFINED> instruction: 0xf04f364c
   495d0:			; <UNDEFINED> instruction: 0xf8df0b01
   495d4:	stcls	6, cr1, [r1], #-992	; 0xfffffc20
   495d8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   495dc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   495e0:	ldmdb	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   495e4:	svclt	0x0070f7fe
   495e8:	beq	fe484e54 <ASN1_generate_nconf@plt+0xfe46a8b4>
   495ec:			; <UNDEFINED> instruction: 0xf7cf4629
   495f0:	str	lr, [fp, #4008]!	; 0xfa8
   495f4:	stmia	ip!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   495f8:			; <UNDEFINED> instruction: 0xf8dfe5a8
   495fc:	mrc	6, 0, r1, cr9, cr4, {6}
   49600:	ldrbtmi	r0, [r9], #-2704	; 0xfffff570
   49604:	ldrdlt	pc, [r4], sp
   49608:	stmdb	r8, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4960c:	strtmi	lr, [r8], -r1, lsr #11
   49610:	cdp	7, 2, cr15, cr6, cr14, {6}
   49614:	beq	fe484e44 <ASN1_generate_nconf@plt+0xfe46a8a4>
   49618:	stc	7, cr15, [r2], {208}	; 0xd0
   4961c:	teqls	fp, #3, 28	; 0x30
   49620:	addshi	pc, ip, #64, 6
   49624:	bne	484e94 <ASN1_generate_nconf@plt+0x46a8f4>
   49628:	addmi	pc, r1, #64, 4
   4962c:			; <UNDEFINED> instruction: 0xf7ce9823
   49630:	strmi	lr, [r2], r0, lsl #20
   49634:			; <UNDEFINED> instruction: 0xf0002800
   49638:	smlabbcs	r0, lr, r2, r8
   4963c:	ldc2	7, cr15, [r2, #1016]	; 0x3f8
   49640:	eorsls	r4, r7, r3, lsl #12
   49644:			; <UNDEFINED> instruction: 0xf0002800
   49648:	blls	e29ffc <ASN1_generate_nconf@plt+0xe0fa5c>
   4964c:	addmi	pc, r7, #64, 4
   49650:	bne	484ec0 <ASN1_generate_nconf@plt+0x46a920>
   49654:			; <UNDEFINED> instruction: 0xf7ce0098
   49658:	pkhtbmi	lr, r1, sl, asr #19
   4965c:			; <UNDEFINED> instruction: 0xf0002800
   49660:	strmi	r8, [r1], -r0, asr #5
   49664:			; <UNDEFINED> instruction: 0xf7fe4650
   49668:	movwcs	pc, #3453	; 0xd7d	; <UNPREDICTABLE>
   4966c:	bpl	fe484e94 <ASN1_generate_nconf@plt+0xfe46a8f4>
   49670:	bvs	ec3dac <ASN1_generate_nconf@plt+0xea980c>
   49674:	bhi	484e9c <ASN1_generate_nconf@plt+0x46a8fc>
   49678:	ssatmi	r4, #27, ip, lsl #12
   4967c:	and	r4, r4, sp, lsl r6
   49680:	strcc	r9, [r1, #-2875]	; 0xfffff4c5
   49684:			; <UNDEFINED> instruction: 0xf00042ab
   49688:			; <UNDEFINED> instruction: 0x4629835c
   4968c:	beq	fe484efc <ASN1_generate_nconf@plt+0xfe46a95c>
   49690:	stmda	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   49694:			; <UNDEFINED> instruction: 0xf7cd4680
   49698:			; <UNDEFINED> instruction: 0xf7cdef5e
   4969c:			; <UNDEFINED> instruction: 0xf7d0ecf0
   496a0:			; <UNDEFINED> instruction: 0x4607eb3e
   496a4:	rscle	r2, fp, r0, lsl #16
   496a8:	bne	fe484f1c <ASN1_generate_nconf@plt+0xfe46a97c>
   496ac:	stcl	7, cr15, [r6, #832]	; 0x340
   496b0:	rscle	r2, r5, r0, lsl #16
   496b4:	blcs	70398 <ASN1_generate_nconf@plt+0x55df8>
   496b8:	strcs	sp, [r0], -r2, ror #27
   496bc:	strbmi	lr, [r1], -r8
   496c0:			; <UNDEFINED> instruction: 0xf7cf4620
   496c4:	ldrdlt	lr, [r8, r4]
   496c8:			; <UNDEFINED> instruction: 0x36019b37
   496cc:	ldrhle	r4, [r7], #35	; 0x23
   496d0:	eorne	pc, r6, r9, asr r8	; <UNPREDICTABLE>
   496d4:			; <UNDEFINED> instruction: 0xf7d04638
   496d8:	stmdacs	r0, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   496dc:	stfcsd	f5, [r0], {244}	; 0xf4
   496e0:			; <UNDEFINED> instruction: 0xf7ced1ed
   496e4:			; <UNDEFINED> instruction: 0x4604ea1e
   496e8:	mvnle	r2, r0, lsl #16
   496ec:	mrc	6, 0, r4, cr8, cr7, {2}
   496f0:	vmov	r8, s16
   496f4:	ldmib	sp, {r4, r7, r9, fp, ip, lr}^
   496f8:	ands	r6, r9, #233472	; 0x39000
   496fc:	strbmi	r4, [r0], -r9, lsr #12
   49700:	svc	0x00d8f7ce
   49704:	blt	ff207708 <ASN1_generate_nconf@plt+0xff1ed168>
   49708:	stccs	12, cr9, [r0], {62}	; 0x3e
   4970c:	movwhi	pc, #49152	; 0xc000	; <UNPREDICTABLE>
   49710:	ldmibvc	sl, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   49714:	strtmi	sl, [r1], -r6, asr #22
   49718:	strbmi	r4, [sl], -r8, lsr #12
   4971c:	stcl	7, cr15, [sl], #820	; 0x334
   49720:			; <UNDEFINED> instruction: 0xf0002800
   49724:	strtmi	r8, [r0], -r9, ror #4
   49728:	stmda	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4972c:	b	ffe07674 <ASN1_generate_nconf@plt+0xffded0d4>
   49730:	strne	pc, [r0, #2271]!	; 0x8df
   49734:			; <UNDEFINED> instruction: 0x46024479
   49738:			; <UNDEFINED> instruction: 0xf7cd4640
   4973c:	blls	1203904 <ASN1_generate_nconf@plt+0x11e9364>
   49740:			; <UNDEFINED> instruction: 0xf77f2b00
   49744:			; <UNDEFINED> instruction: 0xf8dfaaa7
   49748:	strcs	sl, [r0], #-1424	; 0xfffffa70
   4974c:			; <UNDEFINED> instruction: 0xf81944fa
   49750:	strcc	r2, [r1], #-4
   49754:	svclt	0x000c429c
   49758:	teqcs	sl, #671088640	; 0x28000000
   4975c:			; <UNDEFINED> instruction: 0x46404651
   49760:	ldmda	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   49764:	addsmi	r9, ip, #71680	; 0x11800
   49768:			; <UNDEFINED> instruction: 0xf7ffdbf1
   4976c:	bls	c381c0 <ASN1_generate_nconf@plt+0xc1dc20>
   49770:	strtcc	pc, [r4], #2271	; 0x8df
   49774:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   49778:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   4977c:			; <UNDEFINED> instruction: 0x469a6818
   49780:	stmda	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   49784:	blcs	7040c <ASN1_generate_nconf@plt+0x55e6c>
   49788:			; <UNDEFINED> instruction: 0x81bcf000
   4978c:	andcs	r9, r0, #12, 22	; 0x3000
   49790:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   49794:	ldrbtmi	r9, [r9], #-2080	; 0xfffff7e0
   49798:	mrsls	r9, SP_irq
   4979c:	stmdbls	r4, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, pc}^
   497a0:			; <UNDEFINED> instruction: 0xf862f003
   497a4:	stmdacs	r0, {r2, r9, sl, lr}
   497a8:	andshi	pc, r4, #0
   497ac:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
   497b0:	ldrdeq	pc, [r0], -sl
   497b4:			; <UNDEFINED> instruction: 0xf7cd4479
   497b8:	bls	1003888 <ASN1_generate_nconf@plt+0xfe92e8>
   497bc:	strtmi	r4, [r8], -r1, lsr #12
   497c0:	stm	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   497c4:	eorsls	r4, r3, r1, lsl #13
   497c8:			; <UNDEFINED> instruction: 0xf7d04620
   497cc:			; <UNDEFINED> instruction: 0x464be8f4
   497d0:			; <UNDEFINED> instruction: 0xf0002b00
   497d4:	blls	769e08 <ASN1_generate_nconf@plt+0x74f868>
   497d8:			; <UNDEFINED> instruction: 0xf0002b00
   497dc:	movwcs	r8, #4326	; 0x10e6
   497e0:			; <UNDEFINED> instruction: 0xf7ff931c
   497e4:			; <UNDEFINED> instruction: 0xf8dfba57
   497e8:	bls	c168b0 <ASN1_generate_nconf@plt+0xbfc310>
   497ec:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   497f0:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   497f4:			; <UNDEFINED> instruction: 0xf8da4479
   497f8:			; <UNDEFINED> instruction: 0xf7cd0000
   497fc:	ldmdals	sl, {r4, fp, sp, lr, pc}
   49800:	blls	375dc8 <ASN1_generate_nconf@plt+0x35b828>
   49804:			; <UNDEFINED> instruction: 0xf8df2200
   49808:	movwls	r1, #1252	; 0x4e4
   4980c:	blls	101a9f8 <ASN1_generate_nconf@plt+0x1000458>
   49810:	stmdbls	r1, {r0, r8, ip, pc}^
   49814:			; <UNDEFINED> instruction: 0xf828f003
   49818:	stmdacs	r0, {r1, r3, ip, pc}
   4981c:	sbcshi	pc, r6, r0
   49820:	stmdals	fp, {r1, r2, r3, r4, r5, r8, r9, fp, ip, pc}
   49824:	bcc	48504c <ASN1_generate_nconf@plt+0x46aaac>
   49828:	bl	80776c <ASN1_generate_nconf@plt+0x7ed1cc>
   4982c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   49830:	adchi	pc, r8, r0
   49834:			; <UNDEFINED> instruction: 0xf7d0990a
   49838:			; <UNDEFINED> instruction: 0xf7cfed5e
   4983c:	strmi	lr, [r4], -sl, asr #29
   49840:			; <UNDEFINED> instruction: 0xf0002800
   49844:	stmdbls	r8, {r1, r2, r4, r5, r8, pc}
   49848:	strtmi	r2, [sl], -r0, lsl #6
   4984c:	cdp	7, 15, cr15, cr6, cr15, {6}
   49850:			; <UNDEFINED> instruction: 0xf0002800
   49854:	blls	1a9d14 <ASN1_generate_nconf@plt+0x18f774>
   49858:			; <UNDEFINED> instruction: 0xf0002b00
   4985c:			; <UNDEFINED> instruction: 0xf8dd80d6
   49860:			; <UNDEFINED> instruction: 0x46299014
   49864:			; <UNDEFINED> instruction: 0xf7cf4620
   49868:			; <UNDEFINED> instruction: 0xf44fedb8
   4986c:	strtmi	r4, [r0], -r0, lsl #3
   49870:	stcl	7, cr15, [r0], {207}	; 0xcf
   49874:	stmdblt	r3!, {r0, r2, r3, r4, r5, r8, r9, fp, ip, pc}
   49878:			; <UNDEFINED> instruction: 0xf7cc4620
   4987c:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   49880:	ldmib	sp, {r1, r3, r5, r6, r8, sl, fp, ip, lr, pc}^
   49884:			; <UNDEFINED> instruction: 0xf7cf100a
   49888:	stmdacs	r0, {r2, r6, r8, r9, fp, sp, lr, pc}
   4988c:	adchi	pc, lr, r0
   49890:			; <UNDEFINED> instruction: 0xf7cf980b
   49894:			; <UNDEFINED> instruction: 0x4601ef58
   49898:			; <UNDEFINED> instruction: 0xf7d04628
   4989c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   498a0:	addshi	pc, ip, r0
   498a4:	strtmi	r4, [r8], -r9, asr #12
   498a8:	stmdb	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   498ac:			; <UNDEFINED> instruction: 0xf0002800
   498b0:	blls	429b0c <ASN1_generate_nconf@plt+0x40f56c>
   498b4:	suble	r2, r7, r0, lsl #22
   498b8:	blcs	70570 <ASN1_generate_nconf@plt+0x55fd0>
   498bc:	blls	13ddbc <ASN1_generate_nconf@plt+0x12381c>
   498c0:	smlabtcs	r2, fp, r1, fp
   498c4:			; <UNDEFINED> instruction: 0xf7cf4628
   498c8:	movwcs	lr, #2840	; 0xb18
   498cc:	strtmi	sl, [sl], -r6, asr #16
   498d0:	movwcc	lr, #2509	; 0x9cd
   498d4:	eorsls	r9, r7, fp, lsl #18
   498d8:	stmib	r6, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   498dc:	ldmdals	r7!, {r0, r1, r8, fp, ip, pc}
   498e0:	ldm	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   498e4:	bls	66f9c8 <ASN1_generate_nconf@plt+0x655428>
   498e8:	strmi	r4, [r1], -fp, lsr #12
   498ec:			; <UNDEFINED> instruction: 0xf7cd9803
   498f0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   498f4:	mrc	0, 0, sp, cr8, cr2, {3}
   498f8:			; <UNDEFINED> instruction: 0x46282a10
   498fc:	bcc	485168 <ASN1_generate_nconf@plt+0x46abc8>
   49900:			; <UNDEFINED> instruction: 0xf7e6990a
   49904:	stmdacs	r0, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
   49908:	strtmi	sp, [r0], -r8, rrx
   4990c:	stmib	r4, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49910:	blcs	7052c <ASN1_generate_nconf@plt+0x55f8c>
   49914:	ldmibge	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   49918:			; <UNDEFINED> instruction: 0xf7ce4648
   4991c:			; <UNDEFINED> instruction: 0xf7ffebbe
   49920:			; <UNDEFINED> instruction: 0xee09b9b9
   49924:			; <UNDEFINED> instruction: 0x46060a90
   49928:	stmib	sp, {r2, r9, sl, lr}^
   4992c:	andls	r0, r9, sl
   49930:	stcllt	7, cr15, [sl, #1016]	; 0x3f8
   49934:	strtmi	r2, [r8], -r0, lsl #2
   49938:	b	fed87880 <ASN1_generate_nconf@plt+0xfed6d2e0>
   4993c:			; <UNDEFINED> instruction: 0xf7d04628
   49940:	stmdacs	r0, {r2, r7, sl, fp, sp, lr, pc}
   49944:			; <UNDEFINED> instruction: 0xe7badcf6
   49948:	movwcs	lr, #63965	; 0xf9dd
   4994c:	ldrmi	r4, [r1], -r8, lsr #12
   49950:	stc2	0, cr15, [r8, #-12]
   49954:			; <UNDEFINED> instruction: 0xd1af2800
   49958:	cfmsuba32ls	mvax1, mvax4, mvfx3, mvfx7
   4995c:			; <UNDEFINED> instruction: 0xf8dd4638
   49960:			; <UNDEFINED> instruction: 0x465480bc
   49964:	ldmdb	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   49968:			; <UNDEFINED> instruction: 0xf7d06820
   4996c:	blls	1c4f84 <ASN1_generate_nconf@plt+0x1aa9e4>
   49970:			; <UNDEFINED> instruction: 0x4648b9b3
   49974:			; <UNDEFINED> instruction: 0xf7ce2400
   49978:			; <UNDEFINED> instruction: 0xf04feb90
   4997c:	strls	r0, [r5], #-2817	; 0xfffff4ff
   49980:	stclt	7, cr15, [r2, #1016]!	; 0x3f8
   49984:			; <UNDEFINED> instruction: 0x465449da
   49988:	ldrdeq	pc, [r0], -sl
   4998c:	mrcls	4, 1, r4, cr3, cr9, {3}
   49990:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
   49994:	svc	0x0042f7cc
   49998:			; <UNDEFINED> instruction: 0xf7cf4648
   4999c:			; <UNDEFINED> instruction: 0xe7e3e93e
   499a0:	bleq	c5ae4 <ASN1_generate_nconf@plt+0xab544>
   499a4:			; <UNDEFINED> instruction: 0xf7fe2400
   499a8:			; <UNDEFINED> instruction: 0xf000bd8f
   499ac:	ldcls	13, cr15, [r3], #-924	; 0xfffffc64
   499b0:			; <UNDEFINED> instruction: 0x46219b1c
   499b4:	strbmi	r4, [r0], -r2, lsl #12
   499b8:	b	1f078fc <ASN1_generate_nconf@plt+0x1eed35c>
   499bc:	strbmi	r4, [r0], -r1, lsr #12
   499c0:	tstls	ip, #67108864	; 0x4000000
   499c4:	stcl	7, cr15, [lr, #-832]!	; 0xfffffcc0
   499c8:	stmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   499cc:			; <UNDEFINED> instruction: 0xf04f9e33
   499d0:			; <UNDEFINED> instruction: 0xf8dd0b01
   499d4:	stcls	0, cr8, [sl], {188}	; 0xbc
   499d8:	ldcllt	7, cr15, [r6, #-1016]!	; 0xfffffc08
   499dc:	cfmsuba32ls	mvax1, mvax4, mvfx3, mvfx0
   499e0:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
   499e4:			; <UNDEFINED> instruction: 0xf7cf4654
   499e8:			; <UNDEFINED> instruction: 0xe7bde918
   499ec:	strtmi	r4, [r7], -r1, asr #19
   499f0:	ldrdeq	pc, [r0], -sl
   499f4:	ldrbtmi	r4, [r9], #-1620	; 0xfffff9ac
   499f8:			; <UNDEFINED> instruction: 0xf8dd9e33
   499fc:			; <UNDEFINED> instruction: 0xf7cc80bc
   49a00:	ldrtmi	lr, [r8], -lr, lsl #30
   49a04:	stmdb	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49a08:	movtls	lr, #26542	; 0x67ae
   49a0c:	orrlt	r9, fp, #40, 22	; 0xa000
   49a10:	teqls	r7, #5120	; 0x1400
   49a14:	ldmdbls	r6!, {r3, r5, r8, r9, fp, ip, pc}
   49a18:	ldrmi	r2, [r8], -r0, lsl #4
   49a1c:			; <UNDEFINED> instruction: 0xf0019339
   49a20:	pkhbtmi	pc, r1, pc, lsl #25	; <UNPREDICTABLE>
   49a24:	tstcs	r1, r8, asr r1
   49a28:	stmdb	r8, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49a2c:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, fp, ip, pc}
   49a30:			; <UNDEFINED> instruction: 0x4618d050
   49a34:	blge	11db364 <ASN1_generate_nconf@plt+0x11c0dc4>
   49a38:			; <UNDEFINED> instruction: 0xf0012100
   49a3c:	stmibmi	lr!, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
   49a40:	adccc	pc, sp, #64, 4
   49a44:	ldrbtmi	r9, [r9], #-2103	; 0xfffff7c9
   49a48:	stmia	r8, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   49a4c:			; <UNDEFINED> instruction: 0xf7d04648
   49a50:			; <UNDEFINED> instruction: 0xf8dded42
   49a54:			; <UNDEFINED> instruction: 0xf1b99118
   49a58:			; <UNDEFINED> instruction: 0xf47f0f00
   49a5c:	strtmi	sl, [r0], -r2, lsl #30
   49a60:			; <UNDEFINED> instruction: 0xf8dd9e33
   49a64:			; <UNDEFINED> instruction: 0xf7cf80bc
   49a68:			; <UNDEFINED> instruction: 0xf8dae8d8
   49a6c:			; <UNDEFINED> instruction: 0xf7d00000
   49a70:	ldrb	lr, [lr, -r2, lsl #26]!
   49a74:	ldrsbtls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   49a78:	strbmi	r2, [r8], -lr, lsr #2
   49a7c:	cdp	7, 6, cr15, cr2, cr13, {6}
   49a80:	bl	fe876868 <ASN1_generate_nconf@plt+0xfe85c2c8>
   49a84:	ldmibmi	sp, {r0, r3, r8, fp}
   49a88:	andeq	pc, r5, r9, lsl #2
   49a8c:			; <UNDEFINED> instruction: 0xf0004479
   49a90:	ldmdbls	lr, {r0, r1, r7, r9, sl, fp, ip, sp, lr, pc}
   49a94:	eorsls	r4, r7, sl, asr #12
   49a98:	stcl	7, cr15, [ip], {206}	; 0xce
   49a9c:	blls	e1c504 <ASN1_generate_nconf@plt+0xe01f64>
   49aa0:	bl	11ac90 <ASN1_generate_nconf@plt+0x1006f0>
   49aa4:	ldmdavs	r0, {r0, r3, r8}
   49aa8:			; <UNDEFINED> instruction: 0xf8437912
   49aac:	tstvc	sl, r9
   49ab0:	ldmibmi	r4, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   49ab4:	movwcs	r4, #1575	; 0x627
   49ab8:	ldrdeq	pc, [r0], -sl
   49abc:	mrcls	4, 1, r4, cr3, cr9, {3}
   49ac0:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
   49ac4:			; <UNDEFINED> instruction: 0xf7cc4699
   49ac8:	ldrtmi	lr, [r8], -sl, lsr #29
   49acc:			; <UNDEFINED> instruction: 0xf7cf4654
   49ad0:	strb	lr, [r9, -r4, lsr #17]
   49ad4:			; <UNDEFINED> instruction: 0xf8da498c
   49ad8:	ldrbtmi	r0, [r9], #-0
   49adc:	cdp	7, 9, cr15, cr14, cr12, {6}
   49ae0:	ldmdals	lr, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   49ae4:	bl	ff707a24 <ASN1_generate_nconf@plt+0xff6ed484>
   49ae8:	strb	r4, [ip, r1, lsl #13]
   49aec:			; <UNDEFINED> instruction: 0xf04f9e33
   49af0:			; <UNDEFINED> instruction: 0xf8da0b01
   49af4:			; <UNDEFINED> instruction: 0xf8dd0000
   49af8:			; <UNDEFINED> instruction: 0xf7d080bc
   49afc:			; <UNDEFINED> instruction: 0x4634ecbc
   49b00:	stcllt	7, cr15, [r2], #1016	; 0x3f8
   49b04:			; <UNDEFINED> instruction: 0xf04f4981
   49b08:			; <UNDEFINED> instruction: 0xf8da0b01
   49b0c:	ldrbtmi	r0, [r9], #-0
   49b10:			; <UNDEFINED> instruction: 0xf8dd9e33
   49b14:	stcls	0, cr8, [r0], #-752	; 0xfffffd10
   49b18:	cdp	7, 8, cr15, cr0, cr12, {6}
   49b1c:	ldcllt	7, cr15, [r4], {254}	; 0xfe
   49b20:			; <UNDEFINED> instruction: 0x4681497b
   49b24:	strbmi	r9, [r0], -r3, lsr #20
   49b28:			; <UNDEFINED> instruction: 0x461c4479
   49b2c:	cdp	7, 7, cr15, cr6, cr12, {6}
   49b30:			; <UNDEFINED> instruction: 0xf7d04620
   49b34:	mrc	8, 0, lr, cr11, cr0, {6}
   49b38:			; <UNDEFINED> instruction: 0x46481a10
   49b3c:	adcmi	pc, r9, #64, 4
   49b40:	stmda	ip, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   49b44:	bne	4853b8 <ASN1_generate_nconf@plt+0x46ae18>
   49b48:	vmin.s8	q10, q0, q0
   49b4c:			; <UNDEFINED> instruction: 0xf7ce42aa
   49b50:			; <UNDEFINED> instruction: 0xf7ffe846
   49b54:	pkhbtmi	fp, r1, pc, lsl #17	; <UNPREDICTABLE>
   49b58:	strb	r4, [r9, r4, lsl #12]!
   49b5c:			; <UNDEFINED> instruction: 0xf04f496d
   49b60:	strbmi	r0, [r0], -r0, lsl #20
   49b64:	ldrbtmi	r4, [r9], #-1745	; 0xfffff92f
   49b68:			; <UNDEFINED> instruction: 0xf7cc4654
   49b6c:			; <UNDEFINED> instruction: 0xe7dfee58
   49b70:			; <UNDEFINED> instruction: 0x46049e33
   49b74:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
   49b78:	bleq	c5cbc <ASN1_generate_nconf@plt+0xab71c>
   49b7c:	stclt	7, cr15, [r4], #1016	; 0x3f8
   49b80:			; <UNDEFINED> instruction: 0xf04f4965
   49b84:	vaddls.f64	d0, d3, d1
   49b88:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
   49b8c:	blmi	8dad78 <ASN1_generate_nconf@plt+0x8c07d8>
   49b90:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   49b94:			; <UNDEFINED> instruction: 0xf7cc6838
   49b98:	ldmdavs	r8!, {r1, r6, r9, sl, fp, sp, lr, pc}
   49b9c:	stcl	7, cr15, [sl], #-832	; 0xfffffcc0
   49ba0:	ldclt	7, cr15, [r2], {254}	; 0xfe
   49ba4:			; <UNDEFINED> instruction: 0xf7ce980d
   49ba8:			; <UNDEFINED> instruction: 0x4601edf8
   49bac:			; <UNDEFINED> instruction: 0xf7ce4628
   49bb0:			; <UNDEFINED> instruction: 0xf7feedee
   49bb4:	ldmdbmi	r9, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   49bb8:	blmi	61b3d0 <ASN1_generate_nconf@plt+0x600e30>
   49bbc:	bleq	c5d00 <ASN1_generate_nconf@plt+0xab760>
   49bc0:			; <UNDEFINED> instruction: 0xe7e54479
   49bc4:			; <UNDEFINED> instruction: 0x46049e33
   49bc8:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
   49bcc:	bleq	c5d10 <ASN1_generate_nconf@plt+0xab770>
   49bd0:	ldcllt	7, cr15, [sl], #-1016	; 0xfffffc08
   49bd4:			; <UNDEFINED> instruction: 0xf04f9e33
   49bd8:			; <UNDEFINED> instruction: 0xf8dd0b01
   49bdc:			; <UNDEFINED> instruction: 0xf7fe80bc
   49be0:			; <UNDEFINED> instruction: 0x4604bc73
   49be4:	stmdbmi	lr, {r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   49be8:	bleq	c5d2c <ASN1_generate_nconf@plt+0xab78c>
   49bec:			; <UNDEFINED> instruction: 0xf8dd9e33
   49bf0:	ldrbtmi	r8, [r9], #-188	; 0xffffff44
   49bf4:	strb	r4, [fp, r8, lsl #22]
   49bf8:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
   49bfc:	blmi	1db414 <ASN1_generate_nconf@plt+0x1c0e74>
   49c00:	bleq	c5d44 <ASN1_generate_nconf@plt+0xab7a4>
   49c04:	vsubls.f16	s8, s6, s14	; <UNPREDICTABLE>
   49c08:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   49c0c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   49c10:	cdp	7, 0, cr15, cr4, cr12, {6}
   49c14:	mrrclt	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
   49c18:	andeq	r1, r0, r0, lsr #11
   49c1c:	ldrdeq	ip, [r1], -r0
   49c20:	andeq	r8, r0, lr, lsl #22
   49c24:			; <UNDEFINED> instruction: 0x0000c3b8
   49c28:	andeq	ip, r0, r0, lsl #7
   49c2c:	andeq	ip, r0, sl, ror #6
   49c30:	andeq	ip, r0, r4, asr r3
   49c34:	andeq	r3, r1, ip, ror #6
   49c38:	andeq	r3, r1, r4, asr r3
   49c3c:	andeq	r7, r1, ip, ror #4
   49c40:	andeq	r7, r1, r0, lsl lr
   49c44:	andeq	sl, r0, r2, asr #1
   49c48:	andeq	ip, r1, r0, lsl r2
   49c4c:	andeq	ip, r1, r8, asr r2
   49c50:	andeq	fp, r1, r2, asr #31
   49c54:	ldrdeq	r2, [r1], -lr
   49c58:	andeq	fp, r1, r0, asr #31
   49c5c:			; <UNDEFINED> instruction: 0x0001bfb4
   49c60:			; <UNDEFINED> instruction: 0x0001bfb4
   49c64:	andeq	fp, r1, sl, lsr #31
   49c68:	andeq	fp, r1, r0, lsr #31
   49c6c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   49c70:	andeq	fp, r1, r8, lsl #31
   49c74:	andeq	fp, r1, r4, lsl #31
   49c78:	andeq	fp, r1, r8, ror sp
   49c7c:	andeq	fp, r1, r2, lsr sp
   49c80:	ldrdeq	r9, [r0], -r2
   49c84:	andeq	fp, r1, r2, lsr sp
   49c88:	andeq	r9, r0, r6, lsl #6
   49c8c:	andeq	fp, r1, r0, lsr #29
   49c90:			; <UNDEFINED> instruction: 0x00016eb6
   49c94:	andeq	fp, r1, ip, ror #28
   49c98:	andeq	r6, r1, lr, lsl #29
   49c9c:	andeq	fp, r1, r8, ror sp
   49ca0:	andeq	fp, r1, r2, lsl #27
   49ca4:	muleq	r1, ip, sp
   49ca8:	andeq	fp, r1, r0, ror sp
   49cac:	andeq	fp, r1, sl, ror sp
   49cb0:	andeq	fp, r1, ip, asr #26
   49cb4:	andeq	fp, r1, r6, asr sp
   49cb8:	andeq	fp, r1, r4, lsl #26
   49cbc:	ldrdeq	fp, [r1], -ip
   49cc0:	ldrdeq	fp, [r1], -lr
   49cc4:	andeq	fp, r1, r8, ror #23
   49cc8:	andeq	r9, r0, ip, lsr pc
   49ccc:	andeq	ip, r0, r8, lsl #27
   49cd0:			; <UNDEFINED> instruction: 0x0001bdbe
   49cd4:	strdeq	fp, [r0], -r4
   49cd8:	andeq	fp, r0, ip, ror #23
   49cdc:	andeq	fp, r1, r2, ror fp
   49ce0:	muleq	r1, r6, fp
   49ce4:	andeq	fp, r1, r4, lsl #23
   49ce8:	andeq	fp, r1, r0, lsl #21
   49cec:	andeq	fp, r1, r0, lsl #21
   49cf0:	andeq	fp, r1, r0, lsl r9
   49cf4:	andeq	r8, r0, r6, ror pc
   49cf8:	andeq	fp, r1, lr, ror #15
   49cfc:	andeq	fp, r1, r4, lsr r8
   49d00:	andeq	fp, r1, r0, lsr r8
   49d04:	andeq	fp, r0, r4, ror #14
   49d08:	strdeq	fp, [r1], -lr
   49d0c:	strdeq	fp, [r1], -lr
   49d10:	andeq	fp, r1, r0, asr r8
   49d14:	strdeq	fp, [r1], -r2
   49d18:	andeq	r2, r1, ip, lsr #15
   49d1c:	andeq	fp, r1, ip, lsr r8
   49d20:	andeq	r2, r1, sl, ror #13
   49d24:	strdeq	r3, [r1], -r0
   49d28:	cdp	7, 1, cr15, cr6, cr14, {6}
   49d2c:	strbt	r4, [pc], #1540	; 49d34 <ASN1_generate_nconf@plt+0x2f794>
   49d30:	stmib	sp, {r9, sl, sp}^
   49d34:	cfmadd32	mvax0, mvfx6, mvfx9, mvfx10
   49d38:			; <UNDEFINED> instruction: 0x96096a90
   49d3c:			; <UNDEFINED> instruction: 0xf7fe9605
   49d40:	strtmi	fp, [r0], -r3, asr #23
   49d44:	mrc	6, 0, r4, cr8, cr7, {2}
   49d48:	vmov	r8, s16
   49d4c:	ldmib	sp, {r4, r7, r9, fp, ip, lr}^
   49d50:			; <UNDEFINED> instruction: 0xf7d06a39
   49d54:	cmplt	r0, r6, ror #16
   49d58:	cdp	3, 1, cr2, cr8, cr0, {0}
   49d5c:			; <UNDEFINED> instruction: 0x46220a10
   49d60:	movwls	r4, #1561	; 0x619
   49d64:	ldmda	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   49d68:			; <UNDEFINED> instruction: 0xf7cfe6e2
   49d6c:	stmdbmi	r4, {r1, r3, r7, r8, fp, sp, lr, pc}
   49d70:	beq	4855d8 <ASN1_generate_nconf@plt+0x46b038>
   49d74:	ldrbtmi	r9, [r9], #-2595	; 0xfffff5dd
   49d78:	ldcl	7, cr15, [r0, #-816]	; 0xfffffcd0
   49d7c:	svclt	0x0000e6d8
   49d80:	andeq	fp, r1, sl, lsr #12
   49d84:	ldrlt	r4, [r8, #-2581]!	; 0xfffff5eb
   49d88:			; <UNDEFINED> instruction: 0xf7cf447a
   49d8c:	vldrmi	s28, [r4, #-760]	; 0xfffffd08
   49d90:	mvnslt	r4, sp, ror r4
   49d94:	mvnscc	pc, pc, asr #32
   49d98:			; <UNDEFINED> instruction: 0xf7cc4604
   49d9c:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   49da0:	vldrmi	d13, [r0, #-16]
   49da4:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   49da8:	ldfltd	f3, [r8, #-396]!	; 0xfffffe74
   49dac:	strtmi	r4, [r2], -lr, lsl #22
   49db0:	stmiapl	sp!, {r1, r2, r3, r8, fp, lr}^
   49db4:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   49db8:	ldc	7, cr15, [r0, #-816]!	; 0xfffffcd0
   49dbc:			; <UNDEFINED> instruction: 0xf7d06828
   49dc0:	ubfx	lr, sl, #22, #15
   49dc4:	strtmi	r4, [r0], -sl, lsl #18
   49dc8:	ldrbtmi	r2, [r9], #-543	; 0xfffffde1
   49dcc:	cdp	7, 3, cr15, cr0, cr13, {6}
   49dd0:	ldclt	0, cr6, [r8, #-160]!	; 0xffffff60
   49dd4:	ldrhtmi	lr, [r8], -sp
   49dd8:	stmdblt	r8, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   49ddc:	andeq	fp, r1, r4, asr pc
   49de0:	andeq	r4, r3, ip, ror ip
   49de4:	andeq	sp, r3, ip, lsl #20
   49de8:	andeq	r1, r0, r0, lsr #11
   49dec:	andeq	fp, r1, r4, lsr pc
   49df0:	andeq	fp, r1, r6, lsr pc
   49df4:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
   49df8:	cfldrsmi	mvf4, [r0], {123}	; 0x7b
   49dfc:	ldrbtmi	r6, [ip], #-2072	; 0xfffff7e8
   49e00:			; <UNDEFINED> instruction: 0xf7ceb168
   49e04:	andcc	lr, r1, r0, ror sl
   49e08:	stcmi	0, cr13, [sp], {10}
   49e0c:	stmdbmi	sp, {r2, r6, r9, sp}
   49e10:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   49e14:			; <UNDEFINED> instruction: 0xf7cd6820
   49e18:	movwcs	lr, #3810	; 0xee2
   49e1c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   49e20:	stmdbmi	sl, {r0, r3, r8, r9, fp, lr}
   49e24:	ldrbtmi	r5, [r9], #-2276	; 0xfffff71c
   49e28:			; <UNDEFINED> instruction: 0xf7cc6820
   49e2c:	stmdavs	r0!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   49e30:	bl	887d78 <ASN1_generate_nconf@plt+0x86d7d8>
   49e34:	svclt	0x0000e7e9
   49e38:			; <UNDEFINED> instruction: 0x0003d9b8
   49e3c:	andeq	r4, r3, lr, lsl #24
   49e40:	andeq	sp, r3, r0, lsr #19
   49e44:	andeq	fp, r1, lr, ror #29
   49e48:	andeq	r1, r0, r0, lsr #11
   49e4c:	andeq	fp, r1, lr, ror #29
   49e50:	ldrbmi	lr, [r0, sp, lsr #18]!
   49e54:	bicspl	pc, sp, #64, 4
   49e58:	addsmi	r4, r8, #54, 30	; 0xd8
   49e5c:	ldrbtmi	fp, [pc], #-130	; 49e64 <ASN1_generate_nconf@plt+0x2f8c4>
   49e60:	vqadd.s8	d29, d0, d12
   49e64:	addsmi	r5, r8, #2013265923	; 0x78000003
   49e68:			; <UNDEFINED> instruction: 0xf04fbf18
   49e6c:	tstle	r1, r1, lsl #16
   49e70:	subscs	r4, r8, #12544	; 0x3100
   49e74:			; <UNDEFINED> instruction: 0xf04f4931
   49e78:	ldrbtmi	r0, [ip], #-2049	; 0xfffff7ff
   49e7c:	tstls	r1, r9, ror r4
   49e80:			; <UNDEFINED> instruction: 0xf7cd6820
   49e84:			; <UNDEFINED> instruction: 0xf004eeac
   49e88:	stmdbls	r1, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   49e8c:			; <UNDEFINED> instruction: 0xf7cd2259
   49e90:	ldrdvs	lr, [r0], -r0	; <UNPREDICTABLE>
   49e94:	andlt	r4, r2, r0, asr #12
   49e98:			; <UNDEFINED> instruction: 0x87f0e8bd
   49e9c:	blx	ff885eb4 <ASN1_generate_nconf@plt+0xff86b914>
   49ea0:			; <UNDEFINED> instruction: 0xa09cf8df
   49ea4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49ea8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49eac:	stmdavc	r4, {r1, r3, r4, r5, r6, r7, sl, lr}
   49eb0:	ldccs	6, cr4, [sl], #-20	; 0xffffffec
   49eb4:	stccs	15, cr11, [r0], {24}
   49eb8:	tstle	r5, lr, lsr #12
   49ebc:			; <UNDEFINED> instruction: 0xf04fb9e4
   49ec0:			; <UNDEFINED> instruction: 0x462831ff
   49ec4:			; <UNDEFINED> instruction: 0xf7cc7034
   49ec8:	stmdacs	r0, {r2, r5, r9, sl, fp, sp, lr, pc}
   49ecc:	blmi	7c0a5c <ASN1_generate_nconf@plt+0x7a64bc>
   49ed0:	ldmdbmi	sp, {r5, r7, r9, sl, lr}
   49ed4:	ldmpl	ip!, {r1, r3, r5, r9, sl, lr}^
   49ed8:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   49edc:	ldc	7, cr15, [lr], {204}	; 0xcc
   49ee0:			; <UNDEFINED> instruction: 0xf7d06820
   49ee4:	ldrb	lr, [r5, r8, asr #21]
   49ee8:	svcmi	0x0001f816
   49eec:	svclt	0x00182c00
   49ef0:	mvnsle	r2, sl, lsr ip
   49ef4:	rscle	r2, r2, r0, lsl #24
   49ef8:	mvnscc	pc, pc, asr #32
   49efc:			; <UNDEFINED> instruction: 0xf8864628
   49f00:			; <UNDEFINED> instruction: 0xf7cc9000
   49f04:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
   49f08:	ldmdavc	r4!, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   49f0c:	stccs	12, cr1, [r0], {117}	; 0x75
   49f10:	strbmi	sp, [r0], -pc, asr #3
   49f14:	pop	{r1, ip, sp, pc}
   49f18:	blmi	2ebee0 <ASN1_generate_nconf@plt+0x2d1940>
   49f1c:	ldrbmi	r4, [r1], -sl, lsr #12
   49f20:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49f24:	stmdavs	r0!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
   49f28:	ldcl	7, cr15, [r8], #-816	; 0xfffffcd0
   49f2c:			; <UNDEFINED> instruction: 0xf7d06820
   49f30:	strb	lr, [sl, r2, lsr #21]!
   49f34:	andeq	r4, r3, lr, lsr #23
   49f38:	andeq	sp, r3, r6, lsr r9
   49f3c:	andeq	fp, r1, r4, lsl #29
   49f40:	andeq	fp, r1, ip, lsr lr
   49f44:	andeq	r1, r0, r0, lsr #11
   49f48:	andeq	fp, r1, r0, lsl lr
   49f4c:	andeq	r0, r0, r0
   49f50:	ldmdavc	r8, {r0, r1, fp, sp, lr}
   49f54:	subseq	pc, r6, r0, lsr #3
   49f58:			; <UNDEFINED> instruction: 0xf080fab0
   49f5c:	ldrbmi	r0, [r0, -r0, asr #18]!
   49f60:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
   49f64:			; <UNDEFINED> instruction: 0x4604447b
   49f68:			; <UNDEFINED> instruction: 0xf7cd6818
   49f6c:	strdlt	lr, [r0, -r4]!
   49f70:	strtmi	r4, [r0], -r3, lsl #12
   49f74:			; <UNDEFINED> instruction: 0x4010e8bd
   49f78:	andcs	r4, r1, r8, lsl r7
   49f7c:	svclt	0x0000bd10
   49f80:	andeq	sp, r3, r0, asr r8
   49f84:			; <UNDEFINED> instruction: 0x4605b570
   49f88:	strmi	r4, [ip], -r8, lsl #12
   49f8c:	cdp	7, 1, cr15, cr14, cr13, {6}
   49f90:	strle	r0, [r9, #-1923]	; 0xfffff87d
   49f94:			; <UNDEFINED> instruction: 0xf7cd4628
   49f98:			; <UNDEFINED> instruction: 0xb128eb52
   49f9c:			; <UNDEFINED> instruction: 0xf7cd4620
   49fa0:	stmdacc	r1, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   49fa4:	stmdble	fp, {r0, fp, sp}
   49fa8:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   49fac:			; <UNDEFINED> instruction: 0xf7cf6818
   49fb0:			; <UNDEFINED> instruction: 0x4603ed34
   49fb4:	strtmi	fp, [r1], -r8, ror #2
   49fb8:	pop	{r3, r5, r9, sl, lr}
   49fbc:			; <UNDEFINED> instruction: 0x47184070
   49fc0:			; <UNDEFINED> instruction: 0xf7cd4628
   49fc4:	stmdavs	r3, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   49fc8:	rscle	r2, sp, r0, lsl #22
   49fcc:	blcs	68040 <ASN1_generate_nconf@plt+0x4daa0>
   49fd0:	andcs	sp, r1, sl, ror #1
   49fd4:	svclt	0x0000bd70
   49fd8:	andeq	sp, r3, sl, lsl #16
   49fdc:			; <UNDEFINED> instruction: 0x4605b570
   49fe0:	strmi	r4, [ip], -r8, lsl #12
   49fe4:	ldcl	7, cr15, [r2, #820]!	; 0x334
   49fe8:	strle	r0, [r9, #-1923]	; 0xfffff87d
   49fec:			; <UNDEFINED> instruction: 0xf7cd4628
   49ff0:			; <UNDEFINED> instruction: 0xb128eb26
   49ff4:			; <UNDEFINED> instruction: 0xf7cd4620
   49ff8:	stmdacc	r1, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
   49ffc:	stmdble	fp, {r0, fp, sp}
   4a000:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   4a004:			; <UNDEFINED> instruction: 0xf7cf6818
   4a008:			; <UNDEFINED> instruction: 0x4603ea3c
   4a00c:	strtmi	fp, [r1], -r8, lsl #3
   4a010:	pop	{r3, r5, r9, sl, lr}
   4a014:			; <UNDEFINED> instruction: 0x47184070
   4a018:			; <UNDEFINED> instruction: 0xf7cd4628
   4a01c:	stmdavs	r2, {r4, r8, r9, fp, sp, lr, pc}
   4a020:	rscle	r2, sp, r0, lsl #20
   4a024:	blcs	68078 <ASN1_generate_nconf@plt+0x4dad8>
   4a028:	strtmi	sp, [r1], -sl, ror #1
   4a02c:			; <UNDEFINED> instruction: 0xf7cd4628
   4a030:	ldrdcs	lr, [r1], -r8
   4a034:	svclt	0x0000bd70
   4a038:			; <UNDEFINED> instruction: 0x0003d7b2
   4a03c:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
   4a040:			; <UNDEFINED> instruction: 0x4604447b
   4a044:			; <UNDEFINED> instruction: 0xf7cd6818
   4a048:			; <UNDEFINED> instruction: 0xb120eaee
   4a04c:	strtmi	r4, [r0], -r3, lsl #12
   4a050:			; <UNDEFINED> instruction: 0x4010e8bd
   4a054:	andcs	r4, r1, r8, lsl r7
   4a058:	svclt	0x0000bd10
   4a05c:	andeq	sp, r3, r4, ror r7
   4a060:	stmdavc	r3, {r6, r7, fp, sp, lr}
   4a064:	tstle	r3, r0, lsr fp
   4a068:	svccc	0x0001f810
   4a06c:	rscsle	r2, fp, r0, lsr fp
   4a070:	stmdavc	fp, {r0, r3, r6, r7, fp, sp, lr}
   4a074:	tstle	r3, r0, lsr fp
   4a078:	svccc	0x0001f811
   4a07c:	rscsle	r2, fp, r0, lsr fp
   4a080:	ldmlt	sl, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a084:	ldrbmi	lr, [r0, sp, lsr #18]!
   4a088:	cdpmi	0, 7, cr11, cr10, cr10, {4}
   4a08c:	ldclmi	6, cr4, [sl], #-576	; 0xfffffdc0
   4a090:	ldrbtmi	sl, [lr], #-2568	; 0xfffff5f8
   4a094:	blge	22e89c <ASN1_generate_nconf@plt+0x2142fc>
   4a098:	ldmdbpl	r4!, {r1, r2, r9, fp, sp, pc}
   4a09c:	stmdbge	r5, {r0, r2, r3, r9, sl, lr}
   4a0a0:	stmdavs	r4!, {r1, r2, r9, sl, lr}
   4a0a4:			; <UNDEFINED> instruction: 0xf04f9409
   4a0a8:	strcs	r0, [r0], #-1024	; 0xfffffc00
   4a0ac:	strmi	lr, [r5], #-2509	; 0xfffff633
   4a0b0:			; <UNDEFINED> instruction: 0xf7ce9407
   4a0b4:			; <UNDEFINED> instruction: 0xf8dfea68
   4a0b8:	ldrbtmi	r9, [r9], #452	; 0x1c4
   4a0bc:	subsle	r2, r5, r0, lsl #16
   4a0c0:	stmiblt	fp, {r3, r8, r9, fp, ip, pc}
   4a0c4:			; <UNDEFINED> instruction: 0xf7cc9805
   4a0c8:	strmi	lr, [r7], -sl, lsr #26
   4a0cc:	suble	r2, sp, r0, lsl #16
   4a0d0:	andcs	r9, r1, #6144	; 0x1800
   4a0d4:			; <UNDEFINED> instruction: 0xf7cf2164
   4a0d8:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   4a0dc:	blmi	1a7e614 <ASN1_generate_nconf@plt+0x1a64074>
   4a0e0:			; <UNDEFINED> instruction: 0xf8594604
   4a0e4:	and	r8, r9, r3
   4a0e8:	strtmi	r4, [r7], -r5, ror #22
   4a0ec:			; <UNDEFINED> instruction: 0xf8594965
   4a0f0:	ldrbtmi	r8, [r9], #-3
   4a0f4:	ldrdeq	pc, [r0], -r8
   4a0f8:	b	1c88034 <ASN1_generate_nconf@plt+0x1c6da94>
   4a0fc:	vmla.i8	q10, q0, q9
   4a100:	stmdals	r5, {r0, r4, r5, r6, r9, sp}
   4a104:	tstls	r3, r9, ror r4
   4a108:	stcl	7, cr15, [r8, #-820]!	; 0xfffffccc
   4a10c:	stmdals	r7, {r0, r1, r8, fp, ip, pc}
   4a110:	rsbscs	pc, r2, #64, 4
   4a114:	stcl	7, cr15, [r2, #-820]!	; 0xfffffccc
   4a118:	vmla.i8	d25, d0, d3
   4a11c:	stmdals	r6, {r0, r1, r4, r5, r6, r9, sp}
   4a120:	ldcl	7, cr15, [ip, #-820]	; 0xfffffccc
   4a124:			; <UNDEFINED> instruction: 0xf7cf4638
   4a128:			; <UNDEFINED> instruction: 0x4620e836
   4a12c:	bl	f08068 <ASN1_generate_nconf@plt+0xeedac8>
   4a130:	ldrdeq	pc, [r0], -r8
   4a134:	bmi	15b6f70 <ASN1_generate_nconf@plt+0x159c9d0>
   4a138:	beq	8627c <ASN1_generate_nconf@plt+0x6bcdc>
   4a13c:	ldmdbmi	r4, {r1, r3, r4, r5, r6, sl, lr}^
   4a140:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   4a144:	bl	1b0807c <ASN1_generate_nconf@plt+0x1aedadc>
   4a148:	ldrdeq	pc, [r0], -r8
   4a14c:	ldmib	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4a150:	blmi	129ca98 <ASN1_generate_nconf@plt+0x12824f8>
   4a154:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4a158:	blls	2a41c8 <ASN1_generate_nconf@plt+0x289c28>
   4a15c:			; <UNDEFINED> instruction: 0xf04f405a
   4a160:	cmnle	ip, r0, lsl #6
   4a164:	andlt	r4, sl, r0, asr r6
   4a168:			; <UNDEFINED> instruction: 0x87f0e8bd
   4a16c:	strcs	r4, [r0], #-2884	; 0xfffff4bc
   4a170:			; <UNDEFINED> instruction: 0xf8594627
   4a174:	strb	r8, [r1, r3]
   4a178:	orrvs	pc, r0, pc, asr #8
   4a17c:			; <UNDEFINED> instruction: 0xf7cf4638
   4a180:	strmi	lr, [r4], -sl, asr #21
   4a184:	stmdbmi	r4, {r3, r5, r8, ip, sp, pc}^
   4a188:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
   4a18c:	bl	ffa880d0 <ASN1_generate_nconf@plt+0xffa6db30>
   4a190:	blmi	f38678 <ASN1_generate_nconf@plt+0xf1e0d8>
   4a194:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   4a198:	bmi	1084060 <ASN1_generate_nconf@plt+0x1069ac0>
   4a19c:	ldrbtmi	r4, [sl], #-1706	; 0xfffff956
   4a1a0:	ldmdbmi	pc!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   4a1a4:	bls	19ba2c <ASN1_generate_nconf@plt+0x18148c>
   4a1a8:			; <UNDEFINED> instruction: 0xf7ce4479
   4a1ac:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
   4a1b0:	teqlt	sp, #239	; 0xef
   4a1b4:	strtmi	r4, [r0], -r9, lsr #12
   4a1b8:	ldcl	7, cr15, [r6, #828]!	; 0x33c
   4a1bc:	svccc	0x00fff1b0
   4a1c0:	rscsle	r4, r7, r2, lsl #13
   4a1c4:	vmul.i8	d20, d0, d23
   4a1c8:	stmdals	r5, {r0, r4, r5, r6, r9, sp}
   4a1cc:	tstls	r3, r9, ror r4
   4a1d0:	stc	7, cr15, [r4, #-820]	; 0xfffffccc
   4a1d4:	stmdals	r7, {r0, r1, r8, fp, ip, pc}
   4a1d8:	rsbscs	pc, r2, #64, 4
   4a1dc:	ldcl	7, cr15, [lr], #820	; 0x334
   4a1e0:	vmla.i8	d25, d0, d3
   4a1e4:	stmdals	r6, {r0, r1, r4, r5, r6, r9, sp}
   4a1e8:	ldcl	7, cr15, [r8], #820	; 0x334
   4a1ec:			; <UNDEFINED> instruction: 0xf7ce4638
   4a1f0:			; <UNDEFINED> instruction: 0x4620efd2
   4a1f4:	b	ff608130 <ASN1_generate_nconf@plt+0xff5edb90>
   4a1f8:	svceq	0x0001f1ba
   4a1fc:			; <UNDEFINED> instruction: 0xf04fd131
   4a200:	str	r0, [r5, r1, lsl #20]!
   4a204:	strtmi	r4, [r0], -r1, asr #12
   4a208:	stcl	7, cr15, [lr, #-816]!	; 0xfffffcd0
   4a20c:	svccc	0x00fff1b0
   4a210:	rscsle	r4, r7, r2, lsl #13
   4a214:	vmla.i8	d20, d0, d20
   4a218:	stmdals	r5, {r0, r4, r5, r6, r9, sp}
   4a21c:	tstls	r3, r9, ror r4
   4a220:	ldcl	7, cr15, [ip], {205}	; 0xcd
   4a224:	stmdals	r7, {r0, r1, r8, fp, ip, pc}
   4a228:	rsbscs	pc, r2, #64, 4
   4a22c:	ldcl	7, cr15, [r6], {205}	; 0xcd
   4a230:	vmla.i8	d25, d0, d3
   4a234:	stmdals	r6, {r0, r1, r4, r5, r6, r9, sp}
   4a238:	ldcl	7, cr15, [r0], {205}	; 0xcd
   4a23c:			; <UNDEFINED> instruction: 0xf7ce4638
   4a240:	strtmi	lr, [r0], -sl, lsr #31
   4a244:	b	fec08180 <ASN1_generate_nconf@plt+0xfebedbe0>
   4a248:	svceq	0x0001f1ba
   4a24c:	blmi	37e5b0 <ASN1_generate_nconf@plt+0x364010>
   4a250:			; <UNDEFINED> instruction: 0xf8594a16
   4a254:	ldrbtmi	r8, [sl], #-3
   4a258:	ldrdeq	pc, [r0], -r8
   4a25c:			; <UNDEFINED> instruction: 0xf7cee76f
   4a260:	blmi	245ea8 <ASN1_generate_nconf@plt+0x22b908>
   4a264:			; <UNDEFINED> instruction: 0xf8594a12
   4a268:	ldrbtmi	r8, [sl], #-3
   4a26c:	ldrdeq	pc, [r0], -r8
   4a270:	svclt	0x0000e765
   4a274:	andeq	r4, r3, sl, ror r9
   4a278:	andeq	r1, r0, r0, ror r5
   4a27c:	andeq	r4, r3, r2, asr r9
   4a280:	andeq	r1, r0, r0, lsr #11
   4a284:	andeq	fp, r1, lr, lsr ip
   4a288:	andeq	fp, r1, r4, ror #24
   4a28c:	andeq	fp, r1, r8, lsr #20
   4a290:	andeq	fp, r1, sl, lsl #24
   4a294:			; <UNDEFINED> instruction: 0x000348b8
   4a298:			; <UNDEFINED> instruction: 0x0001bbbe
   4a29c:	andeq	r1, r1, lr, ror r5
   4a2a0:	andeq	lr, r0, r8, ror r3
   4a2a4:	muleq	r1, ip, fp
   4a2a8:	andeq	fp, r1, ip, asr #22
   4a2ac:	andeq	r1, r1, r6, asr #9
   4a2b0:	strdeq	fp, [r1], -sl
   4a2b4:			; <UNDEFINED> instruction: 0xf7cc6940
   4a2b8:	svclt	0x0000bb2b
   4a2bc:	stmdavc	r3, {r6, r7, fp, sp, lr}
   4a2c0:	tstle	r3, r0, lsr fp
   4a2c4:	svccc	0x0001f810
   4a2c8:	rscsle	r2, fp, r0, lsr fp
   4a2cc:	bllt	888204 <ASN1_generate_nconf@plt+0x86dc64>
   4a2d0:	svcmi	0x00f0e92d
   4a2d4:	addlt	r4, r3, r7, lsl #12
   4a2d8:	ldrmi	r4, [r6], -r8, lsl #12
   4a2dc:	stmdb	r4!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a2e0:	strcs	r4, [r0], #-2855	; 0xfffff4d9
   4a2e4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4a2e8:	movwls	r4, #5243	; 0x147b
   4a2ec:	strtmi	r4, [r8], -r5, lsl #12
   4a2f0:	ldc	7, cr15, [r6, #828]	; 0x33c
   4a2f4:	ble	d1ad0c <ASN1_generate_nconf@plt+0xd0076c>
   4a2f8:	strtmi	r4, [r8], -r1, lsr #12
   4a2fc:	b	b08234 <ASN1_generate_nconf@plt+0xaedc94>
   4a300:	ldrdlt	pc, [r4], -r0
   4a304:	mulcc	r0, fp, r8
   4a308:	svclt	0x00042b2d
   4a30c:	bleq	c6740 <ASN1_generate_nconf@plt+0xac1a0>
   4a310:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4a314:	blcs	b3e330 <ASN1_generate_nconf@plt+0xb23d90>
   4a318:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4a31c:			; <UNDEFINED> instruction: 0xf10bbf08
   4a320:	ldmdavs	r1!, {r0, r8, r9, fp}
   4a324:			; <UNDEFINED> instruction: 0x46b2b331
   4a328:			; <UNDEFINED> instruction: 0xf85ae002
   4a32c:	movwlt	r1, #40716	; 0x9f0c
   4a330:			; <UNDEFINED> instruction: 0xf7cc4658
   4a334:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   4a338:			; <UNDEFINED> instruction: 0xf8dad1f7
   4a33c:	ldmdavs	sl!, {r3, ip}
   4a340:	andeq	lr, r1, #139264	; 0x22000
   4a344:			; <UNDEFINED> instruction: 0xf8da603a
   4a348:			; <UNDEFINED> instruction: 0xf1b83004
   4a34c:	andsle	r0, r3, r0, lsl #30
   4a350:	eorsvs	r4, sl, sl, lsl r3
   4a354:	strcc	r4, [r1], #-1576	; 0xfffff9d8
   4a358:	stcl	7, cr15, [r2, #-828]!	; 0xfffffcc4
   4a35c:	blle	ff31ad74 <ASN1_generate_nconf@plt+0xff3007d4>
   4a360:	strtmi	r4, [r8], -r8, lsl #22
   4a364:	ldmpl	r1, {r0, r9, fp, ip, pc}^
   4a368:	ldcl	7, cr15, [r8], #-828	; 0xfffffcc4
   4a36c:	andlt	r4, r3, r8, asr #12
   4a370:	svchi	0x00f0e8bd
   4a374:	strb	r4, [sp, r9, lsl #13]!
   4a378:	andeq	lr, r3, #139264	; 0x22000
   4a37c:			; <UNDEFINED> instruction: 0xe7e9603a
   4a380:	andeq	r4, r3, r4, lsr #14
   4a384:	andeq	r1, r0, r4, lsr #11
   4a388:			; <UNDEFINED> instruction: 0x46024b16
   4a38c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   4a390:			; <UNDEFINED> instruction: 0x460d4c15
   4a394:	ldmdbpl	lr, {r0, r2, r4, r8, fp, lr}
   4a398:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   4a39c:	b	10082d4 <ASN1_generate_nconf@plt+0xfedd34>
   4a3a0:	ldmdbmi	r3, {r0, r2, r6, r7, r8, ip, sp, pc}
   4a3a4:	ldmdavs	r0!, {sl, sp}
   4a3a8:			; <UNDEFINED> instruction: 0xf7cd4479
   4a3ac:	and	lr, r6, r8, lsl r9
   4a3b0:	ldmib	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a3b4:	strmi	r2, [r1], -r2, lsl #4
   4a3b8:			; <UNDEFINED> instruction: 0xf7ce6830
   4a3bc:	strtmi	lr, [r8], -ip, lsr #25
   4a3c0:	stc	7, cr15, [lr, #-828]!	; 0xfffffcc4
   4a3c4:	strmi	r4, [r3], -r1, lsr #12
   4a3c8:			; <UNDEFINED> instruction: 0x4628429c
   4a3cc:	streq	pc, [r1], #-260	; 0xfffffefc
   4a3d0:	vldmdblt	r0!, {d29-<overflow reg d83>}
   4a3d4:	ldmdavs	r0!, {r0, r1, r2, r8, fp, lr}
   4a3d8:	pop	{r0, r3, r4, r5, r6, sl, lr}
   4a3dc:			; <UNDEFINED> instruction: 0xf7cd4070
   4a3e0:	svclt	0x0000b8fb
   4a3e4:	andeq	r4, r3, lr, ror r6
   4a3e8:	andeq	r1, r0, r0, lsr #11
   4a3ec:	andeq	fp, r1, r0, ror #19
   4a3f0:	ldrdeq	r5, [r1], -r8
   4a3f4:			; <UNDEFINED> instruction: 0x0001b9b0
   4a3f8:	svcmi	0x00f0e92d
   4a3fc:	bmi	109bc5c <ASN1_generate_nconf@plt+0x10816bc>
   4a400:	blmi	109be68 <ASN1_generate_nconf@plt+0x10818c8>
   4a404:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   4a408:			; <UNDEFINED> instruction: 0x460f447a
   4a40c:			; <UNDEFINED> instruction: 0xf8dd2100
   4a410:	ldmpl	r3, {r6, sl, sp, pc}^
   4a414:	strblt	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   4a418:			; <UNDEFINED> instruction: 0xf8cd681b
   4a41c:			; <UNDEFINED> instruction: 0xf04f3414
   4a420:			; <UNDEFINED> instruction: 0xf7cf0300
   4a424:			; <UNDEFINED> instruction: 0xf8dfef26
   4a428:	ldrbtmi	r9, [r9], #228	; 0xe4
   4a42c:	stmdacs	r0, {r2, r9, sl, lr}
   4a430:	ldmdbmi	r7!, {r0, r4, r6, ip, lr, pc}
   4a434:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   4a438:	ldc	7, cr15, [r0], {206}	; 0xce
   4a43c:	ldmdbmi	r5!, {r5, r6, r7, r8, ip, sp, pc}
   4a440:	andcs	r4, r0, r9, ror r4
   4a444:	andls	r4, r0, fp, asr r6
   4a448:			; <UNDEFINED> instruction: 0x46204652
   4a44c:	cdp	7, 13, cr15, cr6, cr15, {6}
   4a450:	strtmi	r4, [r0], -r5, lsl #12
   4a454:	svc	0x0090f7cf
   4a458:	blmi	b1cd1c <ASN1_generate_nconf@plt+0xb0277c>
   4a45c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4a460:			; <UNDEFINED> instruction: 0xf8dd681a
   4a464:	subsmi	r3, sl, r4, lsl r4
   4a468:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4a46c:	strtmi	sp, [r8], -r8, asr #2
   4a470:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   4a474:	svchi	0x00f0e8bd
   4a478:	strmi	r4, [r1], -r2, lsl #12
   4a47c:			; <UNDEFINED> instruction: 0xf7ce4620
   4a480:	strmi	lr, [r5], -lr, ror #24
   4a484:	bicsle	r2, sl, r0, lsl #16
   4a488:	blge	1b70c8 <ASN1_generate_nconf@plt+0x19cb28>
   4a48c:	movwls	r2, #12800	; 0x3200
   4a490:	orrvs	pc, r0, pc, asr #8
   4a494:			; <UNDEFINED> instruction: 0x46434618
   4a498:	mcrne	7, 0, r4, cr2, cr0, {5}
   4a49c:			; <UNDEFINED> instruction: 0xf5b2db26
   4a4a0:	strtmi	r6, [r0], -r0, lsl #31
   4a4a4:	stmdbls	r3, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   4a4a8:	strpl	r2, [fp], #768	; 0x300
   4a4ac:			; <UNDEFINED> instruction: 0xf7ce9903
   4a4b0:	stmdbls	r3, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
   4a4b4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   4a4b8:	blmi	67ebcc <ASN1_generate_nconf@plt+0x66462c>
   4a4bc:	ldmdbmi	r8, {r1, r3, r4, r5, r9, sl, lr}
   4a4c0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   4a4c4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4a4c8:	stmib	r8!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4a4cc:	blmi	5c43d8 <ASN1_generate_nconf@plt+0x5a9e38>
   4a4d0:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   4a4d4:	blmi	4c4440 <ASN1_generate_nconf@plt+0x4a9ea0>
   4a4d8:	ldmdbmi	r3, {r0, r2, r9, sl, lr}
   4a4dc:			; <UNDEFINED> instruction: 0xf859463a
   4a4e0:	ldrbtmi	r3, [r9], #-3
   4a4e4:			; <UNDEFINED> instruction: 0xf7cc6818
   4a4e8:			; <UNDEFINED> instruction: 0xe7b2e99a
   4a4ec:	ldrtmi	r4, [sl], -fp, lsl #22
   4a4f0:			; <UNDEFINED> instruction: 0xf859490e
   4a4f4:	ldrbtmi	r3, [r9], #-3
   4a4f8:			; <UNDEFINED> instruction: 0xf7cc6818
   4a4fc:			; <UNDEFINED> instruction: 0xe7a8e990
   4a500:	ldc	7, cr15, [lr, #824]!	; 0x338
   4a504:	andeq	r4, r3, r4, lsl #12
   4a508:	andeq	r1, r0, r0, ror r5
   4a50c:	andeq	r4, r3, r2, ror #11
   4a510:	andeq	ip, r0, r2, asr sl
   4a514:	andeq	ip, r0, r8, asr #20
   4a518:			; <UNDEFINED> instruction: 0x000345b0
   4a51c:	andeq	r1, r0, r0, lsr #11
   4a520:	andeq	fp, r1, r8, lsl r9
   4a524:	andeq	r1, r0, ip, lsr #11
   4a528:			; <UNDEFINED> instruction: 0x0001b8b2
   4a52c:	andeq	fp, r1, r2, asr #17
   4a530:	ldrbmi	r2, [r0, -r1]!
   4a534:			; <UNDEFINED> instruction: 0x461cb570
   4a538:	movweq	lr, #6738	; 0x1a52
   4a53c:	tstle	r2, r4, lsl #28
   4a540:	cmplt	r4, r5, lsl #12
   4a544:	tstlt	r6, r1
   4a548:			; <UNDEFINED> instruction: 0x4628bd70
   4a54c:	ldcl	7, cr15, [ip], #820	; 0x334
   4a550:	svclt	0x00d42800
   4a554:	andcs	r2, r1, r0
   4a558:			; <UNDEFINED> instruction: 0xf7cebd70
   4a55c:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   4a560:			; <UNDEFINED> instruction: 0x4620dcf0
   4a564:	pop	{r4, r5, r6, r8, sl, fp, ip, sp, pc}
   4a568:			; <UNDEFINED> instruction: 0xf7cd4070
   4a56c:	svclt	0x0000bcf9
   4a570:			; <UNDEFINED> instruction: 0xf7ceb109
   4a574:			; <UNDEFINED> instruction: 0xf7ccba57
   4a578:	svclt	0x0000bfd3
   4a57c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   4a580:	tstlt	sl, sl, lsl r9
   4a584:			; <UNDEFINED> instruction: 0x47706898
   4a588:	andscc	pc, pc, r0, asr #4
   4a58c:	addeq	pc, r2, r0, asr #5
   4a590:	svclt	0x00004770
   4a594:	andeq	sp, r3, r6, lsr r2
   4a598:			; <UNDEFINED> instruction: 0xf7ceb510
   4a59c:	ldcmi	15, cr14, [r0], {72}	; 0x48
   4a5a0:	eorvs	r4, r0, ip, ror r4
   4a5a4:	bl	b084e8 <ASN1_generate_nconf@plt+0xaedf48>
   4a5a8:	stmdami	lr, {r0, r1, r9, sl, lr}
   4a5ac:	ldrbtmi	r6, [r8], #-35	; 0xffffffdd
   4a5b0:	bl	ff9084e8 <ASN1_generate_nconf@plt+0xff8edf48>
   4a5b4:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   4a5b8:			; <UNDEFINED> instruction: 0xf7cd60e0
   4a5bc:	stmdbmi	fp, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   4a5c0:	ldrbtmi	r6, [r9], #-2272	; 0xfffff720
   4a5c4:	b	ff7084fc <ASN1_generate_nconf@plt+0xff6edf5c>
   4a5c8:	stmiavs	r0!, {r0, r3, r8, fp, lr}^
   4a5cc:			; <UNDEFINED> instruction: 0xf7ce4479
   4a5d0:	stmdbmi	r8, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   4a5d4:	ldrbtmi	r6, [r9], #-2272	; 0xfffff720
   4a5d8:	cdp	7, 10, cr15, cr0, cr12, {6}
   4a5dc:	ldclt	0, cr2, [r0, #-0]
   4a5e0:	andeq	sp, r3, r4, lsl r2
   4a5e4:	andeq	fp, r1, sl, ror #16
   4a5e8:			; <UNDEFINED> instruction: 0xfffffa83
   4a5ec:			; <UNDEFINED> instruction: 0xfffffa17
   4a5f0:			; <UNDEFINED> instruction: 0xfffff9b5
   4a5f4:			; <UNDEFINED> instruction: 0xfffff987
   4a5f8:	cfstr32mi	mvfx11, [r4], {16}
   4a5fc:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   4a600:			; <UNDEFINED> instruction: 0xf7cdb118
   4a604:	movwcs	lr, #2432	; 0x980
   4a608:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   4a60c:			; <UNDEFINED> instruction: 0x0003d1b8
   4a610:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   4a614:			; <UNDEFINED> instruction: 0x477068d8
   4a618:	andeq	sp, r3, r2, lsr #3
   4a61c:	blmi	b1cecc <ASN1_generate_nconf@plt+0xb0292c>
   4a620:	ldrblt	r4, [r0, #1146]!	; 0x47a
   4a624:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   4a628:	andcs	r4, r0, r5, lsl #12
   4a62c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   4a630:			; <UNDEFINED> instruction: 0xf04f9301
   4a634:			; <UNDEFINED> instruction: 0xf04f0300
   4a638:	movwls	r3, #1023	; 0x3ff
   4a63c:	ldmda	r6, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4a640:	strbtmi	r4, [sl], -r9, lsr #12
   4a644:			; <UNDEFINED> instruction: 0xf7cf4604
   4a648:	blmi	8c4788 <ASN1_generate_nconf@plt+0x8aa1e8>
   4a64c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   4a650:	bmi	881a88 <ASN1_generate_nconf@plt+0x8674e8>
   4a654:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   4a658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4a65c:	subsmi	r9, sl, r1, lsl #22
   4a660:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4a664:	strtmi	sp, [r0], -sp, lsr #2
   4a668:	ldcllt	0, cr11, [r0, #12]!
   4a66c:	stmdbls	r0, {r1, r3, r4, r9, fp, lr}
   4a670:	stmdbcs	r0, {r0, r2, r3, r4, r7, fp, ip, lr}
   4a674:	ldcle	8, cr6, [r4, #-188]	; 0xffffff44
   4a678:			; <UNDEFINED> instruction: 0xf98ef003
   4a67c:	blls	5cae0 <ASN1_generate_nconf@plt+0x42540>
   4a680:			; <UNDEFINED> instruction: 0x46024479
   4a684:			; <UNDEFINED> instruction: 0xf7cc4638
   4a688:	stmdavs	r8!, {r1, r3, r6, r7, fp, sp, lr, pc}
   4a68c:	ldmdbmi	r4, {r1, r2, r5, r7, r8, ip, sp, pc}
   4a690:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   4a694:	stmia	r2, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a698:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   4a69c:	bl	ff3885d4 <ASN1_generate_nconf@plt+0xff36e034>
   4a6a0:			; <UNDEFINED> instruction: 0xf003e7d7
   4a6a4:	stmdbmi	pc, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   4a6a8:			; <UNDEFINED> instruction: 0x46024479
   4a6ac:			; <UNDEFINED> instruction: 0xf7cc4638
   4a6b0:	stmdavs	r8!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
   4a6b4:	mvnle	r2, r0, lsl #28
   4a6b8:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
   4a6bc:	stmia	lr!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4a6c0:			; <UNDEFINED> instruction: 0xf7cee7ea
   4a6c4:	svclt	0x0000ecde
   4a6c8:	andeq	r4, r3, ip, ror #7
   4a6cc:	andeq	r1, r0, r0, ror r5
   4a6d0:	andeq	r4, r3, r0, asr #7
   4a6d4:			; <UNDEFINED> instruction: 0x000343b6
   4a6d8:	andeq	r1, r0, r0, lsr #11
   4a6dc:	andeq	fp, r1, ip, asr #15
   4a6e0:	ldrdeq	fp, [r1], -r6
   4a6e4:	muleq	r1, r4, r7
   4a6e8:	andeq	fp, r1, r2, asr #15
   4a6ec:	tstcs	r0, r5, lsr #20
   4a6f0:	mvnsmi	lr, sp, lsr #18
   4a6f4:			; <UNDEFINED> instruction: 0x4605447a
   4a6f8:	cdp	7, 0, cr15, cr6, cr14, {6}
   4a6fc:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   4a700:	cmnlt	r8, #248, 8	; 0xf8000000
   4a704:	strtmi	r4, [r8], -r4, lsl #12
   4a708:	strcs	r4, [r0, #-1569]	; 0xfffff9df
   4a70c:	b	feb88650 <ASN1_generate_nconf@plt+0xfeb6e0b0>
   4a710:	ldmdblt	r0, {r0, r1, r2, r9, sl, lr}^
   4a714:			; <UNDEFINED> instruction: 0xf7cce02a
   4a718:			; <UNDEFINED> instruction: 0x4604e81e
   4a71c:	ldrdcs	lr, [r1], -r0
   4a720:			; <UNDEFINED> instruction: 0xf7cd4611
   4a724:			; <UNDEFINED> instruction: 0x4606ee58
   4a728:	ldrtmi	fp, [r8], -r8, ror #2
   4a72c:	bl	1e88670 <ASN1_generate_nconf@plt+0x1e6e0d0>
   4a730:	strmi	r4, [r3], -r9, lsr #12
   4a734:			; <UNDEFINED> instruction: 0x4638429d
   4a738:	streq	pc, [r1, #-261]	; 0xfffffefb
   4a73c:	strcs	sp, [r1], -fp, ror #23
   4a740:	pop	{r4, r5, r9, sl, lr}
   4a744:	ldmdbmi	r1, {r4, r5, r6, r7, r8, pc}
   4a748:	movwcs	lr, #6612	; 0x19d4
   4a74c:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   4a750:	stmdavs	r0, {r0, r1, r2, r3, r8, fp, lr}
   4a754:			; <UNDEFINED> instruction: 0xf7cc4479
   4a758:	ldrtmi	lr, [r0], -r2, ror #16
   4a75c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4a760:			; <UNDEFINED> instruction: 0xf7cc2601
   4a764:	ldrtmi	lr, [r0], -r6, lsl #25
   4a768:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4a76c:	strmi	r4, [r6], -r7, lsl #22
   4a770:	strtmi	r4, [r2], -r8, lsl #18
   4a774:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4a778:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4a77c:	stmda	lr, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a780:	svclt	0x0000e7de
   4a784:	muleq	r1, r8, r7
   4a788:	andeq	r4, r3, ip, lsl #6
   4a78c:	andeq	r1, r0, r0, lsr #11
   4a790:	andeq	fp, r1, r4, ror #14
   4a794:	andeq	fp, r1, r0, lsr #14
   4a798:			; <UNDEFINED> instruction: 0x460db5f0
   4a79c:	addlt	r4, r3, pc, lsl #18
   4a7a0:	adcscc	pc, sp, #64, 4
   4a7a4:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   4a7a8:	ldmdb	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4a7ac:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   4a7b0:	andlt	fp, r3, r8, lsl #2
   4a7b4:	bmi	339f7c <ASN1_generate_nconf@plt+0x31f9dc>
   4a7b8:	ldmdavs	r7!, {r1, r2, r3, r4, r7, fp, ip, lr}
   4a7bc:			; <UNDEFINED> instruction: 0xf8ecf003
   4a7c0:	strtmi	r4, [r3], -r9, lsl #18
   4a7c4:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   4a7c8:	ldrtmi	r4, [r8], -r2, lsl #12
   4a7cc:	stmda	r6!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4a7d0:			; <UNDEFINED> instruction: 0xf7cf6830
   4a7d4:	andcs	lr, r1, r0, asr lr
   4a7d8:	ldc	7, cr15, [ip, #-828]!	; 0xfffffcc4
   4a7dc:	andeq	fp, r1, r2, asr #11
   4a7e0:	andeq	r4, r3, lr, asr r2
   4a7e4:	andeq	r1, r0, r0, lsr #11
   4a7e8:	andeq	fp, r1, r2, lsl r7
   4a7ec:	movwcs	r6, #2050	; 0x802
   4a7f0:	ldrbmi	lr, [r0, sp, lsr #18]!
   4a7f4:	addlt	r4, r2, r6, lsl #12
   4a7f8:	subvs	r4, r3, ip, lsl #12
   4a7fc:	rsble	r2, r3, r0, lsl #20
   4a800:	ldrdge	pc, [r8], -r0
   4a804:	orrslt	r7, r5, r5, lsr #16
   4a808:			; <UNDEFINED> instruction: 0xf7ce9301
   4a80c:			; <UNDEFINED> instruction: 0xf8dfeb6a
   4a810:			; <UNDEFINED> instruction: 0xf04f90d0
   4a814:	blls	8c81c <ASN1_generate_nconf@plt+0x7227c>
   4a818:			; <UNDEFINED> instruction: 0x460744f9
   4a81c:			; <UNDEFINED> instruction: 0xf832683a
   4a820:	ldreq	r2, [r2], #21
   4a824:	stmdavc	r5!, {r1, r3, r8, sl, ip, lr, pc}^
   4a828:	cfstrscs	mvf3, [r0, #-4]
   4a82c:	strdcs	sp, [r1], -r6
   4a830:			; <UNDEFINED> instruction: 0xf84a2200
   4a834:	andlt	r2, r2, r3, lsr #32
   4a838:			; <UNDEFINED> instruction: 0x87f0e8bd
   4a83c:	addsmi	r6, r9, #3211264	; 0x310000
   4a840:	stmdavc	r2!, {r1, r4, r5, r8, sl, fp, ip, lr, pc}
   4a844:	rsbsvs	r1, r0, r8, asr ip
   4a848:	svclt	0x00182a22
   4a84c:	tstle	r6, r7, lsr #20
   4a850:			; <UNDEFINED> instruction: 0xf84a1c61
   4a854:	stmdavc	r3!, {r0, r1, r5, ip}^
   4a858:	svclt	0x0018429a
   4a85c:	andle	r2, r5, r0, lsl #22
   4a860:	svccc	0x0001f811
   4a864:	svclt	0x00184293
   4a868:	mvnsle	r2, r0, lsl #22
   4a86c:			; <UNDEFINED> instruction: 0xf804460c
   4a870:	stmdavc	sp, {r0, r8, r9, fp, pc}^
   4a874:	bcc	c4fd4 <ASN1_generate_nconf@plt+0xaaa34>
   4a878:	bicle	r2, pc, r0, lsl #26
   4a87c:			; <UNDEFINED> instruction: 0xf84ae7d7
   4a880:	stmdavc	r5!, {r0, r1, r5, lr}
   4a884:	ldmdavs	sl!, {r0, r2, r4, r5, r6, r7, r8, ip, sp, pc}
   4a888:	bicslt	lr, sp, r0
   4a88c:	andscc	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
   4a890:	stmdavc	r5!, {r0, r5, r9, sl, lr}^
   4a894:	ldreq	r3, [fp], #1025	; 0x401
   4a898:			; <UNDEFINED> instruction: 0xf881d5f7
   4a89c:	ldmib	r6, {pc}^
   4a8a0:	vstrcs	s6, [r0, #-4]
   4a8a4:			; <UNDEFINED> instruction: 0xe7c2d1ba
   4a8a8:			; <UNDEFINED> instruction: 0x46503114
   4a8ac:	cmncs	r0, #49	; 0x31
   4a8b0:	strbmi	r0, [sl], -r9, lsl #1
   4a8b4:	ldmda	sl!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a8b8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   4a8bc:	ldmdavs	r3!, {r0, r1, r3, r4, r5, r7, ip, lr, pc}^
   4a8c0:			; <UNDEFINED> instruction: 0xe7be60b0
   4a8c4:	ldr	r4, [r2, r3, lsl #12]!
   4a8c8:	tstcs	r4, #98304	; 0x18000
   4a8cc:	subscs	r6, r0, r3
   4a8d0:			; <UNDEFINED> instruction: 0xf7ff4479
   4a8d4:	ldmdavs	r3!, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   4a8d8:	adcsvs	r4, r0, r2, lsl #13
   4a8dc:	svclt	0x0000e792
   4a8e0:	andeq	fp, r1, r0, asr r5
   4a8e4:	andeq	fp, r1, r0, lsr r6
   4a8e8:	svcmi	0x00f0e92d
   4a8ec:	stclmi	6, cr4, [r1, #-28]!	; 0xffffffe4
   4a8f0:	strmi	fp, [lr], -r5, lsl #1
   4a8f4:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   4a8f8:			; <UNDEFINED> instruction: 0xf8df461c
   4a8fc:	stmiavs	r8!, {r2, r3, r4, r5, r6, r8, sp, pc}^
   4a900:	ldmib	r8, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a904:			; <UNDEFINED> instruction: 0x460544fa
   4a908:	rsbsle	r2, r7, r0, lsl #16
   4a90c:	tstlt	r4, r2, lsr #12
   4a910:	ldmdbmi	sl, {r1, r5, r6, fp, sp, lr}^
   4a914:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4a918:	stmib	r6, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4a91c:	stmdacs	r0, {r7, r9, sl, lr}
   4a920:	addshi	pc, r8, r0
   4a924:	movwcs	r2, #513	; 0x201
   4a928:	movwls	r4, #1553	; 0x611
   4a92c:			; <UNDEFINED> instruction: 0xf1064628
   4a930:			; <UNDEFINED> instruction: 0xf7cc3bff
   4a934:	strtmi	lr, [r1], -r0, lsr #30
   4a938:			; <UNDEFINED> instruction: 0xf7cc4628
   4a93c:	andcs	lr, r4, #16, 16	; 0x100000
   4a940:	andls	r4, r0, #61865984	; 0x3b00000
   4a944:	andcs	r4, r2, #68157440	; 0x4100000
   4a948:			; <UNDEFINED> instruction: 0xf8cd4628
   4a94c:			; <UNDEFINED> instruction: 0xf7cfb004
   4a950:			; <UNDEFINED> instruction: 0xf1b9ec26
   4a954:	strmi	r0, [r4], -r0, lsl #30
   4a958:	andeq	lr, r0, pc, ror #20
   4a95c:	sbcsvc	lr, r0, pc, asr #20
   4a960:	andcs	fp, r0, r8, lsl #30
   4a964:	stmdacs	r0, {r0, r7, r9, sl, lr}
   4a968:	stfcsd	f5, [r0], {77}	; 0x4d
   4a96c:			; <UNDEFINED> instruction: 0xf04fdb2a
   4a970:	and	r0, r4, r0, lsl #22
   4a974:	andlt	pc, r0, sp, asr #17
   4a978:	cdp	7, 15, cr15, cr12, cr12, {6}
   4a97c:			; <UNDEFINED> instruction: 0x4628b310
   4a980:	bl	ffc888bc <ASN1_generate_nconf@plt+0xffc6e31c>
   4a984:	ldrmi	r2, [sl], -r0, lsl #6
   4a988:	adfnes	f2, f4, f2
   4a98c:	blle	ffc9c234 <ASN1_generate_nconf@plt+0xffc81c94>
   4a990:			; <UNDEFINED> instruction: 0x46314a3b
   4a994:	vst1.16	{d20-d22}, [pc], r8
   4a998:	ldrbtmi	r7, [sl], #-934	; 0xfffffc5a
   4a99c:	stcl	7, cr15, [r8, #828]!	; 0x33c
   4a9a0:			; <UNDEFINED> instruction: 0xf7cd4638
   4a9a4:			; <UNDEFINED> instruction: 0x4604ec7c
   4a9a8:			; <UNDEFINED> instruction: 0xf7cf4628
   4a9ac:	ldmdbmi	r5!, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   4a9b0:	vst1.16	{d20-d22}, [pc], r0
   4a9b4:	ldrbtmi	r7, [r9], #-686	; 0xfffffd52
   4a9b8:	ldmdb	r0, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4a9bc:	andlt	r4, r5, r0, lsr #12
   4a9c0:	svchi	0x00f0e8bd
   4a9c4:	vst1.8	{d20-d21}, [pc :256], r0
   4a9c8:	strbmi	r7, [r8], -r6, lsr #7
   4a9cc:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   4a9d0:	stcl	7, cr15, [lr, #828]	; 0x33c
   4a9d4:	eorle	r1, sl, r3, ror #24
   4a9d8:	svclt	0x00183402
   4a9dc:	mvnle	r2, r0, lsl #8
   4a9e0:	strcs	r4, [r0], #-2858	; 0xfffff4d6
   4a9e4:			; <UNDEFINED> instruction: 0xf85a492a
   4a9e8:	ldrbtmi	r3, [r9], #-3
   4a9ec:			; <UNDEFINED> instruction: 0xf7cb6818
   4a9f0:	shadd16mi	lr, r1, r6
   4a9f4:			; <UNDEFINED> instruction: 0xf7ce4638
   4a9f8:	bfi	lr, r6, (invalid: 28:21)
   4a9fc:	strtmi	r4, [r0], -r4, lsl #12
   4aa00:	pop	{r0, r2, ip, sp, pc}
   4aa04:	stmdbmi	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aa08:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   4aa0c:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   4aa10:	strbmi	r2, [r1], -r4, lsl #4
   4aa14:	stmib	sp, {r9, ip, pc}^
   4aa18:	andcs	fp, r2, #262144	; 0x40000
   4aa1c:	strmi	r4, [r1], r3, lsl #12
   4aa20:			; <UNDEFINED> instruction: 0xf7cc4628
   4aa24:	strmi	lr, [r4], -r0, ror #26
   4aa28:	ble	fe855a30 <ASN1_generate_nconf@plt+0xfe83b490>
   4aa2c:	blmi	64495c <ASN1_generate_nconf@plt+0x62a3bc>
   4aa30:	ldmdbmi	r9, {sl, sp}
   4aa34:	andls	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4aa38:			; <UNDEFINED> instruction: 0xf8d94479
   4aa3c:			; <UNDEFINED> instruction: 0xf7cb0000
   4aa40:			; <UNDEFINED> instruction: 0xf8d9eeee
   4aa44:			; <UNDEFINED> instruction: 0xf7cf0000
   4aa48:			; <UNDEFINED> instruction: 0x4631ed16
   4aa4c:			; <UNDEFINED> instruction: 0xf7ce4638
   4aa50:	str	lr, [r9, sl, ror #27]!
   4aa54:	strmi	r4, [r4], -sp, lsl #22
   4aa58:			; <UNDEFINED> instruction: 0xf85a4910
   4aa5c:	ldrbtmi	r3, [r9], #-3
   4aa60:			; <UNDEFINED> instruction: 0xf7cb6818
   4aa64:			; <UNDEFINED> instruction: 0x4628eedc
   4aa68:	ldcl	7, cr15, [r8, #-828]	; 0xfffffcc4
   4aa6c:	andlt	r4, r5, r0, lsr #12
   4aa70:	svchi	0x00f0e8bd
   4aa74:			; <UNDEFINED> instruction: 0x0003cebe
   4aa78:	andeq	r4, r3, r8, lsl #2
   4aa7c:	strdeq	fp, [r1], -r6
   4aa80:	andeq	fp, r1, lr, asr #7
   4aa84:			; <UNDEFINED> instruction: 0x0001b3b2
   4aa88:	muleq	r1, sl, r3
   4aa8c:	andeq	r1, r0, r0, lsr #11
   4aa90:	andeq	fp, r1, r6, asr r5
   4aa94:			; <UNDEFINED> instruction: 0x000121ba
   4aa98:	strdeq	fp, [r1], -r0
   4aa9c:			; <UNDEFINED> instruction: 0x0001b4ba
   4aaa0:	bmi	f6eec <ASN1_generate_nconf@plt+0xdc94c>
   4aaa4:	ldr	r4, [r3], #-1146	; 0xfffffb86
   4aaa8:	ldrbmi	r4, [r0, -r8, lsl #12]!
   4aaac:	andeq	r1, r3, r0, lsr #15
   4aab0:	bmi	37715c <ASN1_generate_nconf@plt+0x35cbbc>
   4aab4:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   4aab8:	strmi	r3, [r4], -r4, ror #5
   4aabc:	stc2	7, cr15, [r8], {255}	; 0xff
   4aac0:	stmdavs	r3!, {r3, r6, r8, ip, sp, pc}
   4aac4:			; <UNDEFINED> instruction: 0xf413b14b
   4aac8:	tstle	r6, r0, ror pc
   4aacc:	movwcc	pc, #1091	; 0x443	; <UNPREDICTABLE>
   4aad0:	eorvs	r2, r3, r1
   4aad4:	andcs	fp, r0, r0, lsl sp
   4aad8:	andcs	fp, r1, r0, lsl sp
   4aadc:	andcs	fp, r0, r0, lsl sp
   4aae0:	svclt	0x00004770
   4aae4:	andeq	r1, r3, lr, lsl #15
   4aae8:			; <UNDEFINED> instruction: 0x4601b510
   4aaec:	ldrbtmi	r4, [ip], #-3076	; 0xfffff3fc
   4aaf0:	andeq	pc, r8, r4, lsl #2
   4aaf4:			; <UNDEFINED> instruction: 0xffdcf7ff
   4aaf8:	movwcs	fp, #4360	; 0x1108
   4aafc:	ldflts	f7, [r0, #-140]	; 0xffffff74
   4ab00:	andeq	ip, r3, r6, asr #25
   4ab04:			; <UNDEFINED> instruction: 0x460cb538
   4ab08:	strmi	r4, [r5], -pc, lsl #18
   4ab0c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4ab10:	bl	ff708a48 <ASN1_generate_nconf@plt+0xff6ee4a8>
   4ab14:	eorvs	fp, r8, r0, lsl r9
   4ab18:	ldclt	0, cr2, [r8, #-4]!
   4ab1c:	strtmi	r4, [r0], -fp, lsl #18
   4ab20:			; <UNDEFINED> instruction: 0xf7cc4479
   4ab24:	ldmdblt	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   4ab28:	eorvs	r2, r8, r1
   4ab2c:	stmdbmi	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   4ab30:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4ab34:	bl	ff288a6c <ASN1_generate_nconf@plt+0xff26e4cc>
   4ab38:	movwcs	fp, #10520	; 0x2918
   4ab3c:	eorvs	r2, fp, r1
   4ab40:	andcs	fp, r0, r8, lsr sp
   4ab44:	svclt	0x0000bd38
   4ab48:	andeq	fp, r0, sl, lsr #20
   4ab4c:	andeq	fp, r1, ip, lsr #8
   4ab50:	andeq	fp, r1, r2, lsr #8
   4ab54:	svcmi	0x00f0e92d
   4ab58:			; <UNDEFINED> instruction: 0xf782fab2
   4ab5c:	addlt	r4, r3, lr, lsr #22
   4ab60:	strcs	r0, [r1], #-2431	; 0xfffff681
   4ab64:	svclt	0x00082900
   4ab68:	ldrbtmi	r2, [fp], #-1793	; 0xfffff8ff
   4ab6c:	svclt	0x00082800
   4ab70:	movwls	r2, #5889	; 0x1701
   4ab74:			; <UNDEFINED> instruction: 0x4620b11f
   4ab78:	pop	{r0, r1, ip, sp, pc}
   4ab7c:			; <UNDEFINED> instruction: 0x46058ff0
   4ab80:	ldrmi	r4, [r2], r8, lsl #12
   4ab84:	stmda	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4ab88:	strbmi	r4, [r8], -r1, lsl #13
   4ab8c:	stmdb	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4ab90:	ble	ddb5b4 <ASN1_generate_nconf@plt+0xdc1014>
   4ab94:			; <UNDEFINED> instruction: 0x46484639
   4ab98:	ldcl	7, cr15, [ip, #812]	; 0x32c
   4ab9c:			; <UNDEFINED> instruction: 0xf7cc4680
   4aba0:			; <UNDEFINED> instruction: 0xf04fecda
   4aba4:			; <UNDEFINED> instruction: 0x460632ff
   4aba8:	ldrtmi	r4, [r1], -r8, lsr #12
   4abac:	svc	0x005af7cd
   4abb0:	strmi	r1, [r4], -r2, asr #24
   4abb4:			; <UNDEFINED> instruction: 0xf1bad017
   4abb8:	andsle	r0, ip, r1, lsl #30
   4abbc:	strtmi	r4, [r8], -r1, lsr #12
   4abc0:	stc	7, cr15, [r2], {206}	; 0xce
   4abc4:	strmi	r4, [r3], r1, lsr #12
   4abc8:			; <UNDEFINED> instruction: 0xf7cf4628
   4abcc:	ldrbmi	lr, [r8], -ip, ror #18
   4abd0:	svc	0x00e4f7cc
   4abd4:	rscscc	pc, pc, #79	; 0x4f
   4abd8:			; <UNDEFINED> instruction: 0x46284631
   4abdc:	svc	0x0042f7cd
   4abe0:	strmi	r1, [r4], -r3, asr #24
   4abe4:	strbmi	sp, [r1], -sl, ror #3
   4abe8:	rscscc	pc, pc, #79	; 0x4f
   4abec:			; <UNDEFINED> instruction: 0xf7cb4628
   4abf0:			; <UNDEFINED> instruction: 0x4604ee70
   4abf4:			; <UNDEFINED> instruction: 0x4648b130
   4abf8:			; <UNDEFINED> instruction: 0xf7cf3701
   4abfc:	addmi	lr, r7, #294912	; 0x48000
   4ac00:	strcs	sp, [r1], #-3016	; 0xfffff438
   4ac04:	strbmi	r4, [r8], -r5, lsl #22
   4ac08:	ldmpl	r1, {r0, r9, fp, ip, pc}^
   4ac0c:	stmda	r6!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4ac10:	andlt	r4, r3, r0, lsr #12
   4ac14:	svchi	0x00f0e8bd
   4ac18:	andeq	r3, r3, r2, lsr #29
   4ac1c:	andeq	r1, r0, r0, asr #10
   4ac20:			; <UNDEFINED> instruction: 0x4616b570
   4ac24:			; <UNDEFINED> instruction: 0x4605461c
   4ac28:			; <UNDEFINED> instruction: 0xf7ccb109
   4ac2c:			; <UNDEFINED> instruction: 0xf404ecd8
   4ac30:			; <UNDEFINED> instruction: 0xf5b32370
   4ac34:	eorle	r2, r5, r0, lsl #31
   4ac38:	cmplt	ip, r0, lsl #4
   4ac3c:			; <UNDEFINED> instruction: 0x46234631
   4ac40:			; <UNDEFINED> instruction: 0xf7cf4628
   4ac44:	ldmdbmi	r3, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
   4ac48:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4ac4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   4ac50:	stcllt	7, cr15, [r2], {204}	; 0xcc
   4ac54:	strtmi	r4, [r1], -r2, lsr #12
   4ac58:			; <UNDEFINED> instruction: 0xf7cd4630
   4ac5c:			; <UNDEFINED> instruction: 0x4604ecb8
   4ac60:	strtmi	r4, [r1], -r8, lsr #12
   4ac64:	ldc	7, cr15, [sl], #816	; 0x330
   4ac68:	strtmi	r4, [r8], -fp, lsl #18
   4ac6c:			; <UNDEFINED> instruction: 0xf7cc4479
   4ac70:	stmdbmi	sl, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
   4ac74:	vst1.8	{d20-d22}, [pc :128], r0
   4ac78:	pop	{r2, r4, r7, r9, sp, lr}
   4ac7c:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
   4ac80:	svclt	0x00aaf7cc
   4ac84:	strtmi	r4, [r8], -r6, lsl #18
   4ac88:			; <UNDEFINED> instruction: 0xf7cc4479
   4ac8c:	andcs	lr, r4, #168, 24	; 0xa800
   4ac90:	svclt	0x0000e7d4
   4ac94:	andeq	r5, r1, r6, lsr r6
   4ac98:	andeq	r5, r1, r4, lsl r6
   4ac9c:	andeq	fp, r1, sl, ror #1
   4aca0:	strdeq	r5, [r1], -r8
   4aca4:			; <UNDEFINED> instruction: 0x4604b570
   4aca8:	strmi	fp, [r8], -r2, lsl #1
   4acac:			; <UNDEFINED> instruction: 0xf7ce460e
   4acb0:	ldcmi	13, cr14, [r2, #-296]	; 0xfffffed8
   4acb4:	andls	r4, r1, sp, ror r4
   4acb8:	stc2l	7, cr15, [r0], #-1020	; 0xfffffc04
   4acbc:	bls	9d104 <ASN1_generate_nconf@plt+0x82b64>
   4acc0:			; <UNDEFINED> instruction: 0x46034479
   4acc4:			; <UNDEFINED> instruction: 0xf7ff4620
   4acc8:	strtmi	pc, [r9], -fp, lsr #31
   4accc:			; <UNDEFINED> instruction: 0xf7cc4620
   4acd0:	ldrtmi	lr, [r0], -r6, lsl #25
   4acd4:	svc	0x00c4f7cb
   4acd8:			; <UNDEFINED> instruction: 0xf7ff9001
   4acdc:	stmdbmi	r9, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   4ace0:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   4ace4:	strtmi	r4, [r0], -r3, lsl #12
   4ace8:			; <UNDEFINED> instruction: 0xff9af7ff
   4acec:	strtmi	r4, [r0], -r9, lsr #12
   4acf0:	ldcl	7, cr15, [r4], #-816	; 0xfffffcd0
   4acf4:	andlt	r2, r2, r0
   4acf8:	svclt	0x0000bd70
   4acfc:	andeq	r5, r1, ip, asr #11
   4ad00:	andeq	r1, r1, r0, ror #11
   4ad04:	andeq	sl, r0, r2, lsl #12
   4ad08:	svcmi	0x00f8e92d
   4ad0c:	stmdbmi	r4!, {r1, r2, r3, r9, sl, lr}
   4ad10:	svcls	0x000a4605
   4ad14:			; <UNDEFINED> instruction: 0xf7cb4479
   4ad18:	ldrtmi	lr, [r0], -r2, lsl #27
   4ad1c:	ldmda	r2!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4ad20:	stmdbmi	r0!, {r3, r4, r6, r8, ip, sp, pc}
   4ad24:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4ad28:	ldcl	7, cr15, [r8, #-812]!	; 0xfffffcd4
   4ad2c:			; <UNDEFINED> instruction: 0x4628491e
   4ad30:	svcmi	0x00f8e8bd
   4ad34:			; <UNDEFINED> instruction: 0xf7cb4479
   4ad38:	strmi	fp, [r4], -pc, ror #26
   4ad3c:			; <UNDEFINED> instruction: 0x46304639
   4ad40:	svc	0x004af7ce
   4ad44:	ldclle	14, cr1, [r1, #24]!
   4ad48:			; <UNDEFINED> instruction: 0xf64c4918
   4ad4c:			; <UNDEFINED> instruction: 0xf8df48cd
   4ad50:			; <UNDEFINED> instruction: 0xf106b060
   4ad54:			; <UNDEFINED> instruction: 0xf8df3aff
   4ad58:			; <UNDEFINED> instruction: 0xf6cc905c
   4ad5c:	ldrbtmi	r4, [r9], #-2252	; 0xfffff734
   4ad60:	ldrbtmi	r4, [r9], #1275	; 0x4fb
   4ad64:			; <UNDEFINED> instruction: 0xf7cb4628
   4ad68:	strmi	lr, [r2, #3418]!	; 0xd5a
   4ad6c:			; <UNDEFINED> instruction: 0x46495d3a
   4ad70:	streq	pc, [r1], #-260	; 0xfffffefc
   4ad74:	svclt	0x00dc4628
   4ad78:			; <UNDEFINED> instruction: 0x46284659
   4ad7c:	stcl	7, cr15, [lr, #-812]	; 0xfffffcd4
   4ad80:			; <UNDEFINED> instruction: 0xf64942a6
   4ad84:			; <UNDEFINED> instruction: 0xf6c11399
   4ad88:	blx	24fbf6 <ASN1_generate_nconf@plt+0x235656>
   4ad8c:	sbcle	pc, sp, r4, lsl #4
   4ad90:	bl	fed1d1bc <ASN1_generate_nconf@plt+0xfed02c1c>
   4ad94:	ldrbtmi	r0, [r9], #-3954	; 0xfffff08e
   4ad98:	stmdbmi	r8, {r2, r5, r6, r7, r9, ip, lr, pc}
   4ad9c:			; <UNDEFINED> instruction: 0xe7e14479
   4ada0:	andeq	fp, r1, r4, asr r2
   4ada4:	andeq	fp, r1, sl, ror #4
   4ada8:	andeq	fp, r1, ip, ror r2
   4adac:	strdeq	fp, [r1], -lr
   4adb0:	andeq	fp, r1, r8, asr #4
   4adb4:	andeq	fp, r1, lr, lsr r2
   4adb8:	andeq	fp, r1, r6, asr #3
   4adbc:	andeq	fp, r1, r8, asr #4
   4adc0:	svcmi	0x00f8e92d
   4adc4:			; <UNDEFINED> instruction: 0x460a4617
   4adc8:			; <UNDEFINED> instruction: 0x461d491b
   4adcc:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
   4add0:			; <UNDEFINED> instruction: 0xf7cb4606
   4add4:	svccs	0x0000ed24
   4add8:			; <UNDEFINED> instruction: 0xf8dfdd27
   4addc:			; <UNDEFINED> instruction: 0xf64cb060
   4ade0:			; <UNDEFINED> instruction: 0xf64949cd
   4ade4:	stccc	8, cr1, [r1, #-612]	; 0xfffffd9c
   4ade8:			; <UNDEFINED> instruction: 0xf6cc44fb
   4adec:			; <UNDEFINED> instruction: 0xf6c149cc
   4adf0:			; <UNDEFINED> instruction: 0xf1071899
   4adf4:	strcs	r3, [r0], #-2815	; 0xfffff501
   4adf8:	ldmdbmi	r1, {r0, r2, r3, sp, lr, pc}
   4adfc:			; <UNDEFINED> instruction: 0xf8154554
   4ae00:	ldrtmi	r2, [r0], -r1, lsl #30
   4ae04:	blle	9bff0 <ASN1_generate_nconf@plt+0x81a50>
   4ae08:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
   4ae0c:			; <UNDEFINED> instruction: 0xf7cb3401
   4ae10:	adcmi	lr, r7, #384	; 0x180
   4ae14:	blx	2bee42 <ASN1_generate_nconf@plt+0x2a48a2>
   4ae18:	bl	fee87a30 <ASN1_generate_nconf@plt+0xfee6d490>
   4ae1c:	mvnle	r0, #460	; 0x1cc
   4ae20:			; <UNDEFINED> instruction: 0x46304659
   4ae24:	ldcl	7, cr15, [sl], #812	; 0x32c
   4ae28:	stmdbmi	r7, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4ae2c:	pop	{r4, r5, r9, sl, lr}
   4ae30:	ldrbtmi	r4, [r9], #-4088	; 0xfffff008
   4ae34:	ldcllt	7, cr15, [r0], #812	; 0x32c
   4ae38:	andeq	fp, r1, lr, ror #3
   4ae3c:	strdeq	fp, [r1], -r8
   4ae40:	andeq	fp, r1, r4, ror #3
   4ae44:	muleq	r1, lr, r1
   4ae48:	andeq	fp, r1, r6, lsr #3
   4ae4c:	mvnsmi	lr, #737280	; 0xb4000
   4ae50:	strmi	fp, [r7], -r3, lsl #1
   4ae54:	ldrmi	r4, [r4], -lr, lsl #12
   4ae58:			; <UNDEFINED> instruction: 0xf7cc4699
   4ae5c:			; <UNDEFINED> instruction: 0xf8dfed4e
   4ae60:	ldrbtmi	r8, [r8], #200	; 0xc8
   4ae64:	stmdacs	r0, {r0, r2, r9, sl, lr}
   4ae68:	blx	fed7ef68 <ASN1_generate_nconf@plt+0xfed649c8>
   4ae6c:	ldmdbeq	r2, {r2, r7, r9, ip, sp, lr, pc}^
   4ae70:	svclt	0x00182f00
   4ae74:	stmiblt	sl!, {r0, r9, sp}^
   4ae78:			; <UNDEFINED> instruction: 0xf389fab9
   4ae7c:			; <UNDEFINED> instruction: 0x2e00095b
   4ae80:	movwcs	fp, #7960	; 0x1f18
   4ae84:			; <UNDEFINED> instruction: 0xf7cdb183
   4ae88:	strmi	lr, [r1], -r8, lsl #26
   4ae8c:			; <UNDEFINED> instruction: 0xf7cd4628
   4ae90:	movtlt	lr, #36584	; 0x8ee8
   4ae94:	eorsle	r2, r6, r0, lsl #28
   4ae98:	movwcs	r2, #4608	; 0x1200
   4ae9c:	mrscs	r9, R10_usr
   4aea0:			; <UNDEFINED> instruction: 0xf7cc4632
   4aea4:			; <UNDEFINED> instruction: 0xb3a8e994
   4aea8:	stmia	r2!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4aeac:	andlt	r4, r3, r8, lsr #12
   4aeb0:	mvnshi	lr, #12386304	; 0xbd0000
   4aeb4:	cdp	7, 7, cr15, cr8, cr12, {6}
   4aeb8:	strtmi	r4, [r8], -r1, lsl #12
   4aebc:	cdp	7, 13, cr15, cr0, cr13, {6}
   4aec0:			; <UNDEFINED> instruction: 0xb1cfb190
   4aec4:	andcs	r2, r0, #67108864	; 0x4000000
   4aec8:	andls	r4, r0, #26214400	; 0x1900000
   4aecc:			; <UNDEFINED> instruction: 0xf7cc463a
   4aed0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   4aed4:	blmi	5bf61c <ASN1_generate_nconf@plt+0x5a507c>
   4aed8:	ldmdbmi	r5, {r1, r3, r4, r5, r9, sl, lr}
   4aedc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4aee0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4aee4:	ldc	7, cr15, [sl], {203}	; 0xcb
   4aee8:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
   4aeec:	cdp	7, 2, cr15, cr12, cr14, {6}
   4aef0:	andlt	r4, r3, r8, lsr #12
   4aef4:	mvnshi	lr, #12386304	; 0xbd0000
   4aef8:	movwcs	r4, #13882	; 0x363a
   4aefc:	strls	r2, [r0, -r1, lsl #2]
   4af00:	stmdb	r4!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4af04:			; <UNDEFINED> instruction: 0x4632e7b8
   4af08:	tstcs	r2, r3, lsl #6
   4af0c:			; <UNDEFINED> instruction: 0xf7cc9600
   4af10:			; <UNDEFINED> instruction: 0xe7c9e95e
   4af14:	ldrtmi	r4, [r2], -r5, lsl #22
   4af18:			; <UNDEFINED> instruction: 0xf8584906
   4af1c:	ldrbtmi	r3, [r9], #-3
   4af20:			; <UNDEFINED> instruction: 0xf7cb6818
   4af24:			; <UNDEFINED> instruction: 0xe7dfec7c
   4af28:	andeq	r3, r3, sl, lsr #23
   4af2c:	andeq	r1, r0, r0, lsr #11
   4af30:	andeq	r9, r1, r4, lsl r7
   4af34:			; <UNDEFINED> instruction: 0x000196ba
   4af38:	mvnsmi	lr, sp, lsr #18
   4af3c:	svcmi	0x00424605
   4af40:	strmi	fp, [r4], -r2, lsl #1
   4af44:	cmnlt	r8, #2130706432	; 0x7f000000
   4af48:	stmdbmi	r0, {r1, r2, r3, r9, sl, lr}^
   4af4c:			; <UNDEFINED> instruction: 0xf7cf4479
   4af50:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
   4af54:			; <UNDEFINED> instruction: 0x4628d033
   4af58:	ldcl	7, cr15, [r8], {206}	; 0xce
   4af5c:	stmdacs	r0, {r2, r9, sl, lr}
   4af60:	blmi	f3f054 <ASN1_generate_nconf@plt+0xf24ab4>
   4af64:	ldmpl	lr!, {r1, r2, r4, r8, r9, fp, ip, sp, pc}^
   4af68:	andcs	r4, r0, #59392	; 0xe800
   4af6c:	strcs	r4, [r1, #-2362]	; 0xfffff6c6
   4af70:	andls	r4, r0, #2063597568	; 0x7b000000
   4af74:			; <UNDEFINED> instruction: 0x46204479
   4af78:	strls	r6, [r1, #-2267]	; 0xfffff725
   4af7c:	bl	ffc08eb4 <ASN1_generate_nconf@plt+0xffbee914>
   4af80:	mvnsvc	pc, pc, asr #12
   4af84:			; <UNDEFINED> instruction: 0xf7cd4620
   4af88:			; <UNDEFINED> instruction: 0x4605eef6
   4af8c:	eorsle	r2, fp, r0, lsl #16
   4af90:	ldmdavs	r5!, {r5, r9, sl, lr}
   4af94:	bl	ffe08ec8 <ASN1_generate_nconf@plt+0xffdee928>
   4af98:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
   4af9c:	strtmi	r4, [r8], -r2, lsl #12
   4afa0:	ldc	7, cr15, [ip], #-812	; 0xfffffcd4
   4afa4:	andlt	r4, r2, r0, lsr #12
   4afa8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4afac:	andcs	r5, r0, #16646144	; 0xfe0000
   4afb0:	strtmi	r2, [r0], -r1, lsl #2
   4afb4:	andls	r6, r0, #3342336	; 0x330000
   4afb8:	stmia	lr, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4afbc:	blmi	984f14 <ASN1_generate_nconf@plt+0x96a974>
   4afc0:	stmdbmi	r7!, {r2, r9, sl, lr}
   4afc4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   4afc8:			; <UNDEFINED> instruction: 0xf7cb6818
   4afcc:			; <UNDEFINED> instruction: 0xf7ceec28
   4afd0:			; <UNDEFINED> instruction: 0x4620ebf6
   4afd4:	pop	{r1, ip, sp, pc}
   4afd8:	stmdami	r2!, {r4, r5, r6, r7, r8, pc}
   4afdc:			; <UNDEFINED> instruction: 0xf7ce4478
   4afe0:	pkhbtmi	lr, r0, r6, lsl #25
   4afe4:	stmdbmi	r0!, {r3, r4, r8, r9, ip, sp, pc}
   4afe8:	strtmi	r4, [sl], -r3, lsr #12
   4afec:			; <UNDEFINED> instruction: 0xf7ce4479
   4aff0:	biclt	lr, r8, r6, ror sp
   4aff4:			; <UNDEFINED> instruction: 0x4623491d
   4aff8:	strbmi	r4, [r0], -r2, lsr #12
   4affc:			; <UNDEFINED> instruction: 0xf7ce4479
   4b000:	orrlt	lr, r8, lr, ror #26
   4b004:	str	r4, [ip, r4, asr #12]!
   4b008:	ldmdavs	r0!, {r0, r3, r4, r8, fp, lr}
   4b00c:			; <UNDEFINED> instruction: 0xf7cb4479
   4b010:	ldmdavs	r0!, {r1, r2, sl, fp, sp, lr, pc}
   4b014:	b	c08f58 <ASN1_generate_nconf@plt+0xbee9b8>
   4b018:			; <UNDEFINED> instruction: 0xf7cd4620
   4b01c:			; <UNDEFINED> instruction: 0x462ceed8
   4b020:	andlt	r4, r2, r0, lsr #12
   4b024:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4b028:			; <UNDEFINED> instruction: 0xf7cd4640
   4b02c:	blmi	286b74 <ASN1_generate_nconf@plt+0x26c5d4>
   4b030:	ldmdbmi	r0, {r1, r3, r5, r9, sl, lr}
   4b034:	ldrbtmi	r5, [r9], #-2301	; 0xfffff703
   4b038:			; <UNDEFINED> instruction: 0xf7cb6828
   4b03c:	stmdavs	r8!, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   4b040:	b	688f84 <ASN1_generate_nconf@plt+0x66e9e4>
   4b044:	svclt	0x0000e7ae
   4b048:	andeq	r3, r3, r8, asr #21
   4b04c:	andeq	fp, r1, r8, lsr #1
   4b050:	andeq	r1, r0, r0, lsr #11
   4b054:	andeq	ip, r3, r4, asr #16
   4b058:	ldrdeq	fp, [r1], -r8
   4b05c:	ldrdeq	fp, [r1], -lr
   4b060:	andeq	fp, r1, r6, lsr r0
   4b064:	andeq	fp, r1, r0, asr #32
   4b068:	andeq	fp, r1, r8, lsr r0
   4b06c:	andeq	fp, r1, r0, lsr r0
   4b070:	andeq	fp, r1, r4, asr r0
   4b074:	strdeq	sl, [r1], -lr
   4b078:			; <UNDEFINED> instruction: 0xf7cdb108
   4b07c:	ldrbmi	fp, [r0, -r5, lsr #29]!
   4b080:	stmdbvs	r9, {r6, r8, fp, sp, lr}^
   4b084:	ldmlt	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4b088:	svclt	0x00faf7ff
   4b08c:	mvnsmi	lr, #737280	; 0xb4000
   4b090:	bmi	105cad8 <ASN1_generate_nconf@plt+0x1042538>
   4b094:	blmi	105c910 <ASN1_generate_nconf@plt+0x1042370>
   4b098:	ldrbtmi	fp, [sl], #-197	; 0xffffff3b
   4b09c:	strmi	r4, [r6], -r9, lsl #13
   4b0a0:	ldmpl	r3, {r1, r2, r3, r4, r5, r8, r9, sl, fp, lr}^
   4b0a4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   4b0a8:			; <UNDEFINED> instruction: 0xf04f9343
   4b0ac:			; <UNDEFINED> instruction: 0xf7cd0300
   4b0b0:			; <UNDEFINED> instruction: 0x4604e8f6
   4b0b4:	svceq	0x0000f1b9
   4b0b8:	strbmi	sp, [r8], -r1, asr #32
   4b0bc:			; <UNDEFINED> instruction: 0xf7cd3401
   4b0c0:	strmi	lr, [r4], #-2286	; 0xfffff712
   4b0c4:	mcrrle	12, 15, r2, r4, cr15
   4b0c8:			; <UNDEFINED> instruction: 0xac034a35
   4b0cc:	vst1.8	{d20-d22}, [pc :256], r3
   4b0d0:	ldrbtmi	r7, [sl], #-384	; 0xfffffe80
   4b0d4:			; <UNDEFINED> instruction: 0xf8cd4620
   4b0d8:			; <UNDEFINED> instruction: 0xf7ce9000
   4b0dc:	ldmdbmi	r1!, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
   4b0e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4b0e4:	stcl	7, cr15, [ip, #-816]!	; 0xfffffcd0
   4b0e8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4b0ec:			; <UNDEFINED> instruction: 0x4640d03e
   4b0f0:			; <UNDEFINED> instruction: 0xf7cd2100
   4b0f4:	strmi	lr, [r4], -ip, asr #18
   4b0f8:	eorsle	r2, pc, r0, lsl #16
   4b0fc:	ldrtmi	r4, [r0], -r1, lsl #12
   4b100:	ldcl	7, cr15, [sl, #-820]	; 0xfffffccc
   4b104:	ldrtmi	r4, [r0], -r8, lsr #18
   4b108:			; <UNDEFINED> instruction: 0xf7cc4479
   4b10c:	cmplt	sp, #104, 20	; 0x68000
   4b110:	strcs	r6, [r1, #-44]	; 0xffffffd4
   4b114:	ldrtmi	r2, [r0], -r0, lsl #8
   4b118:	ldmda	ip!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b11c:			; <UNDEFINED> instruction: 0xf7cc4620
   4b120:	bmi	907018 <ASN1_generate_nconf@plt+0x8eca78>
   4b124:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   4b128:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b12c:	subsmi	r9, sl, r3, asr #22
   4b130:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4b134:	strtmi	sp, [r8], -fp, lsr #2
   4b138:	pop	{r0, r2, r6, ip, sp, pc}
   4b13c:	ldmcs	pc!, {r4, r5, r6, r7, r8, r9, pc}^	; <UNPREDICTABLE>
   4b140:	stcge	8, cr13, [r3], {7}
   4b144:	vst1.8	{d20-d22}, [pc :256], r1
   4b148:	strtmi	r7, [r0], -r0, lsl #5
   4b14c:	svc	0x0030f7ce
   4b150:	blmi	64506c <ASN1_generate_nconf@plt+0x62aacc>
   4b154:	ldmdbmi	r7, {sl, sp}
   4b158:	strtmi	r4, [r6], -r5, lsr #12
   4b15c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   4b160:			; <UNDEFINED> instruction: 0xf7cb6818
   4b164:			; <UNDEFINED> instruction: 0xe7d6eb5c
   4b168:	ldrb	r2, [r4, r1, lsl #10]
   4b16c:			; <UNDEFINED> instruction: 0x46044b10
   4b170:	ldmpl	fp!, {r0, r2, r9, sl, lr}^
   4b174:			; <UNDEFINED> instruction: 0xf7cf6818
   4b178:			; <UNDEFINED> instruction: 0xe7cce97e
   4b17c:	strmi	r4, [r5], -ip, lsl #22
   4b180:	ldmpl	fp!, {r0, r2, r3, r8, fp, lr}^
   4b184:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4b188:	bl	12890bc <ASN1_generate_nconf@plt+0x126eb1c>
   4b18c:			; <UNDEFINED> instruction: 0xf7cde7c3
   4b190:	svclt	0x0000ef78
   4b194:	andeq	r3, r3, r2, ror r9
   4b198:	andeq	r1, r0, r0, ror r5
   4b19c:	andeq	r3, r3, r8, ror #18
   4b1a0:			; <UNDEFINED> instruction: 0x0001afba
   4b1a4:	andeq	r7, r0, sl, ror #31
   4b1a8:	andeq	r5, r1, r8, ror r1
   4b1ac:	andeq	r3, r3, r6, ror #17
   4b1b0:	andeq	r1, r0, r0, lsr #11
   4b1b4:	andeq	r7, r0, lr, asr #30
   4b1b8:	andeq	sl, r1, r0, lsl pc
   4b1bc:	mvnsmi	lr, #737280	; 0xb4000
   4b1c0:	bmi	10dca24 <ASN1_generate_nconf@plt+0x10c2484>
   4b1c4:	cfstr32vc	mvfx15, [r7, #-692]	; 0xfffffd4c
   4b1c8:	strmi	r4, [r8], r1, asr #22
   4b1cc:			; <UNDEFINED> instruction: 0x4606447a
   4b1d0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b1d4:			; <UNDEFINED> instruction: 0xf04f9385
   4b1d8:			; <UNDEFINED> instruction: 0xf7cd0300
   4b1dc:	strmi	lr, [r5], -r0, ror #16
   4b1e0:			; <UNDEFINED> instruction: 0xf7cd4638
   4b1e4:			; <UNDEFINED> instruction: 0x4604e85c
   4b1e8:			; <UNDEFINED> instruction: 0xf7cd4640
   4b1ec:	strtmi	lr, [ip], #-2136	; 0xfffff7a8
   4b1f0:	cfldrsmi	mvf4, [r8, #-160]!	; 0xffffff60
   4b1f4:	ldrbtmi	r4, [sp], #-644	; 0xfffffd7c
   4b1f8:			; <UNDEFINED> instruction: 0x4604bfb8
   4b1fc:	ldcle	12, cr2, [r8], #-1016	; 0xfffffc08
   4b200:			; <UNDEFINED> instruction: 0xf10d4a35
   4b204:	mcrrge	9, 1, r0, r5, cr4	; <UNPREDICTABLE>
   4b208:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   4b20c:	orrvc	pc, r0, pc, asr #8
   4b210:			; <UNDEFINED> instruction: 0xf8cd4648
   4b214:	andls	r8, r3, #0
   4b218:	ldmdb	r4, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b21c:	ldrtmi	r9, [r3], -r3, lsl #20
   4b220:	orrvc	pc, r0, pc, asr #8
   4b224:	strls	r4, [r0, -r0, lsr #12]
   4b228:	stmdb	ip, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b22c:	ldrtmi	r4, [r0], -r1, lsr #12
   4b230:	svc	0x006cf7cb
   4b234:	ble	1d523c <ASN1_generate_nconf@plt+0x1bac9c>
   4b238:	ldmda	lr!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b23c:	blcs	565250 <ASN1_generate_nconf@plt+0x54acb0>
   4b240:	blcs	faea8 <ASN1_generate_nconf@plt+0xe0908>
   4b244:			; <UNDEFINED> instruction: 0x4631d131
   4b248:			; <UNDEFINED> instruction: 0xf7cb4648
   4b24c:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
   4b250:	andcs	fp, r1, r8, lsr #31
   4b254:	bmi	8c1eb4 <ASN1_generate_nconf@plt+0x8a7914>
   4b258:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   4b25c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b260:	subsmi	r9, sl, r5, lsl #23
   4b264:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4b268:			; <UNDEFINED> instruction: 0xf50dd12e
   4b26c:	pop	{r0, r1, r2, r8, sl, fp, ip, sp, lr}
   4b270:	blmi	72c238 <ASN1_generate_nconf@plt+0x711c98>
   4b274:	stmiapl	fp!, {r0, r1, r3, r4, r8, fp, lr}^
   4b278:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4b27c:	b	ff4091b0 <ASN1_generate_nconf@plt+0xff3eec10>
   4b280:	strb	r2, [r8, r0]!
   4b284:			; <UNDEFINED> instruction: 0x464a4816
   4b288:			; <UNDEFINED> instruction: 0x46334917
   4b28c:	ldrbtmi	r5, [r9], #-2088	; 0xfffff7d8
   4b290:			; <UNDEFINED> instruction: 0xf7cb6800
   4b294:	ldmdami	r5, {r2, r6, r7, r9, fp, sp, lr, pc}
   4b298:			; <UNDEFINED> instruction: 0xf7cc4478
   4b29c:	ldrtmi	lr, [r1], -r6, asr #21
   4b2a0:			; <UNDEFINED> instruction: 0xf7cb4620
   4b2a4:	andcs	lr, r0, r4, lsr pc
   4b2a8:	stmdami	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   4b2ac:	ldmdbmi	r0, {r0, r1, r5, r9, sl, lr}
   4b2b0:	stmdapl	r8!, {r1, r4, r5, r9, sl, lr}
   4b2b4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4b2b8:	b	fec891ec <ASN1_generate_nconf@plt+0xfec6ec4c>
   4b2bc:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   4b2c0:	b	fed091f8 <ASN1_generate_nconf@plt+0xfeceec58>
   4b2c4:	strb	r2, [r6, r0]
   4b2c8:	cdp	7, 13, cr15, cr10, cr13, {6}
   4b2cc:	andeq	r3, r3, r0, asr #16
   4b2d0:	andeq	r1, r0, r0, ror r5
   4b2d4:	andeq	r3, r3, r6, lsl r8
   4b2d8:	andeq	sl, r1, r2, lsl #29
   4b2dc:			; <UNDEFINED> instruction: 0x000337b2
   4b2e0:	andeq	r1, r0, r0, lsr #11
   4b2e4:	andeq	r7, r0, r4, lsr lr
   4b2e8:	andeq	sl, r1, r2, lsr lr
   4b2ec:	andeq	r8, r0, r8, ror #13
   4b2f0:	andeq	sl, r1, ip, lsl #28
   4b2f4:	andeq	r8, r0, r2, asr #13
   4b2f8:			; <UNDEFINED> instruction: 0x460db570
   4b2fc:	cmnlt	r8, r4, lsl #12
   4b300:			; <UNDEFINED> instruction: 0xf04f2300
   4b304:			; <UNDEFINED> instruction: 0x219f32ff
   4b308:	stmda	r0!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4b30c:	cmnlt	r5, r0, ror #2
   4b310:	strtmi	r4, [r9], -r0, lsr #12
   4b314:	ldmda	sl!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b318:	svclt	0x00181e04
   4b31c:	and	r2, r4, r1, lsl #8
   4b320:	b	fe58925c <ASN1_generate_nconf@plt+0xfe56ecbc>
   4b324:	stmdblt	r0!, {r1, r2, r9, sl, lr}
   4b328:	strtmi	r2, [r0], -r0, lsl #8
   4b32c:	strcs	fp, [r1], #-3440	; 0xfffff290
   4b330:			; <UNDEFINED> instruction: 0x4623e7fb
   4b334:	rscscc	pc, pc, #79	; 0x4f
   4b338:			; <UNDEFINED> instruction: 0xf7ce219f
   4b33c:	strmi	lr, [r4], -r8, asr #16
   4b340:	cmplt	sp, r8, lsr r1
   4b344:	ldrtmi	r4, [r0], -r9, lsr #12
   4b348:	stmda	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b34c:	svclt	0x00181e04
   4b350:	ldrtmi	r2, [r0], -r1, lsl #8
   4b354:	ldm	lr!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b358:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   4b35c:	ldrb	r2, [r8, r1, lsl #8]!
   4b360:	mvnsmi	lr, #737280	; 0xb4000
   4b364:	bmi	f5cbc4 <ASN1_generate_nconf@plt+0xf42624>
   4b368:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   4b36c:			; <UNDEFINED> instruction: 0x46054b3b
   4b370:	sxtab16mi	r4, r9, sl, ror #8
   4b374:	ldmpl	r3, {r1, r3, r4, r5, r8, r9, sl, fp, lr}^
   4b378:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   4b37c:	strcc	pc, [r4], #-2253	; 0xfffff733
   4b380:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4b384:	svc	0x0006f7cc
   4b388:	stmdacs	r0, {r2, r9, sl, lr}
   4b38c:	ldmdbmi	r5!, {r0, r1, r2, r6, ip, lr, pc}
   4b390:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4b394:	ldc	7, cr15, [r4], {204}	; 0xcc
   4b398:	cmplt	r0, #128, 12	; 0x8000000
   4b39c:	vst1.8	{d26-d27}, [pc], r1
   4b3a0:	strtmi	r6, [r1], -r0, lsl #7
   4b3a4:	stmda	sl!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b3a8:	eorsle	r2, fp, r0, lsl #16
   4b3ac:	strtmi	r2, [r0], -r0, lsl #2
   4b3b0:	stmdb	lr!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4b3b4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   4b3b8:	stccs	0, cr13, [r0, #-268]	; 0xfffffef4
   4b3bc:	mcrcs	15, 0, fp, cr0, cr8, {0}
   4b3c0:	eorsvs	fp, r4, ip, lsl pc
   4b3c4:	strbmi	r2, [r0], -r0, lsl #8
   4b3c8:	stcl	7, cr15, [r8], #824	; 0x338
   4b3cc:			; <UNDEFINED> instruction: 0xf7cc4620
   4b3d0:	bmi	9c6d68 <ASN1_generate_nconf@plt+0x9ac7c8>
   4b3d4:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   4b3d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b3dc:	strcc	pc, [r4], #-2269	; 0xfffff723
   4b3e0:			; <UNDEFINED> instruction: 0xf04f405a
   4b3e4:	teqle	r4, r0, lsl #6
   4b3e8:	vmax.s8	d4, d13, d24
   4b3ec:	pop	{r2, r3, r8, sl, fp, lr}
   4b3f0:			; <UNDEFINED> instruction: 0xf1b983f0
   4b3f4:	andsle	r0, pc, r0, lsl #30
   4b3f8:	cdp	7, 3, cr15, cr10, cr11, {6}
   4b3fc:	b	a09338 <ASN1_generate_nconf@plt+0x9eed98>
   4b400:			; <UNDEFINED> instruction: 0xb1204605
   4b404:			; <UNDEFINED> instruction: 0xf7ff4621
   4b408:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4b40c:	blmi	63fb68 <ASN1_generate_nconf@plt+0x6255c8>
   4b410:	ldmpl	fp!, {r0, r1, r2, r4, r8, fp, lr}^
   4b414:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4b418:	b	8934c <ASN1_generate_nconf@plt+0x6edac>
   4b41c:	strmi	lr, [r5], -sp, asr #15
   4b420:	ldrb	r4, [r0, r0, lsl #13]
   4b424:			; <UNDEFINED> instruction: 0x462a4b11
   4b428:			; <UNDEFINED> instruction: 0x46054912
   4b42c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   4b430:			; <UNDEFINED> instruction: 0xf7cb6818
   4b434:			; <UNDEFINED> instruction: 0xe7c6e9f4
   4b438:	strbmi	r4, [r5], -r8, lsr #12
   4b43c:	ldmib	r4!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4b440:	blmi	30534c <ASN1_generate_nconf@plt+0x2eadac>
   4b444:	ldmpl	fp!, {r2, r3, r8, fp, lr}^
   4b448:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4b44c:	stmib	r6!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4b450:			; <UNDEFINED> instruction: 0xf7cde7b9
   4b454:	svclt	0x0000ee16
   4b458:	muleq	r3, ip, r6
   4b45c:	andeq	r1, r0, r0, ror r5
   4b460:	muleq	r3, r4, r6
   4b464:	andeq	r8, r0, lr, ror r5
   4b468:	andeq	r3, r3, r6, lsr r6
   4b46c:	andeq	r1, r0, r0, lsr #11
   4b470:	andeq	sl, r1, r4, lsl #22
   4b474:	muleq	r1, lr, r0
   4b478:	muleq	r1, r4, ip
   4b47c:	addlt	fp, r2, r0, ror r5
   4b480:			; <UNDEFINED> instruction: 0x4605491b
   4b484:	andcs	r4, r0, #27648	; 0x6c00
   4b488:	ldrbtmi	r6, [r9], #-2112	; 0xfffff7c0
   4b48c:	tstls	r0, fp, ror r4
   4b490:	mufmie	f2, f1, f3
   4b494:	cdp	7, 12, cr15, cr6, cr12, {6}
   4b498:	biclt	r4, r0, lr, ror r4
   4b49c:	ldmdblt	fp, {r0, r1, r3, r5, fp, sp, lr}
   4b4a0:	strtmi	r2, [r0], -r1, lsl #8
   4b4a4:	ldcllt	0, cr11, [r0, #-8]!
   4b4a8:	tstcs	r5, r4, lsl r8
   4b4ac:	bmi	59e104 <ASN1_generate_nconf@plt+0x583b64>
   4b4b0:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   4b4b4:	ldrbtmi	r9, [sl], #-0
   4b4b8:			; <UNDEFINED> instruction: 0xf7cc6868
   4b4bc:			; <UNDEFINED> instruction: 0x4604eeb4
   4b4c0:	mvnle	r2, r0, lsl #16
   4b4c4:	blmi	49d90c <ASN1_generate_nconf@plt+0x48336c>
   4b4c8:	ldrbtmi	r6, [r9], #-2157	; 0xfffff793
   4b4cc:	ldmdbmi	r0, {r2, sp, lr, pc}
   4b4d0:	blmi	3dcce8 <ASN1_generate_nconf@plt+0x3c2748>
   4b4d4:	ldrbtmi	r6, [r9], #-2157	; 0xfffff793
   4b4d8:	ldmib	r5, {r4, r5, r6, r7, fp, ip, lr}^
   4b4dc:	stmibvs	sp!, {r2, r8, r9, sp}
   4b4e0:	strls	r6, [r0, #-2048]	; 0xfffff800
   4b4e4:	ldmib	sl, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b4e8:	andlt	r4, r2, r0, lsr #12
   4b4ec:	svclt	0x0000bd70
   4b4f0:			; <UNDEFINED> instruction: 0xffffebd3
   4b4f4:			; <UNDEFINED> instruction: 0xffffee2d
   4b4f8:	andeq	r3, r3, r4, ror r5
   4b4fc:			; <UNDEFINED> instruction: 0xfffffbd5
   4b500:			; <UNDEFINED> instruction: 0xffffedff
   4b504:			; <UNDEFINED> instruction: 0xffffea97
   4b508:	andeq	sl, r1, r2, ror ip
   4b50c:	andeq	r1, r0, r0, lsr #11
   4b510:	andeq	sl, r1, r2, lsr ip
   4b514:	svcmi	0x00f0e92d
   4b518:	bmi	139cd78 <ASN1_generate_nconf@plt+0x13827d8>
   4b51c:	cfstr64vc	mvdx15, [r5, #-692]	; 0xfffffd4c
   4b520:	strmi	r4, [sp], -ip, asr #22
   4b524:			; <UNDEFINED> instruction: 0x4607447a
   4b528:	ldrdhi	pc, [ip, -pc]!	; <UNPREDICTABLE>
   4b52c:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   4b530:	bicls	r6, r3, #1769472	; 0x1b0000
   4b534:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4b538:	cdp	7, 11, cr15, cr0, cr12, {6}
   4b53c:	strtmi	r4, [r8], -r4, lsl #12
   4b540:	cdp	7, 10, cr15, cr12, cr12, {6}
   4b544:	cfldrdcs	mvd4, [r9], #16
   4b548:	bmi	11826a8 <ASN1_generate_nconf@plt+0x1168108>
   4b54c:	stmdbvc	r3, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   4b550:	vst1.8	{d20-d22}, [pc :256], fp
   4b554:	ldrbtmi	r7, [sl], #-384	; 0xfffffe80
   4b558:			; <UNDEFINED> instruction: 0xf7cd4648
   4b55c:			; <UNDEFINED> instruction: 0xf50def74
   4b560:	bmi	1029f80 <ASN1_generate_nconf@plt+0x100f9e0>
   4b564:	vst1.8	{d20-d22}, [pc :256], fp
   4b568:			; <UNDEFINED> instruction: 0xf8df7180
   4b56c:	ldrbtmi	fp, [sl], #-248	; 0xffffff08
   4b570:	strls	r4, [r0, #-1616]	; 0xfffff9b0
   4b574:			; <UNDEFINED> instruction: 0xf7cdac03
   4b578:	bmi	f47318 <ASN1_generate_nconf@plt+0xf2cd78>
   4b57c:			; <UNDEFINED> instruction: 0x462044fb
   4b580:			; <UNDEFINED> instruction: 0x463b447a
   4b584:	orrvc	pc, r0, pc, asr #8
   4b588:			; <UNDEFINED> instruction: 0xf7cd9500
   4b58c:	qsaxmi	lr, r0, ip
   4b590:			; <UNDEFINED> instruction: 0xf7cc4659
   4b594:			; <UNDEFINED> instruction: 0x4604eb16
   4b598:	eorsle	r2, sl, r0, lsl #16
   4b59c:			; <UNDEFINED> instruction: 0xf7cc6871
   4b5a0:			; <UNDEFINED> instruction: 0x4603ee54
   4b5a4:	ldrmi	r4, [ip], -r0, lsr #12
   4b5a8:	bl	ffe894e8 <ASN1_generate_nconf@plt+0xffe6ef48>
   4b5ac:	svclt	0x00d82c00
   4b5b0:	ldcle	0, cr2, [r3, #-0]
   4b5b4:			; <UNDEFINED> instruction: 0x46504659
   4b5b8:	bl	1094f0 <ASN1_generate_nconf@plt+0xeef50>
   4b5bc:	stmdacs	r0, {r2, r9, sl, lr}
   4b5c0:	ldmdavs	r3!, {r0, r2, r4, r5, ip, lr, pc}
   4b5c4:	bmi	aba218 <ASN1_generate_nconf@plt+0xa9fc78>
   4b5c8:	stmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}
   4b5cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4b5d0:	stmdb	r4!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b5d4:			; <UNDEFINED> instruction: 0xf7ce4620
   4b5d8:	andcs	lr, r1, r2, ror #23
   4b5dc:	blmi	79de78 <ASN1_generate_nconf@plt+0x7838d8>
   4b5e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4b5e4:	blls	ff125654 <ASN1_generate_nconf@plt+0xff10b0b4>
   4b5e8:			; <UNDEFINED> instruction: 0xf04f405a
   4b5ec:			; <UNDEFINED> instruction: 0xd12c0300
   4b5f0:	cfstr64vc	mvdx15, [r5, #-52]	; 0xffffffcc
   4b5f4:	svchi	0x00f0e8bd
   4b5f8:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
   4b5fc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4b600:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4b604:	stmdb	sl, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b608:	strb	r2, [r7, r0]!
   4b60c:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
   4b610:			; <UNDEFINED> instruction: 0x4638e7db
   4b614:	stmdb	r8, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b618:	ldmdbmi	sl, {r0, r1, r2, r4, r8, r9, fp, lr}
   4b61c:			; <UNDEFINED> instruction: 0xf858463a
   4b620:	ldrbtmi	r3, [r9], #-3
   4b624:			; <UNDEFINED> instruction: 0xf7cb6818
   4b628:			; <UNDEFINED> instruction: 0x4620e8fa
   4b62c:			; <UNDEFINED> instruction: 0x4648e7d6
   4b630:	ldm	sl!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4b634:	ldmdbmi	r4, {r4, r8, r9, fp, lr}
   4b638:			; <UNDEFINED> instruction: 0xf858464a
   4b63c:	ldrbtmi	r3, [r9], #-3
   4b640:			; <UNDEFINED> instruction: 0xf7cb6818
   4b644:	strtmi	lr, [r0], -ip, ror #17
   4b648:			; <UNDEFINED> instruction: 0xf7cde7c8
   4b64c:	svclt	0x0000ed1a
   4b650:	andeq	r3, r3, r8, ror #9
   4b654:	andeq	r1, r0, r0, ror r5
   4b658:	ldrdeq	r3, [r3], -lr
   4b65c:	andeq	sl, r1, r2, lsl ip
   4b660:	andeq	sl, r1, r2, lsl #24
   4b664:	andeq	r7, r0, r0, asr fp
   4b668:	andeq	sl, r1, ip, lsl #22
   4b66c:	ldrdeq	r7, [r0], -r4
   4b670:	andeq	sl, r1, r6, asr #23
   4b674:	andeq	r3, r3, ip, lsr #8
   4b678:	andeq	r1, r0, r0, lsr #11
   4b67c:	andeq	r7, r0, ip, lsr #21
   4b680:	andeq	r7, r0, r2, ror #4
   4b684:	andeq	sl, r1, sl, asr fp
   4b688:	andeq	sl, r1, lr, lsr fp
   4b68c:	svcmi	0x00f0e92d
   4b690:	bmi	1d9cef0 <ASN1_generate_nconf@plt+0x1d82950>
   4b694:	lfmpl	f7, 1, [ip, #-692]	; 0xfffffd4c
   4b698:			; <UNDEFINED> instruction: 0x460d4b74
   4b69c:			; <UNDEFINED> instruction: 0x4604447a
   4b6a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4b6a4:	ldrcc	pc, [r4, #-2253]	; 0xfffff733
   4b6a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4b6ac:	ldcl	7, cr15, [r6, #816]!	; 0x330
   4b6b0:	ldrtmi	r4, [r0], -r0, lsl #13
   4b6b4:	ldcl	7, cr15, [r2, #816]!	; 0x330
   4b6b8:	strtmi	r4, [r8], -r7, lsl #12
   4b6bc:	stcl	7, cr15, [lr, #816]!	; 0x330
   4b6c0:	blmi	1b1c7e4 <ASN1_generate_nconf@plt+0x1b02244>
   4b6c4:	movwls	r4, #9339	; 0x247b
   4b6c8:	addmi	r4, r7, #64, 8	; 0x40000000
   4b6cc:			; <UNDEFINED> instruction: 0x4607bfb8
   4b6d0:	stclle	15, cr2, [lr], #-996	; 0xfffffc1c
   4b6d4:			; <UNDEFINED> instruction: 0x819cf8df
   4b6d8:	ldmdbmi	r4, {r0, r2, r3, r9, ip, sp, lr, pc}
   4b6dc:			; <UNDEFINED> instruction: 0xf50d4a66
   4b6e0:	ldrbtmi	r7, [r8], #2885	; 0xb45
   4b6e4:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   4b6e8:	orrvc	pc, r0, pc, asr #8
   4b6ec:	strbmi	sl, [r8], -r5, lsl #31
   4b6f0:	cdp	7, 10, cr15, cr8, cr13, {6}
   4b6f4:	strtmi	r4, [r3], -r2, asr #12
   4b6f8:	orrvc	pc, r0, pc, asr #8
   4b6fc:			; <UNDEFINED> instruction: 0x96004658
   4b700:	andhi	pc, ip, sp, asr #17
   4b704:	cdp	7, 9, cr15, cr14, cr13, {6}
   4b708:	strtmi	r9, [r3], -r3, lsl #20
   4b70c:	orrvc	pc, r0, pc, asr #8
   4b710:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   4b714:	stmvc	sl, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   4b718:	cdp	7, 9, cr15, cr4, cr13, {6}
   4b71c:			; <UNDEFINED> instruction: 0xf10d4a57
   4b720:			; <UNDEFINED> instruction: 0x46230a14
   4b724:	vst3.16	{d20-d22}, [pc :256], sl
   4b728:	strbmi	r7, [r0], -r0, lsl #3
   4b72c:	andls	r9, r3, #0, 12
   4b730:	cdp	7, 8, cr15, cr8, cr13, {6}
   4b734:	strtmi	r9, [r3], -r3, lsl #20
   4b738:	orrvc	pc, r0, pc, asr #8
   4b73c:	strls	r4, [r0, #-1616]	; 0xfffff9b0
   4b740:	cdp	7, 8, cr15, cr0, cr13, {6}
   4b744:	strtmi	r4, [r0], -r1, asr #12
   4b748:	stcl	7, cr15, [r0], #812	; 0x32c
   4b74c:	ble	1d5754 <ASN1_generate_nconf@plt+0x1bb1b4>
   4b750:	ldc	7, cr15, [r2, #824]!	; 0x338
   4b754:	blcs	e5768 <ASN1_generate_nconf@plt+0xcb1c8>
   4b758:	blcs	57b3c0 <ASN1_generate_nconf@plt+0x560e20>
   4b75c:	strtmi	sp, [r1], -r7, asr #2
   4b760:			; <UNDEFINED> instruction: 0xf7cb4650
   4b764:	stmdacs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
   4b768:	ldrbmi	sp, [r9], -sp, lsr #22
   4b76c:			; <UNDEFINED> instruction: 0xf7cb4648
   4b770:	stmdacs	r0, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   4b774:			; <UNDEFINED> instruction: 0xf7ceda06
   4b778:	stmdavs	r3, {r5, r7, r8, sl, fp, sp, lr, pc}
   4b77c:	svclt	0x00182b02
   4b780:	cmple	r4, r4, lsl fp
   4b784:	ldrtmi	r4, [r8], -r9, asr #12
   4b788:	stcl	7, cr15, [r0], {203}	; 0xcb
   4b78c:	svclt	0x00a82800
   4b790:	blle	155379c <ASN1_generate_nconf@plt+0x15391fc>
   4b794:	blmi	d9e084 <ASN1_generate_nconf@plt+0xd83ae4>
   4b798:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4b79c:			; <UNDEFINED> instruction: 0xf8dd681a
   4b7a0:	subsmi	r3, sl, r4, lsl r5
   4b7a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4b7a8:	vand	<illegal reg q6.5>, <illegal reg q6.5>, q6
   4b7ac:	pop	{r2, r3, r4, r8, sl, fp, ip, lr}
   4b7b0:	bls	ef778 <ASN1_generate_nconf@plt+0xd51d8>
   4b7b4:	ldmdbmi	r4!, {r0, r1, r4, r5, r8, r9, fp, lr}
   4b7b8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   4b7bc:			; <UNDEFINED> instruction: 0xf7cb6818
   4b7c0:	andcs	lr, r0, lr, lsr #16
   4b7c4:	stcls	7, cr14, [r2, #-920]	; 0xfffffc68
   4b7c8:	stmdami	lr!, {r1, r4, r6, r9, sl, lr}
   4b7cc:	stmdbmi	pc!, {r0, r1, r5, r9, sl, lr}	; <UNPREDICTABLE>
   4b7d0:	ldrbtmi	r5, [r9], #-2088	; 0xfffff7d8
   4b7d4:			; <UNDEFINED> instruction: 0xf7cb6800
   4b7d8:	stmdami	sp!, {r1, r5, fp, sp, lr, pc}
   4b7dc:			; <UNDEFINED> instruction: 0xf7cc4478
   4b7e0:	strtmi	lr, [r1], -r4, lsr #16
   4b7e4:			; <UNDEFINED> instruction: 0xf7cb4640
   4b7e8:	mulcs	r0, r2, ip
   4b7ec:			; <UNDEFINED> instruction: 0x4622e7d2
   4b7f0:	stcls	8, cr4, [r2], {36}	; 0x24
   4b7f4:	stmdbmi	r7!, {r0, r1, r6, r9, sl, lr}
   4b7f8:	ldrbtmi	r5, [r9], #-2080	; 0xfffff7e0
   4b7fc:			; <UNDEFINED> instruction: 0xf7cb6800
   4b800:	stmdami	r5!, {r1, r2, r3, fp, sp, lr, pc}
   4b804:			; <UNDEFINED> instruction: 0xf7cc4478
   4b808:	andcs	lr, r0, r0, lsl r8
   4b80c:	stcls	7, cr14, [r2, #-776]	; 0xfffffcf8
   4b810:	ldmdami	ip, {r0, r1, r3, r4, r6, r9, sl, lr}
   4b814:	stmdbmi	r1!, {r1, r3, r6, r9, sl, lr}
   4b818:	ldrbtmi	r5, [r9], #-2088	; 0xfffff7d8
   4b81c:			; <UNDEFINED> instruction: 0xf7ca6800
   4b820:	ldmdami	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   4b824:			; <UNDEFINED> instruction: 0xf7cc4478
   4b828:	ldrbmi	lr, [r1], -r0, lsl #16
   4b82c:			; <UNDEFINED> instruction: 0xf7cb4620
   4b830:	strtmi	lr, [r1], -lr, ror #24
   4b834:			; <UNDEFINED> instruction: 0xf7cb4640
   4b838:	andcs	lr, r0, sl, ror #24
   4b83c:	stcls	7, cr14, [r2, #-680]	; 0xfffffd58
   4b840:	ldmdami	r0, {r1, r3, r4, r5, r9, sl, lr}
   4b844:	ldmdbmi	r7, {r0, r1, r3, r6, r9, sl, lr}
   4b848:	ldrbtmi	r5, [r9], #-2088	; 0xfffff7d8
   4b84c:			; <UNDEFINED> instruction: 0xf7ca6800
   4b850:	ldmdami	r5, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   4b854:			; <UNDEFINED> instruction: 0xf7cb4478
   4b858:	strbmi	lr, [r9], -r8, ror #31
   4b85c:			; <UNDEFINED> instruction: 0xf7cb4658
   4b860:	ubfx	lr, r6, #24, #3
   4b864:	stc	7, cr15, [ip], {205}	; 0xcd
   4b868:	andeq	r3, r3, r0, ror r3
   4b86c:	andeq	r1, r0, r0, ror r5
   4b870:	andeq	r3, r3, r8, asr #6
   4b874:	andeq	sl, r1, lr, lsl #21
   4b878:	andeq	sl, r1, r2, lsl #21
   4b87c:	andeq	sl, r1, r8, ror #18
   4b880:	andeq	r3, r3, r4, ror r2
   4b884:	andeq	r1, r0, r0, lsr #11
   4b888:	strdeq	r7, [r0], -r2
   4b88c:	andeq	sl, r1, lr, ror #17
   4b890:	andeq	r8, r0, r4, lsr #3
   4b894:	andeq	sl, r1, r6, asr #17
   4b898:	andeq	r8, r0, ip, ror r1
   4b89c:	andeq	sl, r1, r6, lsr #17
   4b8a0:	andeq	r8, r0, ip, asr r1
   4b8a4:	andeq	sl, r1, r6, ror r8
   4b8a8:	andeq	r8, r0, ip, lsr #2
   4b8ac:	ldrlt	fp, [r0, #-440]!	; 0xfffffe48
   4b8b0:	stcmi	6, cr4, [fp, #-16]
   4b8b4:	stmdavs	r0, {r0, r1, r7, ip, sp, pc}^
   4b8b8:			; <UNDEFINED> instruction: 0xf7cc447d
   4b8bc:	stmiavs	r0!, {r1, r3, r7, sl, fp, sp, lr, pc}
   4b8c0:	sbcvs	pc, lr, #64, 4
   4b8c4:	strls	r4, [r1, #-1577]	; 0xfffff9d7
   4b8c8:	stmib	r8, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4b8cc:	strtmi	r9, [r0], -r1, lsl #18
   4b8d0:	sbcvs	pc, pc, #64, 4
   4b8d4:	pop	{r0, r1, ip, sp, pc}
   4b8d8:			; <UNDEFINED> instruction: 0xf7cc4030
   4b8dc:			; <UNDEFINED> instruction: 0x4770b97d
   4b8e0:			; <UNDEFINED> instruction: 0x0001a4b0
   4b8e4:	stmdavc	r3, {r3, r4, r6, r8, r9, ip, sp, pc}
   4b8e8:	blcs	129a5b0 <ASN1_generate_nconf@plt+0x1280010>
   4b8ec:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   4b8f0:	strcs	pc, [r8, #-3]!
   4b8f4:	strtcs	r2, [r6], -r6, lsr #12
   4b8f8:	strtcs	r2, [r6], -r6, lsr #12
   4b8fc:	strtcs	r2, [r6], -r6, lsr #12
   4b900:	strtcs	r2, [r6], -r6, lsr #12
   4b904:	strtcs	r2, [r6], -r6, lsr #12
   4b908:	strtcs	r2, [r6], -r8, lsr #12
   4b90c:	strtcs	r2, [r6], -r6, lsr #12
   4b910:	strtcs	r2, [r6], -r8, lsr #12
   4b914:	strtcs	r2, [r5], -r6, lsr #12
   4b918:	strcs	r2, [r6, #-1574]!	; 0xfffff9da
   4b91c:	strtcs	r2, [r6], -r6, lsr #12
   4b920:	strtcs	r2, [r6], -r6, lsr #12
   4b924:	strtcs	r2, [r6], -r6, lsr #12
   4b928:	strtcs	r2, [r6], -r8, lsr #12
   4b92c:	strtcs	r2, [r6], -r6, lsr #12
   4b930:	strtcs	r2, [r6], -r8, lsr #12
   4b934:	strtcs	r2, [r5], -r6, lsr #12
   4b938:	strcs	r2, [r6, #-1574]!	; 0xfffff9da
   4b93c:	strmi	r2, [r8], -r1, lsl #2
   4b940:	tstcs	r0, r0, ror r7
   4b944:	svclt	0x0000e7fb
   4b948:	svcmi	0x00f0e92d
   4b94c:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   4b950:	addlt	r8, r9, r2, lsl #22
   4b954:	andls	r7, r4, #196608	; 0x30000
   4b958:	bmi	1f5661c <ASN1_generate_nconf@plt+0x1f3c07c>
   4b95c:	andls	r4, r5, #2046820352	; 0x7a000000
   4b960:	adcshi	pc, r9, r0, asr #32
   4b964:	bne	48718c <ASN1_generate_nconf@plt+0x46cbec>
   4b968:	ldcl	7, cr15, [r4, #812]	; 0x32c
   4b96c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   4b970:	ldmdbmi	r7!, {r1, r2, r4, r5, r6, ip, lr, pc}^
   4b974:	sha1c.32	<illegal reg q8.5>, q0, q14
   4b978:	ldrbtmi	r6, [r9], #-766	; 0xfffffd02
   4b97c:			; <UNDEFINED> instruction: 0xf7cc4620
   4b980:			; <UNDEFINED> instruction: 0x4606e858
   4b984:	rsble	r2, r0, r0, lsl #16
   4b988:	blcs	69b3c <ASN1_generate_nconf@plt+0x4f59c>
   4b98c:	sbcshi	pc, r3, r0
   4b990:			; <UNDEFINED> instruction: 0xf04f4a70
   4b994:	cdp	8, 0, cr0, cr8, cr0, {0}
   4b998:			; <UNDEFINED> instruction: 0x46c17a90
   4b99c:	andls	r4, r7, #2046820352	; 0x7a000000
   4b9a0:	ldrbtmi	r4, [sl], #-2669	; 0xfffff593
   4b9a4:	blcs	fb01c4 <ASN1_generate_nconf@plt+0xf95c24>
   4b9a8:	strtmi	fp, [r2], -r4, lsl #30
   4b9ac:			; <UNDEFINED> instruction: 0xd00d46b3
   4b9b0:	ldrtmi	r3, [r3], r1, lsl #8
   4b9b4:			; <UNDEFINED> instruction: 0xf80b4622
   4b9b8:			; <UNDEFINED> instruction: 0xf8143b01
   4b9bc:	blcs	5a5c8 <ASN1_generate_nconf@plt+0x40028>
   4b9c0:	blcs	fbb628 <ASN1_generate_nconf@plt+0xfa1088>
   4b9c4:	blcs	801a4 <ASN1_generate_nconf@plt+0x65c04>
   4b9c8:	adchi	pc, r4, r0
   4b9cc:	mrrcne	6, 5, r4, r4, cr15	; <UNPREDICTABLE>
   4b9d0:	blls	c99f4 <ASN1_generate_nconf@plt+0xaf454>
   4b9d4:	bcs	c29b24 <ASN1_generate_nconf@plt+0xc0f584>
   4b9d8:	bcs	7b640 <ASN1_generate_nconf@plt+0x610a0>
   4b9dc:	strcs	fp, [r1, #-3860]	; 0xfffff0ec
   4b9e0:			; <UNDEFINED> instruction: 0xf0002500
   4b9e4:	blls	16bc40 <ASN1_generate_nconf@plt+0x1516a0>
   4b9e8:			; <UNDEFINED> instruction: 0xf1b34638
   4b9ec:	svclt	0x00180e00
   4b9f0:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   4b9f4:	stmdavc	r2!, {r0, r2, r3, sp, lr, pc}
   4b9f8:	strtmi	r4, [ip], -r3, lsr #12
   4b9fc:	blcs	c9a04 <ASN1_generate_nconf@plt+0xaf464>
   4ba00:			; <UNDEFINED> instruction: 0xf1b2785a
   4ba04:	svclt	0x0018052f
   4ba08:	bcs	54e14 <ASN1_generate_nconf@plt+0x3a874>
   4ba0c:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   4ba10:	stclne	3, cr11, [r3], #-436	; 0xfffffe4c
   4ba14:	svclt	0x00142a2b
   4ba18:			; <UNDEFINED> instruction: 0xf00e2100
   4ba1c:	ldrmi	r0, [sp], -r1, lsl #2
   4ba20:	bcs	177a6ac <ASN1_generate_nconf@plt+0x176010c>
   4ba24:	stmdavc	r2!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
   4ba28:	bcs	58a38 <ASN1_generate_nconf@plt+0x3e498>
   4ba2c:	bls	1c01cc <ASN1_generate_nconf@plt+0x1a5c2c>
   4ba30:	vnmla.f64	d4, d8, d10
   4ba34:	ldmpl	r3, {r4, r7, r9, fp, ip, sp, lr}^
   4ba38:			; <UNDEFINED> instruction: 0xf001681c
   4ba3c:	stmdbmi	r8, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   4ba40:			; <UNDEFINED> instruction: 0x46024479
   4ba44:			; <UNDEFINED> instruction: 0xf7ca4620
   4ba48:	ldrtmi	lr, [r8], -sl, ror #29
   4ba4c:			; <UNDEFINED> instruction: 0xf7cd2700
   4ba50:	stmdbmi	r4, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}^
   4ba54:	vmin.s8	d20, d0, d16
   4ba58:	ldrbtmi	r7, [r9], #-578	; 0xfffffdbe
   4ba5c:	ldm	lr!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4ba60:	andlt	r4, r9, r8, lsr r6
   4ba64:	blhi	106d60 <ASN1_generate_nconf@plt+0xec7c0>
   4ba68:	svchi	0x00f0e8bd
   4ba6c:			; <UNDEFINED> instruction: 0xf8802501
   4ba70:	stmdavc	r2!, {ip, pc}
   4ba74:	strcc	fp, [r1], #-258	; 0xfffffefe
   4ba78:			; <UNDEFINED> instruction: 0xf7cc4630
   4ba7c:			; <UNDEFINED> instruction: 0x4682ec3a
   4ba80:			; <UNDEFINED> instruction: 0xf89bb1e0
   4ba84:	bcs	53a90 <ASN1_generate_nconf@plt+0x394f0>
   4ba88:			; <UNDEFINED> instruction: 0x4638d035
   4ba8c:	stc	7, cr15, [r6], {204}	; 0xcc
   4ba90:	andeq	pc, r0, #200, 2	; 0x32
   4ba94:	andls	r4, r2, #61865984	; 0x3b00000
   4ba98:	mrc	6, 0, r4, cr8, cr1, {2}
   4ba9c:	andls	r2, r0, r0, lsl sl
   4baa0:	rscscc	pc, pc, pc, asr #32
   4baa4:	cdp	0, 1, cr9, cr8, cr1, {0}
   4baa8:			; <UNDEFINED> instruction: 0xf7cc0a90
   4baac:	stmdacs	r0, {r3, r8, fp, sp, lr, pc}
   4bab0:	stmdavc	r3!, {r0, r3, r6, ip, lr, pc}
   4bab4:	eorsle	r2, ip, r0, lsl #22
   4bab8:	ldrb	r4, [r4, -r8, lsr #13]!
   4babc:	blmi	a322d8 <ASN1_generate_nconf@plt+0xa17d38>
   4bac0:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   4bac4:			; <UNDEFINED> instruction: 0xff68f001
   4bac8:	ldrtmi	r9, [r3], -r6, lsl #18
   4bacc:	ldrtmi	r4, [r8], -r2, lsl #12
   4bad0:	cdp	7, 10, cr15, cr4, cr10, {6}
   4bad4:	strmi	lr, [r2], -sp, ror #15
   4bad8:	stmdals	r5, {r5, r8, r9, fp, lr}
   4badc:	stmdbmi	r2!, {r8, r9, sl, sp}
   4bae0:	ldrbtmi	r5, [r9], #-2243	; 0xfffff73d
   4bae4:			; <UNDEFINED> instruction: 0xf7ca6818
   4bae8:			; <UNDEFINED> instruction: 0x4638ee9a
   4baec:	ldc	0, cr11, [sp], #36	; 0x24
   4baf0:	pop	{r1, r8, r9, fp, pc}
   4baf4:	bls	1afabc <ASN1_generate_nconf@plt+0x19551c>
   4baf8:	ldmpl	r3, {r3, r4, r8, r9, fp, lr}^
   4bafc:			; <UNDEFINED> instruction: 0xf001681f
   4bb00:	stmdbls	r7, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4bb04:			; <UNDEFINED> instruction: 0x46024633
   4bb08:			; <UNDEFINED> instruction: 0xf7ca4638
   4bb0c:	ldrb	lr, [r0, r8, lsl #29]
   4bb10:			; <UNDEFINED> instruction: 0xe7ac4638
   4bb14:	blmi	4b2330 <ASN1_generate_nconf@plt+0x497d90>
   4bb18:	bvc	fe487380 <ASN1_generate_nconf@plt+0xfe46cde0>
   4bb1c:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   4bb20:			; <UNDEFINED> instruction: 0xff3af001
   4bb24:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
   4bb28:	strtmi	r4, [r0], -r2, lsl #12
   4bb2c:	cdp	7, 7, cr15, cr6, cr10, {6}
   4bb30:	cdp	7, 1, cr14, cr8, cr11, {4}
   4bb34:	stmdbmi	lr, {r4, r7, r9, fp, ip, sp, lr}
   4bb38:	vmin.s8	d20, d0, d16
   4bb3c:	ldrbtmi	r7, [r9], #-573	; 0xfffffdc3
   4bb40:	stmda	ip, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4bb44:	cdp	7, 1, cr14, cr8, cr12, {4}
   4bb48:			; <UNDEFINED> instruction: 0xe77e7a90
   4bb4c:	strheq	r3, [r3], -r0
   4bb50:	andeq	sl, r1, lr, ror #7
   4bb54:	andeq	sl, r1, ip, lsr #18
   4bb58:	strdeq	sl, [r1], -lr
   4bb5c:	andeq	r1, r0, r0, lsr #11
   4bb60:	andeq	sl, r1, r8, lsr r8
   4bb64:	andeq	sl, r1, lr, lsl #6
   4bb68:	andeq	sl, r1, sl, asr #13
   4bb6c:	andeq	sl, r1, lr, lsl r7
   4bb70:	andeq	sl, r1, sl, lsr #4
   4bb74:	ldrbmi	lr, [r0, sp, lsr #18]!
   4bb78:	bmi	c1d3dc <ASN1_generate_nconf@plt+0xc02e3c>
   4bb7c:	cfstr32vs	mvfx15, [r1, #692]	; 0x2b4
   4bb80:	strmi	r4, [ip], -lr, lsr #22
   4bb84:	sxtab16mi	r4, r1, sl, ror #8
   4bb88:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4bb8c:	strcc	pc, [r4], #-2253	; 0xfffff733
   4bb90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4bb94:	ldcl	7, cr15, [ip], #816	; 0x330
   4bb98:	stmib	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4bb9c:	suble	r2, r5, r0, lsl #16
   4bba0:	beq	187fdc <ASN1_generate_nconf@plt+0x16da3c>
   4bba4:	vmax.s8	d20, d0, d6
   4bba8:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
   4bbac:	strtmi	sp, [sl], -lr, lsr #32
   4bbb0:			; <UNDEFINED> instruction: 0x46304651
   4bbb4:	ldmib	r8!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4bbb8:	tstle	r2, r8, lsr #5
   4bbbc:	eorle	r1, r5, r4, lsr #20
   4bbc0:	ldrbmi	r1, [r1], -r3, ror #24
   4bbc4:	svclt	0x00184638
   4bbc8:	strbmi	r2, [r4, #-769]	; 0xfffffcff
   4bbcc:	movwcs	fp, #4040	; 0xfc8
   4bbd0:	svclt	0x00142b00
   4bbd4:	vst1.8	{d20-d22}, [pc :128], r2
   4bbd8:			; <UNDEFINED> instruction: 0xf7cd6280
   4bbdc:	vmlane.f64	d14, d5, d20
   4bbe0:	ldrtmi	sp, [r0], -r4, ror #21
   4bbe4:	ldrbtcc	pc, [pc], #79	; 4bbec <ASN1_generate_nconf@plt+0x3164c>	; <UNPREDICTABLE>
   4bbe8:	ldm	r8, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4bbec:	blmi	51e444 <ASN1_generate_nconf@plt+0x503ea4>
   4bbf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4bbf4:			; <UNDEFINED> instruction: 0xf8dd681a
   4bbf8:	subsmi	r3, sl, r4, lsl #8
   4bbfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4bc00:			; <UNDEFINED> instruction: 0x4620d117
   4bc04:	cfstr32vs	mvfx15, [r1, #52]	; 0x34
   4bc08:			; <UNDEFINED> instruction: 0x87f0e8bd
   4bc0c:	andcs	r4, r0, #78643200	; 0x4b00000
   4bc10:	ldrtmi	r2, [r0], -r3, lsl #2
   4bc14:	ldm	ip, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4bc18:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   4bc1c:	ldrtmi	r4, [r0], -r4, lsl #12
   4bc20:	ldcl	7, cr15, [ip], {205}	; 0xcd
   4bc24:			; <UNDEFINED> instruction: 0xf7ce4630
   4bc28:			; <UNDEFINED> instruction: 0xe7dfe8ba
   4bc2c:	ldrbtcc	pc, [pc], #79	; 4bc34 <ASN1_generate_nconf@plt+0x31694>	; <UNPREDICTABLE>
   4bc30:			; <UNDEFINED> instruction: 0xf7cde7dc
   4bc34:	svclt	0x0000ea26
   4bc38:	andeq	r2, r3, r8, lsl #29
   4bc3c:	andeq	r1, r0, r0, ror r5
   4bc40:	andeq	r2, r3, ip, lsl lr
   4bc44:			; <UNDEFINED> instruction: 0x4605b538
   4bc48:	ldmdbmi	r1, {r3, r9, sl, lr}
   4bc4c:	rsbsvc	pc, r3, #64, 4
   4bc50:			; <UNDEFINED> instruction: 0xf7cb4479
   4bc54:			; <UNDEFINED> instruction: 0xb1b8eeee
   4bc58:			; <UNDEFINED> instruction: 0x4604213a
   4bc5c:	b	ffe89b90 <ASN1_generate_nconf@plt+0xffe6f5f0>
   4bc60:	tstlt	r0, r2, lsl #12
   4bc64:			; <UNDEFINED> instruction: 0xf8022300
   4bc68:	strtmi	r3, [r1], -r1, lsl #22
   4bc6c:			; <UNDEFINED> instruction: 0xf7cc4628
   4bc70:	stmdbmi	r8, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   4bc74:	rsbsvc	pc, ip, #64, 4
   4bc78:			; <UNDEFINED> instruction: 0x46034479
   4bc7c:	ldrmi	r4, [ip], -r0, lsr #12
   4bc80:	svc	0x00acf7cb
   4bc84:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   4bc88:	ldrbtcc	pc, [pc], #79	; 4bc90 <ASN1_generate_nconf@plt+0x316f0>	; <UNPREDICTABLE>
   4bc8c:	svclt	0x0000e7fa
   4bc90:	andeq	sl, r1, r8, lsl r1
   4bc94:	strdeq	sl, [r1], -r0
   4bc98:			; <UNDEFINED> instruction: 0x4606b570
   4bc9c:	mcrr	7, 12, pc, sl, cr14	; <UNPREDICTABLE>
   4bca0:	ldrbtmi	r4, [sp], #-3347	; 0xfffff2ed
   4bca4:	ldrtmi	r4, [r0], -r4, lsl #12
   4bca8:	b	389be8 <ASN1_generate_nconf@plt+0x36f648>
   4bcac:			; <UNDEFINED> instruction: 0x462b4a11
   4bcb0:	ldmdavs	fp, {r0, r1, r3, r5, r7, fp, ip, lr}
   4bcb4:	bmi	47a3bc <ASN1_generate_nconf@plt+0x45fe1c>
   4bcb8:	ldmdbmi	r0, {r1, r3, r4, r5, r6, sl, lr}
   4bcbc:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   4bcc0:	stc	7, cr15, [ip, #808]!	; 0x328
   4bcc4:			; <UNDEFINED> instruction: 0xf7cc4620
   4bcc8:			; <UNDEFINED> instruction: 0x4601ee36
   4bccc:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   4bcd0:	blx	1709cd2 <ASN1_generate_nconf@plt+0x16ef732>
   4bcd4:			; <UNDEFINED> instruction: 0xf7cc4620
   4bcd8:	pop	{r1, sl, fp, sp, lr, pc}
   4bcdc:			; <UNDEFINED> instruction: 0x46014070
   4bce0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   4bce4:	bllt	1489ce4 <ASN1_generate_nconf@plt+0x146f744>
   4bce8:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   4bcec:	svclt	0x0000e7e5
   4bcf0:	andeq	r2, r3, sl, ror #26
   4bcf4:	andeq	r1, r0, r0, lsr #11
   4bcf8:	andeq	sl, r1, r4, asr r6
   4bcfc:	andeq	sl, r1, r6, asr r6
   4bd00:	andeq	sl, r1, r6, ror #12
   4bd04:	andeq	sl, r1, lr, asr r6
   4bd08:	andeq	sl, r1, sl, lsl r6
   4bd0c:	ldrbmi	lr, [r0, sp, lsr #18]!
   4bd10:	strmi	r4, [r8], -r0, lsl #13
   4bd14:			; <UNDEFINED> instruction: 0xf7cc4689
   4bd18:			; <UNDEFINED> instruction: 0xf64feac2
   4bd1c:	mcrne	3, 2, r7, cr2, cr13, {7}
   4bd20:	svclt	0x0088429a
   4bd24:	ldmdale	r5!, {sp}
   4bd28:			; <UNDEFINED> instruction: 0xf1004924
   4bd2c:	strmi	r0, [r5], -r1, lsl #20
   4bd30:			; <UNDEFINED> instruction: 0x46504479
   4bd34:	ldc2	7, cr15, [r0, #-1016]!	; 0xfffffc08
   4bd38:	ldrmi	r2, [pc], -r0, lsl #6
   4bd3c:	and	r4, r2, ip, lsl r6
   4bd40:	ldrmi	r4, [r3], -sl, lsr #5
   4bd44:	adcmi	sp, fp, #2031616	; 0x1f0000
   4bd48:	andeq	pc, r1, #-1073741824	; 0xc0000000
   4bd4c:			; <UNDEFINED> instruction: 0x0c07eba2
   4bd50:			; <UNDEFINED> instruction: 0xf819d006
   4bd54:	cdpcs	0, 2, cr6, cr12, cr3, {0}
   4bd58:			; <UNDEFINED> instruction: 0xf800bf18
   4bd5c:	mvnle	r6, ip
   4bd60:	bl	fe91c7f4 <ASN1_generate_nconf@plt+0xfe902254>
   4bd64:	bl	fe94c57c <ASN1_generate_nconf@plt+0xfe931fdc>
   4bd68:	svclt	0x00020107
   4bd6c:	strcc	r3, [r1, -r1, lsl #8]
   4bd70:	rscle	r4, r5, r2, lsr #12
   4bd74:			; <UNDEFINED> instruction: 0xf1032aff
   4bd78:	stmdale	sp, {r0, sl}
   4bd7c:	strtmi	r5, [r2], -r2, asr #8
   4bd80:	ldrmi	r4, [r3], -sl, lsr #5
   4bd84:	adcmi	sp, pc, #3653632	; 0x37c000
   4bd88:	bl	feafba80 <ASN1_generate_nconf@plt+0xfeae14e0>
   4bd8c:			; <UNDEFINED> instruction: 0xf8c80707
   4bd90:	andle	r7, sl, #0
   4bd94:			; <UNDEFINED> instruction: 0x87f0e8bd
   4bd98:	vmla.i8	d20, d0, d9
   4bd9c:	ldrbtmi	r7, [r9], #-709	; 0xfffffd3b
   4bda0:	svc	0x001cf7cb
   4bda4:	ldmfd	sp!, {sp}
   4bda8:	stmdbmi	r6, {r4, r5, r6, r7, r8, r9, sl, pc}
   4bdac:	rscsvs	pc, sl, #1325400064	; 0x4f000000
   4bdb0:			; <UNDEFINED> instruction: 0xf7cb4479
   4bdb4:	andcs	lr, r0, r4, lsl pc
   4bdb8:	svclt	0x0000e7ec
   4bdbc:	andeq	sl, r1, r8, lsl r6
   4bdc0:	andeq	r9, r1, sl, asr #31
   4bdc4:			; <UNDEFINED> instruction: 0x00019fb8
   4bdc8:	mvnsmi	lr, sp, lsr #18
   4bdcc:			; <UNDEFINED> instruction: 0xf8ddb082
   4bdd0:	stmdbcs	r0, {r5, pc}
   4bdd4:			; <UNDEFINED> instruction: 0x4607d039
   4bdd8:			; <UNDEFINED> instruction: 0x461e4615
   4bddc:	orrlt	r4, r2, ip, lsl #12
   4bde0:	ldrmi	r2, [r1], -r0, lsl #6
   4bde4:	ldrmi	r4, [sl], -r0, lsr #12
   4bde8:			; <UNDEFINED> instruction: 0xf7ca9300
   4bdec:	stmdacs	r1, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   4bdf0:	blmi	77fec8 <ASN1_generate_nconf@plt+0x765928>
   4bdf4:	ldmdbmi	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   4bdf8:	ldrtmi	r4, [r8], -sl, lsr #12
   4bdfc:			; <UNDEFINED> instruction: 0xf7ca4479
   4be00:	cmnlt	r6, lr, lsl #26
   4be04:	ldrtmi	r2, [r1], -r0, lsl #6
   4be08:			; <UNDEFINED> instruction: 0x4620461a
   4be0c:	stmdb	lr!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4be10:	blmi	5faa38 <ASN1_generate_nconf@plt+0x5e0498>
   4be14:	ldmdbmi	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
   4be18:			; <UNDEFINED> instruction: 0x46384632
   4be1c:			; <UNDEFINED> instruction: 0xf7ca4479
   4be20:			; <UNDEFINED> instruction: 0xf1b8ecfe
   4be24:	andsle	r0, r0, r0, lsl #30
   4be28:	andcs	r4, r0, #32, 12	; 0x2000000
   4be2c:			; <UNDEFINED> instruction: 0xf7cd4641
   4be30:	stmdblt	r8!, {r2, r4, r5, r7, fp, sp, lr, pc}^
   4be34:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   4be38:	strbmi	r4, [r2], -pc, lsl #18
   4be3c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   4be40:	pop	{r1, ip, sp, pc}
   4be44:			; <UNDEFINED> instruction: 0xf7ca41f0
   4be48:	andlt	fp, r2, r7, ror #25
   4be4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4be50:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   4be54:	blmi	305e1c <ASN1_generate_nconf@plt+0x2eb87c>
   4be58:			; <UNDEFINED> instruction: 0xe7dc447b
   4be5c:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   4be60:	svclt	0x0000e7c9
   4be64:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   4be68:	andeq	sl, r1, r8, asr r5
   4be6c:	andeq	r0, r1, r4, ror pc
   4be70:	andeq	sl, r1, r0, ror #10
   4be74:	andeq	r0, r1, r2, asr pc
   4be78:	andeq	sl, r1, r2, ror #10
   4be7c:	andeq	fp, r0, r6, lsr r0
   4be80:	andeq	fp, r0, r0, lsr r0
   4be84:	andeq	fp, r0, sl, lsr #32
   4be88:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   4be8c:	stmiblt	r8!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4be90:	andeq	r0, r0, r7, asr r9
   4be94:	blmi	81e714 <ASN1_generate_nconf@plt+0x804174>
   4be98:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   4be9c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   4bea0:	strmi	r4, [lr], -r5, lsl #12
   4bea4:	ldmdavs	fp, {r0, fp, sp, pc}
   4bea8:			; <UNDEFINED> instruction: 0xf04f9305
   4beac:			; <UNDEFINED> instruction: 0xf7ce0300
   4beb0:	stcls	8, cr14, [r1], {24}
   4beb4:	strmi	fp, [r4], -r6, lsl #18
   4beb8:	blmi	63a4d4 <ASN1_generate_nconf@plt+0x61ff34>
   4bebc:	bleq	507540 <ASN1_generate_nconf@plt+0x4ecfa0>
   4bec0:	tstvs	ip, fp, ror r4
   4bec4:	blmi	51e720 <ASN1_generate_nconf@plt+0x504180>
   4bec8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4becc:	blls	1a5f3c <ASN1_generate_nconf@plt+0x18b99c>
   4bed0:			; <UNDEFINED> instruction: 0xf04f405a
   4bed4:	tstle	r3, r0, lsl #6
   4bed8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   4bedc:			; <UNDEFINED> instruction: 0xf7ca2002
   4bee0:	blmi	4478c8 <ASN1_generate_nconf@plt+0x42d328>
   4bee4:	mcr	4, 0, r4, cr7, cr11, {3}
   4bee8:	ldmdbvs	r8, {r4, r7, r9, fp}
   4beec:			; <UNDEFINED> instruction: 0xeeb81a24
   4bef0:	vmls.f64	d6, d23, d23
   4bef4:			; <UNDEFINED> instruction: 0xeeb84a90
   4bef8:			; <UNDEFINED> instruction: 0xee877be7
   4befc:	strb	r0, [r1, r6, lsl #22]!
   4bf00:	ldm	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4bf04:	andhi	pc, r0, pc, lsr #7
	...
   4bf10:	andeq	r2, r3, r4, ror fp
   4bf14:	andeq	r1, r0, r0, ror r5
   4bf18:	strdeq	fp, [r3], -r4
   4bf1c:	andeq	r2, r3, r4, asr #22
   4bf20:	ldrdeq	fp, [r3], -r0
   4bf24:	cdplt	7, 15, cr15, cr10, cr11, {6}
   4bf28:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   4bf2c:	blmi	59d738 <ASN1_generate_nconf@plt+0x583198>
   4bf30:	ldrbtmi	r2, [ip], #3
   4bf34:	addslt	fp, r9, r0, lsl #10
   4bf38:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   4bf3c:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   4bf40:			; <UNDEFINED> instruction: 0xf04f9317
   4bf44:			; <UNDEFINED> instruction: 0xf7ca0300
   4bf48:	stmiblt	r0!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
   4bf4c:	vst2.8	{d9-d10}, [r0], r4
   4bf50:			; <UNDEFINED> instruction: 0xf5a04070
   4bf54:	blx	fec5c15c <ASN1_generate_nconf@plt+0xfec41bbc>
   4bf58:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   4bf5c:	blmi	29e78c <ASN1_generate_nconf@plt+0x2841ec>
   4bf60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4bf64:	blls	625fd4 <ASN1_generate_nconf@plt+0x60ba34>
   4bf68:			; <UNDEFINED> instruction: 0xf04f405a
   4bf6c:	mrsle	r0, SP_abt
   4bf70:			; <UNDEFINED> instruction: 0xf85db019
   4bf74:			; <UNDEFINED> instruction: 0xf04ffb04
   4bf78:			; <UNDEFINED> instruction: 0xe7ef30ff
   4bf7c:	stm	r0, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4bf80:	ldrdeq	r2, [r3], -sl
   4bf84:	andeq	r1, r0, r0, ror r5
   4bf88:	andeq	r2, r3, ip, lsr #21
   4bf8c:	bmi	15eba0 <ASN1_generate_nconf@plt+0x144600>
   4bf90:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   4bf94:			; <UNDEFINED> instruction: 0xf7ca6818
   4bf98:	svclt	0x0000bcad
   4bf9c:	andeq	r2, r3, ip, ror sl
   4bfa0:	andeq	r1, r0, r4, lsl #11
   4bfa4:	bmi	15ebb8 <ASN1_generate_nconf@plt+0x144618>
   4bfa8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   4bfac:			; <UNDEFINED> instruction: 0xf7ca6818
   4bfb0:	svclt	0x0000bca1
   4bfb4:	andeq	r2, r3, r4, ror #20
   4bfb8:	muleq	r0, ip, r5
   4bfbc:	addlt	fp, r2, r0, lsl r5
   4bfc0:	tstls	r1, r4, lsl #12
   4bfc4:			; <UNDEFINED> instruction: 0xffe2f7ff
   4bfc8:	strtmi	r9, [r1], -r1, lsl #20
   4bfcc:	pop	{r1, ip, sp, pc}
   4bfd0:			; <UNDEFINED> instruction: 0xf7cb4010
   4bfd4:	svclt	0x0000be3f
   4bfd8:	addlt	fp, r2, r0, lsl r5
   4bfdc:	tstls	r1, r4, lsl #12
   4bfe0:			; <UNDEFINED> instruction: 0xffe0f7ff
   4bfe4:	strtmi	r9, [r1], -r1, lsl #20
   4bfe8:	pop	{r1, ip, sp, pc}
   4bfec:			; <UNDEFINED> instruction: 0xf7cb4010
   4bff0:	svclt	0x0000be4b
   4bff4:			; <UNDEFINED> instruction: 0xf4104b05
   4bff8:	bmi	19c400 <ASN1_generate_nconf@plt+0x181e60>
   4bffc:	svclt	0x0018447b
   4c000:	ldmpl	fp, {r4, r8, sp}
   4c004:			; <UNDEFINED> instruction: 0xf7cc6818
   4c008:	svclt	0x0000bf8f
   4c00c:	andeq	r2, r3, r0, lsl sl
   4c010:	andeq	r1, r0, r4, lsl #11
   4c014:	mvnsmi	lr, sp, lsr #18
   4c018:	ldclmi	6, cr4, [sl], #-52	; 0xffffffcc
   4c01c:	cfstr32vs	mvfx15, [r2, #692]	; 0x2b4
   4c020:	andcs	r4, r5, #123904	; 0x1e400
   4c024:	ldmdbmi	r9!, {r2, r3, r4, r5, r6, sl, lr}^
   4c028:	cdpmi	6, 7, cr4, cr9, cr7, {0}
   4c02c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   4c030:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   4c034:	strcc	pc, [ip], #-2253	; 0xfffff733
   4c038:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4c03c:	svc	0x0088f7cd
   4c040:	rsbsle	r2, r4, r0, lsl #16
   4c044:	andcs	r4, r4, #1884160	; 0x1cc000
   4c048:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   4c04c:	svc	0x0080f7cd
   4c050:	subsle	r2, sp, r0, lsl #16
   4c054:	ldmdbmi	r0!, {r0, r2, r5, r8, r9, fp, ip, sp, pc}^
   4c058:	ldrtmi	r2, [r8], -r5, lsl #4
   4c05c:			; <UNDEFINED> instruction: 0xf7cd4479
   4c060:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   4c064:	addshi	pc, sl, r0
   4c068:	blcs	19ea15c <ASN1_generate_nconf@plt+0x19cfbbc>
   4c06c:	ldmdavc	fp!, {r3, r5, r6, r8, ip, lr, pc}^
   4c070:	cmnle	r5, r4, ror #22
   4c074:	ldmdbcc	sl!, {r0, r3, r4, r5, r7, fp, ip, sp, lr}
   4c078:	strcc	sp, [r3, -r2, ror #2]
   4c07c:	tstls	r1, sl, lsl #4
   4c080:			; <UNDEFINED> instruction: 0xf7cc4638
   4c084:	stmdbls	r1, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
   4c088:	ble	1cd6090 <ASN1_generate_nconf@plt+0x1cbbaf0>
   4c08c:	ldrtmi	r4, [sl], -r3, ror #22
   4c090:	strcs	r4, [r0], #-2403	; 0xfffff69d
   4c094:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   4c098:			; <UNDEFINED> instruction: 0xf7ca6818
   4c09c:	eor	lr, r7, r0, asr #23
   4c0a0:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
   4c0a4:			; <UNDEFINED> instruction: 0x2c00695c
   4c0a8:	svcge	0x0003d0d5
   4c0ac:	vst1.8	{d20-d22}, [pc :128], r0
   4c0b0:	ldrtmi	r6, [r9], -r0, lsl #5
   4c0b4:	stcl	7, cr15, [r8, #-812]	; 0xfffffcd4
   4c0b8:	strmi	r2, [r4], -r1, lsl #26
   4c0bc:	ldclmi	0, cr13, [sl, #-24]	; 0xffffffe8
   4c0c0:	stmdbvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   4c0c4:	stmda	r6!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4c0c8:	cmnvs	fp, r0, lsl #6
   4c0cc:			; <UNDEFINED> instruction: 0xf3402c00
   4c0d0:	smlabbcs	sl, r4, r0, r8
   4c0d4:			; <UNDEFINED> instruction: 0xf7cb4638
   4c0d8:			; <UNDEFINED> instruction: 0xb108e8bc
   4c0dc:	andvc	r2, r3, r0, lsl #6
   4c0e0:			; <UNDEFINED> instruction: 0x46384952
   4c0e4:	sbcne	pc, r1, #64, 4
   4c0e8:			; <UNDEFINED> instruction: 0xf7cb4479
   4c0ec:	strmi	lr, [r4], -r2, lsr #25
   4c0f0:	blmi	119ea34 <ASN1_generate_nconf@plt+0x1184494>
   4c0f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4c0f8:			; <UNDEFINED> instruction: 0xf8dd681a
   4c0fc:	subsmi	r3, sl, ip, lsl #8
   4c100:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4c104:			; <UNDEFINED> instruction: 0x4620d17c
   4c108:	cfstr32vs	mvfx15, [r2, #52]	; 0x34
   4c10c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4c110:	ldrtmi	r3, [r8], -r4, lsl #14
   4c114:	ldmda	ip!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c118:	stmdacs	r0, {r2, r9, sl, lr}
   4c11c:	stmdbmi	r5, {r2, r4, r6, ip, lr, pc}^
   4c120:	addne	pc, r9, #64, 4
   4c124:			; <UNDEFINED> instruction: 0xf7cb4479
   4c128:	strmi	lr, [r4], -r4, lsl #25
   4c12c:	stmdbmi	r2, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   4c130:			; <UNDEFINED> instruction: 0xf44f1d78
   4c134:	ldrbtmi	r7, [r9], #-705	; 0xfffffd3f
   4c138:	ldcl	7, cr15, [sl], #-812	; 0xfffffcd4
   4c13c:	ldrb	r4, [r7, r4, lsl #12]
   4c140:			; <UNDEFINED> instruction: 0x4638493e
   4c144:			; <UNDEFINED> instruction: 0xf7ce4479
   4c148:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
   4c14c:	vrhadd.s8	<illegal reg q14.5>, q4, q7
   4c150:			; <UNDEFINED> instruction: 0xf7ff0001
   4c154:	blmi	f0be98 <ASN1_generate_nconf@plt+0xef18f8>
   4c158:			; <UNDEFINED> instruction: 0x4604447b
   4c15c:	stmdacs	r0, {r3, r4, r6, r8, sp, lr}
   4c160:	blmi	c007f4 <ASN1_generate_nconf@plt+0xbe6254>
   4c164:	ldmpl	r3!, {r0, r1, r2, r4, r5, r8, fp, lr}^
   4c168:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4c16c:	bl	160a09c <ASN1_generate_nconf@plt+0x15efafc>
   4c170:			; <UNDEFINED> instruction: 0xf7cde7be
   4c174:			; <UNDEFINED> instruction: 0xf8dfef12
   4c178:	ldrbtmi	r8, [r8], #208	; 0xd0
   4c17c:	andseq	pc, r4, r8, asr #17
   4c180:	addle	r2, r3, r0, lsl #16
   4c184:	stmib	r8, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c188:	cdp	7, 12, cr15, cr12, cr11, {6}
   4c18c:			; <UNDEFINED> instruction: 0x1014f8d8
   4c190:	b	fe90a0c4 <ASN1_generate_nconf@plt+0xfe8efb24>
   4c194:			; <UNDEFINED> instruction: 0xf8c84604
   4c198:	usada8	r6, r4, r0, r0
   4c19c:	strcc	r4, [r5, -fp, lsr #18]
   4c1a0:			; <UNDEFINED> instruction: 0x46384479
   4c1a4:	stc	7, cr15, [ip, #-812]	; 0xfffffcd4
   4c1a8:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
   4c1ac:	cmpvs	r8, r4, lsl #12
   4c1b0:			; <UNDEFINED> instruction: 0xf47f2800
   4c1b4:	blmi	6b7fa4 <ASN1_generate_nconf@plt+0x69da04>
   4c1b8:	stmdbmi	r6!, {r1, r3, r4, r5, r9, sl, lr}
   4c1bc:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   4c1c0:			; <UNDEFINED> instruction: 0xf7ca6818
   4c1c4:	ldr	lr, [r3, ip, lsr #22]
   4c1c8:			; <UNDEFINED> instruction: 0x463a4b14
   4c1cc:	ldmpl	r3!, {r1, r5, r8, fp, lr}^
   4c1d0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4c1d4:	bl	90a104 <ASN1_generate_nconf@plt+0x8efb64>
   4c1d8:	blmi	486008 <ASN1_generate_nconf@plt+0x46ba68>
   4c1dc:	ldmdbmi	pc, {sl, sp}	; <UNPREDICTABLE>
   4c1e0:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   4c1e4:			; <UNDEFINED> instruction: 0xf7ca6818
   4c1e8:	usada8	r1, sl, fp, lr
   4c1ec:	ldrtmi	r4, [sl], -fp, lsl #22
   4c1f0:	strcs	r4, [r0], #-2331	; 0xfffff6e5
   4c1f4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   4c1f8:			; <UNDEFINED> instruction: 0xf7ca6818
   4c1fc:			; <UNDEFINED> instruction: 0xe777eb10
   4c200:	svc	0x003ef7cc
   4c204:	andeq	r2, r3, r8, ror #19
   4c208:	andeq	r1, r0, r0, ror r5
   4c20c:	muleq	r1, r2, r3
   4c210:	ldrdeq	r2, [r3], -ip
   4c214:	andeq	sl, r1, lr, ror r3
   4c218:	muleq	r1, r8, r3
   4c21c:	andeq	r1, r0, r0, lsr #11
   4c220:	andeq	sl, r1, sl, ror r3
   4c224:	andeq	fp, r3, r2, lsl r7
   4c228:	strdeq	fp, [r3], -r4
   4c22c:	andeq	r9, r1, r0, lsl #25
   4c230:	andeq	r2, r3, r8, lsl r9
   4c234:	andeq	r9, r1, r4, asr #24
   4c238:	andeq	r9, r1, r2, lsr ip
   4c23c:	andeq	sp, r0, r8, asr #30
   4c240:	andeq	fp, r3, ip, asr r6
   4c244:	andeq	sl, r1, ip, asr #5
   4c248:	andeq	fp, r3, sl, lsr r6
   4c24c:	andeq	r7, r0, r0, ror r7
   4c250:	andeq	fp, r3, sl, lsl #12
   4c254:	andeq	sl, r1, lr, lsr r2
   4c258:	andeq	sl, r1, r0, lsl #4
   4c25c:	andeq	sl, r1, lr, lsl #5
   4c260:	andeq	sl, r1, sl, asr r2
   4c264:	svclt	0x00182800
   4c268:	ldrblt	r2, [r8, #2304]!	; 0x900
   4c26c:			; <UNDEFINED> instruction: 0x461e4617
   4c270:	strmi	r4, [sp], -r4, lsl #12
   4c274:			; <UNDEFINED> instruction: 0xf7cdd015
   4c278:	blx	fec88208 <ASN1_generate_nconf@plt+0xfec6dc68>
   4c27c:	strmi	pc, [r3], -r0, lsl #3
   4c280:	ldrmi	r4, [ip], -r0, lsr #12
   4c284:			; <UNDEFINED> instruction: 0xf7ff0949
   4c288:	eorsvs	pc, r8, r5, asr #29
   4c28c:	stmdblt	r4!, {r3, r5, r6, r7, r8, ip, sp, pc}^
   4c290:	strtmi	r2, [r8], -r2, lsl #2
   4c294:	mrc2	7, 5, pc, cr14, cr15, {7}
   4c298:	stmdacc	r0, {r4, r5, sp, lr}
   4c29c:	andcs	fp, r1, r8, lsl pc
   4c2a0:	stmdblt	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   4c2a4:	mlasvs	r8, sl, r1, fp
   4c2a8:	tstcs	r0, r1, asr #2
   4c2ac:	strdcs	lr, [r0, -r1]
   4c2b0:	mrc2	7, 5, pc, cr0, cr15, {7}
   4c2b4:	cmplt	r0, r8, lsr r0
   4c2b8:	mvnsle	r2, r0, lsl #26
   4c2bc:	cdpcs	0, 0, cr2, cr0, cr1, {0}
   4c2c0:	movwcs	sp, #238	; 0xee
   4c2c4:	eorsvs	r2, r3, r1
   4c2c8:	strdcs	fp, [r0], -r8
   4c2cc:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   4c2d0:	ldrb	sp, [r3, fp, ror #3]!
   4c2d4:			; <UNDEFINED> instruction: 0xf4104b16
   4c2d8:	bmi	5dc6e0 <ASN1_generate_nconf@plt+0x5c2140>
   4c2dc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   4c2e0:	andsle	r6, sp, fp, lsl r8
   4c2e4:			; <UNDEFINED> instruction: 0x4618b570
   4c2e8:			; <UNDEFINED> instruction: 0xf7cc2110
   4c2ec:	strmi	lr, [r4], -r0, lsr #28
   4c2f0:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   4c2f4:	svc	0x004cf7ca
   4c2f8:	cmnlt	r8, r5, lsl #12
   4c2fc:	ldrbtmi	r4, [lr], #-3599	; 0xfffff1f1
   4c300:			; <UNDEFINED> instruction: 0xb18069b0
   4c304:	cdp	7, 0, cr15, cr14, cr11, {6}
   4c308:			; <UNDEFINED> instruction: 0xf7cb4621
   4c30c:	strtmi	lr, [fp], -r6, ror #19
   4c310:	vst1.8	{d18-d21}, [pc], r0
   4c314:	strmi	r4, [r4], -r0, lsl #2
   4c318:	ldc	7, cr15, [sl, #-820]	; 0xfffffccc
   4c31c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   4c320:			; <UNDEFINED> instruction: 0xf7cc4618
   4c324:			; <UNDEFINED> instruction: 0xf001be01
   4c328:	lsrsvs	pc, r3, #19	; <UNPREDICTABLE>
   4c32c:	svclt	0x0000e7ea
   4c330:	andeq	r2, r3, r0, lsr r7
   4c334:	muleq	r0, ip, r5
   4c338:	andeq	sl, r1, r2, lsr #3
   4c33c:			; <UNDEFINED> instruction: 0x0003b4b6
   4c340:	mvnsmi	lr, sp, lsr #18
   4c344:			; <UNDEFINED> instruction: 0xf8dfb084
   4c348:	strmi	r8, [lr], -ip, asr #2
   4c34c:	ldrmi	r9, [pc], -r3, lsl #4
   4c350:			; <UNDEFINED> instruction: 0xb32844f8
   4c354:	strmi	r7, [r4], -r3, lsl #16
   4c358:	andsle	r2, lr, sp, lsr #22
   4c35c:	msreq	SPSR_c, r6, lsr #3
   4c360:	blcs	5f8e94 <ASN1_generate_nconf@plt+0x5de8f4>
   4c364:	tstcs	r1, r2, ror #16
   4c368:	smlalbteq	pc, r2, r0, r2	; <UNPREDICTABLE>
   4c36c:	bicmi	r4, r9, #217	; 0xd9
   4c370:	tsteq	r1, r1, lsl r0	; <UNPREDICTABLE>
   4c374:	mrccs	1, 3, sp, cr2, cr10, {2}
   4c378:	cdpcs	0, 7, cr13, cr7, cr15, {2}
   4c37c:	cdpcs	0, 6, cr13, cr1, cr7, {2}
   4c380:			; <UNDEFINED> instruction: 0x4620d03f
   4c384:	ldc	7, cr15, [ip], {203}	; 0xcb
   4c388:	svccs	0x00004605
   4c38c:	stmdacs	r0, {r0, r1, r4, r5, r8, ip, lr, pc}
   4c390:			; <UNDEFINED> instruction: 0x4628d054
   4c394:	pop	{r2, ip, sp, pc}
   4c398:	stmdavc	r3, {r4, r5, r6, r7, r8, pc}^
   4c39c:	bicsle	r2, sp, r0, lsl #22
   4c3a0:	stmdals	r3, {r1, r4, r5, r6, r9, sl, fp, sp}
   4c3a4:			; <UNDEFINED> instruction: 0xf7ffd022
   4c3a8:			; <UNDEFINED> instruction: 0x4605ff95
   4c3ac:	vstrcs	d11, [r0, #-124]	; 0xffffff84
   4c3b0:	blmi	ec0b74 <ASN1_generate_nconf@plt+0xea65d4>
   4c3b4:			; <UNDEFINED> instruction: 0xf8582e72
   4c3b8:	stmdavs	ip!, {r0, r1, ip, lr}
   4c3bc:	bmi	e40490 <ASN1_generate_nconf@plt+0xe25ef0>
   4c3c0:	andls	r4, r3, #2046820352	; 0x7a000000
   4c3c4:	svc	0x0078f7cd
   4c3c8:			; <UNDEFINED> instruction: 0xf7ca6800
   4c3cc:	ldmdbmi	r4!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
   4c3d0:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   4c3d4:	strtmi	r4, [r0], -r3, lsl #12
   4c3d8:	b	88a308 <ASN1_generate_nconf@plt+0x86fd68>
   4c3dc:	strcs	r6, [r0, #-2088]	; 0xfffff7d8
   4c3e0:	stmda	r8, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4c3e4:	andlt	r4, r4, r8, lsr #12
   4c3e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4c3ec:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   4c3f0:	svccs	0x00004605
   4c3f4:			; <UNDEFINED> instruction: 0xf7cad0db
   4c3f8:			; <UNDEFINED> instruction: 0x4628ee3c
   4c3fc:	pop	{r2, ip, sp, pc}
   4c400:	blls	12cbc8 <ASN1_generate_nconf@plt+0x112628>
   4c404:	ldrle	r0, [r9, #-1049]!	; 0xfffffbe7
   4c408:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
   4c40c:	blls	1462f8 <ASN1_generate_nconf@plt+0x12bd58>
   4c410:	ldrle	r0, [r0, #-1051]!	; 0xfffffbe5
   4c414:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   4c418:	blls	1462ec <ASN1_generate_nconf@plt+0x12bd4c>
   4c41c:	strle	r0, [r7, #-1050]!	; 0xfffffbe6
   4c420:	ldrbtmi	r4, [r9], #-2338	; 0xfffff6de
   4c424:	bmi	9062e0 <ASN1_generate_nconf@plt+0x8ebd40>
   4c428:			; <UNDEFINED> instruction: 0xe7ca447a
   4c42c:			; <UNDEFINED> instruction: 0xf6404921
   4c430:	stmdami	r1!, {r0, r1, r3, r4, r5, r6, r7, r9, ip}
   4c434:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   4c438:	ldmib	r6, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c43c:	vmovcs.s8	r4, d2[4]
   4c440:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4c444:	eorle	r6, r2, pc, lsr #16
   4c448:	andsle	r2, sp, r7, ror lr
   4c44c:	andsle	r2, r8, r1, ror #28
   4c450:	ldrbtmi	r4, [lr], #-3610	; 0xfffff1e6
   4c454:	svc	0x0030f7cd
   4c458:			; <UNDEFINED> instruction: 0xf7ca6800
   4c45c:	ldmdbmi	r8, {r1, r5, r9, fp, sp, lr, pc}
   4c460:			; <UNDEFINED> instruction: 0x46224633
   4c464:	andls	r4, r0, r9, ror r4
   4c468:			; <UNDEFINED> instruction: 0xf7ca4638
   4c46c:	sbfx	lr, r8, #19, #22
   4c470:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   4c474:	ldmdbmi	r4, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   4c478:			; <UNDEFINED> instruction: 0xe7824479
   4c47c:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
   4c480:	mrcmi	7, 0, lr, cr3, cr15, {3}
   4c484:			; <UNDEFINED> instruction: 0xe7e5447e
   4c488:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
   4c48c:	cdpmi	7, 1, cr14, cr2, cr2, {7}
   4c490:			; <UNDEFINED> instruction: 0xe7df447e
   4c494:			; <UNDEFINED> instruction: 0x000326bc
   4c498:	andeq	r1, r0, r0, lsr #11
   4c49c:	andeq	sl, r1, r8, ror #1
   4c4a0:	andeq	sl, r1, r6, lsl r1
   4c4a4:	andeq	r6, r1, lr, asr r1
   4c4a8:			; <UNDEFINED> instruction: 0x00006cb6
   4c4ac:	andeq	r7, r0, lr, ror #9
   4c4b0:	andeq	sp, r0, r4, ror #24
   4c4b4:	andeq	r9, r1, r4, lsr r9
   4c4b8:	andeq	sl, r1, r6, asr #1
   4c4bc:	andeq	sl, r1, r6, rrx
   4c4c0:	ldrdeq	sl, [r1], -r4
   4c4c4:	strdeq	r7, [r0], -r6
   4c4c8:	andeq	sl, r1, ip, lsr r0
   4c4cc:	andeq	sl, r1, r2, lsr r0
   4c4d0:	andeq	sl, r1, r8, asr r0
   4c4d4:	andeq	sl, r1, r2, asr #32
   4c4d8:	andeq	sl, r1, r4, asr #32
   4c4dc:			; <UNDEFINED> instruction: 0xf4104b05
   4c4e0:	bmi	19c8e8 <ASN1_generate_nconf@plt+0x182348>
   4c4e4:	svclt	0x0018447b
   4c4e8:	ldmpl	fp, {r4, r8, sp}
   4c4ec:			; <UNDEFINED> instruction: 0xf7cc6818
   4c4f0:	svclt	0x0000bd1b
   4c4f4:	andeq	r2, r3, r8, lsr #10
   4c4f8:	andeq	r1, r0, r0, asr #11
   4c4fc:	cfstr32mi	mvfx11, [r4], {16}
   4c500:	stmibvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   4c504:	b	fef0a43c <ASN1_generate_nconf@plt+0xfeeefe9c>
   4c508:			; <UNDEFINED> instruction: 0x61a32300
   4c50c:	svclt	0x0000bd10
   4c510:			; <UNDEFINED> instruction: 0x0003b2b4
   4c514:			; <UNDEFINED> instruction: 0xf7ca2100
   4c518:	svclt	0x0000bbbb
   4c51c:	str	r2, [pc, -r0, lsl #6]
   4c520:	vqrshl.s8	d27, d24, d8
   4c524:	cmncs	r2, r1, lsl #4
   4c528:			; <UNDEFINED> instruction: 0xf7ff4605
   4c52c:			; <UNDEFINED> instruction: 0x4604fff7
   4c530:			; <UNDEFINED> instruction: 0x4629b138
   4c534:			; <UNDEFINED> instruction: 0xf872f7fe
   4c538:	strtmi	r4, [r0], -r3, lsl #12
   4c53c:			; <UNDEFINED> instruction: 0xf7cd461c
   4c540:	strtmi	lr, [r0], -lr, lsr #24
   4c544:	svclt	0x0000bd38
   4c548:			; <UNDEFINED> instruction: 0x4617b5f0
   4c54c:	addlt	r4, r5, r8, lsr sl
   4c550:	stmdbcs	sp, {r3, r4, r5, r8, r9, fp, lr}
   4c554:	mrcmi	4, 1, r4, cr8, cr10, {3}
   4c558:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   4c55c:	andeq	pc, r0, #79	; 0x4f
   4c560:	movwls	r6, #14363	; 0x381b
   4c564:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4c568:	subsle	r9, sl, r2, lsl #4
   4c56c:	stmdacs	r0, {r2, r3, r9, sl, lr}
   4c570:			; <UNDEFINED> instruction: 0x460ad03e
   4c574:			; <UNDEFINED> instruction: 0xf7ff2172
   4c578:			; <UNDEFINED> instruction: 0x4605ffd1
   4c57c:	stccs	3, cr11, [r4], {85}	; 0x55
   4c580:	vhadd.s8	<illegal reg q14.5>, q4, <illegal reg q4.5>
   4c584:	addsmi	r0, ip, #335544320	; 0x14000000
   4c588:	stccs	0, cr13, [r6], {60}	; 0x3c
   4c58c:	movwcs	sp, #282	; 0x11a
   4c590:	ldrtmi	sl, [r9], -r2, lsl #16
   4c594:	ldrmi	r9, [sl], -r1
   4c598:	movwls	r4, #1576	; 0x628
   4c59c:			; <UNDEFINED> instruction: 0xff2cf7fd
   4c5a0:	bicslt	r9, r0, r2, lsl #16
   4c5a4:			; <UNDEFINED> instruction: 0xf7cd4628
   4c5a8:	stmdals	r2, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   4c5ac:	blmi	89ee40 <ASN1_generate_nconf@plt+0x8848a0>
   4c5b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4c5b4:	blls	126624 <ASN1_generate_nconf@plt+0x10c084>
   4c5b8:			; <UNDEFINED> instruction: 0xf04f405a
   4c5bc:	teqle	r5, r0, lsl #6
   4c5c0:	ldcllt	0, cr11, [r0, #20]!
   4c5c4:			; <UNDEFINED> instruction: 0x463a4b1e
   4c5c8:	ldmpl	r3!, {r1, r2, r3, r4, r8, fp, lr}^
   4c5cc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4c5d0:	stmdb	r4!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c5d4:	stmdacs	r0, {r1, fp, ip, pc}
   4c5d8:	blmi	6c0d70 <ASN1_generate_nconf@plt+0x6a67d0>
   4c5dc:	ldmpl	r4!, {r1, r3, r4, r8, fp, lr}^
   4c5e0:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   4c5e4:	ldmdb	sl, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c5e8:			; <UNDEFINED> instruction: 0xf7cd6820
   4c5ec:	ldrb	lr, [r9, r4, asr #30]
   4c5f0:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
   4c5f4:			; <UNDEFINED> instruction: 0xf7ff6818
   4c5f8:	strtmi	pc, [r0], -sp, lsl #31
   4c5fc:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   4c600:	ldr	r4, [fp, r5, lsl #12]!
   4c604:	movwcs	r4, #2578	; 0xa12
   4c608:			; <UNDEFINED> instruction: 0x46284619
   4c60c:			; <UNDEFINED> instruction: 0xf7cc58b2
   4c610:	andls	lr, r2, lr, lsl #24
   4c614:	smlabtcs	r0, r5, r7, lr
   4c618:			; <UNDEFINED> instruction: 0xf7cc4628
   4c61c:	andls	lr, r2, r2, lsl #26
   4c620:	stmdbge	r2, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   4c624:	stc2	7, cr15, [lr, #-1012]!	; 0xfffffc0c
   4c628:	ldr	r9, [pc, r2, lsl #16]!
   4c62c:	stc	7, cr15, [r8, #-816]!	; 0xfffffcd0
   4c630:			; <UNDEFINED> instruction: 0x000324b8
   4c634:	andeq	r1, r0, r0, ror r5
   4c638:			; <UNDEFINED> instruction: 0x000324b2
   4c63c:	andeq	r2, r3, ip, asr r4
   4c640:	andeq	r1, r0, r0, lsr #11
   4c644:	andeq	r9, r1, r8, lsl #31
   4c648:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   4c64c:	andeq	r1, r0, r4, lsl #11
   4c650:	andeq	r1, r0, ip, lsr #11
   4c654:	stmdbcs	sp, {r1, r3, r5, r9, fp, lr}
   4c658:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   4c65c:	strdlt	fp, [r3], r0
   4c660:			; <UNDEFINED> instruction: 0xf04f58d3
   4c664:	svcmi	0x00280600
   4c668:	movwls	r6, #6171	; 0x181b
   4c66c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4c670:	ldrbtmi	r9, [pc], #-1536	; 4c678 <ASN1_generate_nconf@plt+0x320d8>
   4c674:	strmi	sp, [sl], -fp, lsr #32
   4c678:	cmncs	r2, ip, lsl #12
   4c67c:			; <UNDEFINED> instruction: 0xff4ef7ff
   4c680:	cmnlt	r0, r5, lsl #12
   4c684:	eorle	r2, r8, r4, lsl #24
   4c688:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   4c68c:			; <UNDEFINED> instruction: 0xd116429c
   4c690:			; <UNDEFINED> instruction: 0x46324633
   4c694:			; <UNDEFINED> instruction: 0xf7ca4631
   4c698:	strdls	lr, [r0], -r6
   4c69c:			; <UNDEFINED> instruction: 0x4628b318
   4c6a0:	bl	1f8a5dc <ASN1_generate_nconf@plt+0x1f7003c>
   4c6a4:	bmi	6b26ac <ASN1_generate_nconf@plt+0x69810c>
   4c6a8:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   4c6ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4c6b0:	subsmi	r9, sl, r1, lsl #22
   4c6b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4c6b8:	andlt	sp, r3, r0, lsr #2
   4c6bc:	blmi	57be84 <ASN1_generate_nconf@plt+0x5618e4>
   4c6c0:	ldmpl	fp!, {r2, r4, r8, fp, lr}^
   4c6c4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4c6c8:	stmia	r8!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c6cc:	ldrtmi	lr, [r1], -r7, ror #15
   4c6d0:			; <UNDEFINED> instruction: 0xf7fd466a
   4c6d4:	stmdals	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   4c6d8:	ldrtmi	lr, [r1], -r5, ror #15
   4c6dc:	stc	7, cr15, [sl], #-820	; 0xfffffccc
   4c6e0:	stmdacs	r0, {ip, pc}
   4c6e4:	blmi	300e58 <ASN1_generate_nconf@plt+0x2e68b8>
   4c6e8:	ldmpl	ip!, {r0, r1, r3, r8, fp, lr}^
   4c6ec:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   4c6f0:	ldm	r4, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c6f4:			; <UNDEFINED> instruction: 0xf7cd6820
   4c6f8:			; <UNDEFINED> instruction: 0xe7d0eebe
   4c6fc:	stcl	7, cr15, [r0], {204}	; 0xcc
   4c700:			; <UNDEFINED> instruction: 0x000323b2
   4c704:	andeq	r1, r0, r0, ror r5
   4c708:	muleq	r3, sl, r3
   4c70c:	andeq	r2, r3, r2, ror #6
   4c710:	andeq	r1, r0, r0, lsr #11
   4c714:	ldrdeq	r9, [r1], -r0
   4c718:	andeq	r8, r0, ip, lsr #30
   4c71c:	blmi	bdefd8 <ASN1_generate_nconf@plt+0xbc4a38>
   4c720:	push	{r1, r3, r4, r5, r6, sl, lr}
   4c724:			; <UNDEFINED> instruction: 0x460747f0
   4c728:	ldrdlt	r5, [r2], r3
   4c72c:			; <UNDEFINED> instruction: 0xf8df4638
   4c730:	ldmdavs	fp, {r2, r3, r5, r7, ip, pc}
   4c734:			; <UNDEFINED> instruction: 0xf04f9301
   4c738:			; <UNDEFINED> instruction: 0xf7cd0300
   4c73c:	strcs	lr, [r0, #-2930]	; 0xfffff48e
   4c740:			; <UNDEFINED> instruction: 0x46e844f9
   4c744:	ble	d5d160 <ASN1_generate_nconf@plt+0xd42bc0>
   4c748:	ldrtmi	r4, [r8], -r9, lsr #12
   4c74c:	stmda	r2, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c750:	movtlt	r6, #14339	; 0x3803
   4c754:	bllt	d667cc <ASN1_generate_nconf@plt+0xd4c22c>
   4c758:	ldrdge	pc, [r4], -r3
   4c75c:	strcc	lr, [r1], #-0
   4c760:			; <UNDEFINED> instruction: 0xf7cd4650
   4c764:	addmi	lr, r4, #96256	; 0x17800
   4c768:			; <UNDEFINED> instruction: 0x4621da1d
   4c76c:			; <UNDEFINED> instruction: 0xf7c94650
   4c770:			; <UNDEFINED> instruction: 0x4641eff2
   4c774:	ldmdb	lr, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4c778:	blcs	1f3380 <ASN1_generate_nconf@plt+0x1d8de0>
   4c77c:	mvnle	r4, r6, lsl #12
   4c780:	cdp	7, 12, cr15, cr6, cr13, {6}
   4c784:	stclle	8, cr2, [sl, #24]!
   4c788:			; <UNDEFINED> instruction: 0xf7cb4630
   4c78c:	andcs	lr, r7, #1540096	; 0x178000
   4c790:	strmi	r4, [r6], -r9, asr #12
   4c794:	bl	ff78a6d0 <ASN1_generate_nconf@plt+0xff770130>
   4c798:	mvnle	r2, r0, lsl #16
   4c79c:	tstcs	sp, r0, lsr r6
   4c7a0:			; <UNDEFINED> instruction: 0xff58f7ff
   4c7a4:	ldrtmi	lr, [r8], -r6
   4c7a8:			; <UNDEFINED> instruction: 0xf7cd3501
   4c7ac:	addmi	lr, r5, #59392	; 0xe800
   4c7b0:	andcs	sp, r0, sl, asr #23
   4c7b4:	blmi	25efe4 <ASN1_generate_nconf@plt+0x244a44>
   4c7b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4c7bc:	blls	a682c <ASN1_generate_nconf@plt+0x8c28c>
   4c7c0:			; <UNDEFINED> instruction: 0xf04f405a
   4c7c4:	mrsle	r0, LR_svc
   4c7c8:	pop	{r1, ip, sp, pc}
   4c7cc:			; <UNDEFINED> instruction: 0xf7cc87f0
   4c7d0:	svclt	0x0000ec58
   4c7d4:	andeq	r2, r3, ip, ror #5
   4c7d8:	andeq	r1, r0, r0, ror r5
   4c7dc:	andeq	r9, r1, r0, lsl #29
   4c7e0:	andeq	r2, r3, r4, asr r2
   4c7e4:	mvnsmi	lr, sp, lsr #18
   4c7e8:			; <UNDEFINED> instruction: 0xf7cb4605
   4c7ec:			; <UNDEFINED> instruction: 0x4e1ce99a
   4c7f0:			; <UNDEFINED> instruction: 0x4604447e
   4c7f4:			; <UNDEFINED> instruction: 0x4628b358
   4c7f8:	b	150a728 <ASN1_generate_nconf@plt+0x14f0188>
   4c7fc:	cmncs	r7, r0, lsl #6
   4c800:	pkhbtmi	r4, r0, sl, lsl #12
   4c804:	b	1d0a740 <ASN1_generate_nconf@plt+0x1cf01a0>
   4c808:			; <UNDEFINED> instruction: 0xf7ff4607
   4c80c:	blmi	5cc630 <ASN1_generate_nconf@plt+0x5b2090>
   4c810:	ldrtmi	r4, [r8], -r5, lsl #12
   4c814:			; <UNDEFINED> instruction: 0x463958f7
   4c818:	b	88a754 <ASN1_generate_nconf@plt+0x8701b4>
   4c81c:			; <UNDEFINED> instruction: 0x4629b1d5
   4c820:			; <UNDEFINED> instruction: 0xf7cc4620
   4c824:	movwcs	lr, #3364	; 0xd24
   4c828:	cmpcc	r9, r0, asr #4	; <UNPREDICTABLE>
   4c82c:			; <UNDEFINED> instruction: 0x4640461a
   4c830:	b	178a76c <ASN1_generate_nconf@plt+0x17701cc>
   4c834:			; <UNDEFINED> instruction: 0xf7ff4606
   4c838:	shsub16mi	pc, r9, r1	; <UNPREDICTABLE>
   4c83c:	ldrtmi	r4, [r0], -r5, lsl #12
   4c840:	b	38a77c <ASN1_generate_nconf@plt+0x3701dc>
   4c844:			; <UNDEFINED> instruction: 0x4629b11d
   4c848:			; <UNDEFINED> instruction: 0xf7cc4620
   4c84c:			; <UNDEFINED> instruction: 0x4620ed10
   4c850:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4c854:	strtmi	r4, [ip], -r0, lsr #12
   4c858:	b	f8a794 <ASN1_generate_nconf@plt+0xf701f4>
   4c85c:	svclt	0x0000e7f7
   4c860:	andeq	r2, r3, ip, lsl r2
   4c864:	andeq	r1, r0, ip, ror r5
   4c868:	mvnsmi	lr, sp, lsr #18
   4c86c:	cdpmi	6, 6, cr4, cr1, cr13, {0}
   4c870:	stmdbmi	r1!, {r1, r2, r7, ip, sp, pc}^
   4c874:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   4c878:	stmdavc	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   4c87c:	mrcmi	8, 2, r5, cr15, cr1, {3}
   4c880:	tstls	r5, r9, lsl #16
   4c884:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4c888:	ldrbtmi	r9, [lr], #-771	; 0xfffffcfd
   4c88c:	andls	r2, r4, r0, lsl #6
   4c890:	cmnlt	r8, #134217728	; 0x8000000
   4c894:	suble	r2, lr, r8, lsl #26
   4c898:	cmncs	r2, sl, lsr #12
   4c89c:	mrc2	7, 1, pc, cr14, cr15, {7}
   4c8a0:	stccs	6, cr4, [r0], {4}
   4c8a4:	stccs	0, cr13, [r4, #-204]	; 0xffffff34
   4c8a8:	vhadd.s8	<illegal reg q14.5>, q4, <illegal reg q9.5>
   4c8ac:	addsmi	r0, sp, #335544320	; 0x14000000
   4c8b0:	stccs	0, cr13, [r6, #-404]	; 0xfffffe6c
   4c8b4:	stccs	0, cr13, [fp, #-432]	; 0xfffffe50
   4c8b8:	stccs	0, cr13, [ip, #-472]	; 0xfffffe28
   4c8bc:	blmi	1480e08 <ASN1_generate_nconf@plt+0x1466868>
   4c8c0:	strtmi	sl, [r0], -r3, lsl #20
   4c8c4:			; <UNDEFINED> instruction: 0xf7cb58f1
   4c8c8:	andls	lr, r2, r0, lsr ip
   4c8cc:			; <UNDEFINED> instruction: 0xf7cd4620
   4c8d0:	stmdals	r2, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
   4c8d4:	blmi	133b51c <ASN1_generate_nconf@plt+0x1320f7c>
   4c8d8:	stmdbmi	fp, {r1, r6, r9, sl, lr}^
   4c8dc:	ldrbtmi	r5, [r9], #-2292	; 0xfffff70c
   4c8e0:			; <UNDEFINED> instruction: 0xf7c96820
   4c8e4:	stmdavs	r0!, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   4c8e8:	stcl	7, cr15, [r4, #820]	; 0x334
   4c8ec:	ands	r9, r5, r2, lsl #16
   4c8f0:	svclt	0x00182d08
   4c8f4:			; <UNDEFINED> instruction: 0xd05c429a
   4c8f8:	ldmpl	r3!, {r2, r6, r8, r9, fp, lr}^
   4c8fc:			; <UNDEFINED> instruction: 0xf7ff6818
   4c900:	strtmi	pc, [r8], -r9, lsl #28
   4c904:	blx	1e0a90a <ASN1_generate_nconf@plt+0x1df036a>
   4c908:	stccs	6, cr4, [r0], {4}
   4c90c:	strcs	sp, [r0], #-459	; 0xfffffe35
   4c910:			; <UNDEFINED> instruction: 0xf7cd4620
   4c914:	stmdals	r2, {r2, r6, r9, fp, sp, lr, pc}
   4c918:	sbcsle	r2, ip, r0, lsl #16
   4c91c:	blmi	ddf214 <ASN1_generate_nconf@plt+0xdc4c74>
   4c920:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4c924:	blls	1a6994 <ASN1_generate_nconf@plt+0x18c3f4>
   4c928:			; <UNDEFINED> instruction: 0xf04f405a
   4c92c:	cmple	pc, r0, lsl #6
   4c930:	pop	{r1, r2, ip, sp, pc}
   4c934:	svccs	0x000081f0
   4c938:	ldrtmi	sp, [r8], -r3, asr #32
   4c93c:	stc	7, cr15, [r2, #-816]!	; 0xfffffcd0
   4c940:	cmple	r7, r0, lsl #16
   4c944:	stccs	12, cr9, [r0], {2}
   4c948:	blmi	c010d4 <ASN1_generate_nconf@plt+0xbe6b34>
   4c94c:	ldmdbmi	r1!, {r1, r6, r9, sl, lr}
   4c950:	ldrbtmi	r5, [r9], #-2293	; 0xfffff70b
   4c954:			; <UNDEFINED> instruction: 0xf7c96828
   4c958:	stmdavs	r8!, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   4c95c:	stc	7, cr15, [sl, #820]	; 0x334
   4c960:	blmi	a868c0 <ASN1_generate_nconf@plt+0xa6c320>
   4c964:	ldmpl	r3!, {r2, r3, r5, r8, fp, lr}^
   4c968:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4c96c:	svc	0x0056f7c9
   4c970:	smlabtcs	r0, lr, r7, lr
   4c974:			; <UNDEFINED> instruction: 0xf7cd4620
   4c978:	andls	lr, r2, r2, ror #16
   4c97c:	bmi	8868a4 <ASN1_generate_nconf@plt+0x86c304>
   4c980:	tstcs	r0, r3, lsl #22
   4c984:	ldmpl	r2!, {r5, r9, sl, lr}
   4c988:	stc	7, cr15, [r6], #812	; 0x32c
   4c98c:	ldr	r9, [pc, r2]!
   4c990:	vstrge	s8, [r2, #-108]	; 0xffffff94
   4c994:	blge	11499c <ASN1_generate_nconf@plt+0xfa3fc>
   4c998:	ldmpl	r2!, {r0, r6, r9, sl, lr}
   4c99c:	strtmi	r9, [r0], -r1
   4c9a0:			; <UNDEFINED> instruction: 0xf7fd9500
   4c9a4:	ldr	pc, [r3, r9, lsr #26]!
   4c9a8:			; <UNDEFINED> instruction: 0xf7cc4620
   4c9ac:	ldrdls	lr, [r2], -lr	; <UNPREDICTABLE>
   4c9b0:	blmi	586870 <ASN1_generate_nconf@plt+0x56c2d0>
   4c9b4:	ldmpl	r3!, {r0, r3, r4, r8, fp, lr}^
   4c9b8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4c9bc:	svc	0x002ef7c9
   4c9c0:	blmi	486860 <ASN1_generate_nconf@plt+0x46c2c0>
   4c9c4:	ldmdbmi	r6, {r2, r3, r4, r5, r9, sl, lr}
   4c9c8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   4c9cc:			; <UNDEFINED> instruction: 0xf7c96818
   4c9d0:	ldr	lr, [sp, r6, lsr #30]
   4c9d4:	blge	11f228 <ASN1_generate_nconf@plt+0x104c88>
   4c9d8:	ldrtmi	r4, [r8], -r1, lsr #12
   4c9dc:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   4c9e0:	ldm	r8, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4c9e4:	ldrtmi	r4, [r8], -r3, lsl #12
   4c9e8:			; <UNDEFINED> instruction: 0xf7cc9302
   4c9ec:			; <UNDEFINED> instruction: 0xe7a9e9be
   4c9f0:	bl	120a928 <ASN1_generate_nconf@plt+0x11f0388>
   4c9f4:	muleq	r3, r6, r1
   4c9f8:	andeq	r1, r0, r0, ror r5
   4c9fc:	andeq	r2, r3, r2, lsl #3
   4ca00:	andeq	r1, r0, ip, lsr #11
   4ca04:	andeq	r1, r0, r0, lsr #11
   4ca08:	andeq	r9, r1, r2, ror #26
   4ca0c:	andeq	r1, r0, r4, lsl #11
   4ca10:	andeq	r2, r3, ip, ror #1
   4ca14:	andeq	r9, r1, r6, lsr #25
   4ca18:	andeq	r9, r1, ip, lsr #25
   4ca1c:	andeq	r9, r1, r0, lsl ip
   4ca20:	andeq	r9, r1, r6, lsl ip
   4ca24:	ldrdeq	sl, [r3], -r8
   4ca28:	mvnsmi	lr, sp, lsr #18
   4ca2c:	cdpmi	6, 6, cr4, cr3, cr12, {0}
   4ca30:	stmdbmi	r3!, {r1, r2, r7, ip, sp, pc}^
   4ca34:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   4ca38:	mcrmi	8, 3, r5, cr2, cr1, {3}
   4ca3c:	tstls	r5, r9, lsl #16
   4ca40:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   4ca44:	andcc	lr, r3, sp, asr #19
   4ca48:	ldmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
   4ca4c:	stmdacs	r0, {r2, r3, r8, r9, sl, ip, sp}
   4ca50:	stccs	0, cr13, [r8], {65}	; 0x41
   4ca54:	strtmi	sp, [r2], -pc, lsr #32
   4ca58:			; <UNDEFINED> instruction: 0xf7ff2172
   4ca5c:			; <UNDEFINED> instruction: 0x4605fd5f
   4ca60:	rsble	r2, sp, r0, lsl #26
   4ca64:	subsle	r2, ip, r4, lsl #24
   4ca68:	rsble	r2, pc, sl, lsl #24
   4ca6c:	movweq	pc, #37448	; 0x9248	; <UNPREDICTABLE>
   4ca70:			; <UNDEFINED> instruction: 0xd05c429c
   4ca74:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   4ca78:			; <UNDEFINED> instruction: 0xd079429c
   4ca7c:	strtmi	r2, [r8], -fp, lsl #24
   4ca80:			; <UNDEFINED> instruction: 0xf7cdd037
   4ca84:	blmi	14870bc <ASN1_generate_nconf@plt+0x146cb1c>
   4ca88:	ldmdbmi	r0, {r1, r2, r4, r5, r6, r7, fp, ip, lr}^
   4ca8c:	ldmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
   4ca90:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
   4ca94:	cdp	7, 12, cr15, cr2, cr9, {6}
   4ca98:	blmi	129f3d4 <ASN1_generate_nconf@plt+0x1284e34>
   4ca9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4caa0:	blls	1a6b10 <ASN1_generate_nconf@plt+0x18c570>
   4caa4:			; <UNDEFINED> instruction: 0xf04f405a
   4caa8:			; <UNDEFINED> instruction: 0xf0400300
   4caac:	strtmi	r8, [r0], -r4, lsl #1
   4cab0:	pop	{r1, r2, ip, sp, pc}
   4cab4:	teqlt	fp, #240, 2	; 0x3c
   4cab8:	ldrmi	r4, [r8], -r6, asr #20
   4cabc:	blge	11e368 <ASN1_generate_nconf@plt+0x103dc8>
   4cac0:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   4cac4:	stc	7, cr15, [r8], {204}	; 0xcc
   4cac8:	stmdacs	r0, {r2, r9, sl, lr}
   4cacc:	andcs	sp, r0, r4, rrx
   4cad0:	stmdb	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4cad4:	stccs	7, cr14, [r8], {224}	; 0xe0
   4cad8:	bcs	7c740 <ASN1_generate_nconf@plt+0x621a0>
   4cadc:	blmi	1000c28 <ASN1_generate_nconf@plt+0xfe6688>
   4cae0:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   4cae4:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   4cae8:			; <UNDEFINED> instruction: 0xf7ff4620
   4caec:	strmi	pc, [r5], -r3, lsl #21
   4caf0:			; <UNDEFINED> instruction: 0xf7cbe7b6
   4caf4:	strmi	lr, [r4], -r6, asr #24
   4caf8:			; <UNDEFINED> instruction: 0xf7cd4628
   4cafc:			; <UNDEFINED> instruction: 0x2c00e950
   4cb00:	blmi	cc1230 <ASN1_generate_nconf@plt+0xca6c90>
   4cb04:			; <UNDEFINED> instruction: 0xe7c058f6
   4cb08:	movwls	r4, #6703	; 0x1a2f
   4cb0c:	ldmpl	r6!, {r0, r1, r4, r5, r8, fp, lr}
   4cb10:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   4cb14:	cdp	7, 8, cr15, cr2, cr9, {6}
   4cb18:	ldrmi	r9, [r8], -r1, lsl #22
   4cb1c:	ldmdb	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4cb20:			; <UNDEFINED> instruction: 0x2100e7b3
   4cb24:			; <UNDEFINED> instruction: 0xf7ca4628
   4cb28:	strmi	lr, [r4], -r0, ror #20
   4cb2c:	bmi	b86ac4 <ASN1_generate_nconf@plt+0xb6c524>
   4cb30:	tstcs	r0, r3, lsl #22
   4cb34:	ldmpl	r2!, {r3, r5, r9, sl, lr}
   4cb38:	cdp	7, 15, cr15, cr2, cr9, {6}
   4cb3c:	stmdblt	r0!, {r7, r9, sl, lr}^
   4cb40:			; <UNDEFINED> instruction: 0xf7cd4628
   4cb44:	blmi	886ffc <ASN1_generate_nconf@plt+0x86ca5c>
   4cb48:			; <UNDEFINED> instruction: 0xe79e58f6
   4cb4c:	strtmi	r2, [r8], -r0, lsl #2
   4cb50:	ldmda	r6!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4cb54:	stmdacs	r0, {r7, r9, sl, lr}
   4cb58:			; <UNDEFINED> instruction: 0xf7cad0f2
   4cb5c:	strmi	lr, [r4], -r0, lsr #22
   4cb60:			; <UNDEFINED> instruction: 0x4641b110
   4cb64:	ldmdb	lr, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4cb68:			; <UNDEFINED> instruction: 0xf7cd4640
   4cb6c:	strb	lr, [r3, r6, ror #16]
   4cb70:	blge	11f3e4 <ASN1_generate_nconf@plt+0x104e44>
   4cb74:	strtmi	r2, [r8], -r0, lsl #2
   4cb78:			; <UNDEFINED> instruction: 0xf7cd58b2
   4cb7c:			; <UNDEFINED> instruction: 0x4604ecb8
   4cb80:	blmi	4c6a70 <ASN1_generate_nconf@plt+0x4ac4d0>
   4cb84:	ldmpl	r6!, {r0, r1, r2, r4, r8, fp, lr}^
   4cb88:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   4cb8c:	cdp	7, 4, cr15, cr6, cr9, {6}
   4cb90:			; <UNDEFINED> instruction: 0xf7cd4628
   4cb94:	ldrb	lr, [r8, -r4, lsl #18]!
   4cb98:	ldrtmi	r4, [sl], -fp, lsl #22
   4cb9c:	ldmpl	r6!, {r1, r4, r8, fp, lr}^
   4cba0:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   4cba4:	cdp	7, 3, cr15, cr10, cr9, {6}
   4cba8:			; <UNDEFINED> instruction: 0xf7cd6830
   4cbac:	strtmi	lr, [r0], -r4, ror #24
   4cbb0:	ldm	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4cbb4:			; <UNDEFINED> instruction: 0xf7cce769
   4cbb8:	svclt	0x0000ea64
   4cbbc:	ldrdeq	r1, [r3], -r6
   4cbc0:	andeq	r1, r0, r0, ror r5
   4cbc4:	andeq	r1, r3, r4, asr #31
   4cbc8:	andeq	r1, r0, r0, lsr #11
   4cbcc:	andeq	r9, r1, lr, lsr #23
   4cbd0:	andeq	r1, r3, r0, ror pc
   4cbd4:	strdeq	sl, [r3], -r4
   4cbd8:	andeq	r1, r0, r4, lsl #11
   4cbdc:	ldrdeq	r9, [r1], -r0
   4cbe0:	andeq	r1, r0, ip, lsr #11
   4cbe4:	andeq	r9, r1, r0, asr #20
   4cbe8:	andeq	r9, r1, r8, asr sl
   4cbec:	ldrbmi	lr, [r0, sp, lsr #18]!
   4cbf0:	stcmi	0, cr11, [r3, #536]!	; 0x218
   4cbf4:	ldrbtmi	r4, [sp], #-3235	; 0xfffff35d
   4cbf8:	addge	pc, ip, #14614528	; 0xdf0000
   4cbfc:	stmdavc	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   4cc00:	ldrbtmi	r5, [sl], #2348	; 0x92c
   4cc04:	strls	r6, [r5], #-2084	; 0xfffff7dc
   4cc08:	streq	pc, [r0], #-79	; 0xffffffb1
   4cc0c:	vhsub.s8	d25, d8, d3
   4cc10:	addsmi	r0, r1, #1342177280	; 0x50000000
   4cc14:	andsle	r9, r7, r4
   4cc18:			; <UNDEFINED> instruction: 0x461a489c
   4cc1c:			; <UNDEFINED> instruction: 0xf85a499c
   4cc20:	ldrbtmi	r3, [r9], #-0
   4cc24:			; <UNDEFINED> instruction: 0xf7c96818
   4cc28:	strdcs	lr, [r0], -sl
   4cc2c:	blmi	fe59f698 <ASN1_generate_nconf@plt+0xfe5850f8>
   4cc30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4cc34:	blls	1a6ca4 <ASN1_generate_nconf@plt+0x18c704>
   4cc38:			; <UNDEFINED> instruction: 0xf04f405a
   4cc3c:			; <UNDEFINED> instruction: 0xf0400300
   4cc40:	andlt	r8, r6, r5, lsl r1
   4cc44:			; <UNDEFINED> instruction: 0x87f0e8bd
   4cc48:	cmncs	r2, sl, lsl #12
   4cc4c:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   4cc50:	stmdacs	r0, {r2, r9, sl, lr}
   4cc54:	bmi	fe480e28 <ASN1_generate_nconf@plt+0xfe466888>
   4cc58:	tstcs	r0, r3, lsl #22
   4cc5c:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   4cc60:	bl	118ab90 <ASN1_generate_nconf@plt+0x11705f0>
   4cc64:	strtmi	r4, [r0], -r6, lsl #12
   4cc68:	ldm	r8, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4cc6c:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r8, ip, sp, pc}
   4cc70:			; <UNDEFINED> instruction: 0xf0002b00
   4cc74:			; <UNDEFINED> instruction: 0xf1b88090
   4cc78:	andle	r0, r2, r0, lsl #30
   4cc7c:	ldrdcc	pc, [r0], -r8
   4cc80:	strcs	fp, [r0, #-883]	; 0xfffffc8d
   4cc84:	and	r4, r6, r9, lsr #13
   4cc88:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
   4cc8c:			; <UNDEFINED> instruction: 0xf1b8bf18
   4cc90:	tstle	ip, r0, lsl #30
   4cc94:	ldrtmi	r3, [r0], -r1, lsl #10
   4cc98:	stmia	r2, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4cc9c:	ble	145d6b8 <ASN1_generate_nconf@plt+0x1443118>
   4cca0:	ldrtmi	r4, [r0], -r9, lsr #12
   4cca4:	ldcl	7, cr15, [r6, #-804]	; 0xfffffcdc
   4cca8:	strmi	r6, [r4], -r1, lsl #16
   4ccac:	svclt	0x00182900
   4ccb0:	rscle	r2, r9, r0, lsl #30
   4ccb4:			; <UNDEFINED> instruction: 0xf7cc6838
   4ccb8:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   4ccbc:	stmdavs	r1!, {r0, r4, r5, r6, ip, lr, pc}^
   4ccc0:	andls	pc, r0, r4, asr #17
   4ccc4:	svclt	0x00182900
   4ccc8:	svceq	0x0000f1b8
   4cccc:			; <UNDEFINED> instruction: 0xf8d8d0e2
   4ccd0:			; <UNDEFINED> instruction: 0xf7cc0000
   4ccd4:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
   4ccd8:			; <UNDEFINED> instruction: 0xf8c4d07b
   4ccdc:	ldrb	r9, [r9, r4]
   4cce0:	svc	0x001ef7ca
   4cce4:			; <UNDEFINED> instruction: 0xf8c84604
   4cce8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   4ccec:	blmi	1b41418 <ASN1_generate_nconf@plt+0x1b26e78>
   4ccf0:			; <UNDEFINED> instruction: 0xf85a4630
   4ccf4:	ldrmi	r3, [r9], -r3
   4ccf8:			; <UNDEFINED> instruction: 0xf7cc9301
   4ccfc:	svccs	0x0000efb0
   4cd00:	blmi	1a40ec4 <ASN1_generate_nconf@plt+0x1a26924>
   4cd04:			; <UNDEFINED> instruction: 0xf85a6838
   4cd08:			; <UNDEFINED> instruction: 0xf7cc1003
   4cd0c:	eorsvs	lr, ip, r8, lsr #31
   4cd10:			; <UNDEFINED> instruction: 0xf8d84b64
   4cd14:			; <UNDEFINED> instruction: 0xf85a0000
   4cd18:			; <UNDEFINED> instruction: 0xf7cc1003
   4cd1c:	blmi	1748ba4 <ASN1_generate_nconf@plt+0x172e604>
   4cd20:			; <UNDEFINED> instruction: 0xf8c82200
   4cd24:	bmi	1854d2c <ASN1_generate_nconf@plt+0x183a78c>
   4cd28:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4cd2c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   4cd30:	ldrbtmi	r4, [r9], #-2398	; 0xfffff6a2
   4cd34:	ldcl	7, cr15, [r2, #-804]!	; 0xfffffcdc
   4cd38:			; <UNDEFINED> instruction: 0xf7cd6820
   4cd3c:	mulcs	r0, ip, fp
   4cd40:			; <UNDEFINED> instruction: 0xb1afe774
   4cd44:			; <UNDEFINED> instruction: 0xf7cd6838
   4cd48:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
   4cd4c:			; <UNDEFINED> instruction: 0xf1b8dd67
   4cd50:	andle	r0, r5, r0, lsl #30
   4cd54:	ldrdeq	pc, [r0], -r8
   4cd58:	stmda	r2!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4cd5c:	ldcle	8, cr2, [r0], {-0}
   4cd60:	ldrtmi	r4, [r0], -lr, asr #22
   4cd64:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4cd68:	svc	0x0078f7cc
   4cd6c:	ldrb	r2, [sp, -r1]
   4cd70:	svceq	0x0000f1b8
   4cd74:			; <UNDEFINED> instruction: 0xf8d8d046
   4cd78:			; <UNDEFINED> instruction: 0xf7cd0000
   4cd7c:	stmdacs	r0, {r1, r4, r6, fp, sp, lr, pc}
   4cd80:	blmi	1204360 <ASN1_generate_nconf@plt+0x11e9dc0>
   4cd84:			; <UNDEFINED> instruction: 0xf85a4630
   4cd88:	ldrmi	r3, [r9], -r3
   4cd8c:			; <UNDEFINED> instruction: 0xf7cc9301
   4cd90:	andcs	lr, r1, r6, ror #30
   4cd94:			; <UNDEFINED> instruction: 0xf7cae74a
   4cd98:	eorsvs	lr, r8, r4, asr #29
   4cd9c:			; <UNDEFINED> instruction: 0xf47f2800
   4cda0:	blmi	ff8b50 <ASN1_generate_nconf@plt+0xfde5b0>
   4cda4:			; <UNDEFINED> instruction: 0xf85a4630
   4cda8:			; <UNDEFINED> instruction: 0xf7cc1003
   4cdac:	blmi	f88b14 <ASN1_generate_nconf@plt+0xf6e574>
   4cdb0:			; <UNDEFINED> instruction: 0xf85a6838
   4cdb4:			; <UNDEFINED> instruction: 0xf7cc1003
   4cdb8:	movwcs	lr, #3922	; 0xf52
   4cdbc:			; <UNDEFINED> instruction: 0xf1b8603b
   4cdc0:			; <UNDEFINED> instruction: 0xd1a50f00
   4cdc4:	bmi	edfa90 <ASN1_generate_nconf@plt+0xec54f0>
   4cdc8:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4cdcc:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   4cdd0:	blmi	d06c90 <ASN1_generate_nconf@plt+0xcec6f0>
   4cdd4:			; <UNDEFINED> instruction: 0xf85a4630
   4cdd8:			; <UNDEFINED> instruction: 0xf7cc1003
   4cddc:	svccs	0x0000ef40
   4cde0:	blmi	c8157c <ASN1_generate_nconf@plt+0xc66fdc>
   4cde4:	ldrdeq	pc, [r0], -r8
   4cde8:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4cdec:	svc	0x0036f7cc
   4cdf0:	andcs	r4, r0, #38912	; 0x9800
   4cdf4:	andcs	pc, r0, r8, asr #17
   4cdf8:			; <UNDEFINED> instruction: 0xf85a4a2e
   4cdfc:	ldrbtmi	r4, [sl], #-3
   4ce00:	ldr	r6, [r5, r0, lsr #16]
   4ce04:	ldrtmi	r4, [r0], -r5, lsr #22
   4ce08:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4ce0c:	svc	0x0026f7cc
   4ce10:	bmi	a9fa90 <ASN1_generate_nconf@plt+0xa854f0>
   4ce14:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4ce18:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   4ce1c:			; <UNDEFINED> instruction: 0xf1b8e788
   4ce20:	andsle	r0, r4, r0, lsl #30
   4ce24:	ldrdeq	pc, [r0], -r8
   4ce28:	svc	0x00faf7cc
   4ce2c:	stcle	8, cr2, [r8]
   4ce30:			; <UNDEFINED> instruction: 0x46304b1a
   4ce34:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4ce38:	svc	0x0010f7cc
   4ce3c:	ldmdavs	r8!, {r3, r4, r8, r9, fp, lr}
   4ce40:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4ce44:	svc	0x000af7cc
   4ce48:	eorsvs	r2, fp, r0, lsl #6
   4ce4c:	blmi	546bd4 <ASN1_generate_nconf@plt+0x52c634>
   4ce50:			; <UNDEFINED> instruction: 0xf85a4630
   4ce54:			; <UNDEFINED> instruction: 0xf7cc1003
   4ce58:	blmi	4c8a68 <ASN1_generate_nconf@plt+0x4ae4c8>
   4ce5c:			; <UNDEFINED> instruction: 0xf85a6838
   4ce60:			; <UNDEFINED> instruction: 0xf7cc1003
   4ce64:			; <UNDEFINED> instruction: 0xf8c7eefc
   4ce68:	str	r8, [fp, r0]!
   4ce6c:	stmdb	r8, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4ce70:	ldrtmi	r4, [r0], -sl, lsl #22
   4ce74:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4ce78:	cdp	7, 15, cr15, cr0, cr12, {6}
   4ce7c:	svclt	0x0000e7b1
   4ce80:	andeq	r1, r3, r6, lsl lr
   4ce84:	andeq	r1, r0, r0, ror r5
   4ce88:	andeq	r1, r3, sl, lsl #28
   4ce8c:	andeq	r1, r0, r0, lsr #11
   4ce90:	andeq	r9, r1, r2, lsr r9
   4ce94:	ldrdeq	r1, [r3], -ip
   4ce98:	andeq	r1, r0, ip, lsr #11
   4ce9c:	andeq	r1, r0, r0, lsr r5
   4cea0:	ldrdeq	r1, [r0], -r8
   4cea4:	andeq	r1, r0, r8, lsl #11
   4cea8:	andeq	r8, r1, ip, asr #32
   4ceac:	andeq	r9, r1, lr, lsl #18
   4ceb0:	andeq	r7, r1, ip, lsr #31
   4ceb4:	andeq	r9, r1, r6, asr r8
   4ceb8:	andeq	r9, r1, ip, lsr r8
   4cebc:	addlt	fp, r2, r0, lsl r5
   4cec0:			; <UNDEFINED> instruction: 0x461a4614
   4cec4:	movwcs	r9, #256	; 0x100
   4cec8:	movwls	r4, #5665	; 0x1621
   4cecc:			; <UNDEFINED> instruction: 0xf7ff9b04
   4ced0:	andlt	pc, r2, sp, lsl #29
   4ced4:	svclt	0x0000bd10
   4ced8:	addlt	fp, r2, r0, lsl r5
   4cedc:			; <UNDEFINED> instruction: 0x461a4614
   4cee0:	movwcs	r9, #257	; 0x101
   4cee4:	movwls	r4, #1569	; 0x621
   4cee8:			; <UNDEFINED> instruction: 0xf7ff9b04
   4ceec:	andlt	pc, r2, pc, ror lr	; <UNPREDICTABLE>
   4cef0:	svclt	0x0000bd10
   4cef4:	mvnsmi	lr, sp, lsr #18
   4cef8:	svclt	0x00182800
   4cefc:	vmlami.f32	s5, s10, s0
   4cf00:	strmi	fp, [sp], -r4, lsl #1
   4cf04:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   4cf08:	stmdavc	r3, {r0, r1, r3, r4, r5, ip, lr, pc}
   4cf0c:	eorsle	r2, r5, sp, lsr #22
   4cf10:	sbcvc	pc, r0, #1325400064	; 0x4f000000
   4cf14:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
   4cf18:			; <UNDEFINED> instruction: 0xf7c94620
   4cf1c:	cdpne	12, 0, cr14, cr7, cr10, {0}
   4cf20:	strteq	sp, [fp], #-2908	; 0xfffff4a4
   4cf24:	ldmdbmi	ip!, {r0, r2, r4, r5, sl, ip, lr, pc}
   4cf28:			; <UNDEFINED> instruction: 0xf7cb4479
   4cf2c:	smlabtcs	r1, lr, sp, lr
   4cf30:	stmdacs	r0, {r7, r9, sl, lr}
   4cf34:			; <UNDEFINED> instruction: 0x4640d035
   4cf38:	svc	0x00f8f7cb
   4cf3c:	stmiblt	r8, {r0, r2, r9, sl, lr}^
   4cf40:	ldmpl	r6!, {r1, r2, r4, r5, r8, r9, fp, lr}^
   4cf44:			; <UNDEFINED> instruction: 0xf0006837
   4cf48:	andls	pc, r3, r7, lsr #26
   4cf4c:	ldmib	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4cf50:			; <UNDEFINED> instruction: 0xf7c96800
   4cf54:	ldmdbmi	r2!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   4cf58:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   4cf5c:	ldrtmi	r4, [r8], -r3, lsl #12
   4cf60:	strtmi	r9, [r3], -r0, lsl #6
   4cf64:	mrrc	7, 12, pc, sl, cr9	; <UNPREDICTABLE>
   4cf68:			; <UNDEFINED> instruction: 0xf7cd6830
   4cf6c:	strbmi	lr, [r0], -r4, lsl #21
   4cf70:	stmia	sl!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4cf74:	andlt	r4, r4, r8, lsr #12
   4cf78:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4cf7c:	blcs	6b090 <ASN1_generate_nconf@plt+0x50af0>
   4cf80:	strtmi	sp, [sl], -r6, asr #3
   4cf84:	cmncs	r7, r0, lsr #12
   4cf88:	pop	{r2, ip, sp, pc}
   4cf8c:			; <UNDEFINED> instruction: 0xf7ff41f0
   4cf90:	stmdbmi	r4!, {r0, r2, r6, r7, r9, fp, ip, sp, pc}
   4cf94:			; <UNDEFINED> instruction: 0xf7cb4479
   4cf98:			; <UNDEFINED> instruction: 0x2111ed98
   4cf9c:	stmdacs	r0, {r7, r9, sl, lr}
   4cfa0:	blmi	8016cc <ASN1_generate_nconf@plt+0x7e712c>
   4cfa4:	ldmpl	r6!, {r8, sl, sp}^
   4cfa8:	ldrdhi	pc, [r0], -r6
   4cfac:	ldc2l	0, cr15, [r4]
   4cfb0:			; <UNDEFINED> instruction: 0xf7cd9003
   4cfb4:	stmdavs	r0, {r1, r7, r8, fp, sp, lr, pc}
   4cfb8:	ldcl	7, cr15, [r2], #-804	; 0xfffffcdc
   4cfbc:	bls	11f42c <ASN1_generate_nconf@plt+0x104e8c>
   4cfc0:			; <UNDEFINED> instruction: 0x46034479
   4cfc4:	movwls	r4, #1600	; 0x640
   4cfc8:			; <UNDEFINED> instruction: 0xf7c94623
   4cfcc:	ldmdavs	r0!, {r3, r5, sl, fp, sp, lr, pc}
   4cfd0:	b	148af0c <ASN1_generate_nconf@plt+0x147096c>
   4cfd4:			; <UNDEFINED> instruction: 0xf7cb4638
   4cfd8:			; <UNDEFINED> instruction: 0xe7cbee32
   4cfdc:	strcs	r4, [r0, #-2831]	; 0xfffff4f1
   4cfe0:	ldmdavs	r7!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
   4cfe4:	ldc2l	0, cr15, [r8], {0}
   4cfe8:			; <UNDEFINED> instruction: 0xf7cd9003
   4cfec:	stmdavs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   4cff0:	mrrc	7, 12, pc, r6, cr9	; <UNPREDICTABLE>
   4cff4:	bls	11f430 <ASN1_generate_nconf@plt+0x104e90>
   4cff8:			; <UNDEFINED> instruction: 0x46034479
   4cffc:	movwls	r4, #1592	; 0x638
   4d000:			; <UNDEFINED> instruction: 0xf7c94623
   4d004:	ldmdavs	r0!, {r2, r3, sl, fp, sp, lr, pc}
   4d008:	b	d8af44 <ASN1_generate_nconf@plt+0xd709a4>
   4d00c:	andlt	r4, r4, r8, lsr #12
   4d010:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4d014:	andeq	r1, r3, r6, lsl #22
   4d018:	andeq	r9, r1, ip, lsl #11
   4d01c:	andeq	r1, r0, r0, lsr #11
   4d020:	andeq	r9, r1, r2, lsl #14
   4d024:	andeq	r6, r0, r8, lsr r1
   4d028:	muleq	r1, ip, r6
   4d02c:	andeq	r9, r1, r4, ror #12
   4d030:			; <UNDEFINED> instruction: 0xf7ff2301
   4d034:	svclt	0x0000b985
   4d038:	vqrshl.s8	d27, d24, d8
   4d03c:	cmncs	r2, r1, lsl #4
   4d040:			; <UNDEFINED> instruction: 0xf7ff4605
   4d044:			; <UNDEFINED> instruction: 0x4604fff5
   4d048:			; <UNDEFINED> instruction: 0x4629b138
   4d04c:	blx	ffa0b048 <ASN1_generate_nconf@plt+0xff9f0aa8>
   4d050:	strtmi	r4, [r0], -r3, lsl #12
   4d054:			; <UNDEFINED> instruction: 0xf7cc461c
   4d058:	strtmi	lr, [r0], -r2, lsr #29
   4d05c:	svclt	0x0000bd38
   4d060:	strcs	fp, [r0, #-1336]	; 0xfffffac8
   4d064:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
   4d068:	andcs	fp, r0, #80, 2
   4d06c:			; <UNDEFINED> instruction: 0xf7ca4611
   4d070:	stmdacs	r0, {r2, r3, r4, r7, fp, sp, lr, pc}
   4d074:	strtmi	sp, [r8], -lr, lsl #26
   4d078:	cdp	7, 13, cr15, cr14, cr9, {6}
   4d07c:	ldclt	0, cr2, [r8, #-4]!
   4d080:	stmiapl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
   4d084:			; <UNDEFINED> instruction: 0xf7ff6818
   4d088:			; <UNDEFINED> instruction: 0x4605ffd7
   4d08c:	mvnle	r2, r0, lsl #16
   4d090:	ldclt	0, cr2, [r8, #-4]!
   4d094:	stmdbmi	sl, {r0, r3, r8, r9, fp, lr}
   4d098:	ldrbtmi	r5, [r9], #-2276	; 0xfffff71c
   4d09c:			; <UNDEFINED> instruction: 0xf7c96820
   4d0a0:	stmdavs	r0!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   4d0a4:	stmib	r6!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4d0a8:			; <UNDEFINED> instruction: 0xf7c94628
   4d0ac:	andcs	lr, r0, r6, asr #29
   4d0b0:	svclt	0x0000bd38
   4d0b4:	andeq	r1, r3, r6, lsr #19
   4d0b8:	andeq	r1, r0, r8, asr r5
   4d0bc:	andeq	r1, r0, r0, lsr #11
   4d0c0:	andeq	r9, r1, sl, ror #11
   4d0c4:	blmi	15dfa20 <ASN1_generate_nconf@plt+0x15c5480>
   4d0c8:	push	{r1, r3, r4, r5, r6, sl, lr}
   4d0cc:			; <UNDEFINED> instruction: 0x468847f0
   4d0d0:	sbcslt	r4, ip, r4, asr r9
   4d0d4:			; <UNDEFINED> instruction: 0x460758d3
   4d0d8:			; <UNDEFINED> instruction: 0xf8df4479
   4d0dc:	ldmdavs	fp, {r2, r3, r6, r8, ip, pc}
   4d0e0:			; <UNDEFINED> instruction: 0xf04f935b
   4d0e4:			; <UNDEFINED> instruction: 0xf7ca0300
   4d0e8:	ldrbtmi	lr, [r9], #3436	; 0xd6c
   4d0ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   4d0f0:	addhi	pc, r8, r0
   4d0f4:	andcs	sl, r0, #768	; 0x300
   4d0f8:			; <UNDEFINED> instruction: 0xf10d216b
   4d0fc:			; <UNDEFINED> instruction: 0x46230a10
   4d100:	cdp	7, 2, cr15, cr6, cr12, {6}
   4d104:			; <UNDEFINED> instruction: 0xf7c96820
   4d108:			; <UNDEFINED> instruction: 0x4652ebf8
   4d10c:	andcs	r4, r3, r1, lsl #12
   4d110:	stcl	7, cr15, [sl, #-816]	; 0xfffffcd0
   4d114:	subsle	r3, r8, r1
   4d118:	strtmi	r2, [r8], -r6, lsl #2
   4d11c:	stc	7, cr15, [r4], #804	; 0x324
   4d120:	stmdacs	r0, {r0, r7, r9, sl, lr}
   4d124:	ldcge	0, cr13, [fp], {78}	; 0x4e
   4d128:	ldrtmi	r4, [fp], -r0, asr #20
   4d12c:	orrvc	pc, r0, pc, asr #8
   4d130:			; <UNDEFINED> instruction: 0x4620447a
   4d134:	stmib	r6, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4d138:			; <UNDEFINED> instruction: 0xf7ff4620
   4d13c:	ldmdbmi	ip!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   4d140:			; <UNDEFINED> instruction: 0x46064479
   4d144:			; <UNDEFINED> instruction: 0xf7fd2068
   4d148:	strmi	pc, [r4], -r7, lsr #22
   4d14c:	andls	pc, r4, r0, asr #17
   4d150:	svceq	0x0000f1b8
   4d154:			; <UNDEFINED> instruction: 0xf8d8d033
   4d158:	andvs	r3, r3, r0
   4d15c:	bmi	db96bc <ASN1_generate_nconf@plt+0xd9f11c>
   4d160:	ldrtmi	r2, [r0], -r0, lsl #2
   4d164:			; <UNDEFINED> instruction: 0xf7cc447a
   4d168:			; <UNDEFINED> instruction: 0xb118e8d0
   4d16c:			; <UNDEFINED> instruction: 0xf7fe2101
   4d170:	strhtvs	pc, [r0], -r9	; <UNPREDICTABLE>
   4d174:	vmul.i8	d20, d0, d16
   4d178:			; <UNDEFINED> instruction: 0x46386235
   4d17c:			; <UNDEFINED> instruction: 0xf7ca4479
   4d180:			; <UNDEFINED> instruction: 0x4651ec58
   4d184:	adcvs	r2, r0, r8, asr r2
   4d188:	andseq	pc, r0, r4, lsl #2
   4d18c:	ldmdb	r2, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4d190:			; <UNDEFINED> instruction: 0xf7c94630
   4d194:	andcs	lr, r0, r2, asr lr
   4d198:	ldmda	sl, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4d19c:			; <UNDEFINED> instruction: 0xf7cb4628
   4d1a0:	bmi	a09190 <ASN1_generate_nconf@plt+0x9eebf0>
   4d1a4:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   4d1a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4d1ac:	subsmi	r9, sl, fp, asr fp
   4d1b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4d1b4:	strtmi	sp, [r0], -pc, lsr #2
   4d1b8:	pop	{r2, r3, r4, r6, ip, sp, pc}
   4d1bc:	movwcs	r8, #6128	; 0x17f0
   4d1c0:	strb	r6, [fp, r3]
   4d1c4:	strmi	r4, [r4], -r6, lsl #12
   4d1c8:			; <UNDEFINED> instruction: 0xf7cde7e2
   4d1cc:	blmi	7873ac <ASN1_generate_nconf@plt+0x76ce0c>
   4d1d0:			; <UNDEFINED> instruction: 0x26002118
   4d1d4:			; <UNDEFINED> instruction: 0x4634447b
   4d1d8:	vadd.i8	d22, d0, d2
   4d1dc:	andls	r6, r0, r4, lsl r0
   4d1e0:			; <UNDEFINED> instruction: 0xf7cc2002
   4d1e4:	blmi	64755c <ASN1_generate_nconf@plt+0x62cfbc>
   4d1e8:			; <UNDEFINED> instruction: 0x463a4917
   4d1ec:	andcs	r4, r3, fp, ror r4
   4d1f0:			; <UNDEFINED> instruction: 0xf7cb4479
   4d1f4:	blmi	5c8fec <ASN1_generate_nconf@plt+0x5aea4c>
   4d1f8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   4d1fc:			; <UNDEFINED> instruction: 0xf7cd6818
   4d200:			; <UNDEFINED> instruction: 0xe7c5e93a
   4d204:			; <UNDEFINED> instruction: 0x46064b11
   4d208:			; <UNDEFINED> instruction: 0xf8594604
   4d20c:	ldmdavs	r8, {r0, r1, ip, sp}
   4d210:	ldmdb	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4d214:			; <UNDEFINED> instruction: 0xf7cbe7bc
   4d218:	svclt	0x0000ef34
   4d21c:	andeq	r1, r3, r4, asr #18
   4d220:	andeq	r1, r0, r0, ror r5
   4d224:	andeq	r6, r0, r8, lsr r8
   4d228:	andeq	r1, r3, r2, lsr #18
   4d22c:	andeq	r9, r1, r8, lsr r0
   4d230:	andeq	r9, r1, r4, ror r5
   4d234:	andeq	r5, r0, r0, lsl r7
   4d238:	andeq	r8, r1, ip, ror #23
   4d23c:	andeq	r1, r3, r6, ror #16
   4d240:	muleq	r1, r4, fp
   4d244:			; <UNDEFINED> instruction: 0x000194bc
   4d248:			; <UNDEFINED> instruction: 0x000194bc
   4d24c:	andeq	r1, r0, r0, lsr #11
   4d250:	tstcs	r0, sl, lsr sl
   4d254:	push	{r1, r3, r4, r5, r8, r9, fp, lr}
   4d258:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
   4d25c:	strmi	fp, [r6], -r4, lsr #1
   4d260:	ldmpl	r3, {r1, sl, fp, sp, pc}^
   4d264:	ldmdavs	fp, {r1, r5, r9, sl, lr}
   4d268:			; <UNDEFINED> instruction: 0xf04f9323
   4d26c:			; <UNDEFINED> instruction: 0xf7cb0300
   4d270:	tstlt	r8, r6, asr lr
   4d274:	stmdblt	r0!, {r1, fp, ip, pc}^
   4d278:	blmi	c9fb48 <ASN1_generate_nconf@plt+0xc855a8>
   4d27c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4d280:	blls	9272f0 <ASN1_generate_nconf@plt+0x90cd50>
   4d284:			; <UNDEFINED> instruction: 0xf04f405a
   4d288:	cmple	r5, r0, lsl #6
   4d28c:	pop	{r2, r5, ip, sp, pc}
   4d290:	pushmi	{r4, r5, r6, r7, r8, pc}
   4d294:	ldrbtmi	r0, [r9], #-128	; 0xffffff80
   4d298:	blx	200b294 <ASN1_generate_nconf@plt+0x1ff0cf4>
   4d29c:	strmi	r4, [r5], -r2, lsr #12
   4d2a0:			; <UNDEFINED> instruction: 0x46294630
   4d2a4:	cdp	7, 3, cr15, cr10, cr11, {6}
   4d2a8:	strtmi	sl, [r2], -r2, lsr #18
   4d2ac:	stmdacs	r0, {r8, r9, sp}
   4d2b0:			; <UNDEFINED> instruction: 0xf842d03a
   4d2b4:	addmi	r3, sl, #4, 30
   4d2b8:	stflsd	f5, [r2], {251}	; 0xfb
   4d2bc:	strcs	fp, [r0, -ip, lsr #6]
   4d2c0:	stmdaeq	r4, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
   4d2c4:			; <UNDEFINED> instruction: 0x2601463c
   4d2c8:	svceq	0x0004f858
   4d2cc:	adcmi	r3, r0, #262144	; 0x40000
   4d2d0:	mcrrne	15, 10, fp, r4, cr8
   4d2d4:	stmda	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4d2d8:	ldrdcc	pc, [r0], -r8
   4d2dc:			; <UNDEFINED> instruction: 0xf1d3aa24
   4d2e0:			; <UNDEFINED> instruction: 0xf0030c00
   4d2e4:			; <UNDEFINED> instruction: 0xf00c031f
   4d2e8:	svclt	0x00580c1f
   4d2ec:	movweq	pc, #460	; 0x1cc	; <UNPREDICTABLE>
   4d2f0:	vpmax.u8	d15, d3, d6
   4d2f4:	addeq	lr, r0, r2, lsl #22
   4d2f8:			; <UNDEFINED> instruction: 0xf8509a02
   4d2fc:	adcsmi	r1, sl, #132, 24	; 0x8400
   4d300:	movweq	lr, #6723	; 0x1a43
   4d304:	stccc	8, cr15, [r4], {64}	; 0x40
   4d308:	movwcs	sp, #2270	; 0x8de
   4d30c:	ldrmi	sl, [sl], -r3, lsl #18
   4d310:	movwls	r4, #1568	; 0x620
   4d314:	stcl	7, cr15, [r2], #-812	; 0xfffffcd4
   4d318:	strtmi	r4, [r8], -ip, lsl #18
   4d31c:	addscs	pc, sl, #64, 12	; 0x4000000
   4d320:			; <UNDEFINED> instruction: 0xf7ca4479
   4d324:	sbfx	lr, ip, #24, #8
   4d328:	strtmi	r4, [r8], -r9, lsl #18
   4d32c:	addcs	pc, pc, #64, 12	; 0x4000000
   4d330:			; <UNDEFINED> instruction: 0xf7ca4479
   4d334:			; <UNDEFINED> instruction: 0xe79fec54
   4d338:	cdp	7, 10, cr15, cr2, cr11, {6}
   4d33c:			; <UNDEFINED> instruction: 0x000317b2
   4d340:	andeq	r1, r0, r0, ror r5
   4d344:	muleq	r3, r0, r7
   4d348:	andeq	r9, r1, r6, lsr #8
   4d34c:	andeq	r8, r1, r8, asr #20
   4d350:	andeq	r8, r1, r8, lsr sl
   4d354:	stmvs	r1, {r0, r1, fp, sp, lr}
   4d358:	fstmiaxpl	sl, {d19-d18}	;@ Deprecated
   4d35c:	andeq	pc, r1, #130	; 0x82
   4d360:	ldrbmi	r5, [r0, -sl, asr #9]!
   4d364:			; <UNDEFINED> instruction: 0x4605b5f8
   4d368:			; <UNDEFINED> instruction: 0x461f4616
   4d36c:			; <UNDEFINED> instruction: 0x460cb131
   4d370:			; <UNDEFINED> instruction: 0x46204916
   4d374:			; <UNDEFINED> instruction: 0xf7cc4479
   4d378:	stmiblt	r8, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   4d37c:			; <UNDEFINED> instruction: 0xf7cb4628
   4d380:	tstcs	r0, r4, lsl #22
   4d384:	cdp	7, 3, cr15, cr14, cr10, {6}
   4d388:			; <UNDEFINED> instruction: 0xb19eb190
   4d38c:			; <UNDEFINED> instruction: 0xf7ca4628
   4d390:	ldrtmi	lr, [r1], -sl, asr #22
   4d394:	bl	ffd0b2c8 <ASN1_generate_nconf@plt+0xffcf0d28>
   4d398:	svclt	0x00183800
   4d39c:	ldcllt	0, cr2, [r8, #4]!
   4d3a0:			; <UNDEFINED> instruction: 0xf7cb4628
   4d3a4:			; <UNDEFINED> instruction: 0x4621eaf2
   4d3a8:	bl	ffa8b2dc <ASN1_generate_nconf@plt+0xffa70d3c>
   4d3ac:	mvnle	r2, r0, lsl #16
   4d3b0:	ldcllt	0, cr2, [r8]
   4d3b4:			; <UNDEFINED> instruction: 0xf7ca4628
   4d3b8:			; <UNDEFINED> instruction: 0x4633eb36
   4d3bc:			; <UNDEFINED> instruction: 0x46394632
   4d3c0:	bl	fe48b2f0 <ASN1_generate_nconf@plt+0xfe470d50>
   4d3c4:	svclt	0x00183800
   4d3c8:	ldcllt	0, cr2, [r8, #4]!
   4d3cc:	andeq	r5, r0, r0, lsl #9
   4d3d0:	stmdavc	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   4d3d4:			; <UNDEFINED> instruction: 0x4604b155
   4d3d8:	b	fe08b304 <ASN1_generate_nconf@plt+0xfe070d64>
   4d3dc:			; <UNDEFINED> instruction: 0xf8536803
   4d3e0:	eorvc	r3, r3, r5, lsr #32
   4d3e4:	svcpl	0x0001f814
   4d3e8:	mvnsle	r2, r0, lsl #26
   4d3ec:	svclt	0x0000bd38
   4d3f0:	addlt	fp, r3, r0, lsl #10
   4d3f4:	smlabtcs	r0, sp, r9, lr
   4d3f8:	ldcl	7, cr15, [r6], {201}	; 0xc9
   4d3fc:	ldrdcs	lr, [r0, -sp]
   4d400:			; <UNDEFINED> instruction: 0xf85db003
   4d404:			; <UNDEFINED> instruction: 0xf7caeb04
   4d408:	svclt	0x0000ba39
   4d40c:	addlt	fp, r3, r0, lsr r5
   4d410:	ldc	7, cr15, [r6], #808	; 0x328
   4d414:	subcs	r4, r7, #8, 24	; 0x800
   4d418:	strls	r4, [r1], #-1148	; 0xfffffb84
   4d41c:	strmi	r4, [r5], -r1, lsr #12
   4d420:			; <UNDEFINED> instruction: 0xf7ca6800
   4d424:			; <UNDEFINED> instruction: 0x4628ebdc
   4d428:	subcs	r9, r8, #16384	; 0x4000
   4d42c:	bl	ff60b35c <ASN1_generate_nconf@plt+0xff5f0dbc>
   4d430:	andlt	r2, r3, r1
   4d434:	svclt	0x0000bd30
   4d438:	andeq	r9, r1, r8, lsr #9
   4d43c:	addlt	fp, r3, r0, lsl #10
   4d440:	smlabtcs	r0, sp, r9, lr
   4d444:	ldc	7, cr15, [r0], #804	; 0x324
   4d448:	ldrdcs	lr, [r0, -sp]
   4d44c:			; <UNDEFINED> instruction: 0xf85db003
   4d450:			; <UNDEFINED> instruction: 0xf7caeb04
   4d454:	svclt	0x0000bb77
   4d458:	addlt	fp, r2, r0, lsl r5
   4d45c:	strmi	r4, [r8], -r4, lsl #12
   4d460:			; <UNDEFINED> instruction: 0xf7ca9101
   4d464:	stmdbls	r1, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   4d468:	strtmi	r4, [r0], -r2, lsl #12
   4d46c:	pop	{r1, ip, sp, pc}
   4d470:			; <UNDEFINED> instruction: 0xf7cb4010
   4d474:	svclt	0x0000bd97
   4d478:	addlt	fp, r5, r0, lsl #10
   4d47c:	smlabtcs	r2, sp, r9, lr
   4d480:			; <UNDEFINED> instruction: 0xf7c99301
   4d484:	ldmib	sp, {r1, r4, r7, sl, fp, sp, lr, pc}^
   4d488:	stmdbls	r3, {r0, r9, ip, sp}
   4d48c:			; <UNDEFINED> instruction: 0xf85db005
   4d490:			; <UNDEFINED> instruction: 0xf7cceb04
   4d494:	svclt	0x0000bab3
   4d498:	svcmi	0x00f0e92d
   4d49c:	bmi	131ecf8 <ASN1_generate_nconf@plt+0x1304758>
   4d4a0:	blmi	131ed20 <ASN1_generate_nconf@plt+0x1304780>
   4d4a4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   4d4a8:	strmi	r4, [r7], -ip, lsl #12
   4d4ac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4d4b0:			; <UNDEFINED> instruction: 0xf04f9303
   4d4b4:			; <UNDEFINED> instruction: 0xf7ca0300
   4d4b8:	strmi	lr, [r2], r4, ror #24
   4d4bc:	eorsle	r2, r8, r0, lsl #16
   4d4c0:	blcs	674d4 <ASN1_generate_nconf@plt+0x4cf34>
   4d4c4:	ldmdavc	fp, {r1, r6, ip, lr, pc}
   4d4c8:	eorsle	r2, pc, r0, lsl #22
   4d4cc:	eorsvs	r2, r3, r0, lsl #6
   4d4d0:	subsle	r2, sl, r0, lsl #26
   4d4d4:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   4d4d8:	mulls	r0, r8, r6
   4d4dc:	ldmdavs	fp, {r8, r9, fp, ip, pc}^
   4d4e0:	cmple	r4, r0, lsl #22
   4d4e4:	cdpne	14, 6, cr1, cr3, cr10, {3}
   4d4e8:			; <UNDEFINED> instruction: 0xf8931911
   4d4ec:			; <UNDEFINED> instruction: 0xf103b001
   4d4f0:	bl	feacfd00 <ASN1_generate_nconf@plt+0xfeab5760>
   4d4f4:	movwcc	r0, #6660	; 0x1a04
   4d4f8:	svceq	0x000af1bb
   4d4fc:			; <UNDEFINED> instruction: 0xf1bad13a
   4d500:	tstle	sl, r0, lsl #30
   4d504:	blls	105670 <ASN1_generate_nconf@plt+0xeb0d0>
   4d508:	bl	feee75d8 <ASN1_generate_nconf@plt+0xfeecd038>
   4d50c:	ldrmi	r0, [ip], #-2563	; 0xfffff5fd
   4d510:	bl	fe99e580 <ASN1_generate_nconf@plt+0xfe983fe0>
   4d514:	eorsvs	r0, r2, r3, lsl #10
   4d518:			; <UNDEFINED> instruction: 0x4638d032
   4d51c:	andhi	pc, r8, sp, asr #17
   4d520:	mcrr	7, 12, pc, r2, cr9	; <UNPREDICTABLE>
   4d524:	ldrbmi	r4, [r2], -fp, asr #12
   4d528:			; <UNDEFINED> instruction: 0xf7cc4621
   4d52c:	stmdacs	r0, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   4d530:	bmi	a81cdc <ASN1_generate_nconf@plt+0xa6773c>
   4d534:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   4d538:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4d53c:	subsmi	r9, sl, r3, lsl #22
   4d540:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4d544:	andlt	sp, r5, r0, asr #2
   4d548:	svchi	0x00f0e8bd
   4d54c:	stmdbne	r3!, {r0, r2, r3, r6, r8, ip, sp, pc}^
   4d550:	stccc	8, cr15, [r1], {19}
   4d554:	movweq	pc, #41379	; 0xa1a3	; <UNPREDICTABLE>
   4d558:			; <UNDEFINED> instruction: 0xf383fab3
   4d55c:			; <UNDEFINED> instruction: 0xf8ca095b
   4d560:	ldrtmi	r3, [r8], -r4
   4d564:	stc	7, cr15, [r0], #-804	; 0xfffffcdc
   4d568:			; <UNDEFINED> instruction: 0x462a4633
   4d56c:			; <UNDEFINED> instruction: 0xf7cc4621
   4d570:			; <UNDEFINED> instruction: 0xe7deee34
   4d574:			; <UNDEFINED> instruction: 0xd1b8428b
   4d578:	svceq	0x0000f1ba
   4d57c:	str	sp, [sp, sp, asr #3]!
   4d580:	svceq	0x000af1bb
   4d584:	stccs	0, cr13, [r0, #-100]	; 0xffffff9c
   4d588:	andcs	sp, r1, r8, lsr #3
   4d58c:			; <UNDEFINED> instruction: 0x4638e7d1
   4d590:	stc	7, cr15, [sl], {201}	; 0xc9
   4d594:	ldmdavs	r9, {r8, r9, fp, ip, pc}
   4d598:	strmi	r9, [r3], r1, lsl #2
   4d59c:			; <UNDEFINED> instruction: 0xf7ca4608
   4d5a0:	stmdbls	r1, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   4d5a4:	strmi	r4, [r2], -fp, asr #12
   4d5a8:			; <UNDEFINED> instruction: 0xf7cc4658
   4d5ac:	stmdacs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
   4d5b0:	blls	818b4 <ASN1_generate_nconf@plt+0x67314>
   4d5b4:	andhi	pc, r4, r3, asr #17
   4d5b8:	blls	87410 <ASN1_generate_nconf@plt+0x6ce70>
   4d5bc:	movwcs	r4, #5658	; 0x161a
   4d5c0:	stccs	0, cr6, [r0, #-332]	; 0xfffffeb4
   4d5c4:	strb	sp, [r0, sl, lsl #3]!
   4d5c8:	ldcl	7, cr15, [sl, #-812]	; 0xfffffcd4
   4d5cc:	andeq	r1, r3, r6, ror #10
   4d5d0:	andeq	r1, r0, r0, ror r5
   4d5d4:	ldrdeq	r1, [r3], -r6
   4d5d8:	eorscs	r4, r7, #180224	; 0x2c000
   4d5dc:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
   4d5e0:	andcs	r4, r8, r5, lsl #12
   4d5e4:	ldc	7, cr15, [r4], #-812	; 0xfffffcd4
   4d5e8:	movwcs	fp, #352	; 0x160
   4d5ec:	strmi	r2, [r1], -r1, lsl #8
   4d5f0:	subvs	r6, r4, r3
   4d5f4:			; <UNDEFINED> instruction: 0xf7cc4628
   4d5f8:	strtmi	lr, [r8], -r6, asr #21
   4d5fc:			; <UNDEFINED> instruction: 0xf7ca4621
   4d600:	strtmi	lr, [r0], -r4, asr #30
   4d604:	svclt	0x0000bd38
   4d608:	andeq	r9, r1, r2, ror #5
   4d60c:	svcmi	0x0000f5b1
   4d610:			; <UNDEFINED> instruction: 0x461fb5f0
   4d614:	andsle	fp, r0, r3, lsl #1
   4d618:	ldrmi	r4, [r5], -ip, lsl #12
   4d61c:			; <UNDEFINED> instruction: 0xf7c94606
   4d620:	cmnlt	r0, r4, asr #23
   4d624:			; <UNDEFINED> instruction: 0xf7c94630
   4d628:	ldrtmi	lr, [fp], -r0, asr #23
   4d62c:	strtmi	r4, [r1], -sl, lsr #12
   4d630:	pop	{r0, r1, ip, sp, pc}
   4d634:			; <UNDEFINED> instruction: 0xf7cc40f0
   4d638:			; <UNDEFINED> instruction: 0xf7cabb89
   4d63c:	strmi	lr, [r4], -r2, lsr #23
   4d640:	andcs	fp, r0, r0, lsl r9
   4d644:	ldcllt	0, cr11, [r0, #12]!
   4d648:	addscs	r4, r7, #8, 18	; 0x20000
   4d64c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   4d650:			; <UNDEFINED> instruction: 0xf7ca9101
   4d654:	stmdbls	r1, {r2, r6, r7, r9, fp, sp, lr, pc}
   4d658:	addscs	r4, r8, #56, 12	; 0x3800000
   4d65c:	stmib	r8!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4d660:	stmdacc	r0, {r5, sp, lr}
   4d664:	andcs	fp, r1, r8, lsl pc
   4d668:	ldcllt	0, cr11, [r0, #12]!
   4d66c:	andeq	r9, r1, r2, ror r2
   4d670:	cfstr32mi	mvfx11, [fp, #-224]!	; 0xffffff20
   4d674:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   4d678:	strtmi	fp, [r0], -ip, lsl #2
   4d67c:	stmdbmi	r9!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   4d680:	andvc	pc, r0, pc, asr #8
   4d684:			; <UNDEFINED> instruction: 0xf7cb4479
   4d688:	strmi	lr, [r3], -r0, asr #25
   4d68c:			; <UNDEFINED> instruction: 0xb1286028
   4d690:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
   4d694:	ldmda	ip, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4d698:	stmdavs	fp!, {r3, r6, r8, fp, ip, sp, pc}
   4d69c:			; <UNDEFINED> instruction: 0xf7cb4618
   4d6a0:	blmi	907e60 <ASN1_generate_nconf@plt+0x8ed8c0>
   4d6a4:	strtmi	r2, [r0], -r0, lsl #4
   4d6a8:	andsvs	r4, sl, fp, ror r4
   4d6ac:	stmdbmi	r0!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   4d6b0:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   4d6b4:	ldmda	sl!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4d6b8:	rscle	r2, lr, r0, lsl #16
   4d6bc:	stmdavs	r8!, {r0, r2, r3, r4, r8, fp, lr}
   4d6c0:			; <UNDEFINED> instruction: 0xf7cc4479
   4d6c4:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   4d6c8:	ldmdbmi	fp, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
   4d6cc:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   4d6d0:	ldmda	r6!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4d6d4:	rscle	r2, r0, r0, lsl #16
   4d6d8:	stmdavs	r8!, {r3, r4, r8, fp, lr}
   4d6dc:			; <UNDEFINED> instruction: 0xf7c94479
   4d6e0:	stmdacs	r0, {r2, r3, r5, r8, fp, sp, lr, pc}
   4d6e4:	ldmdbmi	r6, {r0, r3, r4, r6, r7, ip, lr, pc}
   4d6e8:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   4d6ec:	stc	7, cr15, [lr, #-816]	; 0xfffffcd0
   4d6f0:	sbcsle	r2, r2, r0, lsl #16
   4d6f4:	stmdavs	r8!, {r0, r1, r4, r8, fp, lr}
   4d6f8:			; <UNDEFINED> instruction: 0xf7cb4479
   4d6fc:	stmdacs	r0, {fp, sp, lr, pc}
   4d700:	ldmdbmi	r1, {r0, r1, r3, r6, r7, ip, lr, pc}
   4d704:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   4d708:	b	130b63c <ASN1_generate_nconf@plt+0x12f109c>
   4d70c:	blmi	439b74 <ASN1_generate_nconf@plt+0x41f5d4>
   4d710:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   4d714:	blmi	4075e0 <ASN1_generate_nconf@plt+0x3ed040>
   4d718:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   4d71c:	svclt	0x0000e7be
   4d720:	andeq	sl, r3, ip, asr r1
   4d724:	andeq	r9, r1, r0, asr r2
   4d728:			; <UNDEFINED> instruction: 0xffffff43
   4d72c:	andeq	sl, r3, r8, lsr #2
   4d730:			; <UNDEFINED> instruction: 0xfffffd57
   4d734:			; <UNDEFINED> instruction: 0xfffffdd5
   4d738:			; <UNDEFINED> instruction: 0xfffffda7
   4d73c:			; <UNDEFINED> instruction: 0xfffffd79
   4d740:			; <UNDEFINED> instruction: 0xfffffd4f
   4d744:			; <UNDEFINED> instruction: 0xffffff11
   4d748:			; <UNDEFINED> instruction: 0xfffffce7
   4d74c:	andeq	sl, r3, r0, asr #1
   4d750:	strheq	sl, [r3], -r8
   4d754:	blmi	d20024 <ASN1_generate_nconf@plt+0xd05a84>
   4d758:	mvnsmi	lr, #737280	; 0xb4000
   4d75c:	mrcmi	4, 1, r4, cr2, cr10, {3}
   4d760:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   4d764:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
   4d768:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   4d76c:	movwls	r6, #47131	; 0xb81b
   4d770:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4d774:	ldrsbtls	pc, [r4], pc	; <UNPREDICTABLE>
   4d778:	strbmi	ip, [r5], -pc, lsl #28
   4d77c:	ldrbtmi	r2, [r9], #1025	; 0x401
   4d780:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
   4d784:	stm	r5, {r0, r1}
   4d788:	bl	24d79c <ASN1_generate_nconf@plt+0x2331fc>
   4d78c:	cdpne	3, 6, cr0, cr5, cr4, {6}
   4d790:	stcne	8, cr15, [r8], {83}	; 0x53
   4d794:	tstls	r3, r8, lsl #12
   4d798:	stc	7, cr15, [r0, #808]	; 0x328
   4d79c:	strmi	r9, [r2], -r3, lsl #18
   4d7a0:			; <UNDEFINED> instruction: 0xf7cc4638
   4d7a4:	ldrsblt	lr, [r0, #182]	; 0xb6
   4d7a8:	cfstrscs	mvf3, [r4], {1}
   4d7ac:	bmi	881f68 <ASN1_generate_nconf@plt+0x8679c8>
   4d7b0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   4d7b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4d7b8:	subsmi	r9, sl, fp, lsl #22
   4d7bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4d7c0:	ldmdami	ip, {r0, r1, r3, r5, r8, ip, lr, pc}
   4d7c4:	bmi	75f0b8 <ASN1_generate_nconf@plt+0x744b18>
   4d7c8:			; <UNDEFINED> instruction: 0xf859491c
   4d7cc:	ldrbtmi	r0, [sl], #-0
   4d7d0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4d7d4:	pop	{r0, r2, r3, ip, sp, pc}
   4d7d8:			; <UNDEFINED> instruction: 0xf7c943f0
   4d7dc:	ldmdbmi	r5, {r0, r2, r3, r4, fp, ip, sp, pc}
   4d7e0:	bl	138418 <ASN1_generate_nconf@plt+0x11de78>
   4d7e4:	bmi	5cef00 <ASN1_generate_nconf@plt+0x5b4960>
   4d7e8:			; <UNDEFINED> instruction: 0xf859463b
   4d7ec:	ldrbtmi	r0, [sl], #-1
   4d7f0:	ldcmi	8, cr15, [r8], {85}	; 0x55
   4d7f4:	strls	r4, [r0], #-2323	; 0xfffff6ed
   4d7f8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4d7fc:	stmda	lr, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4d800:	blmi	26004c <ASN1_generate_nconf@plt+0x245aac>
   4d804:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4d808:	blls	327878 <ASN1_generate_nconf@plt+0x30d2d8>
   4d80c:			; <UNDEFINED> instruction: 0xf04f405a
   4d810:	mrsle	r0, LR_svc
   4d814:	pop	{r0, r2, r3, ip, sp, pc}
   4d818:			; <UNDEFINED> instruction: 0xf7cb83f0
   4d81c:	svclt	0x0000ec32
   4d820:			; <UNDEFINED> instruction: 0x000312b0
   4d824:	andeq	r1, r0, r0, ror r5
   4d828:	andeq	r8, r3, sl, lsl #12
   4d82c:	andeq	r1, r3, lr, lsl #5
   4d830:	andeq	r1, r3, sl, asr r2
   4d834:	andeq	r1, r0, r0, lsr #11
   4d838:	andeq	sl, r3, r6
   4d83c:	andeq	r9, r1, ip, asr r1
   4d840:	andeq	r9, r3, r6, ror #31
   4d844:	andeq	r9, r1, r0, lsl r1
   4d848:	andeq	r1, r3, r8, lsl #4
   4d84c:	ldmdale	ip!, {r0, r2, r4, r5, r6, fp, sp}
   4d850:			; <UNDEFINED> instruction: 0xf000e8df
   4d854:	blcc	f1c5e4 <ASN1_generate_nconf@plt+0xf02044>
   4d858:	blcc	f1c54c <ASN1_generate_nconf@plt+0xf01fac>
   4d85c:	blcc	f1c550 <ASN1_generate_nconf@plt+0xf01fb0>
   4d860:	blcc	f1c554 <ASN1_generate_nconf@plt+0xf01fb4>
   4d864:	blcc	f1c558 <ASN1_generate_nconf@plt+0xf01fb8>
   4d868:	blcc	f1c55c <ASN1_generate_nconf@plt+0xf01fbc>
   4d86c:	blcc	f1c560 <ASN1_generate_nconf@plt+0xf01fc0>
   4d870:	blcc	f1c564 <ASN1_generate_nconf@plt+0xf01fc4>
   4d874:	blcc	f1c568 <ASN1_generate_nconf@plt+0xf01fc8>
   4d878:	blcc	f1c56c <ASN1_generate_nconf@plt+0xf01fcc>
   4d87c:	blcc	f1c570 <ASN1_generate_nconf@plt+0xf01fd0>
   4d880:	mrccc	2, 1, r6, cr11, cr11, {1}
   4d884:	blcc	f1c578 <ASN1_generate_nconf@plt+0xf01fd8>
   4d888:	blcc	f1c57c <ASN1_generate_nconf@plt+0xf01fdc>
   4d88c:	blcc	f1c580 <ASN1_generate_nconf@plt+0xf01fe0>
   4d890:	blcc	15dc5c0 <ASN1_generate_nconf@plt+0x15c2020>
   4d894:	blcc	f1c588 <ASN1_generate_nconf@plt+0xf01fe8>
   4d898:	blcc	10a0d8c <ASN1_generate_nconf@plt+0x10867ec>
   4d89c:	blcc	f1c590 <ASN1_generate_nconf@plt+0xf01ff0>
   4d8a0:	blcc	f1e994 <ASN1_generate_nconf@plt+0xf043f4>
   4d8a4:	blcc	f1c598 <ASN1_generate_nconf@plt+0xf01ff8>
   4d8a8:	blcc	f1f59c <ASN1_generate_nconf@plt+0xf04ffc>
   4d8ac:	blcc	f1c5a0 <ASN1_generate_nconf@plt+0xf02000>
   4d8b0:	blcc	f1c5a4 <ASN1_generate_nconf@plt+0xf02004>
   4d8b4:	blcc	f1c5a8 <ASN1_generate_nconf@plt+0xf02008>
   4d8b8:	blcc	175c5ac <ASN1_generate_nconf@plt+0x174200c>
   4d8bc:	blcc	f1c5b0 <ASN1_generate_nconf@plt+0xf02010>
   4d8c0:	blcc	145c644 <ASN1_generate_nconf@plt+0x14420a4>
   4d8c4:	ldrvs	r3, [fp, #-2899]!	; 0xfffff4ad
   4d8c8:	ldmdami	r6, {r0, r1, r3, r4, r5, r8, fp, ip, lr}
   4d8cc:			; <UNDEFINED> instruction: 0x47704478
   4d8d0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   4d8d4:	ldmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
   4d8d8:			; <UNDEFINED> instruction: 0x47704478
   4d8dc:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   4d8e0:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   4d8e4:			; <UNDEFINED> instruction: 0x47704478
   4d8e8:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   4d8ec:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   4d8f0:			; <UNDEFINED> instruction: 0x47704478
   4d8f4:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   4d8f8:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   4d8fc:			; <UNDEFINED> instruction: 0x47704478
   4d900:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   4d904:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
   4d908:			; <UNDEFINED> instruction: 0x47704478
   4d90c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   4d910:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
   4d914:			; <UNDEFINED> instruction: 0x47704478
   4d918:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   4d91c:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
   4d920:			; <UNDEFINED> instruction: 0x47704478
   4d924:	andeq	r9, r1, r4, lsl #1
   4d928:	andeq	r9, r1, r6, lsl #1
   4d92c:	strheq	r9, [r1], -ip
   4d930:	strheq	r9, [r1], -lr
   4d934:	andeq	r9, r1, r0, asr #1
   4d938:	andeq	r9, r1, r2, ror r0
   4d93c:	muleq	r1, r4, r0
   4d940:	andeq	r4, r0, r6, asr #9
   4d944:	andeq	r9, r1, r0, ror r0
   4d948:	andeq	r9, r1, r2, rrx
   4d94c:	andeq	r9, r1, r4, ror r0
   4d950:	strdeq	r7, [r1], -r6
   4d954:	andeq	r9, r1, r0, rrx
   4d958:	andeq	r9, r0, lr, ror #10
   4d95c:	andeq	r9, r1, ip, lsl #1
   4d960:			; <UNDEFINED> instruction: 0x4604b510
   4d964:	ldc	7, cr15, [sl], {202}	; 0xca
   4d968:	and	r1, r2, r1, lsr #16
   4d96c:	blcs	c2b9a0 <ASN1_generate_nconf@plt+0xc11400>
   4d970:	strmi	sp, [sl], -sp
   4d974:	addmi	r3, ip, #16384	; 0x4000
   4d978:	blmi	202960 <ASN1_generate_nconf@plt+0x1e83c0>
   4d97c:	ldrbtmi	r2, [fp], #-551	; 0xfffffdd9
   4d980:			; <UNDEFINED> instruction: 0xf7c94618
   4d984:	andcs	lr, r0, #220, 22	; 0x37000
   4d988:	eorcs	pc, r7, r0, lsl #17
   4d98c:			; <UNDEFINED> instruction: 0x4611bd10
   4d990:	svclt	0x0000e7f3
   4d994:	andeq	r9, r3, r6, asr lr
   4d998:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   4d99c:	svclt	0x00004770
   4d9a0:	andeq	r9, r3, sl, lsr lr
   4d9a4:			; <UNDEFINED> instruction: 0x4614b5f8
   4d9a8:	movwcs	r4, #7444	; 0x1d14
   4d9ac:	ldrbtmi	r6, [sp], #-2056	; 0xfffff7f8
   4d9b0:	adcvs	r4, r9, #304	; 0x130
   4d9b4:	stmib	r5, {r1, r2, r3, r4, r5, r6, sl, lr}^
   4d9b8:			; <UNDEFINED> instruction: 0xf7ff320b
   4d9bc:	stmdavs	r3!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4d9c0:	cmnvs	r9, #0, 2
   4d9c4:	stfmid	f3, [pc, #-716]	; 4d700 <ASN1_generate_nconf@plt+0x33160>
   4d9c8:	svcmi	0x000f4622
   4d9cc:	ldmdbpl	r5!, {r3, r9, sl, lr}^
   4d9d0:	adcmi	r5, r3, #244, 18	; 0x3d0000
   4d9d4:	adcmi	fp, fp, #24, 30	; 0x60
   4d9d8:	ldmdavc	fp, {r2, ip, lr, pc}
   4d9dc:	svclt	0x00042b00
   4d9e0:	tstcs	r1, r0, lsl r6
   4d9e4:	svccc	0x0010f852
   4d9e8:	mvnsle	r2, r0, lsl #22
   4d9ec:	blmi	239e38 <ASN1_generate_nconf@plt+0x21f898>
   4d9f0:	cmpvs	r8, #2063597568	; 0x7b000000
   4d9f4:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   4d9f8:	svclt	0x0000bdf8
   4d9fc:	andeq	r9, r3, r6, lsr #28
   4da00:	andeq	r1, r3, r8, asr r0
   4da04:	strdeq	r1, [r0], -ip
   4da08:			; <UNDEFINED> instruction: 0x000015b4
   4da0c:	andeq	r9, r3, r4, ror #27
   4da10:	ldrdeq	r9, [r3], -lr
   4da14:	stmdbcs	r2, {r0, r1, r2, r4, r9, fp, lr}
   4da18:	ldrbtmi	fp, [sl], #-1528	; 0xfffffa08
   4da1c:			; <UNDEFINED> instruction: 0x46034c16
   4da20:	ldmdavs	r0!, {r1, r2, r4, r8, fp, ip, lr}
   4da24:	ldcmi	0, cr13, [r5], {29}
   4da28:	bmi	59f264 <ASN1_generate_nconf@plt+0x584cc4>
   4da2c:	ldrbtmi	r4, [ip], #-2325	; 0xfffff6eb
   4da30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4da34:	cdp	7, 15, cr15, cr2, cr8, {6}
   4da38:	orrlt	r6, r2, r2, lsr #16
   4da3c:	ldrbtmi	r4, [pc], #-3858	; 4da44 <ASN1_generate_nconf@plt+0x334a4>
   4da40:			; <UNDEFINED> instruction: 0xf854e002
   4da44:	cmplt	r2, r8, lsl #30
   4da48:	andsmi	r6, sp, #6488064	; 0x630000
   4da4c:	ldmdavs	r0!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   4da50:			; <UNDEFINED> instruction: 0xf7c84639
   4da54:			; <UNDEFINED> instruction: 0xf854eee4
   4da58:	bcs	59680 <ASN1_generate_nconf@plt+0x3f0e0>
   4da5c:	strdcs	sp, [r0], -r4
   4da60:	bmi	2fd248 <ASN1_generate_nconf@plt+0x2e2ca8>
   4da64:	ldrbtmi	r4, [sl], #-2314	; 0xfffff6f6
   4da68:			; <UNDEFINED> instruction: 0xf7c84479
   4da6c:	ldrdcs	lr, [r0], -r8
   4da70:	svclt	0x0000bdf8
   4da74:	strdeq	r0, [r3], -r2
   4da78:	andeq	r1, r0, r0, lsr #11
   4da7c:	andeq	r8, r3, sl, asr r3
   4da80:	andeq	r9, r3, r4, lsr #27
   4da84:	andeq	r8, r1, sl, lsr #31
   4da88:	andeq	r8, r1, r6, asr #31
   4da8c:	andeq	r9, r3, lr, ror #26
   4da90:	andeq	r8, r1, r8, asr #30
   4da94:			; <UNDEFINED> instruction: 0x4604b570
   4da98:	strmi	r7, [sp], -r3, lsl #16
   4da9c:	blcc	c9f2fc <ASN1_generate_nconf@plt+0xc84d5c>
   4daa0:	ldmdale	sp, {r0, r1, r6, r8, r9, fp, sp}^
   4daa4:			; <UNDEFINED> instruction: 0xf003e8df
   4daa8:	mrrcpl	12, 10, r5, ip, cr4
   4daac:	mrrcpl	12, 5, r5, ip, cr12
   4dab0:	mrrcpl	12, 5, r5, ip, cr12
   4dab4:	mrrcpl	12, 5, r5, ip, cr12
   4dab8:	ldrbvs	r5, [ip, #-3164]	; 0xfffff3a4
   4dabc:			; <UNDEFINED> instruction: 0x975c5c91
   4dac0:	mrrcpl	12, 5, r5, ip, cr12
   4dac4:	subscs	r7, ip, #29622272	; 0x1c40000
   4dac8:	mcrpl	12, 4, r5, cr10, cr12, {2}
   4dacc:	mrrcpl	12, 5, r5, ip, cr12
   4dad0:	mrrcpl	12, 5, r5, ip, cr12
   4dad4:	mrrcpl	12, 5, r5, ip, cr12
   4dad8:	ldrbvs	r5, [ip, #-3164]	; 0xfffff3a4
   4dadc:			; <UNDEFINED> instruction: 0x975c5c91
   4dae0:	mrrcpl	12, 5, r5, ip, cr12
   4dae4:	subscs	r7, ip, #29622272	; 0x1c40000
   4dae8:	mcrpl	12, 4, r5, cr10, cr12, {2}
   4daec:	blcs	6bc00 <ASN1_generate_nconf@plt+0x51660>
   4daf0:	stmdbmi	r6, {r0, r1, r2, r4, r5, r6, ip, lr, pc}^
   4daf4:			; <UNDEFINED> instruction: 0xf7cc4479
   4daf8:	stmdacs	r0, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   4dafc:	stmdbmi	r4, {r0, r4, r5, r6, ip, lr, pc}^
   4db00:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4db04:	bl	fe70ba3c <ASN1_generate_nconf@plt+0xfe6f149c>
   4db08:	rsble	r2, sl, r0, lsl #16
   4db0c:	strtmi	r4, [r0], -r1, asr #18
   4db10:			; <UNDEFINED> instruction: 0xf7cc4479
   4db14:	stmdacs	r0, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   4db18:	ldmdbmi	pc!, {r0, r4, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
   4db1c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4db20:	bl	fe38ba58 <ASN1_generate_nconf@plt+0xfe3714b8>
   4db24:	rsble	r2, sl, r0, lsl #16
   4db28:			; <UNDEFINED> instruction: 0x4620493c
   4db2c:			; <UNDEFINED> instruction: 0xf7cc4479
   4db30:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
   4db34:	ldmdbmi	sl!, {r2, r3, r4, r6, ip, lr, pc}
   4db38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4db3c:	bl	200ba74 <ASN1_generate_nconf@plt+0x1ff14d4>
   4db40:	subsle	r2, r5, r0, lsl #16
   4db44:			; <UNDEFINED> instruction: 0x46204937
   4db48:			; <UNDEFINED> instruction: 0xf7cc4479
   4db4c:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   4db50:	ldmdbmi	r5!, {r1, r2, r3, r6, ip, lr, pc}
   4db54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4db58:	bl	1c8ba90 <ASN1_generate_nconf@plt+0x1c714f0>
   4db5c:	suble	r2, r7, r0, lsl #16
   4db60:	ldcllt	0, cr2, [r0, #-0]
   4db64:	strle	r0, [sl, #-1483]	; 0xfffffa35
   4db68:	movweq	pc, #4680	; 0x1248	; <UNPREDICTABLE>
   4db6c:	eorsvs	r2, r3, r1
   4db70:			; <UNDEFINED> instruction: 0x078abd70
   4db74:	movwcs	fp, #20290	; 0x4f42
   4db78:	eorsvs	r2, r3, r1
   4db7c:			; <UNDEFINED> instruction: 0x4629d4f1
   4db80:	pop	{r5, r9, sl, lr}
   4db84:			; <UNDEFINED> instruction: 0xf7ff4070
   4db88:	streq	fp, [sl], r5, asr #30
   4db8c:	movwcs	sp, #46583	; 0xb5f7
   4db90:	eorsvs	r2, r3, r1
   4db94:			; <UNDEFINED> instruction: 0x0608bd70
   4db98:	stmdbmi	r4!, {r0, r4, r5, r6, r7, r8, sl, ip, lr, pc}
   4db9c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4dba0:	bl	138bad8 <ASN1_generate_nconf@plt+0x1371538>
   4dba4:	stmdbmi	r2!, {r4, r5, r8, ip, sp, pc}
   4dba8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4dbac:	bl	120bae4 <ASN1_generate_nconf@plt+0x11f1544>
   4dbb0:	mvnle	r2, r0, lsl #16
   4dbb4:	andcs	r2, r1, lr, lsl #6
   4dbb8:	ldcllt	0, cr6, [r0, #-204]!	; 0xffffff34
   4dbbc:	ldrble	r0, [lr, #1833]	; 0x729
   4dbc0:	movweq	pc, #29256	; 0x7248	; <UNPREDICTABLE>
   4dbc4:	eorsvs	r2, r3, r1
   4dbc8:			; <UNDEFINED> instruction: 0x06cbbd70
   4dbcc:	movwcs	sp, #34263	; 0x85d7
   4dbd0:	eorsvs	r2, r3, r1
   4dbd4:	streq	fp, [r8, #3440]	; 0xd70
   4dbd8:	movwcs	sp, #54737	; 0xd5d1
   4dbdc:	eorsvs	r2, r3, r1
   4dbe0:			; <UNDEFINED> instruction: 0x07a9bd70
   4dbe4:	vrshl.s8	<illegal reg q14.5>, <illegal reg q5.5>, q12
   4dbe8:	andcs	r0, r1, r5, lsl #6
   4dbec:	ldcllt	0, cr6, [r0, #-204]!	; 0xffffff34
   4dbf0:	svclt	0x0042076b
   4dbf4:	andcs	r2, r1, r6, lsl #6
   4dbf8:	strble	r6, [r0, #51]	; 0x33
   4dbfc:	strbeq	fp, [sl, #-3440]!	; 0xfffff290
   4dc00:	movwcs	sp, #50621	; 0xc5bd
   4dc04:	eorsvs	r2, r3, r1
   4dc08:	svclt	0x0000bd70
   4dc0c:	andeq	r8, r1, r8, lsl r0
   4dc10:	ldrdeq	r2, [r1], -lr
   4dc14:	andeq	r8, r1, r4, lsl #30
   4dc18:	strdeq	r8, [r1], -sl
   4dc1c:	strdeq	r8, [r1], -r0
   4dc20:	andeq	r8, r1, r6, ror #29
   4dc24:	ldrdeq	r8, [r1], -ip
   4dc28:	andeq	fp, r0, r2, ror #29
   4dc2c:	andeq	r8, r1, lr, ror #28
   4dc30:	andeq	r8, r1, r6, ror #28
   4dc34:			; <UNDEFINED> instruction: 0x460db570
   4dc38:			; <UNDEFINED> instruction: 0xf7cb4606
   4dc3c:			; <UNDEFINED> instruction: 0x4604eabe
   4dc40:	eorvs	r4, ip, r8, lsl #16
   4dc44:	tstlt	ip, r8, ror r4
   4dc48:	ldcllt	0, cr2, [r0, #-4]!
   4dc4c:	ldrtmi	r4, [r3], -r6, lsl #26
   4dc50:	stmdbmi	r7, {r1, r2, r9, fp, lr}
   4dc54:	ldrbtmi	r5, [sl], #-2368	; 0xfffff6c0
   4dc58:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4dc5c:	ldcl	7, cr15, [lr, #800]	; 0x320
   4dc60:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   4dc64:	andeq	r0, r3, r8, asr #27
   4dc68:	andeq	r1, r0, r0, lsr #11
   4dc6c:	andeq	r9, r3, lr, ror fp
   4dc70:	ldrdeq	r8, [r1], -r4
   4dc74:			; <UNDEFINED> instruction: 0x460db570
   4dc78:			; <UNDEFINED> instruction: 0xf7c94606
   4dc7c:			; <UNDEFINED> instruction: 0x4604ecbc
   4dc80:	eorvs	r4, ip, r8, lsl #16
   4dc84:	tstlt	ip, r8, ror r4
   4dc88:	ldcllt	0, cr2, [r0, #-4]!
   4dc8c:	ldrtmi	r4, [r3], -r6, lsl #26
   4dc90:	stmdbmi	r7, {r1, r2, r9, fp, lr}
   4dc94:	ldrbtmi	r5, [sl], #-2368	; 0xfffff6c0
   4dc98:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4dc9c:	ldc	7, cr15, [lr, #800]!	; 0x320
   4dca0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   4dca4:	andeq	r0, r3, r8, lsl #27
   4dca8:	andeq	r1, r0, r0, lsr #11
   4dcac:	andeq	r9, r3, lr, lsr fp
   4dcb0:	muleq	r1, r4, sp
   4dcb4:	mvnsmi	lr, sp, lsr #18
   4dcb8:	stmdavs	r8, {r1, r2, r9, sl, lr}
   4dcbc:	svcmi	0x0016460d
   4dcc0:	orrlt	r4, r0, pc, ror r4
   4dcc4:			; <UNDEFINED> instruction: 0x460c4690
   4dcc8:			; <UNDEFINED> instruction: 0xf854e002
   4dccc:	cmplt	r0, r8, lsl #30
   4dcd0:			; <UNDEFINED> instruction: 0xf7cc4631
   4dcd4:	stmdacs	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   4dcd8:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   4dcdc:			; <UNDEFINED> instruction: 0xf8c82001
   4dce0:	pop	{ip, sp}
   4dce4:	blmi	3ae4ac <ASN1_generate_nconf@plt+0x393f0c>
   4dce8:	stmdbmi	lr, {r0, r2, r3, r9, fp, lr}
   4dcec:	ldrbtmi	r5, [sl], #-2302	; 0xfffff702
   4dcf0:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   4dcf4:	ldc	7, cr15, [r2, #800]	; 0x320
   4dcf8:	cmplt	sl, sl, lsr #16
   4dcfc:	ldrbtmi	r4, [pc], #-3850	; 4dd04 <ASN1_generate_nconf@plt+0x33764>
   4dd00:			; <UNDEFINED> instruction: 0x46396830
   4dd04:	stc	7, cr15, [sl, #800]	; 0x320
   4dd08:	svccs	0x0008f855
   4dd0c:	mvnsle	r2, r0, lsl #20
   4dd10:	ldmfd	sp!, {sp}
   4dd14:	svclt	0x000081f0
   4dd18:	andeq	r0, r3, ip, asr #26
   4dd1c:	andeq	r1, r0, r0, lsr #11
   4dd20:	andeq	r9, r3, r6, ror #21
   4dd24:	andeq	r8, r1, r8, asr sp
   4dd28:	andeq	r8, r1, r6, ror #26
   4dd2c:	blmi	9205bc <ASN1_generate_nconf@plt+0x90601c>
   4dd30:	ldrblt	r4, [r0, #1146]!	; 0x47a
   4dd34:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   4dd38:	strmi	r4, [lr], -r5, lsl #12
   4dd3c:	movwls	r6, #6171	; 0x181b
   4dd40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4dd44:	b	fee8bc7c <ASN1_generate_nconf@plt+0xfee716dc>
   4dd48:	strbtmi	r2, [r9], -r0, lsl #4
   4dd4c:	stmdavs	r7, {r2, r9, sl, lr}
   4dd50:	strtmi	r6, [r8], -r2, lsr #32
   4dd54:	stcl	7, cr15, [r4], #808	; 0x328
   4dd58:	blne	12f4160 <ASN1_generate_nconf@plt+0x12d9bc0>
   4dd5c:			; <UNDEFINED> instruction: 0xf282fab2
   4dd60:	ldmdbeq	r2, {r0, r3, fp, ip, sp, lr}^
   4dd64:	svclt	0x00182900
   4dd68:	stmiblt	sl, {r0, r9, sp}
   4dd6c:	andmi	pc, r0, #0, 2
   4dd70:	bcc	9f584 <ASN1_generate_nconf@plt+0x84fe4>
   4dd74:	stmdble	r6, {r0, r1, r9, ip, sp}
   4dd78:	bcs	8e7e08 <ASN1_generate_nconf@plt+0x8cd868>
   4dd7c:	eorsvs	sp, r3, r8
   4dd80:	eorvs	r2, r7, r1
   4dd84:	stmdacs	r0, {r0, r3, sp, lr, pc}
   4dd88:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   4dd8c:	rscsle	r2, r6, r0, lsl #20
   4dd90:			; <UNDEFINED> instruction: 0xf7ff4628
   4dd94:	ldrdcs	pc, [r0], -pc	; <UNPREDICTABLE>
   4dd98:	bmi	2a5e3c <ASN1_generate_nconf@plt+0x28b89c>
   4dd9c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   4dda0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4dda4:	subsmi	r9, sl, r1, lsl #22
   4dda8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4ddac:	andlt	sp, r3, r1, lsl #2
   4ddb0:			; <UNDEFINED> instruction: 0xf7cbbdf0
   4ddb4:	svclt	0x0000e966
   4ddb8:	ldrdeq	r0, [r3], -ip
   4ddbc:	andeq	r1, r0, r0, ror r5
   4ddc0:	andeq	r0, r3, lr, ror #24
   4ddc4:	blmi	460608 <ASN1_generate_nconf@plt+0x446068>
   4ddc8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   4ddcc:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   4ddd0:	strbtmi	r4, [r9], -ip, lsl #12
   4ddd4:	movwls	r6, #6171	; 0x181b
   4ddd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4dddc:			; <UNDEFINED> instruction: 0xffa6f7ff
   4dde0:	blls	7a228 <ASN1_generate_nconf@plt+0x5fc88>
   4dde4:	eorvs	r2, r3, r1
   4dde8:	blmi	220610 <ASN1_generate_nconf@plt+0x206070>
   4ddec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4ddf0:	blls	a7e60 <ASN1_generate_nconf@plt+0x8d8c0>
   4ddf4:			; <UNDEFINED> instruction: 0xf04f405a
   4ddf8:	mrsle	r0, SP_irq
   4ddfc:	ldclt	0, cr11, [r0, #-8]
   4de00:	ldmdb	lr!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4de04:	andeq	r0, r3, r4, asr #24
   4de08:	andeq	r1, r0, r0, ror r5
   4de0c:	andeq	r0, r3, r0, lsr #24
   4de10:	blmi	be06cc <ASN1_generate_nconf@plt+0xbc612c>
   4de14:	push	{r1, r3, r4, r5, r6, sl, lr}
   4de18:	strdlt	r4, [r3], r0
   4de1c:			; <UNDEFINED> instruction: 0x460558d3
   4de20:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   4de24:			; <UNDEFINED> instruction: 0xf04f9301
   4de28:			; <UNDEFINED> instruction: 0xf7cc0300
   4de2c:	movwcs	lr, #2630	; 0xa46
   4de30:	ldrmi	r4, [sl], -r9, ror #12
   4de34:	strtmi	r4, [r8], -r4, lsl #12
   4de38:	ldrdls	pc, [r0], -r4
   4de3c:			; <UNDEFINED> instruction: 0xf7c96023
   4de40:			; <UNDEFINED> instruction: 0xf8ddedaa
   4de44:	strmi	ip, [r2], -r0
   4de48:	andeq	lr, r5, ip, lsr #23
   4de4c:			; <UNDEFINED> instruction: 0xf080fab0
   4de50:			; <UNDEFINED> instruction: 0xf89c460b
   4de54:	stmdbeq	r0, {ip}^
   4de58:	svclt	0x00182900
   4de5c:	stmiblt	r8!, {r0, sp}^
   4de60:	mvnscc	pc, pc, asr #32
   4de64:			; <UNDEFINED> instruction: 0xf06f1856
   4de68:	bl	111e270 <ASN1_generate_nconf@plt+0x1103cd0>
   4de6c:			; <UNDEFINED> instruction: 0xf04f0701
   4de70:	adcsmi	r3, r9, #-1073741761	; 0xc000003f
   4de74:	andeq	pc, r2, pc, rrx
   4de78:	adcsmi	fp, r0, #8, 30
   4de7c:	stmdavs	r1!, {r3, r9, ip, lr, pc}
   4de80:	andle	r2, fp, r2, lsr #18
   4de84:	movwcs	lr, #2504	; 0x9c8
   4de88:			; <UNDEFINED> instruction: 0xf8c42001
   4de8c:	and	r9, fp, r0
   4de90:	tsteq	r3, r2, asr sl
   4de94:	stmdavs	r1!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   4de98:	rscsle	r2, r3, r0, lsl #18
   4de9c:			; <UNDEFINED> instruction: 0xf7ff4628
   4dea0:	andcs	pc, r0, r9, asr ip	; <UNPREDICTABLE>
   4dea4:	andls	pc, r0, r4, asr #17
   4dea8:	blmi	2606d4 <ASN1_generate_nconf@plt+0x246134>
   4deac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4deb0:	blls	a7f20 <ASN1_generate_nconf@plt+0x8d980>
   4deb4:			; <UNDEFINED> instruction: 0xf04f405a
   4deb8:	mrsle	r0, LR_svc
   4debc:	pop	{r0, r1, ip, sp, pc}
   4dec0:			; <UNDEFINED> instruction: 0xf7cb83f0
   4dec4:	svclt	0x0000e8de
   4dec8:	strdeq	r0, [r3], -r8
   4decc:	andeq	r1, r0, r0, ror r5
   4ded0:	andeq	r0, r3, r0, ror #22
   4ded4:	blmi	9e0770 <ASN1_generate_nconf@plt+0x9c61d0>
   4ded8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   4dedc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   4dee0:	strmi	r4, [lr], -r5, lsl #12
   4dee4:	movwls	r6, #6171	; 0x181b
   4dee8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4deec:	stmib	r4!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4def0:	strbtmi	r2, [r9], -r0, lsl #6
   4def4:			; <UNDEFINED> instruction: 0x4604461a
   4def8:	stmdavs	r7!, {r3, r5, r9, sl, lr}
   4defc:			; <UNDEFINED> instruction: 0xf7cc6023
   4df00:			; <UNDEFINED> instruction: 0xf8ddeaa2
   4df04:	strmi	ip, [r2], -r0
   4df08:	andeq	lr, r5, ip, lsr #23
   4df0c:			; <UNDEFINED> instruction: 0xf080fab0
   4df10:			; <UNDEFINED> instruction: 0xf89c460b
   4df14:	stmdbeq	r0, {ip}^
   4df18:	svclt	0x00182900
   4df1c:	stmiblt	r0!, {r0, sp}^
   4df20:	svclt	0x00081c59
   4df24:	svccc	0x00fff1b2
   4df28:	b	1501f80 <ASN1_generate_nconf@plt+0x14e79e0>
   4df2c:	tstle	r1, r3, lsl #2
   4df30:	ldmiblt	r1, {r0, r5, fp, sp, lr}
   4df34:	stmib	r6, {r0, sp}^
   4df38:	eorvs	r2, r7, r0, lsl #6
   4df3c:	blmi	360778 <ASN1_generate_nconf@plt+0x3461d8>
   4df40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4df44:	blls	a7fb4 <ASN1_generate_nconf@plt+0x8da14>
   4df48:			; <UNDEFINED> instruction: 0xf04f405a
   4df4c:	mrsle	r0, (UNDEF: 58)
   4df50:	ldcllt	0, cr11, [r0, #12]!
   4df54:	stmdbcs	r2!, {r0, r5, fp, sp, lr}
   4df58:	strtmi	sp, [r8], -ip, ror #3
   4df5c:	blx	fff0bf62 <ASN1_generate_nconf@plt+0xffef19c2>
   4df60:	eorvs	r2, r7, r0
   4df64:			; <UNDEFINED> instruction: 0xf7cbe7ea
   4df68:	svclt	0x0000e88c
   4df6c:	andeq	r0, r3, r4, lsr fp
   4df70:	andeq	r1, r0, r0, ror r5
   4df74:	andeq	r0, r3, ip, asr #21
   4df78:	blmi	8607fc <ASN1_generate_nconf@plt+0x84625c>
   4df7c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   4df80:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   4df84:	strmi	r4, [lr], -r5, lsl #12
   4df88:	movwls	r6, #6171	; 0x181b
   4df8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4df90:	ldmib	r2, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4df94:	strbtmi	r2, [r9], -r0, lsl #4
   4df98:	stmdavs	r7, {r2, r9, sl, lr}
   4df9c:	strtmi	r6, [r8], -r2, lsr #32
   4dfa0:	stmib	r8!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4dfa4:	blne	12f43ac <ASN1_generate_nconf@plt+0x12d9e0c>
   4dfa8:			; <UNDEFINED> instruction: 0xf282fab2
   4dfac:	ldmdbeq	r2, {r0, r3, fp, ip, sp, lr}^
   4dfb0:	svclt	0x00182900
   4dfb4:	ldmiblt	sl!, {r0, r9, sp}
   4dfb8:	strmi	r1, [r3], -r2, asr #24
   4dfbc:	stmdblt	r8, {r0, r4, ip, lr, pc}
   4dfc0:	stmiblt	sl, {r1, r5, fp, sp, lr}
   4dfc4:	eorsvs	r2, r3, r1
   4dfc8:	bmi	3a606c <ASN1_generate_nconf@plt+0x38bacc>
   4dfcc:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   4dfd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4dfd4:	subsmi	r9, sl, r1, lsl #22
   4dfd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4dfdc:	andlt	sp, r3, sl, lsl #2
   4dfe0:	stmdavs	r2!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   4dfe4:	mvnle	r2, r2, lsr #20
   4dfe8:			; <UNDEFINED> instruction: 0xf7ff4628
   4dfec:			; <UNDEFINED> instruction: 0x2000fbb3
   4dff0:	strb	r6, [sl, r7, lsr #32]!
   4dff4:	stmda	r4, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4dff8:	muleq	r3, r0, sl
   4dffc:	andeq	r1, r0, r0, ror r5
   4e000:	andeq	r0, r3, lr, lsr sl
   4e004:	ldmibmi	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   4e008:	bmi	ffedf1fc <ASN1_generate_nconf@plt+0xffec4c5c>
   4e00c:	push	{r0, r3, r4, r5, r6, sl, lr}
   4e010:	strdlt	r4, [ip], r0
   4e014:	strpl	lr, [sl], #-2515	; 0xfffff62d
   4e018:	cdpmi	8, 15, cr5, cr7, cr10, {4}
   4e01c:	andls	r6, fp, #1179648	; 0x120000
   4e020:	andeq	pc, r0, #79	; 0x4f
   4e024:	orrsvs	r2, sl, #0, 4
   4e028:			; <UNDEFINED> instruction: 0xf855447e
   4e02c:	tstlt	r2, r4, lsr #32
   4e030:	pushcs	{r0, r4, fp, ip, sp, lr}
   4e034:	andcs	sp, r0, lr
   4e038:	blmi	ffbe0c00 <ASN1_generate_nconf@plt+0xffbc6660>
   4e03c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4e040:	blls	3280b0 <ASN1_generate_nconf@plt+0x30db10>
   4e044:			; <UNDEFINED> instruction: 0xf04f405a
   4e048:			; <UNDEFINED> instruction: 0xf0400300
   4e04c:			; <UNDEFINED> instruction: 0xb00c81b6
   4e050:			; <UNDEFINED> instruction: 0x87f0e8bd
   4e054:	stclne	8, cr7, [r0], #-324	; 0xfffffebc
   4e058:	sbcsvs	r0, r8, #167	; 0xa7
   4e05c:	tstle	r2, sp, lsr #18
   4e060:	blcs	6c2b4 <ASN1_generate_nconf@plt+0x51d14>
   4e064:	ldmdavc	r3, {r0, r1, r2, r5, r6, r7, ip, lr, pc}^
   4e068:			; <UNDEFINED> instruction: 0xf8df213d
   4e06c:	blcs	baeec4 <ASN1_generate_nconf@plt+0xb94924>
   4e070:			; <UNDEFINED> instruction: 0xf102bf0c
   4e074:			; <UNDEFINED> instruction: 0xf1020a02
   4e078:	ldrbtmi	r0, [r8], #2561	; 0xa01
   4e07c:	andcc	fp, r1, #8, 30
   4e080:			; <UNDEFINED> instruction: 0xf8c84650
   4e084:			; <UNDEFINED> instruction: 0xf7c9203c
   4e088:			; <UNDEFINED> instruction: 0xb320e8e4
   4e08c:			; <UNDEFINED> instruction: 0xf8c81c43
   4e090:	movwcs	r3, #56	; 0x38
   4e094:	blmi	ff72a0a8 <ASN1_generate_nconf@plt+0xff70fb08>
   4e098:			; <UNDEFINED> instruction: 0xf8d3447b
   4e09c:			; <UNDEFINED> instruction: 0xf8d88030
   4e0a0:			; <UNDEFINED> instruction: 0xf1b99000
   4e0a4:			; <UNDEFINED> instruction: 0xf0000f00
   4e0a8:			; <UNDEFINED> instruction: 0x464980b9
   4e0ac:			; <UNDEFINED> instruction: 0xf7cc4650
   4e0b0:	stmdacs	r0, {r1, r2, r6, r7, fp, sp, lr, pc}
   4e0b4:	adchi	pc, ip, r0, asr #32
   4e0b8:			; <UNDEFINED> instruction: 0xf8d84ad3
   4e0bc:	ldrbtmi	r3, [sl], #-8
   4e0c0:	svclt	0x00182b2d
   4e0c4:	blvs	fe498ccc <ASN1_generate_nconf@plt+0xfe47e72c>
   4e0c8:	stmdbcs	r0, {r3, r8, ip, lr, pc}
   4e0cc:	msrhi	SPSR_fx, r0, asr #32
   4e0d0:	ldrdeq	pc, [r4], -r8
   4e0d4:			; <UNDEFINED> instruction: 0xf8c8e7b0
   4e0d8:			; <UNDEFINED> instruction: 0xe7dc0038
   4e0dc:			; <UNDEFINED> instruction: 0xf0002900
   4e0e0:			; <UNDEFINED> instruction: 0xf1a3815a
   4e0e4:	bcs	11ce9a8 <ASN1_generate_nconf@plt+0x11b4408>
   4e0e8:	strdge	sp, [r2, -r2]
   4e0ec:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   4e0f0:	smladmi	r8, r1, r4, r4
   4e0f4:			; <UNDEFINED> instruction: 0x000001bb
   4e0f8:			; <UNDEFINED> instruction: 0xffffffdd
   4e0fc:			; <UNDEFINED> instruction: 0xffffffdd
   4e100:			; <UNDEFINED> instruction: 0xffffffdd
   4e104:			; <UNDEFINED> instruction: 0xffffffdd
   4e108:			; <UNDEFINED> instruction: 0xffffffdd
   4e10c:			; <UNDEFINED> instruction: 0xffffffdd
   4e110:			; <UNDEFINED> instruction: 0xffffffdd
   4e114:			; <UNDEFINED> instruction: 0xffffffdd
   4e118:			; <UNDEFINED> instruction: 0xffffffdd
   4e11c:			; <UNDEFINED> instruction: 0xffffffdd
   4e120:			; <UNDEFINED> instruction: 0xffffffdd
   4e124:			; <UNDEFINED> instruction: 0xffffffdd
   4e128:			; <UNDEFINED> instruction: 0xffffffdd
   4e12c:			; <UNDEFINED> instruction: 0xffffffdd
   4e130:			; <UNDEFINED> instruction: 0xffffffdd
   4e134:			; <UNDEFINED> instruction: 0xffffffdd
   4e138:			; <UNDEFINED> instruction: 0xffffffdd
   4e13c:			; <UNDEFINED> instruction: 0xffffffdd
   4e140:			; <UNDEFINED> instruction: 0xffffffdd
   4e144:			; <UNDEFINED> instruction: 0xffffffdd
   4e148:			; <UNDEFINED> instruction: 0xffffffdd
   4e14c:	andeq	r0, r0, sp, lsr r1
   4e150:	andeq	r0, r0, sp, lsr r1
   4e154:			; <UNDEFINED> instruction: 0xffffffdd
   4e158:			; <UNDEFINED> instruction: 0xffffffdd
   4e15c:			; <UNDEFINED> instruction: 0xffffffdd
   4e160:			; <UNDEFINED> instruction: 0xffffffdd
   4e164:			; <UNDEFINED> instruction: 0xffffffdd
   4e168:			; <UNDEFINED> instruction: 0xffffffdd
   4e16c:	andeq	r0, r0, r3, asr #4
   4e170:			; <UNDEFINED> instruction: 0xffffffdd
   4e174:			; <UNDEFINED> instruction: 0xffffffdd
   4e178:			; <UNDEFINED> instruction: 0xffffffdd
   4e17c:			; <UNDEFINED> instruction: 0xffffffdd
   4e180:			; <UNDEFINED> instruction: 0xffffffdd
   4e184:			; <UNDEFINED> instruction: 0xffffffdd
   4e188:			; <UNDEFINED> instruction: 0xffffffdd
   4e18c:	andeq	r0, r0, r3, lsl r2
   4e190:			; <UNDEFINED> instruction: 0xffffffdd
   4e194:			; <UNDEFINED> instruction: 0xffffffdd
   4e198:			; <UNDEFINED> instruction: 0xffffffdd
   4e19c:			; <UNDEFINED> instruction: 0xffffffdd
   4e1a0:			; <UNDEFINED> instruction: 0xffffffdd
   4e1a4:			; <UNDEFINED> instruction: 0xffffffdd
   4e1a8:			; <UNDEFINED> instruction: 0xffffffdd
   4e1ac:			; <UNDEFINED> instruction: 0xffffffdd
   4e1b0:			; <UNDEFINED> instruction: 0xffffffdd
   4e1b4:			; <UNDEFINED> instruction: 0xffffffdd
   4e1b8:			; <UNDEFINED> instruction: 0xffffffdd
   4e1bc:			; <UNDEFINED> instruction: 0xffffffdd
   4e1c0:			; <UNDEFINED> instruction: 0xffffffdd
   4e1c4:	andeq	r0, r0, sp, lsr r1
   4e1c8:			; <UNDEFINED> instruction: 0xffffffdd
   4e1cc:			; <UNDEFINED> instruction: 0xffffffdd
   4e1d0:	andeq	r0, r0, sp, lsr r1
   4e1d4:			; <UNDEFINED> instruction: 0xffffffdd
   4e1d8:			; <UNDEFINED> instruction: 0xffffffdd
   4e1dc:			; <UNDEFINED> instruction: 0xffffffdd
   4e1e0:			; <UNDEFINED> instruction: 0xffffffdd
   4e1e4:			; <UNDEFINED> instruction: 0xffffffdd
   4e1e8:	andeq	r0, r0, r3, ror r2
   4e1ec:			; <UNDEFINED> instruction: 0xffffffdd
   4e1f0:	andeq	r0, r0, r9, lsl #3
   4e1f4:			; <UNDEFINED> instruction: 0xffffffdd
   4e1f8:	andeq	r0, r0, r9, lsl #3
   4e1fc:			; <UNDEFINED> instruction: 0xffffffdd
   4e200:			; <UNDEFINED> instruction: 0xffffffdd
   4e204:			; <UNDEFINED> instruction: 0xffffffdd
   4e208:			; <UNDEFINED> instruction: 0xffffffdd
   4e20c:	andeq	r0, r0, r3, ror #3
   4e210:	svcls	0x0010f858
   4e214:	svceq	0x0000f1b9
   4e218:	svcge	0x0047f47f
   4e21c:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
   4e220:	blcs	68f74 <ASN1_generate_nconf@plt+0x4e9d4>
   4e224:	sbchi	pc, fp, r0
   4e228:			; <UNDEFINED> instruction: 0xf8c26858
   4e22c:	str	sl, [r3, -r0, asr #32]
   4e230:	blcs	1920c14 <ASN1_generate_nconf@plt+0x1906674>
   4e234:	svclt	0x0008447a
   4e238:	blvs	fe456668 <ASN1_generate_nconf@plt+0xfe43c0c8>
   4e23c:	blcs	11c2264 <ASN1_generate_nconf@plt+0x11a7cc4>
   4e240:	tstcs	r2, r8, lsl #30
   4e244:	blcs	120225c <ASN1_generate_nconf@plt+0x11e7cbc>
   4e248:			; <UNDEFINED> instruction: 0x71bef240
   4e24c:	tstcs	r2, r8, lsl #30
   4e250:			; <UNDEFINED> instruction: 0xf7ffaa03
   4e254:	stmdacs	r0, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
   4e258:	svcge	0x003af47f
   4e25c:	bmi	1be1018 <ASN1_generate_nconf@plt+0x1bc6a78>
   4e260:			; <UNDEFINED> instruction: 0xf8d8496e
   4e264:	ldrbtmi	r0, [sl], #-0
   4e268:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   4e26c:	ldmdavs	r8, {ip, pc}
   4e270:			; <UNDEFINED> instruction: 0xf7c86b93
   4e274:			; <UNDEFINED> instruction: 0xf04fead4
   4e278:			; <UNDEFINED> instruction: 0xe6dd30ff
   4e27c:	stmdbge	r3, {r3, r5, r6, r8, r9, fp, lr}
   4e280:	blvs	fe65f474 <ASN1_generate_nconf@plt+0xfe644ed4>
   4e284:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
   4e288:			; <UNDEFINED> instruction: 0xf8d8b140
   4e28c:	blcs	1c5a2b4 <ASN1_generate_nconf@plt+0x1c3fd14>
   4e290:	svcge	0x001ef47f
   4e294:	blcs	74ea8 <ASN1_generate_nconf@plt+0x5a908>
   4e298:	svcge	0x001af73f
   4e29c:	bmi	18a1018 <ASN1_generate_nconf@plt+0x1886a78>
   4e2a0:			; <UNDEFINED> instruction: 0xf8d84961
   4e2a4:	ldrbtmi	r0, [sl], #-0
   4e2a8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   4e2ac:	mrrcmi	7, 13, lr, pc, cr14	; <UNPREDICTABLE>
   4e2b0:	blvs	fe85f4a8 <ASN1_generate_nconf@plt+0xfe844f08>
   4e2b4:	mrc2	7, 1, pc, cr8, cr13, {7}
   4e2b8:			; <UNDEFINED> instruction: 0xf73f2800
   4e2bc:	ldmdami	r5, {r0, r3, r8, r9, sl, fp, sp, pc}^
   4e2c0:	ldmdbmi	fp, {r1, r5, r9, sl, lr}^
   4e2c4:	ldmdapl	r0!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
   4e2c8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4e2cc:	b	fea0c1f4 <ASN1_generate_nconf@plt+0xfe9f1c54>
   4e2d0:	rscscc	pc, pc, pc, asr #32
   4e2d4:	mrrcmi	6, 11, lr, r7, cr0
   4e2d8:	ldrbtmi	sl, [ip], #-2309	; 0xfffff6fb
   4e2dc:			; <UNDEFINED> instruction: 0xf7ff6ba0
   4e2e0:	stmdacs	r0, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   4e2e4:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {3}
   4e2e8:	strtmi	r4, [r2], -sl, asr #18
   4e2ec:	ldrdpl	pc, [r0], -r8
   4e2f0:	ldmdapl	r0!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   4e2f4:	strls	r4, [r0, #-2384]	; 0xfffff6b0
   4e2f8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4e2fc:	b	fe40c224 <ASN1_generate_nconf@plt+0xfe3f1c84>
   4e300:	rscscc	pc, pc, pc, asr #32
   4e304:	mcrrmi	6, 9, lr, sp, cr8
   4e308:	ldrbtmi	sl, [ip], #-2312	; 0xfffff6f8
   4e30c:			; <UNDEFINED> instruction: 0xf7ff6ba0
   4e310:	stmdacs	r0, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   4e314:	mrcge	4, 6, APSR_nzcv, cr12, cr15, {3}
   4e318:			; <UNDEFINED> instruction: 0x4622493e
   4e31c:	ldrdpl	pc, [r0], -r8
   4e320:	ldmdapl	r0!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   4e324:	strls	r4, [r0, #-2374]	; 0xfffff6ba
   4e328:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4e32c:	b	1e0c254 <ASN1_generate_nconf@plt+0x1df1cb4>
   4e330:	rscscc	pc, pc, pc, asr #32
   4e334:	mcrrmi	6, 8, lr, r3, cr0
   4e338:	ldrbtmi	sl, [ip], #-2310	; 0xfffff6fa
   4e33c:			; <UNDEFINED> instruction: 0xf7ff6ba0
   4e340:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   4e344:	mcrge	4, 6, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   4e348:			; <UNDEFINED> instruction: 0x46224932
   4e34c:	ldrdpl	pc, [r0], -r8
   4e350:	ldmdapl	r0!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   4e354:	strls	r4, [r0, #-2364]	; 0xfffff6c4
   4e358:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4e35c:	b	180c284 <ASN1_generate_nconf@plt+0x17f1ce4>
   4e360:	rscscc	pc, pc, pc, asr #32
   4e364:	ldcmi	6, cr14, [r9], #-416	; 0xfffffe60
   4e368:	ldrbtmi	sl, [ip], #-2308	; 0xfffff6fc
   4e36c:			; <UNDEFINED> instruction: 0xf7ff6ba0
   4e370:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   4e374:	mcrge	4, 5, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   4e378:	strtmi	r4, [r2], -r6, lsr #18
   4e37c:	ldrdpl	pc, [r0], -r8
   4e380:	ldmdapl	r0!, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   4e384:	strls	r4, [r0, #-2354]	; 0xfffff6ce
   4e388:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4e38c:	b	120c2b4 <ASN1_generate_nconf@plt+0x11f1d14>
   4e390:	rscscc	pc, pc, pc, asr #32
   4e394:	ldrtmi	lr, [sp], #-1616	; 0xfffff9b0
   4e398:	bicslt	r6, r9, r9, ror #16
   4e39c:	orrsvs	r3, r1, #33554432	; 0x2000000
   4e3a0:			; <UNDEFINED> instruction: 0xe69e62d4
   4e3a4:			; <UNDEFINED> instruction: 0x4653481b
   4e3a8:	ldmdapl	r0!, {r1, r3, r5, r8, fp, lr}
   4e3ac:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4e3b0:	b	d8c2d8 <ASN1_generate_nconf@plt+0xd71d38>
   4e3b4:	rscscc	pc, pc, pc, asr #32
   4e3b8:			; <UNDEFINED> instruction: 0xf7cae63e
   4e3bc:	ldmdami	r5, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
   4e3c0:	stmdbmi	r5!, {r0, r1, r4, r6, r9, sl, lr}
   4e3c4:	ldrbtmi	r5, [r9], #-2096	; 0xfffff7d0
   4e3c8:			; <UNDEFINED> instruction: 0xf7c86800
   4e3cc:			; <UNDEFINED> instruction: 0xf04fea28
   4e3d0:			; <UNDEFINED> instruction: 0xe63130ff
   4e3d4:	strbmi	r4, [fp], -pc, lsl #16
   4e3d8:	ldmdapl	r0!, {r5, r8, fp, lr}
   4e3dc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4e3e0:	b	78c308 <ASN1_generate_nconf@plt+0x771d68>
   4e3e4:	rscscc	pc, pc, pc, asr #32
   4e3e8:	svclt	0x0000e626
   4e3ec:	andeq	r9, r3, ip, asr #15
   4e3f0:	andeq	r0, r3, r0, lsl #20
   4e3f4:	andeq	r1, r0, r0, ror r5
   4e3f8:	andeq	r0, r3, r4, ror #19
   4e3fc:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   4e400:	andeq	r9, r3, sl, asr r7
   4e404:	andeq	r9, r3, ip, lsr r7
   4e408:	andeq	r9, r3, r6, lsl r7
   4e40c:			; <UNDEFINED> instruction: 0x000395b6
   4e410:	andeq	r9, r3, r0, lsr #11
   4e414:	andeq	r1, r0, r0, lsr #11
   4e418:	andeq	r9, r3, lr, ror #10
   4e41c:			; <UNDEFINED> instruction: 0x000188b2
   4e420:	andeq	r9, r3, r4, asr r5
   4e424:	andeq	r9, r3, lr, lsr #10
   4e428:	andeq	r8, r1, r6, lsr #16
   4e42c:	andeq	r9, r3, r4, lsr #10
   4e430:	andeq	r8, r1, ip, ror #15
   4e434:	strdeq	r9, [r3], -sl
   4e438:	andeq	r8, r1, r0, lsl #16
   4e43c:	andeq	r9, r3, sl, asr #9
   4e440:	ldrdeq	r8, [r1], -r0
   4e444:	muleq	r3, sl, r4
   4e448:	andeq	r8, r1, r0, lsr #15
   4e44c:	andeq	r9, r3, sl, ror #8
   4e450:	andeq	r8, r1, r0, ror r7
   4e454:	andeq	r8, r1, r0, asr #13
   4e458:	andeq	r8, r1, sl, ror r7
   4e45c:			; <UNDEFINED> instruction: 0x000186b8
   4e460:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   4e464:			; <UNDEFINED> instruction: 0x47706b98
   4e468:	andeq	r9, r3, r2, ror r3
   4e46c:			; <UNDEFINED> instruction: 0xf5a04aca
   4e470:	blmi	ff2e6860 <ASN1_generate_nconf@plt+0xff2cc2c0>
   4e474:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   4e478:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   4e47c:	cdpmi	6, 12, cr4, cr8, cr13, {0}
   4e480:	ldmdavs	fp, {r9, sp}
   4e484:			; <UNDEFINED> instruction: 0xf04f9303
   4e488:	movwcs	r0, #768	; 0x300
   4e48c:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
   4e490:	ldmdacs	pc, {r8, r9, sp}	; <UNPREDICTABLE>
   4e494:	ldm	pc, {r0, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   4e498:	eoreq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   4e49c:			; <UNDEFINED> instruction: 0x01290036
   4e4a0:	tsteq	pc, sp, lsl r1	; <UNPREDICTABLE>
   4e4a4:	strdeq	r0, [r5], #0	; <UNPREDICTABLE>
   4e4a8:	ldrsbeq	r0, [r0], #10
   4e4ac:	eorseq	r0, r4, sl, asr #1
   4e4b0:	adcseq	r0, lr, r4, asr #1
   4e4b4:	ldrhteq	r0, [r1], r8
   4e4b8:	adceq	r0, r3, sl, lsr #1
   4e4bc:	umullseq	r0, r6, sp, r0
   4e4c0:	addeq	r0, r8, pc, lsl #1
   4e4c4:	rsbseq	r0, sl, r1, lsl #1
   4e4c8:	rsbeq	r0, ip, r3, ror r0
   4e4cc:	subseq	r0, lr, r5, rrx
   4e4d0:	eoreq	r0, pc, sl, asr #32
   4e4d4:	subeq	r0, r4, r1, asr r0
   4e4d8:	strcs	r0, [r0], #-32	; 0xffffffe0
   4e4dc:	blmi	fec20fa8 <ASN1_generate_nconf@plt+0xfec06a08>
   4e4e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4e4e4:	blls	128554 <ASN1_generate_nconf@plt+0x10dfb4>
   4e4e8:			; <UNDEFINED> instruction: 0xf04f405a
   4e4ec:			; <UNDEFINED> instruction: 0xf0400300
   4e4f0:			; <UNDEFINED> instruction: 0x46208150
   4e4f4:	ldcllt	0, cr11, [r0, #-16]!
   4e4f8:	vst1.8	{d20-d22}, [pc], r8
   4e4fc:			; <UNDEFINED> instruction: 0xf7c81100
   4e500:	strcs	lr, [r1], #-4058	; 0xfffff026
   4e504:			; <UNDEFINED> instruction: 0xf7ffe7ea
   4e508:	smlatbcs	r0, fp, pc, pc	; <UNPREDICTABLE>
   4e50c:	b	fe18c43c <ASN1_generate_nconf@plt+0xfe171e9c>
   4e510:	stmdacs	r0, {r0, r9, sl, lr}
   4e514:	msrhi	CPSR_fsx, r0
   4e518:	strcs	r4, [r1], #-1576	; 0xfffff9d8
   4e51c:	stcl	7, cr15, [ip], {201}	; 0xc9
   4e520:			; <UNDEFINED> instruction: 0x4608e7dc
   4e524:			; <UNDEFINED> instruction: 0xf7c82140
   4e528:	strcs	lr, [r1], #-4038	; 0xfffff03a
   4e52c:			; <UNDEFINED> instruction: 0x4608e7d6
   4e530:	orrne	pc, r0, pc, asr #8
   4e534:	svc	0x00bef7c8
   4e538:	strb	r2, [pc, r1, lsl #8]
   4e53c:			; <UNDEFINED> instruction: 0xff90f7ff
   4e540:	andcs	r2, sl, #0, 2
   4e544:	stmia	ip!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4e548:	blle	ff6d5d54 <ASN1_generate_nconf@plt+0xff6bb7b4>
   4e54c:	strcs	r4, [r1], #-1576	; 0xfffff9d8
   4e550:	ldcl	7, cr15, [r8], {200}	; 0xc8
   4e554:	strmi	lr, [r8], -r2, asr #15
   4e558:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
   4e55c:	svc	0x00aaf7c8
   4e560:	ldr	r2, [fp, r1, lsl #8]!
   4e564:	vst1.8	{d20-d22}, [pc], r8
   4e568:			; <UNDEFINED> instruction: 0xf7c83100
   4e56c:	strcs	lr, [r1], #-4004	; 0xfffff05c
   4e570:			; <UNDEFINED> instruction: 0x4608e7b4
   4e574:	cmpcc	r0, pc, asr #8	; <UNPREDICTABLE>
   4e578:	svc	0x009cf7c8
   4e57c:	str	r2, [sp, r1, lsl #8]!
   4e580:	vst1.8	{d20-d22}, [pc], r8
   4e584:			; <UNDEFINED> instruction: 0xf7c83180
   4e588:	strcs	lr, [r1], #-3990	; 0xfffff06a
   4e58c:	strmi	lr, [r8], -r6, lsr #15
   4e590:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
   4e594:	svc	0x008ef7c8
   4e598:	ldr	r2, [pc, r1, lsl #8]
   4e59c:	vst1.8	{d20-d22}, [pc], r8
   4e5a0:			; <UNDEFINED> instruction: 0xf7c84180
   4e5a4:	strcs	lr, [r1], #-3976	; 0xfffff078
   4e5a8:			; <UNDEFINED> instruction: 0x4608e798
   4e5ac:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   4e5b0:	svc	0x0080f7c8
   4e5b4:	ldr	r2, [r1, r1, lsl #8]
   4e5b8:	vst1.8	{d20-d22}, [pc], r8
   4e5bc:			; <UNDEFINED> instruction: 0xf7c85100
   4e5c0:	strcs	lr, [r1], #-3962	; 0xfffff086
   4e5c4:	strmi	lr, [r8], -sl, lsl #15
   4e5c8:	orrpl	pc, r0, pc, asr #8
   4e5cc:	svc	0x0072f7c8
   4e5d0:	str	r2, [r3, r1, lsl #8]
   4e5d4:			; <UNDEFINED> instruction: 0x21204608
   4e5d8:	svc	0x006cf7c8
   4e5dc:	ldrb	r2, [sp, -r1, lsl #8]!
   4e5e0:	vst1.8	{d20-d22}, [pc], r8
   4e5e4:			; <UNDEFINED> instruction: 0xf7c86180
   4e5e8:	strcs	lr, [r1], #-3942	; 0xfffff09a
   4e5ec:			; <UNDEFINED> instruction: 0x4608e776
   4e5f0:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   4e5f4:	svc	0x005ef7c8
   4e5f8:	strb	r2, [pc, -r1, lsl #8]!
   4e5fc:	vst1.8	{d20-d22}, [pc], r8
   4e600:			; <UNDEFINED> instruction: 0xf7c87180
   4e604:	strcs	lr, [r1], #-3928	; 0xfffff0a8
   4e608:	strmi	lr, [r8], -r8, ror #14
   4e60c:			; <UNDEFINED> instruction: 0xf7c82180
   4e610:	strcs	lr, [r1], #-3922	; 0xfffff0ae
   4e614:	strmi	lr, [r8], -r2, ror #14
   4e618:			; <UNDEFINED> instruction: 0xf7c8210c
   4e61c:	strcs	lr, [r1], #-3916	; 0xfffff0b4
   4e620:			; <UNDEFINED> instruction: 0x4608e75c
   4e624:			; <UNDEFINED> instruction: 0xf7c82104
   4e628:	strcs	lr, [r1], #-3910	; 0xfffff0ba
   4e62c:			; <UNDEFINED> instruction: 0x4608e756
   4e630:			; <UNDEFINED> instruction: 0xf7c82110
   4e634:	strcs	lr, [r1], #-3904	; 0xfffff0c0
   4e638:			; <UNDEFINED> instruction: 0xf7ffe750
   4e63c:			; <UNDEFINED> instruction: 0x4601ff11
   4e640:			; <UNDEFINED> instruction: 0xf7c84628
   4e644:	cdpne	14, 0, cr14, cr4, cr4, {1}
   4e648:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   4e64c:			; <UNDEFINED> instruction: 0xf7ffe746
   4e650:	andcs	pc, r0, #7, 30
   4e654:	strtmi	r4, [r8], -r1, lsl #12
   4e658:	stcl	7, cr15, [r6], #812	; 0x32c
   4e65c:	svclt	0x00181e04
   4e660:	ldr	r2, [fp, -r1, lsl #8]!
   4e664:	mrc2	7, 7, pc, cr12, cr15, {7}
   4e668:	strmi	r2, [r1], -r0, lsl #4
   4e66c:			; <UNDEFINED> instruction: 0xf7cb4628
   4e670:	mcrne	15, 0, lr, cr4, cr10, {3}
   4e674:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   4e678:			; <UNDEFINED> instruction: 0xf7ffe730
   4e67c:			; <UNDEFINED> instruction: 0x4669fef1
   4e680:	blx	ff20c686 <ASN1_generate_nconf@plt+0xff1f20e6>
   4e684:	stmdacs	r0, {r2, r9, sl, lr}
   4e688:	svcge	0x0028f43f
   4e68c:	movwcs	lr, #2525	; 0x9dd
   4e690:	addmi	r1, fp, #54788096	; 0x3440000
   4e694:	addsmi	fp, r2, #8, 30
   4e698:	blmi	11427c0 <ASN1_generate_nconf@plt+0x1128220>
   4e69c:	ldmpl	r3!, {sl, sp}^
   4e6a0:			; <UNDEFINED> instruction: 0xf7ff681d
   4e6a4:	bmi	10ce220 <ASN1_generate_nconf@plt+0x10b3c80>
   4e6a8:	ldrbtmi	r4, [sl], #-2369	; 0xfffff6bf
   4e6ac:			; <UNDEFINED> instruction: 0x46034479
   4e6b0:			; <UNDEFINED> instruction: 0xf7c84628
   4e6b4:			; <UNDEFINED> instruction: 0xe711e8b4
   4e6b8:	mrc2	7, 6, pc, cr2, cr15, {7}
   4e6bc:	andcs	r2, sl, #0, 2
   4e6c0:	stmda	lr!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4e6c4:			; <UNDEFINED> instruction: 0xf6ff1e01
   4e6c8:	qadd16mi	sl, r8, ip
   4e6cc:			; <UNDEFINED> instruction: 0xf7c82401
   4e6d0:			; <UNDEFINED> instruction: 0xe703ee9e
   4e6d4:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   4e6d8:	ldmda	r0!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4e6dc:	stmdacs	r0, {r0, r9, sl, lr}
   4e6e0:			; <UNDEFINED> instruction: 0x4628d039
   4e6e4:			; <UNDEFINED> instruction: 0xf7ca2401
   4e6e8:	ldrbt	lr, [r7], r0, lsl #27
   4e6ec:	mrc2	7, 5, pc, cr8, cr15, {7}
   4e6f0:	mrrc	7, 12, pc, lr, cr9	; <UNPREDICTABLE>
   4e6f4:	blle	8186fc <ASN1_generate_nconf@plt+0x7fe15c>
   4e6f8:	stmia	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4e6fc:	b	ff50c628 <ASN1_generate_nconf@plt+0xff4f2088>
   4e700:	strtmi	r4, [r8], -r1, lsl #12
   4e704:	stmib	r6, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4e708:	stmdacs	r0, {r2, r9, sl, lr}
   4e70c:	mrcge	4, 7, APSR_nzcv, cr9, cr15, {3}
   4e710:	ldmpl	r3!, {r0, r2, r5, r8, r9, fp, lr}^
   4e714:			; <UNDEFINED> instruction: 0xf7ff681d
   4e718:	bmi	a0e1ac <ASN1_generate_nconf@plt+0x9f3c0c>
   4e71c:	ldrbtmi	r4, [sl], #-2342	; 0xfffff6da
   4e720:			; <UNDEFINED> instruction: 0x46034479
   4e724:			; <UNDEFINED> instruction: 0xf7c84628
   4e728:			; <UNDEFINED> instruction: 0xe6d7e87a
   4e72c:			; <UNDEFINED> instruction: 0x46284611
   4e730:	svc	0x0028f7c8
   4e734:	ldrb	r2, [r1], r1, lsl #8
   4e738:	strcs	r4, [r0], #-2843	; 0xfffff4e5
   4e73c:	ldmdavs	sp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   4e740:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   4e744:	ldmdbmi	lr, {r0, r2, r3, r4, r9, fp, lr}
   4e748:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4e74c:	strtmi	r4, [r8], -r3, lsl #12
   4e750:	stmda	r4!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4e754:	blmi	588264 <ASN1_generate_nconf@plt+0x56dcc4>
   4e758:	ldmpl	r3!, {r2, r9, sl, lr}^
   4e75c:			; <UNDEFINED> instruction: 0xf7ff681d
   4e760:	bmi	68e164 <ASN1_generate_nconf@plt+0x673bc4>
   4e764:	ldrbtmi	r4, [sl], #-2328	; 0xfffff6e8
   4e768:			; <UNDEFINED> instruction: 0x46034479
   4e76c:			; <UNDEFINED> instruction: 0xf7c84628
   4e770:	ssat	lr, #20, r6, asr #16
   4e774:	strmi	r4, [r4], -ip, lsl #22
   4e778:	ldmdavs	sp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   4e77c:	mrc2	7, 3, pc, cr0, cr15, {7}
   4e780:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
   4e784:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4e788:	strtmi	r4, [r8], -r3, lsl #12
   4e78c:	stmda	r6, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4e790:			; <UNDEFINED> instruction: 0xf7cae6a4
   4e794:	svclt	0x0000ec76
   4e798:	muleq	r3, r8, r5
   4e79c:	andeq	r1, r0, r0, ror r5
   4e7a0:	andeq	r0, r3, r0, lsl #11
   4e7a4:	andeq	r0, r3, ip, lsr #10
   4e7a8:	andeq	r1, r0, r0, lsr #11
   4e7ac:	andeq	r9, r3, sl, lsr #2
   4e7b0:	andeq	r8, r1, r8, lsr #10
   4e7b4:	strheq	r9, [r3], -r6
   4e7b8:	andeq	r8, r1, r0, ror r4
   4e7bc:	andeq	r9, r3, ip, lsl #1
   4e7c0:	andeq	r8, r1, lr, lsr #8
   4e7c4:	andeq	r9, r3, lr, rrx
   4e7c8:	andeq	r8, r1, r0, asr r4
   4e7cc:	andeq	r9, r3, r0, asr r0
   4e7d0:	ldrdeq	r8, [r1], -sl
   4e7d4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   4e7d8:			; <UNDEFINED> instruction: 0x47706bd8
   4e7dc:	strdeq	r8, [r3], -lr
   4e7e0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   4e7e4:			; <UNDEFINED> instruction: 0x47706c18
   4e7e8:	strdeq	r8, [r3], -r2
   4e7ec:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   4e7f0:	ldrdcc	lr, [sl], -r3
   4e7f4:	addeq	lr, r0, r3, lsl #22
   4e7f8:	svclt	0x00004770
   4e7fc:	andeq	r8, r3, r6, ror #31
   4e800:			; <UNDEFINED> instruction: 0xf7ffb508
   4e804:	stmdavs	r3, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4e808:			; <UNDEFINED> instruction: 0x4603b13b
   4e80c:			; <UNDEFINED> instruction: 0xf8532000
   4e810:	andcc	r2, r1, r4, lsl #30
   4e814:	mvnsle	r2, r0, lsl #20
   4e818:	ldrmi	fp, [r8], -r8, lsl #26
   4e81c:	svclt	0x0000bd08
   4e820:	svcmi	0x00f0e92d
   4e824:	stc	6, cr4, [sp, #-16]!
   4e828:	bmi	1eb1438 <ASN1_generate_nconf@plt+0x1e96e98>
   4e82c:	ldrbtmi	r4, [sl], #-2937	; 0xfffff487
   4e830:			; <UNDEFINED> instruction: 0xf8df6806
   4e834:	addslt	r8, r9, r4, ror #3
   4e838:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   4e83c:	tstls	r7, #1769472	; 0x1b0000
   4e840:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4e844:			; <UNDEFINED> instruction: 0xf0002e00
   4e848:	blmi	1d6eaf4 <ASN1_generate_nconf@plt+0x1d54554>
   4e84c:	strcs	r4, [r5, -r2, lsl #13]
   4e850:			; <UNDEFINED> instruction: 0xf8584630
   4e854:	strbmi	r9, [r8, #-3]
   4e858:			; <UNDEFINED> instruction: 0xf7c9d019
   4e85c:			; <UNDEFINED> instruction: 0xf8daed20
   4e860:	bcs	b96888 <ASN1_generate_nconf@plt+0xb7c2e8>
   4e864:	movweq	pc, #8448	; 0x2100	; <UNPREDICTABLE>
   4e868:	andle	r4, r6, r5, lsl #12
   4e86c:			; <UNDEFINED> instruction: 0xf7fe4610
   4e870:			; <UNDEFINED> instruction: 0xf7c9ffed
   4e874:	stclne	13, cr14, [fp], #80	; 0x50
   4e878:	blcs	79f88c <ASN1_generate_nconf@plt+0x7852ec>
   4e87c:	andcs	fp, r1, #212, 30	; 0x350
   4e880:	adcsmi	r2, fp, #0, 4
   4e884:	andcs	fp, r0, #216, 30	; 0x360
   4e888:	svclt	0x00182a00
   4e88c:			; <UNDEFINED> instruction: 0xf85a461f
   4e890:	stmdacs	r0, {r4, r8, r9, sl, fp}
   4e894:	blmi	1903018 <ASN1_generate_nconf@plt+0x18e8a78>
   4e898:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4e89c:	movwls	r4, #670	; 0x29e
   4e8a0:	blmi	1882e9c <ASN1_generate_nconf@plt+0x18688fc>
   4e8a4:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4e8a8:	ldrcc	r4, [r0], #-2911	; 0xfffff4a1
   4e8ac:	ldrsblt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   4e8b0:	movwls	r4, #5243	; 0x147b
   4e8b4:	ldrbtmi	r4, [fp], #2910	; 0xb5e
   4e8b8:	mcr	4, 0, r4, cr8, cr11, {3}
   4e8bc:	eors	r3, pc, r0, lsl sl	; <UNPREDICTABLE>
   4e8c0:			; <UNDEFINED> instruction: 0xf88d232a
   4e8c4:			; <UNDEFINED> instruction: 0xf854300a
   4e8c8:	blcs	b9d8f0 <ASN1_generate_nconf@plt+0xb83350>
   4e8cc:			; <UNDEFINED> instruction: 0x2320bf04
   4e8d0:	andcc	pc, fp, sp, lsl #17
   4e8d4:			; <UNDEFINED> instruction: 0xf10dd024
   4e8d8:	strmi	r0, [r2], fp
   4e8dc:			; <UNDEFINED> instruction: 0xf80a2220
   4e8e0:			; <UNDEFINED> instruction: 0xf8542b01
   4e8e4:			; <UNDEFINED> instruction: 0xf7fe0c08
   4e8e8:			; <UNDEFINED> instruction: 0x4601ffb1
   4e8ec:			; <UNDEFINED> instruction: 0xf7c94650
   4e8f0:			; <UNDEFINED> instruction: 0xf7c9ef24
   4e8f4:	ldrbmi	lr, [r0], #-3284	; 0xfffff32c
   4e8f8:	blcs	79570c <ASN1_generate_nconf@plt+0x77b16c>
   4e8fc:			; <UNDEFINED> instruction: 0x2320bfdc
   4e900:	stcle	0, cr7, [sp, #-12]
   4e904:	bne	48a16c <ASN1_generate_nconf@plt+0x46fbcc>
   4e908:	ldrtmi	r2, [r2], -r0, lsl #6
   4e90c:			; <UNDEFINED> instruction: 0xf8d97003
   4e910:			; <UNDEFINED> instruction: 0xf7c70000
   4e914:	subscs	lr, r1, #132, 30	; 0x210
   4e918:	ldrtmi	r2, [r0], -r0, lsr #2
   4e91c:	cdp	7, 2, cr15, cr12, cr8, {6}
   4e920:			; <UNDEFINED> instruction: 0x462ba818
   4e924:	strcs	r4, [r0, #-1080]	; 0xfffffbc8
   4e928:			; <UNDEFINED> instruction: 0x46594632
   4e92c:	mrrcpl	8, 0, pc, r8, cr0	; <UNPREDICTABLE>
   4e930:	ldrdeq	pc, [r0], -r9
   4e934:	svc	0x0072f7c7
   4e938:	blvs	48ca90 <ASN1_generate_nconf@plt+0x4724f0>
   4e93c:	suble	r2, r0, r0, lsl #28
   4e940:	stcpl	8, cr15, [r4], {84}	; 0x54
   4e944:	vstrcs	d9, [r0, #-4]
   4e948:	ldrmi	fp, [sp], -r8, lsl #30
   4e94c:	addsmi	r9, lr, #0, 22
   4e950:	cdpge	0, 0, cr13, cr2, cr6, {2}
   4e954:	subscs	r2, r0, #32, 2
   4e958:			; <UNDEFINED> instruction: 0xf7c84630
   4e95c:	blmi	c4a19c <ASN1_generate_nconf@plt+0xc2fbfc>
   4e960:			; <UNDEFINED> instruction: 0xf88d2000
   4e964:			; <UNDEFINED> instruction: 0xf8540058
   4e968:			; <UNDEFINED> instruction: 0xf8581c10
   4e96c:	addsmi	r3, r9, #3
   4e970:			; <UNDEFINED> instruction: 0xf642d03e
   4e974:			; <UNDEFINED> instruction: 0xf8ad5320
   4e978:	stmdavc	fp, {r3, ip, sp}
   4e97c:	addsle	r2, pc, r0, lsl #22
   4e980:	beq	30adbc <ASN1_generate_nconf@plt+0x2f081c>
   4e984:	ldrbmi	r2, [r0], -pc, asr #4
   4e988:	bl	80c8bc <ASN1_generate_nconf@plt+0x7f231c>
   4e98c:	stc	7, cr15, [r6], {201}	; 0xc9
   4e990:	stccs	8, cr15, [r8], {84}	; 0x54
   4e994:	ldrbmi	r2, [r0], #-2605	; 0xfffff5d3
   4e998:	ldr	sp, [lr, lr, lsr #1]
   4e99c:	blmi	8985b8 <ASN1_generate_nconf@plt+0x87e018>
   4e9a0:	stmdbmi	r5!, {r2, r5, r9, fp, lr}
   4e9a4:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4e9a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   4e9ac:	ldrdeq	pc, [r0], -r9
   4e9b0:	svc	0x0034f7c7
   4e9b4:			; <UNDEFINED> instruction: 0xb1266826
   4e9b8:			; <UNDEFINED> instruction: 0xf8584b19
   4e9bc:	movwls	r3, #3
   4e9c0:	bmi	808790 <ASN1_generate_nconf@plt+0x7ee1f0>
   4e9c4:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   4e9c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4e9cc:	subsmi	r9, sl, r7, lsl fp
   4e9d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4e9d4:	andslt	sp, r9, r9, lsl r1
   4e9d8:	blhi	109cd4 <ASN1_generate_nconf@plt+0xef734>
   4e9dc:	svchi	0x00f0e8bd
   4e9e0:			; <UNDEFINED> instruction: 0x46294a17
   4e9e4:	ldrdeq	pc, [r0], -r9
   4e9e8:			; <UNDEFINED> instruction: 0xf7c7447a
   4e9ec:			; <UNDEFINED> instruction: 0xe7a3ef18
   4e9f0:	ldcge	6, cr4, [r8, #-172]	; 0xffffff54
   4e9f4:	ldmdbmi	r3, {r0, r2, r3, r4, r5, sl, lr}
   4e9f8:			; <UNDEFINED> instruction: 0xf8054632
   4e9fc:	ldrbtmi	r0, [r9], #-3160	; 0xfffff3a8
   4ea00:	ldrdeq	pc, [r0], -r9
   4ea04:	svc	0x000af7c7
   4ea08:			; <UNDEFINED> instruction: 0xf7cae796
   4ea0c:	svclt	0x0000eb3a
   4ea10:	ldrdeq	r0, [r3], -lr
   4ea14:	andeq	r1, r0, r0, ror r5
   4ea18:	ldrdeq	r0, [r3], -r2
   4ea1c:			; <UNDEFINED> instruction: 0x000015b4
   4ea20:	strdeq	r1, [r0], -ip
   4ea24:	andeq	r1, r0, r0, lsr #11
   4ea28:	andeq	r8, r1, r4, asr #6
   4ea2c:	andeq	r8, r1, lr, ror r3
   4ea30:	andeq	r3, r0, ip, lsl #3
   4ea34:	andeq	r8, r3, ip, lsr #28
   4ea38:	andeq	r8, r1, r2, ror #4
   4ea3c:	andeq	r0, r3, r6, asr #32
   4ea40:	andeq	r8, r3, ip, ror #27
   4ea44:	andeq	r8, r1, r6, lsr r2
   4ea48:	svcvc	0x0064f5b0
   4ea4c:	stcle	0, cr13, [sl, #-212]	; 0xffffff2c
   4ea50:	teqmi	pc, #64, 4	; <UNPREDICTABLE>
   4ea54:	mlale	sl, r8, r2, r4
   4ea58:	svcvs	0x0088f5b0
   4ea5c:			; <UNDEFINED> instruction: 0xd124db0e
   4ea60:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   4ea64:			; <UNDEFINED> instruction: 0xf5b04770
   4ea68:	eorle	r7, r3, ip, asr #31
   4ea6c:	vmla.f32	d29, d0, d0
   4ea70:	addsmi	r3, r8, #-1409286144	; 0xac000000
   4ea74:	ldmdami	r3, {r0, r3, r4, r8, ip, lr, pc}
   4ea78:			; <UNDEFINED> instruction: 0x47704478
   4ea7c:	bicscc	pc, r3, #64, 4
   4ea80:	mulle	ip, r8, r2
   4ea84:	svcvc	0x0075f5b0
   4ea88:	stmdami	pc, {r0, r1, r2, r3, r8, ip, lr, pc}	; <UNPREDICTABLE>
   4ea8c:			; <UNDEFINED> instruction: 0x47704478
   4ea90:	andle	r2, r7, r6, lsl #16
   4ea94:	tstle	r8, r4, ror r8
   4ea98:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   4ea9c:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
   4eaa0:			; <UNDEFINED> instruction: 0x47704478
   4eaa4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   4eaa8:	andcs	r4, r0, r0, ror r7
   4eaac:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
   4eab0:			; <UNDEFINED> instruction: 0x47704478
   4eab4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   4eab8:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
   4eabc:			; <UNDEFINED> instruction: 0x47704478
   4eac0:	andeq	r4, r1, lr, lsl #6
   4eac4:	andeq	r8, r1, ip, ror #3
   4eac8:	andeq	r8, r1, r4, ror #3
   4eacc:	andeq	r9, r0, lr
   4ead0:	andeq	r8, r1, r0, ror #3
   4ead4:	andeq	r6, r0, r2, lsr #25
   4ead8:			; <UNDEFINED> instruction: 0x000142b8
   4eadc:	ldrdeq	r8, [r1], -sl
   4eae0:	andeq	r8, r1, r0, lsr #3
   4eae4:	svcmi	0x00f0e92d
   4eae8:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   4eaec:	strmi	r8, [r5], -r2, lsl #22
   4eaf0:			; <UNDEFINED> instruction: 0x46084a5a
   4eaf4:			; <UNDEFINED> instruction: 0x460f4b5a
   4eaf8:	addlt	r4, fp, sl, ror r4
   4eafc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4eb00:			; <UNDEFINED> instruction: 0xf04f9309
   4eb04:			; <UNDEFINED> instruction: 0xf7c80300
   4eb08:			; <UNDEFINED> instruction: 0x4604edd0
   4eb0c:			; <UNDEFINED> instruction: 0xf0002e00
   4eb10:	movwcs	r8, #141	; 0x8d
   4eb14:			; <UNDEFINED> instruction: 0x461a4638
   4eb18:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
   4eb1c:	movwls	r3, #769	; 0x301
   4eb20:	stcl	7, cr15, [sl], #808	; 0x328
   4eb24:	stmiblt	r0, {r7, r9, sl, lr}
   4eb28:	blmi	13a1468 <ASN1_generate_nconf@plt+0x1386ec8>
   4eb2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4eb30:	blls	2a8ba0 <ASN1_generate_nconf@plt+0x28e600>
   4eb34:			; <UNDEFINED> instruction: 0xf04f405a
   4eb38:			; <UNDEFINED> instruction: 0xf0400300
   4eb3c:	andcs	r8, r1, sp, lsl #1
   4eb40:	ldc	0, cr11, [sp], #44	; 0x2c
   4eb44:	pop	{r1, r8, r9, fp, pc}
   4eb48:	stmdbmi	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   4eb4c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4eb50:	stcl	7, cr15, [r4, #-800]	; 0xfffffce0
   4eb54:	rsbsle	r2, r9, r0, lsl #24
   4eb58:	strtmi	r4, [r8], -r4, asr #18
   4eb5c:			; <UNDEFINED> instruction: 0xf7c84479
   4eb60:			; <UNDEFINED> instruction: 0xf1b8ed3e
   4eb64:	ldcle	15, cr0, [r6, #-0]
   4eb68:			; <UNDEFINED> instruction: 0xf10d4b41
   4eb6c:			; <UNDEFINED> instruction: 0xf8df0b1c
   4eb70:			; <UNDEFINED> instruction: 0xf10d9104
   4eb74:	ldrbtmi	r0, [fp], #-2592	; 0xfffff5e0
   4eb78:	ldrbtmi	r2, [r9], #1024	; 0x400
   4eb7c:	bcc	48a3a4 <ASN1_generate_nconf@plt+0x46fe04>
   4eb80:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   4eb84:	bcc	fe48a3ac <ASN1_generate_nconf@plt+0xfe46fe0c>
   4eb88:	tsteq	sl, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   4eb8c:			; <UNDEFINED> instruction: 0xf10d9304
   4eb90:	movwls	r0, #21275	; 0x531b
   4eb94:	movwls	r9, #11012	; 0x2b04
   4eb98:	blls	1bb818 <ASN1_generate_nconf@plt+0x1a1278>
   4eb9c:	strtmi	r2, [r1], -r0, lsl #4
   4eba0:	ldrtmi	r9, [r8], -r0, lsl #4
   4eba4:	movwls	r4, #5714	; 0x1652
   4eba8:			; <UNDEFINED> instruction: 0xf7ca465b
   4ebac:	tstlt	ip, r6, lsr #25
   4ebb0:	strtmi	r4, [r8], -r9, asr #12
   4ebb4:	ldc	7, cr15, [r2, #-800]	; 0xfffffce0
   4ebb8:			; <UNDEFINED> instruction: 0xf7ff9808
   4ebbc:	strmi	pc, [r2], -r5, asr #30
   4ebc0:	stmdbmi	lr!, {r4, r8, r9, ip, sp, pc}
   4ebc4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4ebc8:	cdp	7, 2, cr15, cr8, cr7, {6}
   4ebcc:	ldmiblt	r0, {r0, r1, r2, fp, ip, pc}
   4ebd0:	strbmi	r3, [r4, #-1025]	; 0xfffffbff
   4ebd4:	stmdbmi	sl!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   4ebd8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4ebdc:	ldcl	7, cr15, [lr], #800	; 0x320
   4ebe0:	bls	1c8a70 <ASN1_generate_nconf@plt+0x1ae4d0>
   4ebe4:			; <UNDEFINED> instruction: 0x4621465b
   4ebe8:			; <UNDEFINED> instruction: 0x96004638
   4ebec:	ldrbmi	r9, [r2], -r1, lsl #4
   4ebf0:	stmdb	r6, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4ebf4:			; <UNDEFINED> instruction: 0xf7cbe7db
   4ebf8:	mrc	8, 0, lr, cr8, cr2, {4}
   4ebfc:			; <UNDEFINED> instruction: 0x46021a10
   4ec00:			; <UNDEFINED> instruction: 0xf7c74628
   4ec04:	strb	lr, [r3, ip, lsl #28]!
   4ec08:	bne	fe48a470 <ASN1_generate_nconf@plt+0xfe46fed0>
   4ec0c:			; <UNDEFINED> instruction: 0xf89d4628
   4ec10:			; <UNDEFINED> instruction: 0xf7c7201b
   4ec14:	stmdals	r7, {r2, r9, sl, fp, sp, lr, pc}
   4ec18:	mvnle	r2, r0, lsl #16
   4ec1c:			; <UNDEFINED> instruction: 0x46284919
   4ec20:	mulscs	sl, sp, r8
   4ec24:			; <UNDEFINED> instruction: 0xf7c74479
   4ec28:			; <UNDEFINED> instruction: 0xe7d1edfa
   4ec2c:			; <UNDEFINED> instruction: 0x46324633
   4ec30:	mvnscc	pc, pc, asr #32
   4ec34:			; <UNDEFINED> instruction: 0x96024638
   4ec38:	strls	r9, [r0], -r1, lsl #12
   4ec3c:	stmdb	r0!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4ec40:	stmdacs	r0, {r7, r9, sl, lr}
   4ec44:	svcge	0x0070f43f
   4ec48:	orrle	r2, r5, r0, lsl #24
   4ec4c:	strtmi	r4, [r8], -lr, lsl #18
   4ec50:			; <UNDEFINED> instruction: 0xf7c84479
   4ec54:	ldrb	lr, [pc, -r4, asr #25]!
   4ec58:	b	50cb88 <ASN1_generate_nconf@plt+0x4f25e8>
   4ec5c:	andeq	pc, r2, r4, lsl pc	; <UNPREDICTABLE>
   4ec60:	andeq	r1, r0, r0, ror r5
   4ec64:	andeq	pc, r2, r0, ror #29
   4ec68:	andeq	r8, r1, sl, asr #2
   4ec6c:	andeq	r8, r1, r0, asr r1
   4ec70:	andeq	r8, r1, lr, asr #2
   4ec74:	andeq	r8, r0, r2, ror #18
   4ec78:	andeq	r7, r1, r6, lsr #8
   4ec7c:	andeq	r9, r0, r6, lsl #16
   4ec80:	andeq	r1, r1, r6, lsr #13
   4ec84:	andeq	r8, r1, r4, lsr #1
   4ec88:	andeq	r8, r1, r0, asr r0
   4ec8c:	ldrlt	r4, [r8, #-2318]!	; 0xfffff6f2
   4ec90:			; <UNDEFINED> instruction: 0x46054479
   4ec94:			; <UNDEFINED> instruction: 0xf7fb202c
   4ec98:	eorcs	pc, ip, #8128	; 0x1fc0
   4ec9c:	strmi	r2, [r4], -r0, lsl #2
   4eca0:	stcl	7, cr15, [sl], #-800	; 0xfffffce0
   4eca4:	rsbvs	r6, r3, #2818048	; 0x2b0000
   4eca8:	bvs	1926d60 <ASN1_generate_nconf@plt+0x190c7c0>
   4ecac:	ldmdavs	r9, {r0, r1, r4, r5, r8, ip, sp, pc}
   4ecb0:	ldmvs	sl, {r0, sp}
   4ecb4:	adcvs	r6, r2, r1, lsr #32
   4ecb8:	lfmlt	f6, 4, [r8, #-624]!	; 0xfffffd90
   4ecbc:	movweq	pc, #21064	; 0x5248	; <UNPREDICTABLE>
   4ecc0:	eorvs	r2, r3, r1
   4ecc4:	ldclt	0, cr6, [r8, #-652]!	; 0xfffffd74
   4ecc8:	andeq	r8, r1, r0, asr #32
   4eccc:			; <UNDEFINED> instruction: 0x4606b570
   4ecd0:	strcs	r4, [r0], #-1549	; 0xfffff9f3
   4ecd4:			; <UNDEFINED> instruction: 0xf7c7e005
   4ecd8:			; <UNDEFINED> instruction: 0x4601ed3e
   4ecdc:			; <UNDEFINED> instruction: 0xf7c94630
   4ece0:			; <UNDEFINED> instruction: 0x4628eb92
   4ece4:	ldm	ip, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4ece8:	strmi	r4, [r3], -r1, lsr #12
   4ecec:			; <UNDEFINED> instruction: 0x4628429c
   4ecf0:	streq	pc, [r1], #-260	; 0xfffffefc
   4ecf4:	andcs	sp, r1, pc, ror #23
   4ecf8:	svclt	0x0000bd70
   4ecfc:	ldrbmi	lr, [r0, sp, lsr #18]!
   4ed00:	svcmi	0x00aeb088
   4ed04:	stcmi	6, cr4, [lr], #608	; 0x260
   4ed08:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   4ed0c:	vldrls.16	s12, [r2, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
   4ed10:	stmdavs	r4!, {r2, r3, r4, r5, r8, fp, ip, lr}
   4ed14:			; <UNDEFINED> instruction: 0xf04f9407
   4ed18:	strls	r0, [r0], -r0, lsl #8
   4ed1c:	andls	pc, r4, sp, asr #17
   4ed20:	strls	r4, [r2, #-1556]	; 0xfffff9ec
   4ed24:	ldrmi	r6, [r8, pc, lsr #17]!
   4ed28:	strmi	r2, [r7], -r1, lsl #16
   4ed2c:	stmdavs	fp!, {r1, r8, ip, lr, pc}^
   4ed30:	vstrle	d18, [r0, #-4]
   4ed34:	stmdavs	r8!, {r0, r1, r5, r7, r8, fp, lr}
   4ed38:			; <UNDEFINED> instruction: 0xf7c84479
   4ed3c:	stmibmi	r2!, {r4, r6, sl, fp, sp, lr, pc}
   4ed40:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   4ed44:	and	fp, r5, sl, lsl r9
   4ed48:	svccs	0x0008f851
   4ed4c:	stmdavs	fp, {r1, r4, r8, ip, sp, pc}^
   4ed50:			; <UNDEFINED> instruction: 0xd1f9429c
   4ed54:	vsubw.s8	q9, q0, d14
   4ed58:	addsmi	r0, ip, #335544320	; 0x14000000
   4ed5c:	movwcs	sp, #44090	; 0xac3a
   4ed60:	movweq	pc, #21184	; 0x52c0	; <UNPREDICTABLE>
   4ed64:	vqsub.u8	d4, d16, d12
   4ed68:	stccs	0, cr8, [sl], {160}	; 0xa0
   4ed6c:	stccs	0, cr13, [pc], {26}
   4ed70:	stccs	0, cr13, [r9], {24}
   4ed74:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   4ed78:	stmdavs	r8!, {r2, r4, r7, r8, r9, fp, lr}
   4ed7c:			; <UNDEFINED> instruction: 0xf8d3447b
   4ed80:	bcs	57008 <ASN1_generate_nconf@plt+0x3ca68>
   4ed84:	rscshi	pc, r5, r0
   4ed88:	and	r3, r4, r0, lsr #7
   4ed8c:	svccs	0x0008f853
   4ed90:			; <UNDEFINED> instruction: 0xf0002a00
   4ed94:	ldmdavs	r9, {r0, r6, r7, pc}^
   4ed98:	mvnsle	r4, lr, lsl #5
   4ed9c:	ldrbtmi	r4, [r9], #-2444	; 0xfffff674
   4eda0:	ldc	7, cr15, [ip, #-796]!	; 0xfffffce4
   4eda4:	svccs	0x00006828
   4eda8:	bmi	fe3032d4 <ASN1_generate_nconf@plt+0xfe2e8d34>
   4edac:	stmibmi	sl, {r1, r3, r4, r5, r6, sl, lr}
   4edb0:			; <UNDEFINED> instruction: 0xf7c74479
   4edb4:	bmi	fe2ca28c <ASN1_generate_nconf@plt+0xfe2afcec>
   4edb8:	ldrbtmi	r4, [sl], #-2945	; 0xfffff47f
   4edbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4edc0:	subsmi	r9, sl, r7, lsl #22
   4edc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4edc8:	rscshi	pc, r0, r0, asr #32
   4edcc:	andlt	r4, r8, r8, lsr r6
   4edd0:			; <UNDEFINED> instruction: 0x87f0e8bd
   4edd4:	orrpl	pc, r0, #36, 8	; 0x24000000
   4edd8:	beq	50af1c <ASN1_generate_nconf@plt+0x4f097c>
   4eddc:	beq	20b8e4 <ASN1_generate_nconf@plt+0x1f1344>
   4ede0:	beq	309c74 <ASN1_generate_nconf@plt+0x2ef6d4>
   4ede4:	blx	fe30d8d4 <ASN1_generate_nconf@plt+0xfe2f3334>
   4ede8:	bne	170972c <ASN1_generate_nconf@plt+0x16ef18c>
   4edec:			; <UNDEFINED> instruction: 0xf0002a00
   4edf0:	ldmdbmi	fp!, {r0, r1, r6, r7, pc}^
   4edf4:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   4edf8:			; <UNDEFINED> instruction: 0xf7c79205
   4edfc:	bls	1ca244 <ASN1_generate_nconf@plt+0x1afca4>
   4ee00:	streq	r0, [r9], #-3105	; 0xfffff3df
   4ee04:	svccc	0x0040f5b1
   4ee08:	ldmdale	fp, {r1, r4, r6, ip, lr, pc}
   4ee0c:	svccc	0x0080f5b1
   4ee10:			; <UNDEFINED> instruction: 0xf5b1d079
   4ee14:	tstle	r9, r0, lsl #30
   4ee18:			; <UNDEFINED> instruction: 0xf7c84630
   4ee1c:	strmi	lr, [r1], -lr, lsl #25
   4ee20:			; <UNDEFINED> instruction: 0xf0002800
   4ee24:	stmdavs	r8!, {r0, r5, r7, pc}
   4ee28:	bl	ff68cd50 <ASN1_generate_nconf@plt+0xff6727b0>
   4ee2c:	strbmi	r4, [r2], -sp, ror #18
   4ee30:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   4ee34:	ldcl	7, cr15, [r2], #796	; 0x31c
   4ee38:	svccs	0x00006828
   4ee3c:	bmi	1b03118 <ASN1_generate_nconf@plt+0x1ae8b78>
   4ee40:			; <UNDEFINED> instruction: 0xe7b4447a
   4ee44:	svccs	0x00a0f5b1
   4ee48:			; <UNDEFINED> instruction: 0xf5b1d03d
   4ee4c:	mvnle	r2, r0, asr #31
   4ee50:			; <UNDEFINED> instruction: 0xf1ba4648
   4ee54:	andle	r0, r9, r0, lsl #30
   4ee58:	svc	0x00e8f7c7
   4ee5c:			; <UNDEFINED> instruction: 0xf7ca682c
   4ee60:			; <UNDEFINED> instruction: 0x4601ef5e
   4ee64:			; <UNDEFINED> instruction: 0xf7c84620
   4ee68:			; <UNDEFINED> instruction: 0xe7dfebba
   4ee6c:	svc	0x00fcf7c9
   4ee70:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
   4ee74:	strmi	r9, [r4], -r6, lsl #6
   4ee78:	ldc	7, cr15, [r4, #-804]	; 0xfffffcdc
   4ee7c:			; <UNDEFINED> instruction: 0x46514653
   4ee80:	andls	sl, r0, #24576	; 0x6000
   4ee84:	andls	r4, r1, r2, asr r6
   4ee88:			; <UNDEFINED> instruction: 0xf7c94650
   4ee8c:	bls	209a2c <ASN1_generate_nconf@plt+0x1ef48c>
   4ee90:	stmdavs	lr!, {r5, r9, sl, lr}
   4ee94:			; <UNDEFINED> instruction: 0xf7c79205
   4ee98:	ldmdbmi	r5, {r1, r6, r7, r8, sl, fp, sp, lr, pc}^
   4ee9c:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
   4eea0:	ldrtmi	r4, [r0], -r3, lsl #12
   4eea4:	ldc	7, cr15, [sl], #796	; 0x31c
   4eea8:			; <UNDEFINED> instruction: 0xf04fe7c0
   4eeac:	str	r0, [r7, r0, lsl #20]!
   4eeb0:	stmdavs	ip!, {r3, r6, r9, sl, lr}
   4eeb4:	stmdb	r4!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4eeb8:	ldrbtmi	r4, [r9], #-2382	; 0xfffff6b2
   4eebc:	strtmi	r4, [r0], -r2, lsl #12
   4eec0:	stc	7, cr15, [ip], #796	; 0x31c
   4eec4:			; <UNDEFINED> instruction: 0xf899e7b2
   4eec8:			; <UNDEFINED> instruction: 0xf8993000
   4eecc:	stmdavs	r8!, {r0, sp, lr}
   4eed0:	strcs	lr, [r3], -r6, lsl #22
   4eed4:	subsle	r2, ip, r0, lsl #20
   4eed8:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   4eedc:	ldc	7, cr15, [lr], {199}	; 0xc7
   4eee0:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
   4eee4:	ldrdcs	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   4eee8:	mvncc	fp, #-2147483598	; 0x80000032
   4eeec:			; <UNDEFINED> instruction: 0xf853e002
   4eef0:			; <UNDEFINED> instruction: 0xb1a22f08
   4eef4:	adcsmi	r6, r1, #5832704	; 0x590000
   4eef8:	stmdbmi	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   4eefc:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   4ef00:	stc	7, cr15, [ip], {199}	; 0xc7
   4ef04:			; <UNDEFINED> instruction: 0x4648e792
   4ef08:			; <UNDEFINED> instruction: 0xf7c8682c
   4ef0c:			; <UNDEFINED> instruction: 0x4601edd4
   4ef10:			; <UNDEFINED> instruction: 0xf7c84620
   4ef14:	str	lr, [r9, r4, ror #22]
   4ef18:	ldrbtmi	r4, [sl], #-2618	; 0xfffff5c6
   4ef1c:	bmi	f08c1c <ASN1_generate_nconf@plt+0xeee67c>
   4ef20:	muleq	r1, r9, r8
   4ef24:			; <UNDEFINED> instruction: 0xf899447a
   4ef28:			; <UNDEFINED> instruction: 0xf5024000
   4ef2c:	ldmdavs	r3, {r6, r7, r9, ip, sp, lr}
   4ef30:	and	fp, r5, fp, lsl r9
   4ef34:	svccc	0x0008f852
   4ef38:	ldmdavs	r1, {r0, r1, r4, r8, ip, sp, pc}^
   4ef3c:	mvnsle	r4, r8, lsl #5
   4ef40:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   4ef44:	bicsvc	pc, r4, r1, lsl #10
   4ef48:	ldmdblt	sl, {r1, r3, fp, sp, lr}
   4ef4c:			; <UNDEFINED> instruction: 0xf851e027
   4ef50:			; <UNDEFINED> instruction: 0xb3222f08
   4ef54:	addmi	r6, r4, #72, 16	; 0x480000
   4ef58:	stmdavs	r8!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   4ef5c:	stmdbmi	ip!, {r0, r1, r8, r9, ip, sp, pc}
   4ef60:			; <UNDEFINED> instruction: 0xf7c74479
   4ef64:			; <UNDEFINED> instruction: 0xe761ec5c
   4ef68:			; <UNDEFINED> instruction: 0xf7ca4630
   4ef6c:			; <UNDEFINED> instruction: 0x4601eed8
   4ef70:	bmi	a88cdc <ASN1_generate_nconf@plt+0xa6e73c>
   4ef74:			; <UNDEFINED> instruction: 0xe711447a
   4ef78:	streq	r0, [r9], #-3105	; 0xfffff3df
   4ef7c:	svccs	0x00a0f5b1
   4ef80:	svcge	0x0063f47f
   4ef84:	mulcc	r0, r9, r8
   4ef88:	mulvs	r1, r9, r8
   4ef8c:	bl	1e9034 <ASN1_generate_nconf@plt+0x1cea94>
   4ef90:	stmdbmi	r1!, {r0, r1, r9, sl, sp}
   4ef94:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   4ef98:	mcrr	7, 12, pc, r0, cr7	; <UNPREDICTABLE>
   4ef9c:	stmdavs	r8!, {r5, r7, r8, r9, sl, sp, lr, pc}
   4efa0:			; <UNDEFINED> instruction: 0x4632491e
   4efa4:			; <UNDEFINED> instruction: 0xf7c74479
   4efa8:			; <UNDEFINED> instruction: 0xe73fec3a
   4efac:	stmda	r8!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4efb0:			; <UNDEFINED> instruction: 0xf04fb112
   4efb4:	ldr	r0, [ip, -r0, lsl #20]
   4efb8:			; <UNDEFINED> instruction: 0xe7214692
   4efbc:	andeq	pc, r2, r4, lsl #26
   4efc0:	andeq	r1, r0, r0, ror r5
   4efc4:	andeq	r7, r1, ip, lsr #31
   4efc8:	andeq	r7, r3, r8, lsr #1
   4efcc:	andeq	r7, r3, ip, rrx
   4efd0:	andeq	r7, r1, sl, asr pc
   4efd4:	strdeq	r3, [r0], -r0
   4efd8:	andeq	sl, r0, r4, ror r7
   4efdc:	andeq	pc, r2, r2, asr ip	; <UNPREDICTABLE>
   4efe0:	andeq	r7, r1, lr, lsl #30
   4efe4:	andeq	r7, r1, lr, lsr pc
   4efe8:	andeq	r3, r0, r0, lsr sl
   4efec:	andeq	r8, r0, r6, lsl r0
   4eff0:	andeq	r7, r1, sl, ror #28
   4eff4:	andeq	lr, r0, sl, lsr #28
   4eff8:	strdeq	r9, [r0], -r2
   4effc:	andeq	r6, r3, r6, lsl #30
   4f000:	andeq	r7, r1, r6, lsl #29
   4f004:	andeq	r7, r1, r6, asr #27
   4f008:	andeq	r6, r3, r4, asr #29
   4f00c:	andeq	r6, r3, r6, lsr #29
   4f010:	ldrdeq	r7, [r1], -ip
   4f014:	andeq	r7, r1, ip, ror #26
   4f018:	andeq	r7, r1, lr, ror sp
   4f01c:			; <UNDEFINED> instruction: 0x00017db4
   4f020:	cfstr32mi	mvfx11, [lr], {16}
   4f024:	ldrbtmi	r4, [ip], #-2830	; 0xfffff4f2
   4f028:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
   4f02c:	strmi	fp, [sl], -r0, ror #2
   4f030:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   4f034:	bl	ffd0cf58 <ASN1_generate_nconf@plt+0xffcf29b8>
   4f038:	stmdavs	r0!, {r8, r9, sp}
   4f03c:	pop	{r1, r3, r4, r9, sl, lr}
   4f040:	tstcs	fp, r0, lsl r0
   4f044:	cdplt	7, 8, cr15, cr2, cr10, {6}
   4f048:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
   4f04c:			; <UNDEFINED> instruction: 0x4010e8bd
   4f050:	ldmpl	fp, {r0, r3, r4, r5, r6, sl, lr}
   4f054:			; <UNDEFINED> instruction: 0xf7c76818
   4f058:	svclt	0x0000bbdf
   4f05c:	strdeq	r8, [r3], -r2
   4f060:	andeq	pc, r2, r4, ror #19
   4f064:	andeq	r2, r0, r2, lsl sl
   4f068:	andeq	r1, r0, r0, lsr #11
   4f06c:	andeq	r7, r1, r0, asr #26
   4f070:	svcmi	0x00f0e92d
   4f074:	cdpmi	6, 4, cr4, cr12, cr13, {0}
   4f078:	strmi	fp, [r1], r5, lsl #1
   4f07c:			; <UNDEFINED> instruction: 0xf7ca447e
   4f080:	stccs	15, cr14, [r0, #-968]	; 0xfffffc38
   4f084:	strtmi	sp, [ip], -r2, rrx
   4f088:	vstrcs	s12, [r0, #-436]	; 0xfffffe4c
   4f08c:	blmi	1243880 <ASN1_generate_nconf@plt+0x12292e0>
   4f090:			; <UNDEFINED> instruction: 0xf8df46a8
   4f094:			; <UNDEFINED> instruction: 0xf8dfb11c
   4f098:	ldmpl	r6!, {r2, r3, r4, r8, sp, pc}^
   4f09c:	blmi	11e0490 <ASN1_generate_nconf@plt+0x11c5ef0>
   4f0a0:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   4f0a4:	ldmib	r4, {r0, r1, r8, r9, ip, pc}^
   4f0a8:	strbmi	r2, [r8], -r6, lsl #6
   4f0ac:			; <UNDEFINED> instruction: 0xf1086961
   4f0b0:			; <UNDEFINED> instruction: 0xf7c80801
   4f0b4:			; <UNDEFINED> instruction: 0x4659ec76
   4f0b8:	strmi	r4, [r7], -r2, asr #12
   4f0bc:			; <UNDEFINED> instruction: 0xf7c76830
   4f0c0:	stmdbvs	r0!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
   4f0c4:			; <UNDEFINED> instruction: 0xf7ca6835
   4f0c8:	andls	lr, r1, lr, lsr fp
   4f0cc:	blx	160d0c0 <ASN1_generate_nconf@plt+0x15f2b20>
   4f0d0:	stmdbls	r1, {r9, sp}
   4f0d4:	strtmi	r4, [r8], -r3, lsl #12
   4f0d8:			; <UNDEFINED> instruction: 0xf7ca4d38
   4f0dc:	ldmdbmi	r8!, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
   4f0e0:	ldmdavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
   4f0e4:			; <UNDEFINED> instruction: 0xf7c84479
   4f0e8:			; <UNDEFINED> instruction: 0xf8d5ea7a
   4f0ec:	orrslt	r2, sl, r8, ror #3
   4f0f0:			; <UNDEFINED> instruction: 0xf5054934
   4f0f4:	strls	r7, [r2], #-1524	; 0xfffffa0c
   4f0f8:	stmdavs	ip!, {r0, r3, r4, r5, r6, sl, lr}^
   4f0fc:	ldmdavs	r0!, {r0, r1, r4, r6, r9, sl, lr}
   4f100:	tstls	r1, r7, lsr #4
   4f104:	blls	13ed2c <ASN1_generate_nconf@plt+0x12478c>
   4f108:	bl	fe28d02c <ASN1_generate_nconf@plt+0xfe272a8c>
   4f10c:	svccs	0x0008f855
   4f110:	bcs	7551c <ASN1_generate_nconf@plt+0x5af7c>
   4f114:	stflsd	f5, [r2], {241}	; 0xf1
   4f118:	ldmdavs	r0!, {r0, r1, r3, r5, r8, fp, lr}
   4f11c:			; <UNDEFINED> instruction: 0xf7c74479
   4f120:	movwcs	lr, #2942	; 0xb7e
   4f124:	cmncs	r3, sl, lsl r6
   4f128:			; <UNDEFINED> instruction: 0xf7ca4648
   4f12c:			; <UNDEFINED> instruction: 0xf410ecba
   4f130:	eorle	r3, r7, r0, asr #30
   4f134:	ldmdavs	r0!, {r1, r3, r4, r5, r8, sl}
   4f138:	stmdbmi	r4!, {r2, r3, sl, ip, lr, pc}
   4f13c:			; <UNDEFINED> instruction: 0xf7c84479
   4f140:	ldrbeq	lr, [fp, lr, asr #20]!
   4f144:	bvs	fe984170 <ASN1_generate_nconf@plt+0xfe969bd0>
   4f148:			; <UNDEFINED> instruction: 0xd1ac2c00
   4f14c:	andlt	r2, r5, r1
   4f150:	svchi	0x00f0e8bd
   4f154:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
   4f158:	stmdbvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   4f15c:			; <UNDEFINED> instruction: 0xf7c94648
   4f160:	mvnlt	lr, lr, asr #27
   4f164:	strbmi	r6, [r8], -r1, lsr #19
   4f168:	cdp	7, 2, cr15, cr10, cr10, {6}
   4f16c:	bvs	93b874 <ASN1_generate_nconf@plt+0x9212d4>
   4f170:	stmibvs	r3!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}^
   4f174:	rscle	r2, r6, r0, lsl #22
   4f178:	cmpcs	r8, r1, lsl #4
   4f17c:			; <UNDEFINED> instruction: 0xf7ca4648
   4f180:			; <UNDEFINED> instruction: 0xe7e0ec90
   4f184:	ldmdavs	r0!, {r0, r1, r4, r8, fp, lr}
   4f188:			; <UNDEFINED> instruction: 0xf7c74479
   4f18c:	ldrb	lr, [r8, r8, asr #22]
   4f190:	cmncs	r9, r0, lsl #6
   4f194:			; <UNDEFINED> instruction: 0x4648461a
   4f198:	stc	7, cr15, [r2], {202}	; 0xca
   4f19c:	bicsle	r2, r2, r0, lsl #16
   4f1a0:	andlt	r2, r5, r0
   4f1a4:	svchi	0x00f0e8bd
   4f1a8:	muleq	r2, r0, r9
   4f1ac:	andeq	r1, r0, r0, lsr #11
   4f1b0:	andeq	r7, r1, r4, lsr sp
   4f1b4:	andeq	r7, r1, r4, lsr #26
   4f1b8:	andeq	r7, r1, lr, lsl sp
   4f1bc:	andeq	r6, r3, r8, lsl #26
   4f1c0:	muleq	r1, ip, r1
   4f1c4:	strdeq	r7, [r1], -ip
   4f1c8:	andeq	r7, r1, r4, ror #25
   4f1cc:	andeq	r7, r1, ip, lsl #25
   4f1d0:	andeq	r5, r1, r6, lsr #21
   4f1d4:	andeq	r7, r1, r4, lsl #25
   4f1d8:	strdeq	fp, [lr], #-88	; 0xffffffa8
   4f1dc:	ldclne	6, cr4, [r0], #-16
   4f1e0:	blmi	79fbec <ASN1_generate_nconf@plt+0x78564c>
   4f1e4:	svclt	0x0094460f
   4f1e8:	andcs	r2, r1, #0, 4
   4f1ec:	sbcsvc	lr, r6, #335872	; 0x52000
   4f1f0:			; <UNDEFINED> instruction: 0xd121447b
   4f1f4:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
   4f1f8:	blx	ff40d1ec <ASN1_generate_nconf@plt+0xff3f2c4c>
   4f1fc:	ldfmid	f3, [r8, #-796]	; 0xfffffce4
   4f200:	ldmibne	r3, {r1, r5, r6, r9, sl, fp, ip}^
   4f204:	ldrbtmi	r1, [sp], #-3201	; 0xfffff37f
   4f208:	svcmi	0x0001f812
   4f20c:	addsmi	r3, sl, #-2147483648	; 0x80000000
   4f210:	ldrne	lr, [r4], #-2639	; 0xfffff5b1
   4f214:			; <UNDEFINED> instruction: 0xf8015d64
   4f218:	ldmdavc	r4, {r2, sl, fp, lr}
   4f21c:	streq	pc, [pc], #-4	; 4f224 <ASN1_generate_nconf@plt+0x34c84>
   4f220:			; <UNDEFINED> instruction: 0xf8015d64
   4f224:	mvnle	r4, r3, lsl #24
   4f228:	movwcs	r4, #1030	; 0x406
   4f22c:	ldcllt	0, cr7, [r8, #204]!	; 0xcc
   4f230:	movwcs	r4, #1542	; 0x606
   4f234:	ldcllt	0, cr7, [r8, #204]!	; 0xcc
   4f238:	ldmpl	fp, {r1, r3, r9, fp, lr}
   4f23c:			; <UNDEFINED> instruction: 0xf7fe681c
   4f240:	stmdbmi	r9, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   4f244:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
   4f248:	strtmi	r4, [r0], -r2, lsl #12
   4f24c:	b	ffa0d170 <ASN1_generate_nconf@plt+0xff9f2bd0>
   4f250:			; <UNDEFINED> instruction: 0xf7cb2001
   4f254:	svclt	0x0000e800
   4f258:	andeq	pc, r2, ip, lsl r8	; <UNPREDICTABLE>
   4f25c:	andeq	r7, r1, r2, lsr #24
   4f260:	andeq	r7, r1, r6, asr ip
   4f264:	andeq	r1, r0, r0, lsr #11
   4f268:	andeq	r7, r1, sl, ror #23
   4f26c:	svcmi	0x00f0e92d
   4f270:	addlt	r4, r3, r4, lsl #12
   4f274:	strmi	r4, [sp], -r8, lsl #12
   4f278:	ldc	7, cr15, [r2, #-796]	; 0xfffffce4
   4f27c:	rscsge	pc, r8, #14614528	; 0xdf0000
   4f280:			; <UNDEFINED> instruction: 0x460744fa
   4f284:			; <UNDEFINED> instruction: 0xf7ca4628
   4f288:			; <UNDEFINED> instruction: 0x4606ed3e
   4f28c:			; <UNDEFINED> instruction: 0xf7c74628
   4f290:	blmi	fef0a018 <ASN1_generate_nconf@plt+0xfeeefa78>
   4f294:	andlt	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4f298:	ldrdcc	pc, [r4], -fp
   4f29c:	svclt	0x00182c00
   4f2a0:	cmnle	r0, r0, lsl #22
   4f2a4:			; <UNDEFINED> instruction: 0x46814bb6
   4f2a8:			; <UNDEFINED> instruction: 0x460249b6
   4f2ac:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4f2b0:			; <UNDEFINED> instruction: 0xf8d84479
   4f2b4:			; <UNDEFINED> instruction: 0xf7c70000
   4f2b8:	svccs	0x0000eab2
   4f2bc:	addshi	pc, r2, r0
   4f2c0:	ldrdcs	pc, [r0], -r8
   4f2c4:	andls	r4, r1, #56, 12	; 0x3800000
   4f2c8:	b	f8d1f8 <ASN1_generate_nconf@plt+0xf72c58>
   4f2cc:			; <UNDEFINED> instruction: 0xf7fb9000
   4f2d0:	ldmib	sp, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}^
   4f2d4:	strmi	r1, [r3], -r0, lsl #4
   4f2d8:	andcs	r4, r0, #16, 12	; 0x1000000
   4f2dc:	cdp	7, 2, cr15, cr4, cr10, {6}
   4f2e0:			; <UNDEFINED> instruction: 0xf8d849a9
   4f2e4:	ldrbtmi	r0, [r9], #-0
   4f2e8:	ldmdb	r8!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4f2ec:	teqle	sl, r0, lsl #24
   4f2f0:	ldrdne	pc, [r0], -r8
   4f2f4:	tstls	r0, r0, lsr r6
   4f2f8:	b	50d228 <ASN1_generate_nconf@plt+0x4f2c88>
   4f2fc:	ldrtmi	r9, [r2], -r0, lsl #18
   4f300:	strmi	r4, [r8], -r3, lsl #12
   4f304:	ldrbtmi	r4, [r9], #-2465	; 0xfffff65f
   4f308:	b	fe28d22c <ASN1_generate_nconf@plt+0xfe272c8c>
   4f30c:	ldrdcc	pc, [r0], -fp
   4f310:	svclt	0x00b4454b
   4f314:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4f318:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   4f31c:	bicsvc	lr, r3, #364544	; 0x59000
   4f320:	sbchi	pc, r1, r0
   4f324:	ldrdmi	pc, [ip], -fp
   4f328:			; <UNDEFINED> instruction: 0xf8cb1eb3
   4f32c:	blx	fed67354 <ASN1_generate_nconf@plt+0xfed4cdb4>
   4f330:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   4f334:	stmdale	r2, {r0, r3, r5, r8, r9, fp, sp}^
   4f338:			; <UNDEFINED> instruction: 0xf003e8df
   4f33c:			; <UNDEFINED> instruction: 0x41414194
   4f340:	dvfplsm	f4, f1, f1
   4f344:	mcrpl	1, 2, r4, cr1, cr9, {3}
   4f348:	hvcmi	5145	; 0x1419
   4f34c:	cmpmi	r1, r1, asr #2
   4f350:	cmpmi	r1, r1, asr #2
   4f354:	cmpmi	r1, r1, asr #2
   4f358:	cmpmi	r1, r1, asr #2
   4f35c:	cmpmi	r1, r1, asr #2
   4f360:	cmpmi	r1, r1, asr #2
   4f364:	vcvtbne.f16.f64	s6, d1
   4f368:	ldmdale	r6, {r0, r3, r5, r8, r9, fp, sp}
   4f36c:			; <UNDEFINED> instruction: 0xf003e8df
   4f370:	ldrne	r1, [r5, #-1399]	; 0xfffffa89
   4f374:	tstmi	r5, r5, lsl r5
   4f378:	tstmi	r5, ip, asr r5
   4f37c:	ldrne	r1, [r5, #-1372]	; 0xfffffaa4
   4f380:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
   4f384:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
   4f388:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
   4f38c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
   4f390:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
   4f394:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
   4f398:	stfcss	f2, [r2], {21}
   4f39c:	cdpcs	15, 0, cr11, cr0, cr8, {0}
   4f3a0:			; <UNDEFINED> instruction: 0xf8dbd10d
   4f3a4:	blcs	5b3bc <ASN1_generate_nconf@plt+0x40e1c>
   4f3a8:			; <UNDEFINED> instruction: 0x4620d079
   4f3ac:	pop	{r0, r1, ip, sp, pc}
   4f3b0:			; <UNDEFINED> instruction: 0xf8db8ff0
   4f3b4:	ldmdblt	r3, {r2, ip, sp}
   4f3b8:			; <UNDEFINED> instruction: 0xf7fc4628
   4f3bc:	stccs	12, cr15, [r0], {109}	; 0x6d
   4f3c0:			; <UNDEFINED> instruction: 0xf8dbd0f3
   4f3c4:	blcs	5b3dc <ASN1_generate_nconf@plt+0x40e3c>
   4f3c8:	blmi	1bc3b8c <ASN1_generate_nconf@plt+0x1ba95ec>
   4f3cc:	ldmdbmi	r0!, {r1, r5, r9, sl, lr}^
   4f3d0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4f3d4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4f3d8:	b	88d2fc <ASN1_generate_nconf@plt+0x872d5c>
   4f3dc:	andlt	r4, r3, r0, lsr #12
   4f3e0:	svchi	0x00f0e8bd
   4f3e4:			; <UNDEFINED> instruction: 0xf8d8496b
   4f3e8:	ldrbtmi	r0, [r9], #-0
   4f3ec:	ldm	r6!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4f3f0:	blmi	19491e8 <ASN1_generate_nconf@plt+0x192ec48>
   4f3f4:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4f3f8:			; <UNDEFINED> instruction: 0xf8d84967
   4f3fc:	ldrbtmi	r0, [r9], #-0
   4f400:	b	38d324 <ASN1_generate_nconf@plt+0x372d84>
   4f404:			; <UNDEFINED> instruction: 0xf8d84638
   4f408:			; <UNDEFINED> instruction: 0xf7c95000
   4f40c:			; <UNDEFINED> instruction: 0x4601ec9c
   4f410:			; <UNDEFINED> instruction: 0xf7c74628
   4f414:	stmdbmi	r1!, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
   4f418:	ldrdeq	pc, [r0], -r8
   4f41c:			; <UNDEFINED> instruction: 0xf7c74479
   4f420:			; <UNDEFINED> instruction: 0x2c00e9fe
   4f424:	strb	sp, [ip, r1, asr #1]
   4f428:			; <UNDEFINED> instruction: 0xf85a4b55
   4f42c:	ldmdbmi	ip, {r0, r1, pc}^
   4f430:	ldrdeq	pc, [r0], -r8
   4f434:			; <UNDEFINED> instruction: 0xf7c74479
   4f438:			; <UNDEFINED> instruction: 0x4638e9f2
   4f43c:	ldrdpl	pc, [r0], -r8
   4f440:	stmdb	r6!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f444:	strtmi	r4, [r8], -r1, lsl #12
   4f448:	stcl	7, cr15, [r2, #-796]!	; 0xfffffce4
   4f44c:			; <UNDEFINED> instruction: 0xf8d84955
   4f450:	ldrbtmi	r0, [r9], #-0
   4f454:	stmib	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4f458:	adcle	r2, r6, r0, lsl #24
   4f45c:	blmi	1289328 <ASN1_generate_nconf@plt+0x126ed88>
   4f460:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4f464:			; <UNDEFINED> instruction: 0xf8d84950
   4f468:	ldrbtmi	r0, [r9], #-0
   4f46c:	ldm	r6!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f470:			; <UNDEFINED> instruction: 0xf8d84638
   4f474:			; <UNDEFINED> instruction: 0xf7c75000
   4f478:	strdls	lr, [r0], -r4
   4f47c:			; <UNDEFINED> instruction: 0xf87ef7fb
   4f480:	andcs	r9, r0, #0, 18
   4f484:	strtmi	r4, [r8], -r3, lsl #12
   4f488:	stcl	7, cr15, [lr, #-808]	; 0xfffffcd8
   4f48c:			; <UNDEFINED> instruction: 0xf8d84947
   4f490:	ldrbtmi	r0, [r9], #-0
   4f494:	stmia	r2!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f498:	addle	r2, r6, r0, lsl #24
   4f49c:			; <UNDEFINED> instruction: 0x4628e791
   4f4a0:	blx	fff0d49a <ASN1_generate_nconf@plt+0xffef2efa>
   4f4a4:	cdpcc	7, 0, cr14, cr2, cr13, {4}
   4f4a8:			; <UNDEFINED> instruction: 0xf8cb2316
   4f4ac:	cdpcs	0, 2, cr3, cr9, cr8, {0}
   4f4b0:	movwge	sp, #10333	; 0x285d
   4f4b4:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   4f4b8:			; <UNDEFINED> instruction: 0x47184413
   4f4bc:	strheq	r0, [r0], -r7
   4f4c0:	strheq	r0, [r0], -r3
   4f4c4:	strheq	r0, [r0], -r3
   4f4c8:	strheq	r0, [r0], -r3
   4f4cc:	strheq	r0, [r0], -r3
   4f4d0:	strheq	r0, [r0], -r3
   4f4d4:	strheq	r0, [r0], -r3
   4f4d8:			; <UNDEFINED> instruction: 0xffffff3d
   4f4dc:			; <UNDEFINED> instruction: 0xffffff73
   4f4e0:	strheq	r0, [r0], -r3
   4f4e4:	strheq	r0, [r0], -r3
   4f4e8:			; <UNDEFINED> instruction: 0xffffff3d
   4f4ec:			; <UNDEFINED> instruction: 0xffffff73
   4f4f0:	strheq	r0, [r0], -r3
   4f4f4:	strheq	r0, [r0], -r3
   4f4f8:	strheq	r0, [r0], -r3
   4f4fc:	strheq	r0, [r0], -r3
   4f500:	strheq	r0, [r0], -r3
   4f504:	strheq	r0, [r0], -r3
   4f508:	strheq	r0, [r0], -r3
   4f50c:	strheq	r0, [r0], -r3
   4f510:	strheq	r0, [r0], -r3
   4f514:	strheq	r0, [r0], -r3
   4f518:	strheq	r0, [r0], -r3
   4f51c:	strheq	r0, [r0], -r3
   4f520:	strheq	r0, [r0], -r3
   4f524:	strheq	r0, [r0], -r3
   4f528:	strheq	r0, [r0], -r3
   4f52c:	strheq	r0, [r0], -r3
   4f530:	strheq	r0, [r0], -r3
   4f534:	strheq	r0, [r0], -r3
   4f538:	strheq	r0, [r0], -r3
   4f53c:	strheq	r0, [r0], -r3
   4f540:	strheq	r0, [r0], -r3
   4f544:	strheq	r0, [r0], -r3
   4f548:	strheq	r0, [r0], -r3
   4f54c:	strheq	r0, [r0], -r3
   4f550:	strheq	r0, [r0], -r3
   4f554:	strheq	r0, [r0], -r3
   4f558:	strheq	r0, [r0], -r3
   4f55c:	strheq	r0, [r0], -r3
   4f560:	andeq	r0, r0, r9, lsr #1
   4f564:	ldrdmi	pc, [r4], -fp
   4f568:			; <UNDEFINED> instruction: 0xf43f2c00
   4f56c:	strcs	sl, [r0], #-3877	; 0xfffff0db
   4f570:	strcs	lr, [r0], #-1819	; 0xfffff8e5
   4f574:	svclt	0x0000e776
   4f578:	andeq	pc, r2, ip, lsl #15
   4f57c:	andeq	r1, r0, r4, ror #9
   4f580:	andeq	r1, r0, r0, lsr #11
   4f584:	andeq	r7, r1, r0, asr #23
   4f588:	muleq	r1, sl, pc	; <UNPREDICTABLE>
   4f58c:	andeq	r7, r1, r2, lsl #23
   4f590:	ldrdeq	r7, [r1], -r8
   4f594:	muleq	r1, r2, sl
   4f598:	andeq	r5, r1, r6, asr #28
   4f59c:	andeq	r0, r1, r4, ror #28
   4f5a0:	andeq	r5, r1, ip, lsl lr
   4f5a4:	andeq	r0, r1, lr, lsr #28
   4f5a8:	andeq	r7, r1, r6, lsr sl
   4f5ac:	andeq	r0, r1, lr, ror #27
   4f5b0:	svcmi	0x001cb5f8
   4f5b4:			; <UNDEFINED> instruction: 0xb1b1447f
   4f5b8:	andcs	r4, r1, #20, 12	; 0x1400000
   4f5bc:	strmi	r4, [sp], -r6, lsl #12
   4f5c0:	ldmda	lr, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f5c4:	ldcle	8, cr2, [r1, #-0]
   4f5c8:	svclt	0x00082c00
   4f5cc:	andcs	r4, r1, #44, 12	; 0x2c00000
   4f5d0:			; <UNDEFINED> instruction: 0x46214630
   4f5d4:	b	ffe0d500 <ASN1_generate_nconf@plt+0xffdf2f60>
   4f5d8:	ldcle	8, cr2, [sp, #-0]
   4f5dc:			; <UNDEFINED> instruction: 0xf7c94630
   4f5e0:	strmi	lr, [r4], -r0, ror #27
   4f5e4:	strcs	fp, [r1], #-384	; 0xfffffe80
   4f5e8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   4f5ec:	strtmi	r4, [sl], -lr, lsl #18
   4f5f0:	ldrbtmi	r4, [r9], #-2830	; 0xfffff4f2
   4f5f4:	strcs	r5, [r0], #-2301	; 0xfffff703
   4f5f8:			; <UNDEFINED> instruction: 0xf7c76828
   4f5fc:	stmdavs	r8!, {r4, r8, fp, sp, lr, pc}
   4f600:	svc	0x0038f7ca
   4f604:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   4f608:	stmdbmi	r9, {r3, r8, r9, fp, lr}
   4f60c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   4f610:			; <UNDEFINED> instruction: 0xf7c76818
   4f614:	strb	lr, [r7, r4, lsl #18]!
   4f618:	strtmi	r4, [r2], -r6, lsl #18
   4f61c:	ldrbtmi	r4, [r9], #-2819	; 0xfffff4fd
   4f620:	svclt	0x0000e7e8
   4f624:	andeq	pc, r2, r8, asr r4	; <UNPREDICTABLE>
   4f628:	andeq	r7, r1, lr, asr #17
   4f62c:	andeq	r1, r0, r0, lsr #11
   4f630:	andeq	r7, r1, r2, lsl #18
   4f634:	andeq	r7, r1, sl, asr #17
   4f638:	mvnsmi	lr, sp, lsr #18
   4f63c:	svcmi	0x002a1e1e
   4f640:			; <UNDEFINED> instruction: 0xf04fbf14
   4f644:			; <UNDEFINED> instruction: 0xf04f0804
   4f648:	ldrbtmi	r0, [pc], #-2048	; 4f650 <ASN1_generate_nconf@plt+0x350b0>
   4f64c:			; <UNDEFINED> instruction: 0x4614b1d9
   4f650:			; <UNDEFINED> instruction: 0xf7c74605
   4f654:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   4f658:			; <UNDEFINED> instruction: 0x4621dd34
   4f65c:			; <UNDEFINED> instruction: 0xf7c84628
   4f660:	stmdacs	r0, {r3, r8, sl, fp, sp, lr, pc}
   4f664:			; <UNDEFINED> instruction: 0x4628dd13
   4f668:	ldc	7, cr15, [sl, #804]	; 0x324
   4f66c:	cmnlt	r0, #4, 12	; 0x400000
   4f670:			; <UNDEFINED> instruction: 0x4633b13e
   4f674:	cmpcs	r8, r1, lsl #4
   4f678:			; <UNDEFINED> instruction: 0xf7c84628
   4f67c:	strmi	lr, [r4], -r6, lsr #18
   4f680:	blls	1fc428 <ASN1_generate_nconf@plt+0x1e1e88>
   4f684:	strcs	fp, [r1], #-2443	; 0xfffff675
   4f688:	pop	{r5, r9, sl, lr}
   4f68c:	ldmdbmi	r7, {r4, r5, r6, r7, r8, pc}
   4f690:	blmi	618698 <ASN1_generate_nconf@plt+0x5fe0f8>
   4f694:	ldmpl	sp!, {r0, r3, r4, r5, r6, sl, lr}^
   4f698:			; <UNDEFINED> instruction: 0xf7c76828
   4f69c:	stmdavs	r8!, {r6, r7, fp, sp, lr, pc}
   4f6a0:	cdp	7, 14, cr15, cr8, cr10, {6}
   4f6a4:	pop	{r5, r9, sl, lr}
   4f6a8:			; <UNDEFINED> instruction: 0x464281f0
   4f6ac:	movwcs	r4, #1576	; 0x628
   4f6b0:			; <UNDEFINED> instruction: 0xf7c82169
   4f6b4:	strmi	lr, [r4], -sl, lsl #18
   4f6b8:	mvnle	r2, r0, lsl #16
   4f6bc:	blmi	361af8 <ASN1_generate_nconf@plt+0x347558>
   4f6c0:			; <UNDEFINED> instruction: 0xe7e84479
   4f6c4:	strcs	r4, [r0], #-2316	; 0xfffff6f4
   4f6c8:	ldrbtmi	r4, [r9], #-2825	; 0xfffff4f7
   4f6cc:	blmi	289660 <ASN1_generate_nconf@plt+0x26f0c0>
   4f6d0:	ldmpl	fp!, {r1, r3, r8, fp, lr}^
   4f6d4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   4f6d8:	stmia	r0!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f6dc:	stmdbmi	r8, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   4f6e0:	ldrbtmi	r4, [r9], #-2819	; 0xfffff4fd
   4f6e4:	svclt	0x0000e7d7
   4f6e8:	andeq	pc, r2, r2, asr #7
   4f6ec:	ldrdeq	r7, [r1], -r0
   4f6f0:	andeq	r1, r0, r0, lsr #11
   4f6f4:	andeq	r7, r1, r4, ror #17
   4f6f8:	andeq	r7, r1, lr, ror r8
   4f6fc:	andeq	r7, r1, ip, lsr r8
   4f700:	muleq	r1, lr, r8
   4f704:	blmi	1462048 <ASN1_generate_nconf@plt+0x1447aa8>
   4f708:	push	{r1, r3, r4, r5, r6, sl, lr}
   4f70c:			; <UNDEFINED> instruction: 0x46064ff0
   4f710:	ldrdlt	r5, [r5], r3
   4f714:	strmi	r4, [sp], -r8, lsl #12
   4f718:	movwls	r6, #14363	; 0x381b
   4f71c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4f720:	svc	0x00c2f7c7
   4f724:	stmdacs	r0, {r1, r8, r9, sl, fp, sp, pc}
   4f728:	andcs	sp, r0, #62	; 0x3e
   4f72c:	ldrtmi	r4, [r0], -r9, lsr #12
   4f730:			; <UNDEFINED> instruction: 0xf9d8f7ff
   4f734:	strtmi	r2, [r9], -r1, lsl #4
   4f738:			; <UNDEFINED> instruction: 0xf7ff4630
   4f73c:			; <UNDEFINED> instruction: 0x463bf9d3
   4f740:	cmncs	ip, r0, lsl #4
   4f744:			; <UNDEFINED> instruction: 0xf7ca4628
   4f748:	ldmiblt	r0, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
   4f74c:			; <UNDEFINED> instruction: 0x46284639
   4f750:	cdp	7, 12, cr15, cr10, cr8, {6}
   4f754:	bmi	fbdf1c <ASN1_generate_nconf@plt+0xfa397c>
   4f758:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   4f75c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4f760:	subsmi	r9, sl, r3, lsl #22
   4f764:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4f768:	andcs	sp, r1, r9, ror #2
   4f76c:	pop	{r0, r2, ip, sp, pc}
   4f770:	stmdals	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f774:	rscle	r2, r9, r0, lsl #16
   4f778:	b	ff48d6a8 <ASN1_generate_nconf@plt+0xff473108>
   4f77c:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
   4f780:	ldrtmi	r4, [r0], -r2, lsl #12
   4f784:	stmda	sl, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4f788:			; <UNDEFINED> instruction: 0x46284639
   4f78c:	cdp	7, 10, cr15, cr12, cr8, {6}
   4f790:	rscle	r2, r0, r0, lsl #16
   4f794:			; <UNDEFINED> instruction: 0xf7ff9802
   4f798:	stmdbmi	lr!, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}
   4f79c:			; <UNDEFINED> instruction: 0x46024479
   4f7a0:			; <UNDEFINED> instruction: 0xf7c74630
   4f7a4:			; <UNDEFINED> instruction: 0xe7d6e83c
   4f7a8:	strmi	sl, [r2], -r2, lsl #30
   4f7ac:	cmncs	r7, r4, lsl #12
   4f7b0:	ldrtmi	r4, [fp], -r8, lsr #12
   4f7b4:	ldmdb	r4!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4f7b8:	stmdacs	r0, {r7, r9, sl, lr}
   4f7bc:	stmdbmi	r6!, {r0, r2, r4, r5, r7, ip, lr, pc}
   4f7c0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   4f7c4:	svc	0x000af7c7
   4f7c8:	svceq	0x0000f1b8
   4f7cc:			; <UNDEFINED> instruction: 0xf8dfdd25
   4f7d0:			; <UNDEFINED> instruction: 0xf8df908c
   4f7d4:			; <UNDEFINED> instruction: 0xf8dfb08c
   4f7d8:	ldrbtmi	sl, [r9], #140	; 0x8c
   4f7dc:	ldrbtmi	r4, [sl], #1275	; 0x4fb
   4f7e0:			; <UNDEFINED> instruction: 0xf8d99a02
   4f7e4:	lfmpl	f3, 4, [r2, #-224]	; 0xffffff20
   4f7e8:			; <UNDEFINED> instruction: 0xf509b1eb
   4f7ec:	and	r7, r2, lr, lsl #2
   4f7f0:	svccc	0x0008f851
   4f7f4:	stmdavs	r8, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}^
   4f7f8:	mvnsle	r4, r2, lsl #5
   4f7fc:	ldmdbmi	sl, {r2, r4, r5, r8, ip, sp, pc}
   4f800:	movwls	r4, #5680	; 0x1630
   4f804:			; <UNDEFINED> instruction: 0xf7c74479
   4f808:	blls	cb3b8 <ASN1_generate_nconf@plt+0xb0e18>
   4f80c:			; <UNDEFINED> instruction: 0x46304619
   4f810:	cdp	7, 14, cr15, cr4, cr7, {6}
   4f814:	strmi	r3, [r0, #1025]!	; 0x401
   4f818:	ldmdbmi	r4, {r1, r5, r6, r7, r8, ip, lr, pc}
   4f81c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   4f820:	cdp	7, 13, cr15, cr12, cr7, {6}
   4f824:	smlawblt	ip, r1, r7, lr
   4f828:			; <UNDEFINED> instruction: 0x46304659
   4f82c:			; <UNDEFINED> instruction: 0xf7c79201
   4f830:	bls	cb390 <ASN1_generate_nconf@plt+0xb0df0>
   4f834:			; <UNDEFINED> instruction: 0x46304651
   4f838:	svc	0x00f0f7c6
   4f83c:			; <UNDEFINED> instruction: 0xf7c9e7ea
   4f840:	svclt	0x0000ec20
   4f844:	andeq	pc, r2, r4, lsl #6
   4f848:	andeq	r1, r0, r0, ror r5
   4f84c:			; <UNDEFINED> instruction: 0x0002f2b2
   4f850:	andeq	r7, r1, r6, ror r8
   4f854:	andeq	r7, r1, r4, ror r8
   4f858:	andeq	r7, r1, r6, lsl #16
   4f85c:	andeq	r6, r3, lr, lsl #12
   4f860:	andeq	r8, r0, r8, lsl r3
   4f864:	andeq	r7, r1, r6, lsl #16
   4f868:	strdeq	r8, [r0], -r0
   4f86c:	andeq	r0, r1, r2, ror #20
   4f870:	mvnsmi	lr, #737280	; 0xb4000
   4f874:	cdpmi	0, 2, cr11, cr14, cr3, {4}
   4f878:	stcmi	6, cr4, [lr], #-20	; 0xffffffec
   4f87c:	ldrbtmi	r4, [lr], #-1544	; 0xfffff9f8
   4f880:	andcs	r4, r0, #112197632	; 0x6b00000
   4f884:	ldmdbpl	r4!, {r0, r1, r2, r3, r5, r6, r8, sp}
   4f888:	strls	r6, [r1], #-2084	; 0xfffff7dc
   4f88c:	streq	pc, [r0], #-79	; 0xffffffb1
   4f890:	stmdb	r6, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f894:	ldcle	14, cr1, [sl, #-24]!	; 0xffffffe8
   4f898:	strtmi	r4, [r8], -r7, lsr #18
   4f89c:			; <UNDEFINED> instruction: 0x909cf8df
   4f8a0:			; <UNDEFINED> instruction: 0xf8df2400
   4f8a4:	ldrbtmi	r8, [r9], #-156	; 0xffffff64
   4f8a8:			; <UNDEFINED> instruction: 0xf7c74f26
   4f8ac:	ldrbtmi	lr, [r9], #3736	; 0xe98
   4f8b0:	ldrbtmi	r4, [pc], #-1272	; 4f8b8 <ASN1_generate_nconf@plt+0x35318>
   4f8b4:	mvnslt	lr, r0, lsl r0
   4f8b8:			; <UNDEFINED> instruction: 0x46284639
   4f8bc:	svc	0x00aef7c6
   4f8c0:	blls	5c8cc <ASN1_generate_nconf@plt+0x4232c>
   4f8c4:			; <UNDEFINED> instruction: 0xf10342a6
   4f8c8:	movwls	r0, #769	; 0x301
   4f8cc:	ldmdbmi	lr, {r1, r3, r4, ip, lr, pc}
   4f8d0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4f8d4:	cdp	7, 8, cr15, cr2, cr7, {6}
   4f8d8:	ldmdavc	sl, {r8, r9, fp, ip, pc}
   4f8dc:	andle	r2, r6, r1, lsl #20
   4f8e0:	mvnle	r2, r2, lsl #20
   4f8e4:	strtmi	r4, [r8], -r1, asr #12
   4f8e8:	cdp	7, 7, cr15, cr8, cr7, {6}
   4f8ec:	strbmi	lr, [r9], -r8, ror #15
   4f8f0:			; <UNDEFINED> instruction: 0xf7c74628
   4f8f4:			; <UNDEFINED> instruction: 0xe7e3ee74
   4f8f8:			; <UNDEFINED> instruction: 0x46284914
   4f8fc:			; <UNDEFINED> instruction: 0xf7c74479
   4f900:	ldrb	lr, [sp, lr, ror #28]
   4f904:			; <UNDEFINED> instruction: 0x46284912
   4f908:			; <UNDEFINED> instruction: 0xf7c74479
   4f90c:	bmi	4cb2b4 <ASN1_generate_nconf@plt+0x4b0d14>
   4f910:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   4f914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4f918:	subsmi	r9, sl, r1, lsl #22
   4f91c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4f920:	andcs	sp, r1, r3, lsl #2
   4f924:	pop	{r0, r1, ip, sp, pc}
   4f928:			; <UNDEFINED> instruction: 0xf7c983f0
   4f92c:	svclt	0x0000ebaa
   4f930:	andeq	pc, r2, lr, lsl #3
   4f934:	andeq	r1, r0, r0, ror r5
   4f938:	andeq	r7, r1, r6, lsl #15
   4f93c:	andeq	r7, r1, sl, lsr #15
   4f940:	andeq	r7, r1, r4, asr #15
   4f944:	ldrdeq	r7, [r1], -lr
   4f948:	andeq	r7, r0, sl, lsl #24
   4f94c:	andeq	r7, r0, r8, ror r1
   4f950:	andeq	r0, r1, r8, ror r9
   4f954:	strdeq	pc, [r2], -sl
   4f958:	push	{r8, r9, sp}
   4f95c:			; <UNDEFINED> instruction: 0x46884ff0
   4f960:	strmi	fp, [r4], -r3, lsl #1
   4f964:			; <UNDEFINED> instruction: 0x46084615
   4f968:	cmpcs	sl, sl, lsl r6
   4f96c:	ldm	r8, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4f970:	ldclle	8, cr2, [lr, #-0]
   4f974:	stmibeq	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   4f978:			; <UNDEFINED> instruction: 0xf8df4946
   4f97c:	ldrbtmi	fp, [r9], #-284	; 0xfffffee4
   4f980:			; <UNDEFINED> instruction: 0xf7fa4648
   4f984:	andcs	pc, r0, #9, 30	; 0x24
   4f988:			; <UNDEFINED> instruction: 0xf8df215a
   4f98c:	ldrbtmi	sl, [fp], #272	; 0x110
   4f990:			; <UNDEFINED> instruction: 0x460344fa
   4f994:	andls	r4, r1, r6, lsl #12
   4f998:			; <UNDEFINED> instruction: 0xf7ca4640
   4f99c:	stmdbmi	r0, {r1, r7, fp, sp, lr, pc}^
   4f9a0:	strbmi	r4, [pc], #-1591	; 4f9a8 <ASN1_generate_nconf@plt+0x35408>
   4f9a4:	ldrsbtls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   4f9a8:			; <UNDEFINED> instruction: 0x46204479
   4f9ac:	cdp	7, 1, cr15, cr6, cr7, {6}
   4f9b0:	strd	r4, [r1], -r9
   4f9b4:	cdp	7, 1, cr15, cr2, cr7, {6}
   4f9b8:	blcc	18db18 <ASN1_generate_nconf@plt+0x173578>
   4f9bc:			; <UNDEFINED> instruction: 0x46204651
   4f9c0:	svcvc	0x0080f013
   4f9c4:			; <UNDEFINED> instruction: 0xd109b29a
   4f9c8:	movwls	r4, #1560	; 0x618
   4f9cc:	cdp	7, 11, cr15, cr4, cr7, {6}
   4f9d0:	strmi	r9, [r2], -r0, lsl #22
   4f9d4:	subsle	r2, r0, r0, lsl #16
   4f9d8:			; <UNDEFINED> instruction: 0x46204659
   4f9dc:	svc	0x001ef7c6
   4f9e0:			; <UNDEFINED> instruction: 0x464942be
   4f9e4:	mvnle	r4, r0, lsr #12
   4f9e8:	vmla.i8	d20, d0, d31
   4f9ec:	stmdals	r1, {r0, r1, r4, r5, r6, r9, ip}
   4f9f0:			; <UNDEFINED> instruction: 0xf7c84479
   4f9f4:	bllt	fefc9dcc <ASN1_generate_nconf@plt+0xfefaf82c>
   4f9f8:	strtmi	r4, [r0], -ip, lsr #18
   4f9fc:			; <UNDEFINED> instruction: 0xf7c74479
   4fa00:	strtmi	lr, [fp], -lr, ror #27
   4fa04:	rscscc	pc, pc, #79	; 0x4f
   4fa08:			; <UNDEFINED> instruction: 0x4640215d
   4fa0c:	stmda	r8, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4fa10:	ldcle	14, cr1, [r7, #-28]!	; 0xffffffe4
   4fa14:			; <UNDEFINED> instruction: 0xa098f8df
   4fa18:			; <UNDEFINED> instruction: 0x9098f8df
   4fa1c:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   4fa20:	ldrbmi	lr, [r1], -r9
   4fa24:			; <UNDEFINED> instruction: 0xf7c64620
   4fa28:	adcmi	lr, pc, #4000	; 0xfa0
   4fa2c:	strtmi	r4, [r0], -r9, asr #12
   4fa30:			; <UNDEFINED> instruction: 0xf7c7d01a
   4fa34:			; <UNDEFINED> instruction: 0x462aedd4
   4fa38:	cmpcs	sp, r0, lsl #6
   4fa3c:			; <UNDEFINED> instruction: 0xf7ca4640
   4fa40:	strcc	lr, [r1, #-2096]	; 0xfffff7d0
   4fa44:			; <UNDEFINED> instruction: 0xf7c74606
   4fa48:			; <UNDEFINED> instruction: 0x4602ee78
   4fa4c:	mvnle	r2, r0, lsl #16
   4fa50:			; <UNDEFINED> instruction: 0xf7ca4630
   4fa54:	ldrbmi	lr, [r1], -r4, ror #18
   4fa58:	strtmi	r4, [r0], -r2, lsl #12
   4fa5c:	cdp	7, 13, cr15, cr14, cr6, {6}
   4fa60:	strbmi	r4, [r9], -pc, lsr #5
   4fa64:	mvnle	r4, r0, lsr #12
   4fa68:			; <UNDEFINED> instruction: 0x46204913
   4fa6c:			; <UNDEFINED> instruction: 0xf7c74479
   4fa70:			; <UNDEFINED> instruction: 0x2001edb6
   4fa74:	pop	{r0, r1, ip, sp, pc}
   4fa78:	ssub8mi	r8, r8, r0
   4fa7c:	stmdb	lr, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4fa80:	str	r4, [r9, r2, lsl #12]!
   4fa84:	stmdbmi	sp, {r4, r5, r6, r7, r8, ip, lr, pc}
   4fa88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4fa8c:	stc	7, cr15, [r6, #796]!	; 0x31c
   4fa90:	svclt	0x0000e7ea
   4fa94:	andeq	r7, r1, lr, lsl r7
   4fa98:	andeq	r8, r0, lr, lsr sl
   4fa9c:	andeq	r7, r1, r8, lsr r7
   4faa0:	andeq	r7, r1, r4, lsl #14
   4faa4:	andeq	r7, r0, ip, lsr #22
   4faa8:	andeq	r7, r1, r0, ror #13
   4faac:	andeq	r7, r1, r4, ror #13
   4fab0:			; <UNDEFINED> instruction: 0x000089b0
   4fab4:			; <UNDEFINED> instruction: 0x00007abe
   4fab8:	andeq	r0, r1, r4, lsl r8
   4fabc:	muleq	r0, r6, r8
   4fac0:	addlt	fp, r4, r0, ror r5
   4fac4:			; <UNDEFINED> instruction: 0x46044e3a
   4fac8:			; <UNDEFINED> instruction: 0x46084d3a
   4facc:	blge	e0ccc <ASN1_generate_nconf@plt+0xc672c>
   4fad0:	cmncs	sp, r0, lsl #4
   4fad4:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   4fad8:			; <UNDEFINED> instruction: 0xf04f9503
   4fadc:			; <UNDEFINED> instruction: 0xf7c90500
   4fae0:	stmdblt	r0!, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   4fae4:	blmi	d223bc <ASN1_generate_nconf@plt+0xd07e1c>
   4fae8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4faec:	blls	129b5c <ASN1_generate_nconf@plt+0x10f5bc>
   4faf0:			; <UNDEFINED> instruction: 0xf04f405a
   4faf4:	cmple	r8, r0, lsl #6
   4faf8:	andlt	r2, r4, r1
   4fafc:	stmdbmi	pc!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   4fb00:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4fb04:	stcl	7, cr15, [sl, #-796]!	; 0xfffffce4
   4fb08:			; <UNDEFINED> instruction: 0xf7c79802
   4fb0c:			; <UNDEFINED> instruction: 0x4603edf8
   4fb10:	stmdals	r2, {r2, r3, r4, r8, r9, fp, sp}
   4fb14:			; <UNDEFINED> instruction: 0xf5b3d017
   4fb18:	eorle	r7, r6, ip, asr #31
   4fb1c:	andsle	r2, fp, r6, lsl #22
   4fb20:	stcl	7, cr15, [ip, #796]!	; 0x31c
   4fb24:	ldm	sl!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4fb28:	stmdals	r2, {r0, ip, pc}
   4fb2c:	svc	0x0076f7c6
   4fb30:	bls	a1fc4 <ASN1_generate_nconf@plt+0x87a24>
   4fb34:			; <UNDEFINED> instruction: 0x46034479
   4fb38:			; <UNDEFINED> instruction: 0xf7c64620
   4fb3c:	stmdals	r2, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   4fb40:	svc	0x0038f7c9
   4fb44:			; <UNDEFINED> instruction: 0xf7c6e7ce
   4fb48:	ldmdbmi	lr, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   4fb4c:			; <UNDEFINED> instruction: 0x46024479
   4fb50:			; <UNDEFINED> instruction: 0xf7c64620
   4fb54:	ldrb	lr, [r2, r4, ror #28]!
   4fb58:	svc	0x0060f7c6
   4fb5c:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
   4fb60:	strtmi	r4, [r0], -r2, lsl #12
   4fb64:	cdp	7, 5, cr15, cr10, cr6, {6}
   4fb68:			; <UNDEFINED> instruction: 0xf7c7e7e9
   4fb6c:			; <UNDEFINED> instruction: 0x4605e874
   4fb70:	svc	0x00bef7c7
   4fb74:	ldcl	7, cr15, [sl, #-800]	; 0xfffffce0
   4fb78:	strtmi	r4, [r8], -r6, lsl #12
   4fb7c:	svc	0x0018f7c6
   4fb80:			; <UNDEFINED> instruction: 0xf7c74630
   4fb84:			; <UNDEFINED> instruction: 0x4605edda
   4fb88:	stmdals	r2, {r4, r6, r8, ip, sp, pc}
   4fb8c:	svc	0x0046f7c6
   4fb90:	strtmi	r4, [sl], -lr, lsl #18
   4fb94:			; <UNDEFINED> instruction: 0x46034479
   4fb98:			; <UNDEFINED> instruction: 0xf7c64620
   4fb9c:	strb	lr, [lr, r0, asr #28]
   4fba0:			; <UNDEFINED> instruction: 0xf7ca4630
   4fba4:			; <UNDEFINED> instruction: 0x4605e8bc
   4fba8:			; <UNDEFINED> instruction: 0xf7c9e7ef
   4fbac:	svclt	0x0000ea6a
   4fbb0:	andeq	lr, r2, r0, asr #30
   4fbb4:	andeq	r1, r0, r0, ror r5
   4fbb8:	andeq	lr, r2, r4, lsr #30
   4fbbc:	strdeq	r7, [r1], -sl
   4fbc0:	andeq	r7, r1, r0, lsl r6
   4fbc4:	ldrdeq	r7, [r1], -r4
   4fbc8:			; <UNDEFINED> instruction: 0x000175b2
   4fbcc:	muleq	r1, ip, r5
   4fbd0:	mvnsmi	lr, #737280	; 0xb4000
   4fbd4:	strmi	fp, [ip], -r5, lsl #1
   4fbd8:			; <UNDEFINED> instruction: 0xf8dd4616
   4fbdc:			; <UNDEFINED> instruction: 0x461f9034
   4fbe0:			; <UNDEFINED> instruction: 0xf7c74680
   4fbe4:			; <UNDEFINED> instruction: 0xb120ee66
   4fbe8:	strmi	r2, [r5], -r2, lsl #25
   4fbec:	stccs	0, cr13, [r3], {25}
   4fbf0:	strbmi	sp, [r8], -r3
   4fbf4:	pop	{r0, r2, ip, sp, pc}
   4fbf8:	stmdbmi	pc, {r4, r5, r6, r7, r8, r9, pc}	; <UNPREDICTABLE>
   4fbfc:	ldrtmi	r4, [r3], -r2, asr #12
   4fc00:	andls	pc, r8, sp, asr #17
   4fc04:			; <UNDEFINED> instruction: 0xf8cd4479
   4fc08:	strls	r9, [r0, -r4]
   4fc0c:	cdp	7, 0, cr15, cr6, cr6, {6}
   4fc10:	ldrtmi	r4, [r1], -sl, asr #12
   4fc14:			; <UNDEFINED> instruction: 0xf7c74628
   4fc18:	strbmi	lr, [r8], -ip, asr #18
   4fc1c:	pop	{r0, r2, ip, sp, pc}
   4fc20:	stmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}
   4fc24:	ldrtmi	r4, [r3], -r2, asr #12
   4fc28:	andls	pc, r8, sp, asr #17
   4fc2c:			; <UNDEFINED> instruction: 0xf8cd4479
   4fc30:	strls	r9, [r0, -r4]
   4fc34:	svclt	0x0000e7ea
   4fc38:	andeq	r7, r1, r0, lsl #11
   4fc3c:	andeq	r7, r1, r8, lsr #10
   4fc40:			; <UNDEFINED> instruction: 0x4614b530
   4fc44:	strbeq	r4, [sl], #2860	; 0xb2c
   4fc48:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
   4fc4c:	streq	sp, [sp], #1044	; 0x414
   4fc50:	cfstr32mi	mvfx13, [sl, #-264]!	; 0xfffffef8
   4fc54:	ldrbtmi	r0, [sp], #-1994	; 0xfffff836
   4fc58:	bmi	ac50a8 <ASN1_generate_nconf@plt+0xaaab08>
   4fc5c:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   4fc60:	ldc	7, cr15, [r4, #796]	; 0x31c
   4fc64:	strtmi	r4, [sl], -r7, lsr #18
   4fc68:			; <UNDEFINED> instruction: 0x46034479
   4fc6c:	andlt	r4, r5, r0, lsr #12
   4fc70:	ldrhtmi	lr, [r0], -sp
   4fc74:	ldcllt	7, cr15, [r0, #792]	; 0x318
   4fc78:	ldrbtmi	r4, [sp], #-3363	; 0xfffff2dd
   4fc7c:	strbtle	r0, [ip], #1994	; 0x7ca
   4fc80:	ldrle	r0, [sl, #-1098]	; 0xfffffbb6
   4fc84:	strtle	r0, [sl], #-1865	; 0xfffff8b7
   4fc88:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
   4fc8c:			; <UNDEFINED> instruction: 0x4620491c
   4fc90:	ldmdapl	fp, {r0, r1, r9, ip, pc}^
   4fc94:			; <UNDEFINED> instruction: 0xf7c9681d
   4fc98:			; <UNDEFINED> instruction: 0x4603e956
   4fc9c:	movwls	r4, #9760	; 0x2620
   4fca0:	ldc	7, cr15, [sl, #-800]	; 0xfffffce0
   4fca4:	bls	1368b4 <ASN1_generate_nconf@plt+0x11c314>
   4fca8:	tstls	r0, r1, lsl #12
   4fcac:			; <UNDEFINED> instruction: 0x46284918
   4fcb0:			; <UNDEFINED> instruction: 0xf7c64479
   4fcb4:			; <UNDEFINED> instruction: 0xb005edb4
   4fcb8:			; <UNDEFINED> instruction: 0x078abd30
   4fcbc:	cfstr32cs	mvfx13, [r0], {251}	; 0xfb
   4fcc0:	ble	ffe83d08 <ASN1_generate_nconf@plt+0xffe69768>
   4fcc4:	ldmpl	fp, {r1, r2, r3, r9, fp, lr}
   4fcc8:			; <UNDEFINED> instruction: 0xf7c7681c
   4fccc:	ldmdbmi	r1, {r5, r6, r8, sl, fp, sp, lr, pc}
   4fcd0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   4fcd4:	strb	r4, [r9, r3, lsl #12]
   4fcd8:	ldrbtmi	r4, [sp], #-3343	; 0xfffff2f1
   4fcdc:	bmi	449c1c <ASN1_generate_nconf@plt+0x42f67c>
   4fce0:			; <UNDEFINED> instruction: 0xe7d3447a
   4fce4:	ldmpl	fp, {r1, r2, r9, fp, lr}
   4fce8:			; <UNDEFINED> instruction: 0xf7c7681c
   4fcec:	stmdbmi	ip, {r4, r6, r8, sl, fp, sp, lr, pc}
   4fcf0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   4fcf4:	ldr	r4, [r9, r3, lsl #12]!
   4fcf8:	andeq	lr, r2, r2, asr #27
   4fcfc:	andeq	r7, r1, sl, ror #10
   4fd00:	andeq	r1, r0, r0, lsr #11
   4fd04:	andeq	r7, r1, r0, lsl #11
   4fd08:	andeq	r7, r1, sl, lsr r5
   4fd0c:	andeq	r7, r1, r6, asr r5
   4fd10:	andeq	r7, r1, r0, asr #10
   4fd14:	andeq	r7, r1, sl, asr #10
   4fd18:	strdeq	r7, [r1], -r2
   4fd1c:	strdeq	r7, [r1], -r8
   4fd20:	andeq	r7, r1, r6, lsl r5
   4fd24:	mvnsmi	lr, #737280	; 0xb4000
   4fd28:	strmi	fp, [ip], r5, lsl #1
   4fd2c:	mcrls	6, 0, r4, cr12, cr12, {0}
   4fd30:	stmdacs	r0, {r1, r2, r3, r8, sl, fp, ip, pc}
   4fd34:			; <UNDEFINED> instruction: 0xf8dfd148
   4fd38:	ldrbtmi	lr, [lr], #544	; 0x220
   4fd3c:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
   4fd40:	ldrdcc	pc, [r0], r0	; <UNPREDICTABLE>
   4fd44:			; <UNDEFINED> instruction: 0xf0002b00
   4fd48:	adccc	r8, r0, r2, asr #1
   4fd4c:			; <UNDEFINED> instruction: 0xf850e003
   4fd50:	blcs	5f978 <ASN1_generate_nconf@plt+0x453d8>
   4fd54:	stmdavs	r7, {r2, r3, r4, r5, ip, lr, pc}^
   4fd58:	ldrhle	r4, [r8, #92]!	; 0x5c
   4fd5c:	mvnsvs	pc, pc, asr #12
   4fd60:	svcvc	0x0080f5bc
   4fd64:	strmi	fp, [ip, #3864]	; 0xf18
   4fd68:	cfstr64vc	mvdx15, [r0], {172}	; 0xac
   4fd6c:	tstcs	r1, ip, lsl #30
   4fd70:			; <UNDEFINED> instruction: 0xf1bc2100
   4fd74:	svclt	0x00980f04
   4fd78:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   4fd7c:			; <UNDEFINED> instruction: 0xf1a2b359
   4fd80:	stmdbcs	r3, {r2, r4, r8}
   4fd84:	rschi	pc, r3, r0, lsl #4
   4fd88:			; <UNDEFINED> instruction: 0xf001e8df
   4fd8c:	stfple	f6, [r8], #-8
   4fd90:	svcmi	0x00744973
   4fd94:	ldrbtmi	r4, [pc], #-1145	; 4fd9c <ASN1_generate_nconf@plt+0x357fc>
   4fd98:	ldrdgt	pc, [ip, #143]	; 0x8f
   4fd9c:	tstls	r2, r2, ror r6
   4fda0:	ldmdbmi	r2!, {r3, r5, r9, sl, lr}^
   4fda4:			; <UNDEFINED> instruction: 0x960144fc
   4fda8:	smlsdxls	r0, r9, r4, r4
   4fdac:	andgt	pc, ip, sp, asr #17
   4fdb0:	ldc	7, cr15, [r4, #-792]!	; 0xfffffce8
   4fdb4:	movwcs	fp, #2462	; 0x99e
   4fdb8:	ldrmi	r4, [sl], -r8, lsr #12
   4fdbc:	andlt	r2, r5, fp, lsl #2
   4fdc0:	mvnsmi	lr, #12386304	; 0xbd0000
   4fdc4:	svclt	0x00c2f7c9
   4fdc8:	ldrd	pc, [r4, pc]!	; <UNPREDICTABLE>
   4fdcc:			; <UNDEFINED> instruction: 0xe7b544fe
   4fdd0:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
   4fdd4:	stmdbmi	r8!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}^
   4fdd8:			; <UNDEFINED> instruction: 0x460f4479
   4fddc:	stmdbmi	r7!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   4fde0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4fde4:	ldc	7, cr15, [sl, #-792]	; 0xfffffce8
   4fde8:			; <UNDEFINED> instruction: 0x8194f8df
   4fdec:			; <UNDEFINED> instruction: 0xf8df3c01
   4fdf0:			; <UNDEFINED> instruction: 0x27009194
   4fdf4:	ldrbtmi	r4, [r9], #1272	; 0x4f8
   4fdf8:			; <UNDEFINED> instruction: 0xf814e007
   4fdfc:	strbmi	r2, [r9], -r1, lsl #30
   4fe00:			; <UNDEFINED> instruction: 0xf7c64628
   4fe04:	adcsmi	lr, lr, #12, 26	; 0x300
   4fe08:			; <UNDEFINED> instruction: 0xf017d916
   4fe0c:	svclt	0x000c0f0f
   4fe10:	movwcs	r2, #769	; 0x301
   4fe14:	svclt	0x00082f00
   4fe18:	strcc	r2, [r1, -r0, lsl #6]
   4fe1c:	rscle	r2, ip, r0, lsl #22
   4fe20:	strtmi	r4, [r8], -r1, asr #12
   4fe24:	ldcl	7, cr15, [sl], #792	; 0x318
   4fe28:	svccs	0x0001f814
   4fe2c:	strtmi	r4, [r8], -r9, asr #12
   4fe30:	ldcl	7, cr15, [r4], #792	; 0x318
   4fe34:	stmiale	r8!, {r1, r2, r3, r4, r5, r7, r9, lr}^
   4fe38:			; <UNDEFINED> instruction: 0x46284953
   4fe3c:			; <UNDEFINED> instruction: 0xf7c64479
   4fe40:	ldr	lr, [r8, lr, ror #25]!
   4fe44:	svcmi	0x00524951
   4fe48:	ldrbtmi	r4, [pc], #-1145	; 4fe50 <ASN1_generate_nconf@plt+0x358b0>
   4fe4c:	cdpcs	7, 0, cr14, cr2, cr4, {5}
   4fe50:	ldmdbmi	r0, {r6, ip, lr, pc}^
   4fe54:	ldrbtmi	r4, [r9], #-3920	; 0xfffff0b0
   4fe58:			; <UNDEFINED> instruction: 0xe79d447f
   4fe5c:	bmi	143cb3c <ASN1_generate_nconf@plt+0x142259c>
   4fe60:	ldrbtmi	r7, [sl], #-2087	; 0xfffff7d9
   4fe64:	orrsne	pc, r8, #13762560	; 0xd20000
   4fe68:	rsble	r2, r2, r0, lsl #18
   4fe6c:	rsbvc	pc, r6, #8388608	; 0x800000
   4fe70:			; <UNDEFINED> instruction: 0xf852e003
   4fe74:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip}
   4fe78:	ldmdavs	r0, {r0, r1, r2, r6, ip, lr, pc}^
   4fe7c:	mvnsle	r4, r7, lsl #5
   4fe80:			; <UNDEFINED> instruction: 0xf8df4f47
   4fe84:	ldrbtmi	ip, [pc], #-288	; 4fe8c <ASN1_generate_nconf@plt+0x358ec>
   4fe88:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
   4fe8c:	ldrbtmi	r1, [r2], -r2, lsl #14
   4fe90:	strtmi	r4, [r8], -r5, asr #18
   4fe94:	ldrbtmi	r9, [r9], #-1537	; 0xfffff9ff
   4fe98:	andgt	pc, r0, sp, asr #17
   4fe9c:	ldc	7, cr15, [lr], #792	; 0x318
   4fea0:	strtmi	r4, [r8], -r2, asr #18
   4fea4:			; <UNDEFINED> instruction: 0xf7c64479
   4fea8:			; <UNDEFINED> instruction: 0xe79decba
   4feac:	ldrbtmi	r4, [r2], -r0, asr #18
   4feb0:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
   4feb4:	tstls	r0, r0, asr #24
   4feb8:	stmdbmi	r0, {r3, r4, r5, r6, sl, lr}^
   4febc:	andls	r4, r3, ip, ror r4
   4fec0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   4fec4:	strls	r9, [r2], #-1537	; 0xfffff9ff
   4fec8:	stc	7, cr15, [r8], #792	; 0x318
   4fecc:	blmi	f89ca0 <ASN1_generate_nconf@plt+0xf6f700>
   4fed0:	smlsldx	r4, r3, fp, r4
   4fed4:	bcs	adf64 <ASN1_generate_nconf@plt+0x939c4>
   4fed8:	bcs	103f80 <ASN1_generate_nconf@plt+0xe99e0>
   4fedc:	ldmdbmi	r9!, {r0, r2, r3, r4, r8, ip, lr, pc}
   4fee0:	bmi	ea10cc <ASN1_generate_nconf@plt+0xe86b2c>
   4fee4:	mulgt	r1, r4, r8
   4fee8:			; <UNDEFINED> instruction: 0xf8d2447a
   4feec:	movtlt	r7, #29320	; 0x7288
   4fef0:	eorvc	pc, r2, #8388608	; 0x800000
   4fef4:			; <UNDEFINED> instruction: 0xf852e002
   4fef8:	orrlt	r7, pc, r8, lsl #30
   4fefc:	strmi	r6, [r4, #2128]	; 0x850
   4ff00:			; <UNDEFINED> instruction: 0xf8dfd1f9
   4ff04:	ldrbtmi	ip, [ip], #200	; 0xc8
   4ff08:	svcmi	0x0031e7bf
   4ff0c:			; <UNDEFINED> instruction: 0xf8df4931
   4ff10:	ldrbtmi	ip, [pc], #-200	; 4ff18 <ASN1_generate_nconf@plt+0x35978>
   4ff14:	ldrbtmi	r4, [ip], #1145	; 0x479
   4ff18:	ldmdbmi	r0!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   4ff1c:			; <UNDEFINED> instruction: 0xe7e04479
   4ff20:			; <UNDEFINED> instruction: 0xf8df4f2f
   4ff24:	ldrbtmi	ip, [pc], #-192	; 4ff2c <ASN1_generate_nconf@plt+0x3598c>
   4ff28:			; <UNDEFINED> instruction: 0xe7ae44fc
   4ff2c:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
   4ff30:	svcmi	0x002ee7d7
   4ff34:			; <UNDEFINED> instruction: 0xf8df492e
   4ff38:	ldrbtmi	ip, [pc], #-188	; 4ff40 <ASN1_generate_nconf@plt+0x359a0>
   4ff3c:	ldrbtmi	r4, [ip], #1145	; 0x479
   4ff40:	svcmi	0x002de7a3
   4ff44:	ldrsbtgt	pc, [r4], pc	; <UNPREDICTABLE>
   4ff48:	ldrbtmi	r4, [ip], #1151	; 0x47f
   4ff4c:	stmdbmi	ip!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   4ff50:			; <UNDEFINED> instruction: 0x460f4479
   4ff54:	svclt	0x0000e720
   4ff58:	strdeq	r7, [r1], -r6
   4ff5c:	andeq	r6, r3, sl, lsr #1
   4ff60:	strdeq	r7, [r0], -r4
   4ff64:	andeq	r7, r1, lr, asr #9
   4ff68:	andeq	r7, r0, r4, ror #1
   4ff6c:	andeq	r7, r1, ip, ror #9
   4ff70:	andeq	r7, r1, r0, ror #8
   4ff74:	andeq	r6, r1, lr, lsl #30
   4ff78:	strheq	r7, [r0], -r0
   4ff7c:	ldrdeq	r7, [r1], -lr
   4ff80:			; <UNDEFINED> instruction: 0x000174bc
   4ff84:	andeq	r7, r1, r2, asr #9
   4ff88:	andeq	r0, r1, r4, asr #8
   4ff8c:	andeq	r7, r0, r0, asr #32
   4ff90:	andeq	r7, r1, r6, lsl #8
   4ff94:	andeq	r7, r1, sl, ror #7
   4ff98:	andeq	r7, r1, r0, lsr #8
   4ff9c:	andeq	r5, r3, r6, lsl #31
   4ffa0:	andeq	r7, r0, r2
   4ffa4:	andeq	r7, r1, r0, lsl #8
   4ffa8:	strdeq	r7, [r1], -lr
   4ffac:	andeq	r7, r1, ip, lsl r4
   4ffb0:	ldrdeq	r7, [r1], -r6
   4ffb4:	ldrdeq	r6, [r0], -r0
   4ffb8:	andeq	r6, r1, r4, lsr #28
   4ffbc:	ldrdeq	r7, [r1], -r2
   4ffc0:	andeq	r6, r1, r0, lsl lr
   4ffc4:	andeq	r7, r1, r8, ror #6
   4ffc8:	andeq	r5, r3, r0, lsl #30
   4ffcc:	andeq	r7, r1, r2, ror r3
   4ffd0:	andeq	r6, r0, r6, ror pc
   4ffd4:	andeq	r6, r1, ip, asr #27
   4ffd8:	andeq	r7, r1, r2, ror r3
   4ffdc:	andeq	r7, r1, r4, lsr #6
   4ffe0:	andeq	r7, r1, sl, asr r3
   4ffe4:	andeq	r7, r1, r0, asr r3
   4ffe8:	andeq	r7, r1, r6, lsl #6
   4ffec:	andeq	r6, r0, lr, asr #30
   4fff0:	andeq	r6, r1, r4, lsr #27
   4fff4:	andeq	r7, r1, sl, asr #6
   4fff8:	andeq	r7, r1, r8, lsr r3
   4fffc:	andeq	r7, r1, lr, lsr #6
   50000:	andeq	r6, r0, r8, lsr pc
   50004:	push	{r0, r1, r3, r4, fp, lr}
   50008:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   5000c:	ldrmi	fp, [r6], -r2, lsl #1
   50010:	strbmi	pc, [r0], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   50014:	ldmib	sp, {r3, r4, r7, r9, sl, lr}^
   50018:	teqlt	ip, #8, 14	; 0x200000
   5001c:	addvs	pc, r8, r0, lsl #10
   50020:			; <UNDEFINED> instruction: 0xf850e002
   50024:	mvnslt	r4, r8, lsl #30
   50028:	addsmi	r6, lr, #4390912	; 0x430000
   5002c:	ldmiblt	r9!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   50030:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
   50034:			; <UNDEFINED> instruction: 0x46234911
   50038:	strls	r4, [r1, #-1592]	; 0xfffff9c8
   5003c:			; <UNDEFINED> instruction: 0x96004479
   50040:	bl	ffb8df60 <ASN1_generate_nconf@plt+0xffb739c0>
   50044:	strbmi	r4, [r1], -sl, lsr #12
   50048:			; <UNDEFINED> instruction: 0xf7c64638
   5004c:	movwcs	lr, #3890	; 0xf32
   50050:			; <UNDEFINED> instruction: 0x461a4638
   50054:	andlt	r2, r2, fp, lsl #2
   50058:	ldrhmi	lr, [r0, #141]!	; 0x8d
   5005c:	cdplt	7, 7, cr15, cr6, cr9, {6}
   50060:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   50064:	stcmi	7, cr14, [r7], {230}	; 0xe6
   50068:			; <UNDEFINED> instruction: 0xe7e0447c
   5006c:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
   50070:	svclt	0x0000e7dd
   50074:	ldrdeq	r5, [r3], -lr
   50078:	andeq	sp, r0, sl, lsr #1
   5007c:	andeq	r7, r1, r8, lsl #5
   50080:	andeq	lr, r0, sl, lsr #26
   50084:	andeq	r1, r0, r4, ror #27
   50088:	ldrdeq	r1, [r0], -lr
   5008c:	ldrbmi	lr, [r0, sp, lsr #18]!
   50090:	mrrcmi	6, 9, r4, r1, cr0
   50094:	bmi	14bc2b4 <ASN1_generate_nconf@plt+0x14a1d14>
   50098:	blmi	14a18b8 <ASN1_generate_nconf@plt+0x1487318>
   5009c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   500a0:	ldrdls	pc, [r0, #-143]	; 0xffffff71
   500a4:	strmi	r6, [pc], -r5, ror #16
   500a8:	ldrbtmi	r5, [r9], #2259	; 0x8d3
   500ac:	movwls	r6, #22555	; 0x581b
   500b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   500b4:	movwls	r2, #17152	; 0x4300
   500b8:			; <UNDEFINED> instruction: 0xf104b94d
   500bc:	tstcs	r0, r8
   500c0:	bl	ff00dfec <ASN1_generate_nconf@plt+0xfeff3a4c>
   500c4:	svclt	0x00c42800
   500c8:	rsbvs	r2, r3, r1, lsl #6
   500cc:			; <UNDEFINED> instruction: 0x4630dd5d
   500d0:	b	1a0dffc <ASN1_generate_nconf@plt+0x19f3a5c>
   500d4:	stmdacs	r0, {r2, r9, sl, lr}
   500d8:	blmi	1144604 <ASN1_generate_nconf@plt+0x112a064>
   500dc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   500e0:	ldrdge	pc, [r0], -r3
   500e4:	tstcs	r0, r4, lsl #20
   500e8:			; <UNDEFINED> instruction: 0xf7c74650
   500ec:	strmi	lr, [r5], -ip, lsr #28
   500f0:	subsle	r2, r3, r0, lsl #16
   500f4:	blcs	76d0c <ASN1_generate_nconf@plt+0x5c76c>
   500f8:	ldrbmi	sp, [r0], -r5, rrx
   500fc:			; <UNDEFINED> instruction: 0xf7c62501
   50100:	blls	18b798 <ASN1_generate_nconf@plt+0x1711f8>
   50104:	ldrbtmi	r4, [r9], #-2361	; 0xfffff6c7
   50108:	ldcne	6, cr4, [r8], {129}	; 0x81
   5010c:			; <UNDEFINED> instruction: 0xf7fa9004
   50110:	andcs	pc, r0, #68608	; 0x10c00
   50114:	ldrbmi	r4, [r0], -r6, lsl #12
   50118:			; <UNDEFINED> instruction: 0xf8214631
   5011c:			; <UNDEFINED> instruction: 0xf7c79b02
   50120:			; <UNDEFINED> instruction: 0xf7c8ee12
   50124:	bls	18b194 <ASN1_generate_nconf@plt+0x170bf4>
   50128:			; <UNDEFINED> instruction: 0x46334931
   5012c:	andhi	pc, r8, sp, asr #17
   50130:	andls	r4, r0, #2030043136	; 0x79000000
   50134:	andscs	r3, r0, #8, 2
   50138:			; <UNDEFINED> instruction: 0xf7c99701
   5013c:	pushmi	{r1, r2, r3, fp, sp, lr, pc}
   50140:	vmin.s8	d20, d0, d16
   50144:	ldrbtmi	r3, [r9], #-538	; 0xfffffde6
   50148:	stcl	7, cr15, [r8, #-796]	; 0xfffffce4
   5014c:			; <UNDEFINED> instruction: 0xf7c64620
   50150:	bmi	acb7a8 <ASN1_generate_nconf@plt+0xab1208>
   50154:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   50158:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   5015c:	subsmi	r9, sl, r5, lsl #22
   50160:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   50164:	strtmi	sp, [r8], -sp, lsr #2
   50168:	pop	{r1, r2, ip, sp, pc}
   5016c:			; <UNDEFINED> instruction: 0xf7c787f0
   50170:	strmi	lr, [r4], -r6, lsr #30
   50174:			; <UNDEFINED> instruction: 0x4630b1d8
   50178:			; <UNDEFINED> instruction: 0xf7c646a2
   5017c:			; <UNDEFINED> instruction: 0x4623ebd8
   50180:			; <UNDEFINED> instruction: 0x212e2200
   50184:	stcl	7, cr15, [r4, #804]!	; 0x324
   50188:	blmi	78a040 <ASN1_generate_nconf@plt+0x76faa0>
   5018c:			; <UNDEFINED> instruction: 0xf859491c
   50190:	ldrbtmi	r3, [r9], #-3
   50194:			; <UNDEFINED> instruction: 0xf7c66818
   50198:	ldrb	lr, [sl, r2, asr #22]
   5019c:	ldmdbmi	r9, {r0, r1, r2, r4, r8, r9, fp, lr}
   501a0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   501a4:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   501a8:	bl	e8e0c8 <ASN1_generate_nconf@plt+0xe73b28>
   501ac:	blmi	54a0f8 <ASN1_generate_nconf@plt+0x52fb58>
   501b0:	ldmdbmi	r5, {r0, r2, r9, sl, lr}
   501b4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   501b8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   501bc:	bl	c0e0dc <ASN1_generate_nconf@plt+0xbf3b3c>
   501c0:			; <UNDEFINED> instruction: 0xf7c8e7c7
   501c4:	ldmdbmi	r1, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   501c8:	andcc	pc, lr, #64, 4
   501cc:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
   501d0:			; <UNDEFINED> instruction: 0xf7c74478
   501d4:	svclt	0x0000eaca
   501d8:	andeq	r7, r3, ip, ror r7
   501dc:	andeq	lr, r2, lr, ror #18
   501e0:	andeq	r1, r0, r0, ror r5
   501e4:	andeq	lr, r2, r2, ror #18
   501e8:	ldrdeq	r1, [r0], -ip
   501ec:	andeq	r7, r1, sl, asr r2
   501f0:	andeq	r7, r3, r8, ror #13
   501f4:	andeq	r6, r1, sl, lsl #31
   501f8:			; <UNDEFINED> instruction: 0x0002e8b6
   501fc:	andeq	r1, r0, r0, lsr #11
   50200:	andeq	r7, r1, sl, asr r1
   50204:	andeq	r7, r1, ip, ror r1
   50208:	andeq	r7, r1, r8, asr r1
   5020c:	andeq	r6, r1, r2, lsl #30
   50210:	andeq	r7, r1, r0, ror r1
   50214:	ldrblt	r4, [r0, #-2842]!	; 0xfffff4e6
   50218:	ldmdbmi	sl, {r0, r2, r3, r9, sl, lr}
   5021c:			; <UNDEFINED> instruction: 0x4614447b
   50220:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
   50224:	addslt	r6, r2, fp, asr r8
   50228:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   5022c:			; <UNDEFINED> instruction: 0xf04f9211
   50230:	stmdblt	r3!, {r9}^
   50234:	bmi	562690 <ASN1_generate_nconf@plt+0x5480f0>
   50238:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   5023c:	bls	4aa288 <ASN1_generate_nconf@plt+0x48fce8>
   50240:			; <UNDEFINED> instruction: 0xf04f4051
   50244:	tstle	r8, r0, lsl #4
   50248:	andslt	r4, r2, r8, lsl r6
   5024c:	mcrge	13, 0, fp, cr1, cr0, {3}
   50250:	ldrtmi	r4, [r1], -sl, ror #12
   50254:			; <UNDEFINED> instruction: 0xff1af7ff
   50258:	stmdacs	r0, {r0, r1, r9, sl, lr}
   5025c:	blls	8460c <ASN1_generate_nconf@plt+0x6a06c>
   50260:	svclt	0x0018429c
   50264:	mvnle	r2, r0, lsl #6
   50268:	strtmi	r4, [r9], -r2, lsr #12
   5026c:			; <UNDEFINED> instruction: 0xf7c64630
   50270:	blx	fec8b448 <ASN1_generate_nconf@plt+0xfec70ea8>
   50274:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
   50278:			; <UNDEFINED> instruction: 0xf7c8e7dc
   5027c:	svclt	0x0000ef02
   50280:	strdeq	r7, [r3], -ip
   50284:	andeq	lr, r2, sl, ror #15
   50288:	andeq	r1, r0, r0, ror r5
   5028c:	ldrdeq	lr, [r2], -r4
   50290:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   50294:	ldrbtmi	r4, [ip], #2831	; 0xb0f
   50298:	addlt	fp, r2, r0, lsl r5
   5029c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   502a0:			; <UNDEFINED> instruction: 0x466a4614
   502a4:	movwls	r6, #6171	; 0x181b
   502a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   502ac:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   502b0:	bmi	2b6eb8 <ASN1_generate_nconf@plt+0x29c918>
   502b4:	ldrbtmi	r6, [sl], #-35	; 0xffffffdd
   502b8:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
   502bc:	blls	aa32c <ASN1_generate_nconf@plt+0x8fd8c>
   502c0:			; <UNDEFINED> instruction: 0xf04f405a
   502c4:	mrsle	r0, SP_irq
   502c8:	ldclt	0, cr11, [r0, #-8]
   502cc:	cdp	7, 13, cr15, cr8, cr8, {6}
   502d0:	andeq	lr, r2, r6, ror r7
   502d4:	andeq	r1, r0, r0, ror r5
   502d8:	andeq	lr, r2, r6, asr r7
   502dc:	svclt	0x009af7ff
   502e0:	stmdbmi	r2, {r1, r3, r9, sl, lr}
   502e4:			; <UNDEFINED> instruction: 0xf7c84479
   502e8:	svclt	0x0000bab7
   502ec:			; <UNDEFINED> instruction: 0xffffed89
   502f0:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   502f4:	blmi	3fca1c <ASN1_generate_nconf@plt+0x3e247c>
   502f8:			; <UNDEFINED> instruction: 0x4604b570
   502fc:	ldmpl	r5, {r0, r2, r3, r9, sl, fp, lr}^
   50300:	stmdbvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   50304:	cdp	7, 8, cr15, cr4, cr9, {6}
   50308:			; <UNDEFINED> instruction: 0xf7c969a0
   5030c:	stmibvs	r0!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}^
   50310:			; <UNDEFINED> instruction: 0xf7c94629
   50314:	strtmi	lr, [r0], -r4, lsr #25
   50318:	vpmax.s8	q11, q0, q10
   5031c:			; <UNDEFINED> instruction: 0x463132d7
   50320:	mrrc	7, 12, pc, ip, cr7	; <UNPREDICTABLE>
   50324:	mvnle	r2, r0, lsl #24
   50328:			; <UNDEFINED> instruction: 0x4770bd70
   5032c:	andeq	lr, r2, sl, lsl r7
   50330:	ldrdeq	r1, [r0], -r8
   50334:	ldrdeq	r6, [r1], -r0
   50338:	mvnsmi	lr, sp, lsr #18
   5033c:	stmdavs	r4, {r1, r7, ip, sp, pc}
   50340:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   50344:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   50348:	strmi	sp, [r5], -r1, asr #32
   5034c:	stmdacs	r0, {r5, r6, fp, sp, lr}
   50350:	stcmi	0, cr13, [ip, #-260]!	; 0xfffffefc
   50354:	cdpmi	15, 2, cr4, cr13, cr12, {1}
   50358:	ldrbtmi	r4, [pc], #-1149	; 50360 <ASN1_generate_nconf@plt+0x35dc0>
   5035c:	ands	r4, r9, lr, ror r4
   50360:	stmib	sp, {r0, r5, r7, fp, sp, lr}^
   50364:			; <UNDEFINED> instruction: 0xf7fcc600
   50368:	rorvs	pc, pc, sl	; <UNPREDICTABLE>
   5036c:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
   50370:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   50374:	vcgt.s8	d18, d8, d0
   50378:	ldrbtmi	r0, [ip], #517	; 0x205
   5037c:	stmdbvs	r0!, {r3, r4, r8, r9, ip, sp, pc}
   50380:			; <UNDEFINED> instruction: 0xf8cdb120
   50384:			; <UNDEFINED> instruction: 0xf7fcc000
   50388:			; <UNDEFINED> instruction: 0xb1e0fd99
   5038c:	mvnslt	r6, r4, ror #20
   50390:	tstlt	r0, #96, 16	; 0x600000
   50394:	stmdavs	r1!, {r1, r3, r5, r9, sl, lr}
   50398:			; <UNDEFINED> instruction: 0xf8d6f7fc
   5039c:	stceq	0, cr15, [r0], {79}	; 0x4f
   503a0:	strbtmi	r4, [r2], -r3, ror #12
   503a4:	cmnlt	r0, r0, ror #2
   503a8:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
   503ac:			; <UNDEFINED> instruction: 0xf8d4d1d8
   503b0:	strmi	ip, [r3], -r4
   503b4:	strmi	r6, [r2], -r1, lsr #16
   503b8:	streq	lr, [r0, -sp, asr #19]
   503bc:			; <UNDEFINED> instruction: 0xf7fc4660
   503c0:	asrvs	pc, r3, sl	; <UNPREDICTABLE>
   503c4:	ldrdcs	lr, [r0], -r2
   503c8:	pop	{r1, ip, sp, pc}
   503cc:	strdcs	r8, [r1], -r0
   503d0:	pop	{r1, ip, sp, pc}
   503d4:	bvs	19f0b9c <ASN1_generate_nconf@plt+0x19d65fc>
   503d8:	blmi	3fc958 <ASN1_generate_nconf@plt+0x3e23b8>
   503dc:			; <UNDEFINED> instruction: 0xf858490e
   503e0:	ldrbtmi	r3, [r9], #-3
   503e4:			; <UNDEFINED> instruction: 0xf7c66818
   503e8:	andcs	lr, r0, sl, lsl sl
   503ec:	pop	{r1, ip, sp, pc}
   503f0:			; <UNDEFINED> instruction: 0x462081f0
   503f4:			; <UNDEFINED> instruction: 0xff7cf7ff
   503f8:	eorvs	r2, lr, r1
   503fc:	svclt	0x0000e7e4
   50400:	andeq	lr, r2, r8, asr #13
   50404:	andeq	r7, r1, r4, lsr r0
   50408:	andeq	r7, r1, r6, asr #32
   5040c:	andeq	r7, r1, r4, asr #32
   50410:	andeq	r7, r1, r2, lsr r0
   50414:	andeq	r1, r0, r0, lsr #11
   50418:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   5041c:			; <UNDEFINED> instruction: 0x460db570
   50420:	addlt	r6, r2, fp, lsl #16
   50424:			; <UNDEFINED> instruction: 0x46044953
   50428:	ldrbtmi	r4, [r9], #-2643	; 0xfffff5ad
   5042c:	stmpl	sl, {r0, r1, r4, r6, r9, sl, fp, lr}
   50430:	ldmdavs	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
   50434:			; <UNDEFINED> instruction: 0xf04f9201
   50438:	movwls	r0, #512	; 0x200
   5043c:	rsble	r2, r9, r0, lsl #22
   50440:	rsbsvc	pc, sl, r4, lsr #11
   50444:	vadd.i8	d2, d0, d7
   50448:	ldm	pc, {r1, r4, r7, pc}^	; <UNPREDICTABLE>
   5044c:	stcne	0, cr15, [r4], {-0}
   50450:	bmi	11a552c <ASN1_generate_nconf@plt+0x118af8c>
   50454:	andcs	r0, r0, r1, lsl r4
   50458:	blmi	1222d84 <ASN1_generate_nconf@plt+0x12087e4>
   5045c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   50460:	blls	aa4d0 <ASN1_generate_nconf@plt+0x8ff30>
   50464:			; <UNDEFINED> instruction: 0xf04f405a
   50468:	cmnle	lr, r0, lsl #6
   5046c:	ldcllt	0, cr11, [r0, #-8]!
   50470:			; <UNDEFINED> instruction: 0xfff6f7fd
   50474:	tstcs	r2, r0, lsl #20
   50478:			; <UNDEFINED> instruction: 0xf7fd3208
   5047c:	stmdacc	r0, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
   50480:	andcs	fp, r1, r8, lsl pc
   50484:	stcls	7, cr14, [r0], {232}	; 0xe8
   50488:	blcs	6a81c <ASN1_generate_nconf@plt+0x5027c>
   5048c:	blmi	fc45b8 <ASN1_generate_nconf@plt+0xfaa018>
   50490:	stmdavs	r6!, {r2, r4, r5, r6, r7, fp, ip, lr}
   50494:	blx	fe08e490 <ASN1_generate_nconf@plt+0xfe073ef0>
   50498:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
   5049c:	ldrtmi	r4, [r0], -r2, lsl #12
   504a0:	ldmib	ip!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   504a4:			; <UNDEFINED> instruction: 0xf7c96820
   504a8:	stmdals	r0, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   504ac:			; <UNDEFINED> instruction: 0xff20f7ff
   504b0:	ldrmi	r2, [r8], -r0, lsl #6
   504b4:	strb	r6, [pc, fp, lsr #32]
   504b8:	stmdavs	r3!, {sl, fp, ip, pc}^
   504bc:	strbtmi	fp, [r8], -fp, lsr #2
   504c0:	blx	ff98e4c2 <ASN1_generate_nconf@plt+0xff973f22>
   504c4:	suble	r2, r4, r0, lsl #16
   504c8:	eorvs	r9, ip, r0, lsl #24
   504cc:			; <UNDEFINED> instruction: 0xffc8f7fd
   504d0:	andcs	r4, r1, r3, lsl #12
   504d4:	ldr	r6, [pc, r3, rrx]!
   504d8:	movwcs	r9, #6656	; 0x1a00
   504dc:	andsvs	r4, r3, #24, 12	; 0x1800000
   504e0:			; <UNDEFINED> instruction: 0xf7fde7ba
   504e4:	bls	903e0 <ASN1_generate_nconf@plt+0x75e40>
   504e8:			; <UNDEFINED> instruction: 0xf7fd2102
   504ec:	stmdacc	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   504f0:	andcs	fp, r1, r8, lsl pc
   504f4:	stcls	7, cr14, [r0], {176}	; 0xb0
   504f8:	biclt	r6, r3, r3, lsr #18
   504fc:	ldmpl	r4!, {r0, r5, r8, r9, fp, lr}^
   50500:			; <UNDEFINED> instruction: 0xf7fd6826
   50504:	stmdbmi	r1!, {r0, r3, r6, r9, fp, ip, sp, lr, pc}
   50508:			; <UNDEFINED> instruction: 0x46024479
   5050c:			; <UNDEFINED> instruction: 0xf7c64630
   50510:	strb	lr, [r7, r6, lsl #19]
   50514:			; <UNDEFINED> instruction: 0xf7fe4668
   50518:	ldrhlt	pc, [r0, #-185]!	; 0xffffff47	; <UNPREDICTABLE>
   5051c:	eorvs	r9, fp, r0, lsl #22
   50520:			; <UNDEFINED> instruction: 0xf7fde78e
   50524:			; <UNDEFINED> instruction: 0x4603ff9d
   50528:	rscvs	r2, r3, r1
   5052c:			; <UNDEFINED> instruction: 0xf7fde794
   50530:			; <UNDEFINED> instruction: 0x4603ff97
   50534:			; <UNDEFINED> instruction: 0x61232001
   50538:	blmi	50a378 <ASN1_generate_nconf@plt+0x4efdd8>
   5053c:	stmdavs	r6!, {r2, r4, r5, r6, r7, fp, ip, lr}
   50540:	blx	b0e53c <ASN1_generate_nconf@plt+0xaf3f9c>
   50544:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
   50548:	ldrtmi	r4, [r0], -r2, lsl #12
   5054c:	stmdb	r6!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50550:	blmi	38a3f8 <ASN1_generate_nconf@plt+0x36fe58>
   50554:	stmdavs	r6!, {r2, r4, r5, r6, r7, fp, ip, lr}
   50558:	blx	80e554 <ASN1_generate_nconf@plt+0x7f3fb4>
   5055c:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   50560:	ldrtmi	r4, [r0], -r2, lsl #12
   50564:	ldmdb	sl, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50568:			; <UNDEFINED> instruction: 0xf7c8e79c
   5056c:	andcs	lr, r1, sl, lsl #27
   50570:	svclt	0x0000e772
   50574:	andeq	lr, r2, r2, ror #11
   50578:	andeq	r1, r0, r0, ror r5
   5057c:	ldrdeq	lr, [r2], -ip
   50580:			; <UNDEFINED> instruction: 0x0002e5b0
   50584:	andeq	r1, r0, r0, lsr #11
   50588:	andeq	r6, r1, sl, asr pc
   5058c:	andeq	r6, r1, r8, lsl #30
   50590:	andeq	r6, r1, r6, ror lr
   50594:	andeq	r6, r1, lr, ror lr
   50598:	blmi	1162eac <ASN1_generate_nconf@plt+0x114890c>
   5059c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   505a0:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   505a4:	strmi	r4, [r4], -sp, lsl #12
   505a8:	movwls	r6, #47131	; 0xb81b
   505ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   505b0:	cdp	7, 7, cr15, cr4, cr8, {6}
   505b4:			; <UNDEFINED> instruction: 0x4620bb10
   505b8:	b	fed8e4e4 <ASN1_generate_nconf@plt+0xfed73f44>
   505bc:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
   505c0:	strtmi	r4, [r8], -r6, lsl #12
   505c4:	stmdb	sl!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   505c8:	ldmdbmi	sl!, {r1, r2, r3, r5, r8, ip, sp, pc}
   505cc:			; <UNDEFINED> instruction: 0x46284632
   505d0:			; <UNDEFINED> instruction: 0xf7c64479
   505d4:	bge	28aa6c <ASN1_generate_nconf@plt+0x2704cc>
   505d8:	strtmi	r2, [r0], -r0, lsl #2
   505dc:	cdp	7, 12, cr15, cr0, cr9, {6}
   505e0:	ble	55a5e8 <ASN1_generate_nconf@plt+0x540048>
   505e4:	blmi	ca2ebc <ASN1_generate_nconf@plt+0xc8891c>
   505e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   505ec:	blls	32a65c <ASN1_generate_nconf@plt+0x3100bc>
   505f0:			; <UNDEFINED> instruction: 0xf04f405a
   505f4:	cmple	r5, r0, lsl #6
   505f8:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   505fc:	ldm	r0, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50600:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
   50604:	strtmi	r4, [r8], -r2, lsl #12
   50608:	stmdb	r8, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   5060c:			; <UNDEFINED> instruction: 0xf10de7e3
   50610:	blge	2d0e90 <ASN1_generate_nconf@plt+0x2b68f0>
   50614:	tsteq	sp, sp, lsl #2	; <UNPREDICTABLE>
   50618:	movwls	r4, #5664	; 0x1620
   5061c:	movwls	sl, #2825	; 0xb09
   50620:	tsteq	pc, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   50624:	stmib	sp, {sl, sp}^
   50628:			; <UNDEFINED> instruction: 0xf7c84409
   5062c:	stmdbls	sl, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   50630:	svclt	0x0088290c
   50634:	strmi	r9, [r6], -r9, lsl #22
   50638:			; <UNDEFINED> instruction: 0xf1a1bf83
   5063c:	stmiane	r0, {r2, r3}^
   50640:	stmdals	r9, {r2, r3, r8, sp}
   50644:	stc2l	7, cr15, [r8, #1016]	; 0x3f8
   50648:	mulscs	sp, sp, r8
   5064c:	mulscc	lr, sp, r8
   50650:	mulsne	pc, sp, r8	; <UNPREDICTABLE>
   50654:	stmdals	sl, {r2, r9, sl, lr}
   50658:	ldmdale	r7, {r2, r3, fp, sp}
   5065c:	svcmi	0x00189808
   50660:	biclt	r4, r0, pc, ror r4
   50664:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   50668:	strne	lr, [r0, -sp, asr #19]
   5066c:	stmib	sp, {r1, r2, r4, r8, fp, lr}^
   50670:	strtmi	r0, [r8], -r3, lsl #12
   50674:	strls	r4, [r2], #-1145	; 0xfffffb87
   50678:	ldm	r0, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   5067c:			; <UNDEFINED> instruction: 0x46204913
   50680:	adcmi	pc, r6, #64, 4
   50684:			; <UNDEFINED> instruction: 0xf7c74479
   50688:	str	lr, [fp, sl, lsr #21]!
   5068c:	svcmi	0x00109808
   50690:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   50694:	ldmdblt	r6, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   50698:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   5069c:	stmdami	lr, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   506a0:			; <UNDEFINED> instruction: 0xe7e14478
   506a4:	stcl	7, cr15, [ip], #800	; 0x320
   506a8:	andeq	lr, r2, r0, ror r4
   506ac:	andeq	r1, r0, r0, ror r5
   506b0:			; <UNDEFINED> instruction: 0x00016eba
   506b4:			; <UNDEFINED> instruction: 0x00016ebc
   506b8:	andeq	lr, r2, r4, lsr #8
   506bc:	andeq	r6, r1, r2, lsr #29
   506c0:	andeq	r6, r0, r8, lsr #16
   506c4:	andeq	r6, r1, r2, ror #27
   506c8:	andeq	r6, r1, r8, asr #28
   506cc:	andeq	r6, r1, ip, asr #20
   506d0:	ldrdeq	r2, [r1], -r4
   506d4:	andeq	r6, r1, r6, asr #27
   506d8:	muleq	r1, r0, sp
   506dc:	bmi	fe422d1c <ASN1_generate_nconf@plt+0xfe40877c>
   506e0:	blmi	fe4218cc <ASN1_generate_nconf@plt+0xfe40732c>
   506e4:	svcmi	0x00f0e92d
   506e8:	stmpl	sl, {r0, r2, r7, ip, sp, pc}
   506ec:			; <UNDEFINED> instruction: 0x4605447b
   506f0:	andls	r6, r3, #1179648	; 0x120000
   506f4:	andeq	pc, r0, #79	; 0x4f
   506f8:	ldmpl	ip, {r1, r3, r7, r9, fp, lr}
   506fc:			; <UNDEFINED> instruction: 0xf7c96826
   50700:	stmibmi	r9, {r4, r5, r8, sl, fp, sp, lr, pc}
   50704:			; <UNDEFINED> instruction: 0x46024479
   50708:			; <UNDEFINED> instruction: 0xf7c64630
   5070c:	strtmi	lr, [r8], -r8, lsl #17
   50710:	svc	0x00caf7c6
   50714:			; <UNDEFINED> instruction: 0xf0402800
   50718:	strtmi	r8, [r8], -r1, lsl #1
   5071c:	bl	ff70e63c <ASN1_generate_nconf@plt+0xff6f409c>
   50720:			; <UNDEFINED> instruction: 0xf7c76826
   50724:	stmibmi	r1, {r3, r6, r7, r8, fp, sp, lr, pc}
   50728:			; <UNDEFINED> instruction: 0x46024479
   5072c:			; <UNDEFINED> instruction: 0xf7c64630
   50730:	andcs	lr, r0, #7733248	; 0x760000
   50734:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}
   50738:			; <UNDEFINED> instruction: 0xf9d4f7fe
   5073c:			; <UNDEFINED> instruction: 0xf7c84628
   50740:	strmi	lr, [r6], -r0, ror #26
   50744:			; <UNDEFINED> instruction: 0xf0002800
   50748:	ldmdbmi	r9!, {r1, r2, r4, r6, r7, pc}^
   5074c:	stmdavs	r0!, {r1, r8, r9, sl, fp, sp, pc}
   50750:			; <UNDEFINED> instruction: 0xf7c64479
   50754:	ldrtmi	lr, [r0], -r4, asr #30
   50758:	ldrdhi	pc, [r0], -r4
   5075c:	svc	0x00f2f7c8
   50760:			; <UNDEFINED> instruction: 0xf7f99001
   50764:	andcs	pc, r0, #11, 30	; 0x2c
   50768:	strmi	r9, [r3], -r1, lsl #18
   5076c:			; <UNDEFINED> instruction: 0xf7c94640
   50770:	ldmdbmi	r0!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
   50774:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   50778:	svc	0x0030f7c6
   5077c:	andcs	r4, r0, #61865984	; 0x3b00000
   50780:	strtmi	r2, [r8], -ip, ror #2
   50784:	stmib	ip, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50788:	teqle	r5, r0, lsl #16
   5078c:			; <UNDEFINED> instruction: 0x46284639
   50790:	cdp	7, 10, cr15, cr10, cr7, {6}
   50794:	stmdavs	r1!, {r3, r5, r8, r9, fp, ip, sp, pc}
   50798:			; <UNDEFINED> instruction: 0xf7ff4628
   5079c:			; <UNDEFINED> instruction: 0x4630fefd
   507a0:	ldc	7, cr15, [r6], #-804	; 0xfffffcdc
   507a4:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}
   507a8:			; <UNDEFINED> instruction: 0xf862f7ff
   507ac:			; <UNDEFINED> instruction: 0xf7c64628
   507b0:	qsub16mi	lr, r9, ip
   507b4:	stmdavs	r0!, {r7, r8, fp, ip, sp, pc}
   507b8:			; <UNDEFINED> instruction: 0xf982f7ff
   507bc:	blmi	162313c <ASN1_generate_nconf@plt+0x1608b9c>
   507c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   507c4:	blls	12a834 <ASN1_generate_nconf@plt+0x110294>
   507c8:			; <UNDEFINED> instruction: 0xf04f405a
   507cc:			; <UNDEFINED> instruction: 0xf0400300
   507d0:	mullt	r5, r8, r0
   507d4:	svchi	0x00f0e8bd
   507d8:	andcs	r6, r1, #32, 16	; 0x200000
   507dc:			; <UNDEFINED> instruction: 0xf8bcf7ff
   507e0:	stmdals	r2, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   507e4:			; <UNDEFINED> instruction: 0xf7fe6821
   507e8:	strmi	pc, [r2], -pc, lsr #18
   507ec:	ldmdbmi	r3, {r3, r9, sl, lr}^
   507f0:			; <UNDEFINED> instruction: 0xf7c64479
   507f4:	bfi	lr, r4, (invalid: 16:14)
   507f8:			; <UNDEFINED> instruction: 0xf8d49802
   507fc:			; <UNDEFINED> instruction: 0xf7c98000
   50800:	stmdbmi	pc, {r1, r2, r3, r7, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   50804:			; <UNDEFINED> instruction: 0x46024479
   50808:			; <UNDEFINED> instruction: 0xf7c64640
   5080c:	ldrtmi	lr, [r9], -r8, lsl #16
   50810:			; <UNDEFINED> instruction: 0xf7c74628
   50814:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   50818:			; <UNDEFINED> instruction: 0xe7e2d0bd
   5081c:	cmncs	lr, r0, lsl #6
   50820:			; <UNDEFINED> instruction: 0x4628461a
   50824:	ldmdb	ip!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50828:	cmnle	ip, r2, lsl #16
   5082c:	blge	d8dec <ASN1_generate_nconf@plt+0xbe84c>
   50830:	strtmi	r2, [r8], -r0, lsl #4
   50834:	ldmdb	r4!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50838:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
   5083c:	stmdavs	r0!, {r7, r9, sl, lr}
   50840:	cdp	7, 12, cr15, cr12, cr6, {6}
   50844:	svceq	0x0000f1b8
   50848:	stmdbls	r2, {r0, r1, r2, r3, r6, ip, lr, pc}
   5084c:			; <UNDEFINED> instruction: 0xf7c64628
   50850:			; <UNDEFINED> instruction: 0xf8dfedc6
   50854:			; <UNDEFINED> instruction: 0xf8dfa0f4
   50858:			; <UNDEFINED> instruction: 0x2700b0f4
   5085c:	ldrsbtls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   50860:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   50864:			; <UNDEFINED> instruction: 0x460644f9
   50868:	mvnlt	r6, r2, lsr #16
   5086c:	andls	r4, r1, #48, 12	; 0x3000000
   50870:	stmdb	r0!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50874:	strmi	r9, [r1], -r1, lsl #20
   50878:			; <UNDEFINED> instruction: 0xf7c64610
   5087c:			; <UNDEFINED> instruction: 0x3702eeb0
   50880:	ldrmi	r9, [r8, #2306]!	; 0x902
   50884:	tsteq	r2, r1, lsl #2	; <UNPREDICTABLE>
   50888:	stmdble	lr!, {r1, r8, ip, pc}
   5088c:			; <UNDEFINED> instruction: 0xf7c64628
   50890:	strmi	lr, [r6], -r6, lsr #27
   50894:	rscle	r2, r7, r0, lsl #30
   50898:	stmdavs	r0!, {r1, r2, r3, r5, r8, fp, lr}
   5089c:			; <UNDEFINED> instruction: 0xf7c64479
   508a0:	stmdavs	r2!, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   508a4:	mvnle	r2, r0, lsl #28
   508a8:			; <UNDEFINED> instruction: 0xf89a9902
   508ac:	stmdavc	r8, {ip, sp}
   508b0:			; <UNDEFINED> instruction: 0x46104298
   508b4:	ldrbmi	sp, [r9], -pc
   508b8:	cdp	7, 9, cr15, cr0, cr6, {6}
   508bc:	strbmi	r9, [r9], -r2, lsl #22
   508c0:	ldmdavc	sl, {r5, fp, sp, lr}
   508c4:	svc	0x00aaf7c5
   508c8:	stmdavs	r0!, {r1, r8, r9, fp, ip, pc}
   508cc:	ldmdavc	sl, {r0, r3, r6, r9, sl, lr}^
   508d0:	svc	0x00a4f7c5
   508d4:	stmdavc	r9, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   508d8:	mulcc	r1, sl, r8
   508dc:			; <UNDEFINED> instruction: 0xd1ea4299
   508e0:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
   508e4:	cdp	7, 7, cr15, cr10, cr6, {6}
   508e8:	ldmdbmi	ip, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   508ec:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   508f0:	cdp	7, 7, cr15, cr4, cr6, {6}
   508f4:	ldmdbmi	sl, {r0, r4, r8, r9, sl, sp, lr, pc}
   508f8:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   508fc:	cdp	7, 6, cr15, cr14, cr6, {6}
   50900:			; <UNDEFINED> instruction: 0xf7c8e74d
   50904:	ldmdbmi	r7, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   50908:	submi	pc, fp, #64, 4
   5090c:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   50910:			; <UNDEFINED> instruction: 0xf7c64478
   50914:	svclt	0x0000ef2a
   50918:	andeq	lr, r2, ip, lsr #6
   5091c:	andeq	r1, r0, r0, ror r5
   50920:	andeq	lr, r2, r0, lsr #6
   50924:	andeq	r1, r0, r0, lsr #11
   50928:	andeq	r6, r1, r0, ror #27
   5092c:	andeq	r6, r1, r0, lsl lr
   50930:	strdeq	r6, [r1], -ip
   50934:	andeq	pc, r0, sl, lsl #22
   50938:	andeq	lr, r2, ip, asr #4
   5093c:	andeq	r6, r1, r0, lsl #27
   50940:	andeq	r6, r1, ip, asr sp
   50944:	ldrdeq	r6, [r1], -lr
   50948:	andeq	r7, r1, r4, lsl r9
   5094c:	andeq	r6, r1, r2, lsl #1
   50950:	andeq	r6, r0, ip, lsl #28
   50954:	andeq	r6, r0, r0, asr #24
   50958:	andeq	r6, r1, lr, asr #24
   5095c:	muleq	r0, r2, r9
   50960:	andeq	r6, r1, sl, lsl #25
   50964:	andeq	r6, r1, r2, asr #15
   50968:	andeq	r6, r1, ip, ror #23
   5096c:	mvnsmi	lr, #737280	; 0xb4000
   50970:			; <UNDEFINED> instruction: 0xf8df460f
   50974:	ldrmi	r9, [r1], -r0, lsr #1
   50978:	strcs	r4, [r0], #-1664	; 0xfffff980
   5097c:			; <UNDEFINED> instruction: 0xf7c644f9
   50980:	and	lr, pc, r2, lsr #22
   50984:	cdp	7, 14, cr15, cr6, cr5, {6}
   50988:	strcc	r1, [r2], #-3169	; 0xfffff39f
   5098c:	ldrtmi	r4, [r8], -r6, lsl #12
   50990:	cdp	7, 14, cr15, cr0, cr5, {6}
   50994:			; <UNDEFINED> instruction: 0x46054631
   50998:	strtmi	r4, [sl], -r0, asr #12
   5099c:	bl	58e8c0 <ASN1_generate_nconf@plt+0x574320>
   509a0:	ldcle	8, cr2, [r0, #-0]
   509a4:			; <UNDEFINED> instruction: 0xf7c94638
   509a8:			; <UNDEFINED> instruction: 0x4621ea3c
   509ac:	addsmi	r4, ip, #3145728	; 0x300000
   509b0:	blle	ffa22298 <ASN1_generate_nconf@plt+0xffa07cf8>
   509b4:			; <UNDEFINED> instruction: 0xf7c84640
   509b8:			; <UNDEFINED> instruction: 0x4604ea34
   509bc:	strcs	fp, [r1], #-424	; 0xfffffe58
   509c0:	pop	{r5, r9, sl, lr}
   509c4:	blmi	5719ac <ASN1_generate_nconf@plt+0x55740c>
   509c8:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   509cc:	bicslt	r6, r5, r0, lsr #16
   509d0:			; <UNDEFINED> instruction: 0x462b4912
   509d4:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   509d8:	svc	0x0020f7c5
   509dc:	strcs	r6, [r0], #-2080	; 0xfffff7e0
   509e0:	stcl	7, cr15, [r8, #-804]	; 0xfffffcdc
   509e4:	pop	{r5, r9, sl, lr}
   509e8:	blmi	3319d0 <ASN1_generate_nconf@plt+0x317430>
   509ec:			; <UNDEFINED> instruction: 0xf859490c
   509f0:	ldrbtmi	r5, [r9], #-3
   509f4:			; <UNDEFINED> instruction: 0xf7c66828
   509f8:	stmdavs	r8!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   509fc:	ldc	7, cr15, [sl, #-804]!	; 0xfffffcdc
   50a00:	pop	{r5, r9, sl, lr}
   50a04:	stmdbmi	r7, {r3, r4, r5, r6, r7, r8, r9, pc}
   50a08:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   50a0c:	svc	0x0006f7c5
   50a10:	svclt	0x0000e7e4
   50a14:	muleq	r2, r0, r0
   50a18:	andeq	r1, r0, r0, lsr #11
   50a1c:	andeq	r6, r1, r6, asr #23
   50a20:	andeq	r6, r1, r6, ror #23
   50a24:			; <UNDEFINED> instruction: 0x00016bb2
   50a28:	addlt	fp, r3, r0, lsr r5
   50a2c:	tstls	r1, r4, lsl r6
   50a30:	bl	fe80e954 <ASN1_generate_nconf@plt+0xfe7f43b4>
   50a34:	strmi	r9, [r5], -r1, lsl #18
   50a38:			; <UNDEFINED> instruction: 0xf948f7fe
   50a3c:	andcs	fp, r1, r4, lsl r9
   50a40:	ldclt	0, cr11, [r0, #-12]!
   50a44:			; <UNDEFINED> instruction: 0xf7fb4628
   50a48:	andcs	pc, r1, pc, lsl sl	; <UNPREDICTABLE>
   50a4c:	ldclt	0, cr11, [r0, #-12]!
   50a50:	mvnsmi	lr, sp, lsr #18
   50a54:	smlsdeq	r2, r1, sl, lr
   50a58:	ldrmi	r4, [lr], -r0, lsl #13
   50a5c:	blls	204e9c <ASN1_generate_nconf@plt+0x1ea8fc>
   50a60:	streq	lr, [r3, #-2646]	; 0xfffff5aa
   50a64:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   50a68:	ldrtmi	sp, [r8], -r7, lsr #2
   50a6c:	stmda	ip!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50a70:			; <UNDEFINED> instruction: 0xf7c94628
   50a74:	strtmi	lr, [r0], -sl, ror #16
   50a78:	ldrhhi	lr, [r0, #141]!	; 0x8d
   50a7c:	ldrmi	r4, [r4], -sp, lsl #12
   50a80:	svc	0x003af7c6
   50a84:	cmnlt	r8, #7340032	; 0x700000
   50a88:	strtmi	r4, [r1], -sl, lsr #12
   50a8c:	stcl	7, cr15, [r6, #-800]	; 0xfffffce0
   50a90:	strmi	r4, [r5], -r4, lsl #12
   50a94:	rscle	r2, r8, r0, lsl #16
   50a98:	ldrtmi	r9, [r8], -r7, lsl #18
   50a9c:			; <UNDEFINED> instruction: 0xf916f7fe
   50aa0:	andcs	r4, r1, #61865984	; 0x3b00000
   50aa4:	strbmi	r2, [r0], -sl, ror #2
   50aa8:	svc	0x000ef7c6
   50aac:	blcs	776d4 <ASN1_generate_nconf@plt+0x5d134>
   50ab0:			; <UNDEFINED> instruction: 0x4638d0d5
   50ab4:			; <UNDEFINED> instruction: 0xf9e8f7fb
   50ab8:			; <UNDEFINED> instruction: 0xf7c6e7d1
   50abc:			; <UNDEFINED> instruction: 0x4605ef1e
   50ac0:	stmdacs	r0, {r2, r9, sl, lr}
   50ac4:	stmdbls	r6, {r0, r4, r6, r7, ip, lr, pc}
   50ac8:			; <UNDEFINED> instruction: 0xf7c84632
   50acc:	strmi	lr, [r4], -r8, lsr #26
   50ad0:	sbcle	r2, sl, r0, lsl #16
   50ad4:	strtmi	r4, [fp], -r0, asr #12
   50ad8:	cmncs	fp, r1, lsl #4
   50adc:	cdp	7, 15, cr15, cr4, cr6, {6}
   50ae0:	strb	r2, [r2, r1, lsl #8]
   50ae4:	strmi	r4, [r4], -r5, lsl #12
   50ae8:	svclt	0x0000e7bf
   50aec:			; <UNDEFINED> instruction: 0x4605b538
   50af0:	bmi	3a3728 <ASN1_generate_nconf@plt+0x389188>
   50af4:	cfstrsmi	mvf4, [sp], {123}	; 0x7b
   50af8:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
   50afc:	ldmdavs	fp, {r0, r5, r6, r7, r8, sp, lr}
   50b00:			; <UNDEFINED> instruction: 0xf7c661a3
   50b04:	stmdbmi	sl, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   50b08:			; <UNDEFINED> instruction: 0x46034479
   50b0c:	eorvs	r4, r3, #40, 12	; 0x2800000
   50b10:	ldm	ip!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50b14:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   50b18:	pop	{r3, r5, r9, sl, lr}
   50b1c:			; <UNDEFINED> instruction: 0xf7c94038
   50b20:	svclt	0x0000b91d
   50b24:	andeq	sp, r2, r8, lsl pc
   50b28:	andeq	r1, r0, r0, lsr #11
   50b2c:	andeq	r6, r3, lr, lsl sp
   50b30:			; <UNDEFINED> instruction: 0xffffe1f1
   50b34:	mvnsmi	lr, sp, lsr #18
   50b38:	svcmi	0x00214606
   50b3c:			; <UNDEFINED> instruction: 0xf8df460d
   50b40:	ldrbtmi	r8, [pc], #-132	; 50b48 <ASN1_generate_nconf@plt+0x365a8>
   50b44:	ldmdavs	r8!, {r3, r4, r5, r6, r7, sl, lr}
   50b48:	bl	98ea70 <ASN1_generate_nconf@plt+0x9744d0>
   50b4c:			; <UNDEFINED> instruction: 0xf385fab5
   50b50:	eorsvs	r2, r8, r0
   50b54:	addmi	r0, r6, #1490944	; 0x16c000
   50b58:	sadd16mi	fp, ip, r4
   50b5c:	tstlt	ip, r1, lsl #8
   50b60:	ldrhhi	lr, [r0, #141]!	; 0x8d
   50b64:			; <UNDEFINED> instruction: 0x46284918
   50b68:			; <UNDEFINED> instruction: 0xf7c74479
   50b6c:	eorsvs	lr, r8, sl, lsr #16
   50b70:			; <UNDEFINED> instruction: 0x4623b1d0
   50b74:	orrcs	r4, r5, r2, lsr #12
   50b78:	stmia	sl!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50b7c:	teqlt	r8, r4, lsl #12
   50b80:			; <UNDEFINED> instruction: 0x46304912
   50b84:			; <UNDEFINED> instruction: 0xf7c74479
   50b88:	andcs	lr, r0, r4, lsr #30
   50b8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   50b90:	ldmdavs	r8!, {r0, r1, r2, r3, r8, fp, lr}
   50b94:			; <UNDEFINED> instruction: 0xf7c64479
   50b98:	ldmdavs	r8!, {r1, r5, r8, sl, fp, sp, lr, pc}
   50b9c:	strtmi	r4, [r2], -r3, lsr #12
   50ba0:			; <UNDEFINED> instruction: 0xf7c9210b
   50ba4:	ubfx	lr, r6, #17, #12
   50ba8:	strtmi	r4, [sl], -sl, lsl #22
   50bac:			; <UNDEFINED> instruction: 0xf858490a
   50bb0:	ldrbtmi	r3, [r9], #-3
   50bb4:			; <UNDEFINED> instruction: 0xf7c56818
   50bb8:	andcs	lr, r1, r2, lsr lr
   50bbc:	svclt	0x0000e7d0
   50bc0:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   50bc4:	andeq	sp, r2, r8, asr #29
   50bc8:	andeq	r1, r1, r0, lsl #20
   50bcc:			; <UNDEFINED> instruction: 0xffffe499
   50bd0:	andeq	r6, r1, r0, lsl #21
   50bd4:	andeq	r1, r0, r0, lsr #11
   50bd8:	andeq	r6, r1, r2, asr #20
   50bdc:			; <UNDEFINED> instruction: 0x4606b5f0
   50be0:	strmi	fp, [r8], -r3, lsl #1
   50be4:			; <UNDEFINED> instruction: 0xf7c6460c
   50be8:	ldmdblt	r8!, {r5, r6, r8, sl, fp, sp, lr, pc}^
   50bec:	ldrbtmi	r4, [pc], #-3872	; 50bf4 <ASN1_generate_nconf@plt+0x36654>
   50bf0:			; <UNDEFINED> instruction: 0xf7c74620
   50bf4:	strmi	lr, [r5], -r6, lsl #25
   50bf8:			; <UNDEFINED> instruction: 0xf7c9b110
   50bfc:	stmdblt	r0, {r1, r4, r8, fp, sp, lr, pc}^
   50c00:			; <UNDEFINED> instruction: 0xf7c64620
   50c04:	cmplt	r0, #5248	; 0x1480
   50c08:	ldcllt	0, cr11, [r0, #12]!
   50c0c:	ldrbtmi	r4, [pc], #-3865	; 50c14 <ASN1_generate_nconf@plt+0x36674>
   50c10:	ldmdbmi	r9, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   50c14:	svcmi	0x0019463a
   50c18:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   50c1c:			; <UNDEFINED> instruction: 0xf7c52400
   50c20:	ldrbtmi	lr, [pc], #-3582	; 50c28 <ASN1_generate_nconf@plt+0x36688>
   50c24:			; <UNDEFINED> instruction: 0xf7c5e00f
   50c28:	mulls	r1, r6, sp
   50c2c:	stc2	7, cr15, [r6], #996	; 0x3e4
   50c30:	andcs	r9, r0, #16384	; 0x4000
   50c34:	ldrtmi	r4, [r0], -r3, lsl #12
   50c38:	ldmdb	r6!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50c3c:	ldrtmi	r2, [r9], -r1, lsl #4
   50c40:			; <UNDEFINED> instruction: 0xf7c84630
   50c44:			; <UNDEFINED> instruction: 0x4628e9b2
   50c48:	stmia	sl!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50c4c:	strmi	r4, [r3], -r1, lsr #12
   50c50:			; <UNDEFINED> instruction: 0x4628429c
   50c54:	streq	pc, [r1], #-260	; 0xfffffefc
   50c58:	andlt	sp, r3, r5, ror #23
   50c5c:	stmdbmi	r8, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   50c60:			; <UNDEFINED> instruction: 0x4630463a
   50c64:	andlt	r4, r3, r9, ror r4
   50c68:	ldrhtmi	lr, [r0], #141	; 0x8d
   50c6c:	ldcllt	7, cr15, [r4, #788]	; 0x314
   50c70:	andeq	ip, r0, lr, ror #9
   50c74:	andeq	lr, r0, lr, ror r1
   50c78:	andeq	r6, r1, r6, asr sl
   50c7c:	andeq	pc, r0, lr, asr r6	; <UNPREDICTABLE>
   50c80:	andeq	r6, r1, r4, ror #19
   50c84:	svcmi	0x00f0e92d
   50c88:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   50c8c:	ldrmi	r8, [r8], r2, lsl #22
   50c90:			; <UNDEFINED> instruction: 0xf04f4ab9
   50c94:	blmi	fee9389c <ASN1_generate_nconf@plt+0xfee792fc>
   50c98:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   50c9c:	addlt	r4, sp, ip, lsl #12
   50ca0:	sbcsls	pc, ip, #14614528	; 0xdf0000
   50ca4:			; <UNDEFINED> instruction: 0xf8dd58d3
   50ca8:	ldrbtmi	sl, [r9], #96	; 0x60
   50cac:	movwls	r6, #47131	; 0xb81b
   50cb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   50cb4:	bllt	2cb3f0 <ASN1_generate_nconf@plt+0x2b0e50>
   50cb8:	ldcl	7, cr15, [lr], {199}	; 0xc7
   50cbc:	svclt	0x00182801
   50cc0:	andsle	r4, r0, sp, asr r6
   50cc4:	blmi	feba3788 <ASN1_generate_nconf@plt+0xfeb891e8>
   50cc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   50ccc:	blls	32ad3c <ASN1_generate_nconf@plt+0x31079c>
   50cd0:			; <UNDEFINED> instruction: 0xf04f405a
   50cd4:			; <UNDEFINED> instruction: 0xf0400300
   50cd8:	strtmi	r8, [r8], -sp, asr #2
   50cdc:	ldc	0, cr11, [sp], #52	; 0x34
   50ce0:	pop	{r1, r8, r9, fp, pc}
   50ce4:	blls	734cac <ASN1_generate_nconf@plt+0x71a70c>
   50ce8:	strmi	sl, [r5], -r9, lsl #20
   50cec:	ldrtmi	r9, [r1], -r2, lsl #4
   50cf0:	movwls	r4, #5664	; 0x1620
   50cf4:	blls	6e2664 <ASN1_generate_nconf@plt+0x6c80c4>
   50cf8:	blls	6b5900 <ASN1_generate_nconf@plt+0x69b360>
   50cfc:	stcl	7, cr15, [ip, #792]	; 0x318
   50d00:			; <UNDEFINED> instruction: 0xf0002800
   50d04:	b	1671080 <ASN1_generate_nconf@plt+0x1656ae0>
   50d08:			; <UNDEFINED> instruction: 0xf040030a
   50d0c:	mcrls	0, 0, r8, cr9, cr6, {4}
   50d10:			; <UNDEFINED> instruction: 0xf0002e00
   50d14:	blls	73119c <ASN1_generate_nconf@plt+0x716bfc>
   50d18:			; <UNDEFINED> instruction: 0xf04f2b06
   50d1c:	movwls	r0, #21248	; 0x5300
   50d20:	sadd16mi	fp, sl, r8
   50d24:	blls	6b5944 <ASN1_generate_nconf@plt+0x69b3a4>
   50d28:	andscs	fp, r0, #8, 30
   50d2c:	bcs	48c554 <ASN1_generate_nconf@plt+0x471fb4>
   50d30:	blls	6ff9c4 <ASN1_generate_nconf@plt+0x6e5424>
   50d34:			; <UNDEFINED> instruction: 0xf0402b00
   50d38:	blls	73102c <ASN1_generate_nconf@plt+0x716a8c>
   50d3c:			; <UNDEFINED> instruction: 0xf0402b00
   50d40:	stcls	0, cr8, [sl], {175}	; 0xaf
   50d44:			; <UNDEFINED> instruction: 0xf0002c00
   50d48:	strtmi	r8, [r0], -pc, lsl #1
   50d4c:	ldmdb	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50d50:	ldrtmi	r4, [r0], -r3, lsl #13
   50d54:	stmdb	lr!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   50d58:	andsle	r4, ip, r3, lsl #11
   50d5c:			; <UNDEFINED> instruction: 0xf7c74620
   50d60:			; <UNDEFINED> instruction: 0x4604ec98
   50d64:	mvnsle	r2, r0, lsl #16
   50d68:	ldrtmi	r9, [r0], -r6, lsl #8
   50d6c:	ldc	7, cr15, [r0], {199}	; 0xc7
   50d70:	stmdacs	r0, {r1, r2, r9, sl, lr}
   50d74:	blls	6c4e80 <ASN1_generate_nconf@plt+0x6aa8e0>
   50d78:	sbcsle	r2, sl, r0, lsl #22
   50d7c:			; <UNDEFINED> instruction: 0xf7c74630
   50d80:	blls	6cb2f0 <ASN1_generate_nconf@plt+0x6b0d50>
   50d84:	smullsle	r4, r4, r8, r2	; <UNPREDICTABLE>
   50d88:	rsbcs	r4, r1, #2080768	; 0x1fc000
   50d8c:	ldrbtmi	r4, [r9], #-2175	; 0xfffff781
   50d90:			; <UNDEFINED> instruction: 0xf7c64478
   50d94:	blls	1cc144 <ASN1_generate_nconf@plt+0x1b1ba4>
   50d98:	movwcc	r4, #5680	; 0x1630
   50d9c:			; <UNDEFINED> instruction: 0xf7c79305
   50da0:	strmi	lr, [r3], sl, asr #18
   50da4:			; <UNDEFINED> instruction: 0xf7c54630
   50da8:			; <UNDEFINED> instruction: 0x4601ecfa
   50dac:	tstls	r6, r0, lsr r6
   50db0:	bl	190ecd0 <ASN1_generate_nconf@plt+0x18f4730>
   50db4:	movwcs	r9, #2310	; 0x906
   50db8:	ldrbmi	r4, [r8], -r2, lsl #12
   50dbc:	svc	0x00e6f7c6
   50dc0:	svccc	0x00fff1b0
   50dc4:	eorsvs	r4, r8, r3, lsl #13
   50dc8:	strtmi	sp, [r0], -lr, asr #1
   50dcc:	b	38ecf0 <ASN1_generate_nconf@plt+0x374750>
   50dd0:	strmi	r2, [r1], -r1, lsl #4
   50dd4:			; <UNDEFINED> instruction: 0xf7c54658
   50dd8:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
   50ddc:	adcshi	pc, sp, r0
   50de0:	ldrdlt	pc, [r0], -r7
   50de4:			; <UNDEFINED> instruction: 0xf7c74630
   50de8:	vnmls.f32	s28, s16, s0
   50dec:			; <UNDEFINED> instruction: 0x46012a10
   50df0:			; <UNDEFINED> instruction: 0xf7c54658
   50df4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   50df8:	ldmdavs	fp!, {r1, r3, r5, r6, ip, lr, pc}
   50dfc:	tstle	r9, r1, lsl #6
   50e00:	bmi	1937a1c <ASN1_generate_nconf@plt+0x191d47c>
   50e04:			; <UNDEFINED> instruction: 0xf383fab3
   50e08:			; <UNDEFINED> instruction: 0xf859990a
   50e0c:	ldmdbeq	fp, {r1, ip, lr}^
   50e10:	svclt	0x00082900
   50e14:	stmdavs	ip!, {r8, r9, sp}
   50e18:	cmnle	r1, r0, lsl #22
   50e1c:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   50e20:	bl	a8ed4c <ASN1_generate_nconf@plt+0xa747ac>
   50e24:	tstlt	r8, sl, lsl #16
   50e28:	bl	f0ed4c <ASN1_generate_nconf@plt+0xef47ac>
   50e2c:			; <UNDEFINED> instruction: 0xf7c79809
   50e30:	smlaldx	lr, r7, r8, fp
   50e34:	ldmdb	ip, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50e38:	blls	74ae10 <ASN1_generate_nconf@plt+0x730870>
   50e3c:	ldrbmi	sl, [sl], -sl, lsl #18
   50e40:	strbmi	r9, [r0], -r2, lsl #2
   50e44:	movwls	r4, #5713	; 0x1651
   50e48:	movwls	r9, #2842	; 0xb1a
   50e4c:			; <UNDEFINED> instruction: 0xf7c69b19
   50e50:	stmdacs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
   50e54:	svcge	0x005bf47f
   50e58:	strmi	r4, [r5], -sp, asr #22
   50e5c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   50e60:			; <UNDEFINED> instruction: 0xf7c96818
   50e64:	ldrb	lr, [sp, r8, lsl #22]
   50e68:			; <UNDEFINED> instruction: 0xf7c74630
   50e6c:	strmi	lr, [r3], r4, ror #17
   50e70:			; <UNDEFINED> instruction: 0xf7c54630
   50e74:	mulls	r7, r4, ip
   50e78:			; <UNDEFINED> instruction: 0xf7c64630
   50e7c:	stmdbls	r7, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   50e80:	strmi	r4, [r2], -r3, lsr #12
   50e84:			; <UNDEFINED> instruction: 0xf7c64658
   50e88:			; <UNDEFINED> instruction: 0xf1b0ef82
   50e8c:			; <UNDEFINED> instruction: 0x46833fff
   50e90:			; <UNDEFINED> instruction: 0xf43f6038
   50e94:	blls	1fcc44 <ASN1_generate_nconf@plt+0x1e26a4>
   50e98:	adcle	r2, r3, r0, lsl #22
   50e9c:			; <UNDEFINED> instruction: 0xe794461c
   50ea0:			; <UNDEFINED> instruction: 0xf7c64630
   50ea4:	blls	74ba54 <ASN1_generate_nconf@plt+0x7314b4>
   50ea8:			; <UNDEFINED> instruction: 0xf43f4298
   50eac:	strb	sl, [fp, -sl, asr #30]!
   50eb0:			; <UNDEFINED> instruction: 0xf7c54630
   50eb4:	blls	70c08c <ASN1_generate_nconf@plt+0x6f1aec>
   50eb8:			; <UNDEFINED> instruction: 0xf43f4298
   50ebc:			; <UNDEFINED> instruction: 0xe763af3e
   50ec0:			; <UNDEFINED> instruction: 0x46054b33
   50ec4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   50ec8:			; <UNDEFINED> instruction: 0xf7c96818
   50ecc:	usat	lr, #25, r4, asr #21
   50ed0:	strls	r6, [r6], #-2104	; 0xfffff7c8
   50ed4:	bl	ffd8edf8 <ASN1_generate_nconf@plt+0xffd74858>
   50ed8:	mvnscc	pc, #79	; 0x4f
   50edc:	smlaldx	r6, r4, fp, r0
   50ee0:			; <UNDEFINED> instruction: 0xf7c79809
   50ee4:	stmdacs	sl, {r3, r5, r7, fp, sp, lr, pc}
   50ee8:	stmdals	r9, {r2, r5, ip, lr, pc}
   50eec:	stmia	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50ef0:	eorle	r2, sl, r2, lsl #16
   50ef4:			; <UNDEFINED> instruction: 0xf7c79809
   50ef8:	stmdacs	r1, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
   50efc:	bmi	9c4fd4 <ASN1_generate_nconf@plt+0x9aaa34>
   50f00:			; <UNDEFINED> instruction: 0xf1b8447a
   50f04:	andsle	r0, r1, r0, lsl #30
   50f08:	svceq	0x0000f1ba
   50f0c:	stmdbmi	r2!, {r3, r4, ip, lr, pc}
   50f10:	tstls	r0, r9, ror r4
   50f14:	stmdbmi	r1!, {r0, r1, r6, r9, sl, lr}
   50f18:			; <UNDEFINED> instruction: 0xf8cd4620
   50f1c:	ldrbtmi	sl, [r9], #-4
   50f20:	ldcl	7, cr15, [ip], #-788	; 0xfffffcec
   50f24:	stmia	r4!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50f28:	ldrb	r6, [r7, -ip, lsr #16]!
   50f2c:	ldrsbthi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   50f30:			; <UNDEFINED> instruction: 0xe7e944f8
   50f34:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
   50f38:	svceq	0x0000f1b8
   50f3c:	ldrb	sp, [r5, r4, ror #3]!
   50f40:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   50f44:			; <UNDEFINED> instruction: 0x465144fa
   50f48:	bmi	68aedc <ASN1_generate_nconf@plt+0x67093c>
   50f4c:			; <UNDEFINED> instruction: 0xf1b8447a
   50f50:	bicsle	r0, r9, r0, lsl #30
   50f54:	strls	lr, [r5], -sl, ror #15
   50f58:	ldmdavs	r8!, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   50f5c:	bl	fec8ee80 <ASN1_generate_nconf@plt+0xfec748e0>
   50f60:	mvnscc	pc, #79	; 0x4f
   50f64:	smlaldx	r6, fp, fp, r0
   50f68:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
   50f6c:	svceq	0x0000f1b8
   50f70:	ldrb	sp, [fp, sl, asr #3]
   50f74:	stm	r4, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   50f78:	andeq	sp, r2, r2, ror sp
   50f7c:	andeq	r1, r0, r0, ror r5
   50f80:	andeq	sp, r2, r2, ror #26
   50f84:	andeq	sp, r2, r4, asr #26
   50f88:	andeq	r7, r1, r2, lsl #8
   50f8c:	andeq	r7, r1, r4, lsl r4
   50f90:	andeq	r1, r0, r0, lsr #11
   50f94:	andeq	r5, r0, r8, lsl #31
   50f98:	andeq	r6, r0, ip, asr #11
   50f9c:	andeq	r7, r1, r6, asr #6
   50fa0:	andeq	r5, r0, r8, asr pc
   50fa4:	andeq	r7, r1, r2, asr #4
   50fa8:	andeq	r5, r0, r4, asr #30
   50fac:	andeq	r7, r1, r4, lsr r2
   50fb0:	andeq	r7, r1, lr, lsl r2
   50fb4:	svcmi	0x00f0e92d
   50fb8:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   50fbc:	strcs	r8, [r0, #-2820]	; 0xfffff4fc
   50fc0:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   50fc4:	sbclt	r4, r3, sl, ror r4
   50fc8:			; <UNDEFINED> instruction: 0xf8df9307
   50fcc:	stmib	sp, {r2, r3, r4, r6, sl, ip, sp}^
   50fd0:			; <UNDEFINED> instruction: 0xf8dd0108
   50fd4:	ldmpl	r3, {r6, r8, pc}^
   50fd8:	ldmdavs	fp, {r0, r1, r4, r6, r8, r9, sl, fp, ip, pc}
   50fdc:			; <UNDEFINED> instruction: 0xf04f9341
   50fe0:	blls	14d1be8 <ASN1_generate_nconf@plt+0x14b7648>
   50fe4:	movwls	r9, #25870	; 0x650e
   50fe8:	movwls	r9, #23381	; 0x5b55
   50fec:	bl	118ef10 <ASN1_generate_nconf@plt+0x1174970>
   50ff0:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   50ff4:	movwls	r4, #42107	; 0xa47b
   50ff8:	svclt	0x00182801
   50ffc:	andsle	r4, r2, sl, lsr #13
   51000:	strtcs	pc, [ip], #-2271	; 0xfffff721
   51004:	strtcc	pc, [r0], #-2271	; 0xfffff721
   51008:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   5100c:	blls	10ab07c <ASN1_generate_nconf@plt+0x1090adc>
   51010:			; <UNDEFINED> instruction: 0xf04f405a
   51014:			; <UNDEFINED> instruction: 0xf0400300
   51018:	ldrbmi	r8, [r0], -r0, lsl #4
   5101c:	ldc	0, cr11, [sp], #268	; 0x10c
   51020:	pop	{r2, r8, r9, fp, pc}
   51024:	blls	14b4fec <ASN1_generate_nconf@plt+0x149aa4c>
   51028:	strtmi	r4, [r1], -r2, lsl #12
   5102c:			; <UNDEFINED> instruction: 0xf8cda80e
   51030:	movwls	r8, #4096	; 0x1000
   51034:	blls	235044 <ASN1_generate_nconf@plt+0x21aaa4>
   51038:			; <UNDEFINED> instruction: 0xf7c69809
   5103c:	strmi	lr, [r2], lr, lsr #24
   51040:			; <UNDEFINED> instruction: 0xf0002800
   51044:	blls	2312dc <ASN1_generate_nconf@plt+0x216d3c>
   51048:	blcs	77088 <ASN1_generate_nconf@plt+0x5cae8>
   5104c:	addhi	pc, sp, r0, asr #32
   51050:	svceq	0x0000f1b8
   51054:	addshi	pc, r4, r0, asr #32
   51058:	teqlt	r3, r1, asr fp
   5105c:	b	38ef7c <ASN1_generate_nconf@plt+0x3749dc>
   51060:	addsmi	r9, r8, #82944	; 0x14400
   51064:	bichi	pc, r5, r0, asr #32
   51068:			; <UNDEFINED> instruction: 0xf7c6980e
   5106c:	strmi	lr, [r2], r4, ror #31
   51070:			; <UNDEFINED> instruction: 0xf7c5980e
   51074:			; <UNDEFINED> instruction: 0x4604eb94
   51078:			; <UNDEFINED> instruction: 0xf7c6980e
   5107c:			; <UNDEFINED> instruction: 0x4605e9fe
   51080:			; <UNDEFINED> instruction: 0xf7c7980e
   51084:			; <UNDEFINED> instruction: 0x4681e8b2
   51088:			; <UNDEFINED> instruction: 0xf7c7980e
   5108c:			; <UNDEFINED> instruction: 0xf1baeb02
   51090:	svclt	0x00140f0a
   51094:	strcs	r2, [r3], -r1, lsl #12
   51098:	smlawblt	r0, r3, r6, r4
   5109c:	bl	200efb8 <ASN1_generate_nconf@plt+0x1ff4a18>
   510a0:			; <UNDEFINED> instruction: 0xf00042a0
   510a4:	strtmi	r8, [sl], -r3, asr #2
   510a8:	ldrbmi	r4, [r0], -r1, lsr #12
   510ac:			; <UNDEFINED> instruction: 0xf7c62300
   510b0:			; <UNDEFINED> instruction: 0xf1b0ee6e
   510b4:			; <UNDEFINED> instruction: 0x46833fff
   510b8:			; <UNDEFINED> instruction: 0x4632d070
   510bc:			; <UNDEFINED> instruction: 0xf7c64649
   510c0:	strmi	lr, [r2], r6, lsr #27
   510c4:	stmdals	lr, {r3, r6, r7, r8, fp, ip, sp, pc}
   510c8:	stmib	sl!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   510cc:	blmi	ff6b80fc <ASN1_generate_nconf@plt+0xff69db5c>
   510d0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   510d4:	stmib	lr, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   510d8:			; <UNDEFINED> instruction: 0xf7c74658
   510dc:	blmi	ff60bcac <ASN1_generate_nconf@plt+0xff5f170c>
   510e0:	movwls	r5, #47331	; 0xb8e3
   510e4:	blcs	b7d08 <ASN1_generate_nconf@plt+0x9d768>
   510e8:	tsthi	ip, r0	; <UNPREDICTABLE>
   510ec:	stmdavs	r0!, {r0, r1, r3, sl, fp, ip, pc}
   510f0:	stcl	7, cr15, [r2, #788]	; 0x314
   510f4:	eorvs	r2, r3, r0, lsl #6
   510f8:	strbmi	lr, [r8], -r2, lsl #15
   510fc:			; <UNDEFINED> instruction: 0xf7c52500
   51100:	strmi	lr, [r4], -r4, lsr #27
   51104:			; <UNDEFINED> instruction: 0xf7c7980e
   51108:	strls	lr, [lr, #-2508]	; 0xfffff634
   5110c:	cmple	r4, r0, lsl #24
   51110:	svc	0x0054f7c6
   51114:	teqlt	r8, pc
   51118:	strtmi	sl, [r1], -pc, lsl #20
   5111c:			; <UNDEFINED> instruction: 0xf7c64658
   51120:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   51124:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   51128:	strtmi	r2, [r5], -r0, lsl #8
   5112c:	movwcs	r4, #3779	; 0xec3
   51130:	tstcs	fp, sl, lsl r6
   51134:	stmdals	r5, {r1, r2, r3, r4, r5, r6, sl, lr}
   51138:	cdp	7, 0, cr15, cr10, cr8, {6}
   5113c:	ldrtmi	r4, [r1], -r8, lsr #12
   51140:	addsvc	pc, sl, #1325400064	; 0x4f000000
   51144:			; <UNDEFINED> instruction: 0xf7c69605
   51148:	stmdbls	r5, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
   5114c:	eorsne	pc, r5, #64, 4
   51150:			; <UNDEFINED> instruction: 0xf04f4620
   51154:			; <UNDEFINED> instruction: 0xf7c60a00
   51158:	stmdals	pc, {r1, r6, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   5115c:	stc	7, cr15, [ip, #788]	; 0x314
   51160:			; <UNDEFINED> instruction: 0xf7c74658
   51164:	blmi	fed4bc24 <ASN1_generate_nconf@plt+0xfed31684>
   51168:			; <UNDEFINED> instruction: 0xf7c6e01e
   5116c:	blls	24cf04 <ASN1_generate_nconf@plt+0x232964>
   51170:			; <UNDEFINED> instruction: 0xf0404298
   51174:	stmdals	lr, {r1, r2, r3, r4, r5, r8, pc}
   51178:	svceq	0x0000f1b8
   5117c:	svcge	0x006cf43f
   51180:	bl	38f09c <ASN1_generate_nconf@plt+0x374afc>
   51184:			; <UNDEFINED> instruction: 0xf0404540
   51188:	stmdals	lr, {r2, r4, r5, r8, pc}
   5118c:	bls	30af24 <ASN1_generate_nconf@plt+0x2f0984>
   51190:	ldmpl	r3, {r3, r5, r7, r8, r9, fp, lr}^
   51194:			; <UNDEFINED> instruction: 0xf7c96818
   51198:	ldr	lr, [r1, -lr, ror #18]!
   5119c:			; <UNDEFINED> instruction: 0xf04f980e
   511a0:			; <UNDEFINED> instruction: 0xf7c70a00
   511a4:	blmi	fe94b7a4 <ASN1_generate_nconf@plt+0xfe931204>
   511a8:	stmiapl	r3!, {r1, r3, sl, fp, ip, pc}^
   511ac:			; <UNDEFINED> instruction: 0xf7c96818
   511b0:	blmi	fe8cb740 <ASN1_generate_nconf@plt+0xfe8b11a0>
   511b4:	movwls	r5, #47331	; 0xb8e3
   511b8:	stcls	7, cr14, [r5], {148}	; 0x94
   511bc:	strtmi	r4, [r0], -r0, lsr #19
   511c0:			; <UNDEFINED> instruction: 0xf7c54479
   511c4:	strtmi	lr, [fp], -ip, lsr #22
   511c8:	strtmi	r4, [r0], -sl, lsr #12
   511cc:			; <UNDEFINED> instruction: 0xf7c8210b
   511d0:	blls	28c8d8 <ASN1_generate_nconf@plt+0x272338>
   511d4:			; <UNDEFINED> instruction: 0xf8c3b10b
   511d8:	blmi	fe63d1e0 <ASN1_generate_nconf@plt+0xfe622c40>
   511dc:	eorne	pc, r0, #-1610612732	; 0xa0000004
   511e0:	andeq	pc, r7, #192, 4
   511e4:	bls	2f5a20 <ASN1_generate_nconf@plt+0x2db480>
   511e8:			; <UNDEFINED> instruction: 0xf8dda931
   511ec:			; <UNDEFINED> instruction: 0x463e9150
   511f0:	bne	48ca1c <ASN1_generate_nconf@plt+0x47247c>
   511f4:	movwls	r5, #47315	; 0xb8d3
   511f8:	bls	14c924c <ASN1_generate_nconf@plt+0x14aecac>
   511fc:	stcls	6, cr4, [r6], {51}	; 0x33
   51200:	ldrbmi	r4, [r8], -r1, asr #12
   51204:	strmi	r4, [r2], r0, lsr #15
   51208:	svccc	0x00fff1b9
   5120c:	movwcs	fp, #3848	; 0xf08
   51210:			; <UNDEFINED> instruction: 0xf1b9d004
   51214:	svclt	0x000c0901
   51218:	movwcs	r2, #769	; 0x301
   5121c:	bicsvc	lr, sl, #339968	; 0x53000
   51220:			; <UNDEFINED> instruction: 0xf1b8d17c
   51224:	mvnle	r0, r1, lsl #30
   51228:	stmdavs	r0!, {r0, r1, r3, sl, fp, ip, pc}
   5122c:	stc	7, cr15, [r4, #-788]!	; 0xfffffcec
   51230:	cdp	7, 12, cr15, cr4, cr6, {6}
   51234:	eorvs	r4, r0, r1, lsl #12
   51238:			; <UNDEFINED> instruction: 0xf0002800
   5123c:	stcls	0, cr8, [fp], {207}	; 0xcf
   51240:			; <UNDEFINED> instruction: 0xf7c6e005
   51244:	stmdacs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
   51248:	adcshi	pc, sp, r0
   5124c:	andcs	r6, r0, #2162688	; 0x210000
   51250:			; <UNDEFINED> instruction: 0xf7c74658
   51254:	mcrne	14, 0, lr, cr7, cr0, {5}
   51258:	strdcs	sp, [r1, -r3]
   5125c:	ldmdane	fp!, {r0, r1, r2, r3, sl, fp, sp, pc}^
   51260:			; <UNDEFINED> instruction: 0xf7c59305
   51264:	shsub16mi	lr, r3, r8
   51268:	tstcs	r1, r1, asr sl
   5126c:	ldrtmi	r9, [r8], -r8, lsl #8
   51270:	cdp	12, 0, cr9, cr8, cr6, {0}
   51274:			; <UNDEFINED> instruction: 0x47a06a90
   51278:	bvs	48cae4 <ASN1_generate_nconf@plt+0x472544>
   5127c:	strcs	r2, [r0], #-257	; 0xfffffeff
   51280:	blt	48caa8 <ASN1_generate_nconf@plt+0x472508>
   51284:			; <UNDEFINED> instruction: 0x4682ad30
   51288:			; <UNDEFINED> instruction: 0xf7c74638
   5128c:	stmdbls	sp, {r3, r4, sl, fp, sp, lr, pc}
   51290:	tsteq	pc, #7	; <UNPREDICTABLE>
   51294:	addsmi	r2, sl, r1, lsl #4
   51298:	stmib	sp, {r0, r4, fp, sp, pc}^
   5129c:	ldmdbge	r0, {r0, r1, r2, r3, r8, lr}
   512a0:	eorsge	pc, r0, sp, asr #17
   512a4:			; <UNDEFINED> instruction: 0xf8cd4693
   512a8:	pkhtbmi	r9, r2, r0, asr #2
   512ac:			; <UNDEFINED> instruction: 0xf8cd4689
   512b0:			; <UNDEFINED> instruction: 0xf8dd8140
   512b4:	strls	r8, [r5, #-20]	; 0xffffffec
   512b8:	strbmi	r9, [fp], -r5, lsl #26
   512bc:	svcmi	0x0004f843
   512c0:	mvnsle	r4, fp, lsr #5
   512c4:	strls	r4, [r5, #-1592]	; 0xfffff9c8
   512c8:	ldmda	r4!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   512cc:	blge	10f7af4 <ASN1_generate_nconf@plt+0x10dd554>
   512d0:	andls	r4, r0, #84934656	; 0x5100000
   512d4:	fstmiaxeq	r0, {d14}	;@ Deprecated
   512d8:	ldrmi	r2, [sl], -r0, lsl #6
   512dc:			; <UNDEFINED> instruction: 0xf85c4640
   512e0:	b	11a85f8 <ASN1_generate_nconf@plt+0x118e058>
   512e4:			; <UNDEFINED> instruction: 0xf84c0e0b
   512e8:			; <UNDEFINED> instruction: 0xf7c7ecc4
   512ec:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   512f0:	subcs	sp, r0, #384	; 0x180
   512f4:			; <UNDEFINED> instruction: 0x46384631
   512f8:	stc	7, cr15, [lr], #792	; 0x318
   512fc:	ldclle	8, cr2, [fp], {0}
   51300:	mrc	6, 0, r4, cr8, cr8, {1}
   51304:	vmov	fp, s16
   51308:			; <UNDEFINED> instruction: 0xf8dd6a90
   5130c:			; <UNDEFINED> instruction: 0xf8dda030
   51310:			; <UNDEFINED> instruction: 0xf8dd8140
   51314:			; <UNDEFINED> instruction: 0xf7c79150
   51318:			; <UNDEFINED> instruction: 0xe775e9d4
   5131c:			; <UNDEFINED> instruction: 0xf7c74658
   51320:			; <UNDEFINED> instruction: 0xe6dfe9d0
   51324:			; <UNDEFINED> instruction: 0xf7c79809
   51328:	ldrb	lr, [pc], lr, lsl #16
   5132c:			; <UNDEFINED> instruction: 0xf7c64658
   51330:	adcmi	lr, r8, #164, 16	; 0xa40000
   51334:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {3}
   51338:	svceq	0x0002f1ba
   5133c:			; <UNDEFINED> instruction: 0xf1bad060
   51340:			; <UNDEFINED> instruction: 0xf47f0f0a
   51344:			; <UNDEFINED> instruction: 0x4658aeb0
   51348:	cdp	7, 7, cr15, cr4, cr6, {6}
   5134c:	svclt	0x00082802
   51350:	strt	r2, [r8], r1, lsl #12
   51354:	tstcs	r1, pc, lsl #16
   51358:	svc	0x00b4f7c8
   5135c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   51360:	mcrge	4, 7, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   51364:	tstcs	r1, pc, lsl #16
   51368:	b	fe70f290 <ASN1_generate_nconf@plt+0xfe6f4cf0>
   5136c:	stmdacs	r0, {r2, r9, sl, lr}
   51370:	mrcge	4, 6, APSR_nzcv, cr12, cr15, {1}
   51374:			; <UNDEFINED> instruction: 0x4628213a
   51378:	svc	0x006af7c5
   5137c:	suble	r2, lr, r0, lsl #16
   51380:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
   51384:	strtmi	r9, [r3], -r5, lsl #16
   51388:			; <UNDEFINED> instruction: 0xf7c5462a
   5138c:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
   51390:	mcrge	7, 6, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   51394:	movwcs	r4, #3628	; 0xe2c
   51398:	stmdals	r5, {r1, r3, r4, r9, sl, lr}
   5139c:	tstcs	fp, lr, ror r4
   513a0:	ldcl	7, cr15, [r6], {200}	; 0xc8
   513a4:	ldrtmi	r4, [r1], -r8, lsr #12
   513a8:	addsvc	pc, sl, #1325400064	; 0x4f000000
   513ac:			; <UNDEFINED> instruction: 0xf7c69605
   513b0:			; <UNDEFINED> instruction: 0x4620ec16
   513b4:	vmla.i8	d25, d0, d5
   513b8:			; <UNDEFINED> instruction: 0xf7c61235
   513bc:	stmdals	pc, {r4, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   513c0:	mrrc	7, 12, pc, sl, cr5	; <UNPREDICTABLE>
   513c4:	bls	30afe0 <ASN1_generate_nconf@plt+0x2f0a40>
   513c8:	blmi	6e2dd8 <ASN1_generate_nconf@plt+0x6c8838>
   513cc:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   513d0:	ldmda	r0, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   513d4:			; <UNDEFINED> instruction: 0xf7c74658
   513d8:			; <UNDEFINED> instruction: 0xe683e974
   513dc:	pkhtbmi	r4, sl, r8, asr #12
   513e0:	stmdb	lr!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   513e4:	blmi	537c14 <ASN1_generate_nconf@plt+0x51d674>
   513e8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   513ec:	stmda	r2, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   513f0:	ldmdbmi	r6, {r3, r4, r5, r6, r9, sl, sp, lr, pc}
   513f4:	ldmdami	r6, {r0, r1, r2, r5, r6, r7, r9, sp}
   513f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   513fc:	ldmib	r4!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   51400:			; <UNDEFINED> instruction: 0xf7c64658
   51404:	stmdacs	sl, {r3, r4, r9, sl, fp, sp, lr, pc}
   51408:			; <UNDEFINED> instruction: 0xf47f4603
   5140c:	ldrbmi	sl, [r8], -ip, asr #28
   51410:			; <UNDEFINED> instruction: 0xf7c6469a
   51414:	strmi	lr, [r1], sl, ror #29
   51418:			; <UNDEFINED> instruction: 0xf7c7e645
   5141c:	stmdbmi	sp, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
   51420:			; <UNDEFINED> instruction: 0xe7af4479
   51424:	andeq	sp, r2, r8, asr #20
   51428:	andeq	r1, r0, r0, ror r5
   5142c:	andeq	sp, r2, r8, lsl sl
   51430:	andeq	sp, r2, r4, lsl #20
   51434:	andeq	r1, r0, r0, lsr #11
   51438:	ldrdeq	r1, [r0], -ip
   5143c:	andeq	r7, r1, ip, asr r0
   51440:	andeq	r7, r1, r8, lsr #3
   51444:	andeq	r6, r1, r6, lsl pc
   51448:	strdeq	r6, [r1], -r4
   5144c:	muleq	r1, r8, sp
   51450:	andeq	r6, r1, lr, lsr #29
   51454:	andeq	r6, r1, r8, ror #28
   51458:	svclt	0x00081e4a
   5145c:			; <UNDEFINED> instruction: 0xf0c04770
   51460:	addmi	r8, r8, #36, 2
   51464:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   51468:			; <UNDEFINED> instruction: 0xf0004211
   5146c:	blx	fec718d0 <ASN1_generate_nconf@plt+0xfec57330>
   51470:	blx	fecce278 <ASN1_generate_nconf@plt+0xfecb3cd8>
   51474:	bl	fe90de80 <ASN1_generate_nconf@plt+0xfe8f38e0>
   51478:			; <UNDEFINED> instruction: 0xf1c30303
   5147c:	andge	r0, r4, #2080374784	; 0x7c000000
   51480:	movwne	lr, #15106	; 0x3b02
   51484:	andeq	pc, r0, #79	; 0x4f
   51488:	svclt	0x0000469f
   5148c:	andhi	pc, r0, pc, lsr #7
   51490:	svcvc	0x00c1ebb0
   51494:	bl	110109c <ASN1_generate_nconf@plt+0x10e6afc>
   51498:	svclt	0x00280202
   5149c:	sbcvc	lr, r1, r0, lsr #23
   514a0:	svcvc	0x0081ebb0
   514a4:	bl	11010ac <ASN1_generate_nconf@plt+0x10e6b0c>
   514a8:	svclt	0x00280202
   514ac:	addvc	lr, r1, r0, lsr #23
   514b0:	svcvc	0x0041ebb0
   514b4:	bl	11010bc <ASN1_generate_nconf@plt+0x10e6b1c>
   514b8:	svclt	0x00280202
   514bc:	subvc	lr, r1, r0, lsr #23
   514c0:	svcvc	0x0001ebb0
   514c4:	bl	11010cc <ASN1_generate_nconf@plt+0x10e6b2c>
   514c8:	svclt	0x00280202
   514cc:	andvc	lr, r1, r0, lsr #23
   514d0:	svcvs	0x00c1ebb0
   514d4:	bl	11010dc <ASN1_generate_nconf@plt+0x10e6b3c>
   514d8:	svclt	0x00280202
   514dc:	sbcvs	lr, r1, r0, lsr #23
   514e0:	svcvs	0x0081ebb0
   514e4:	bl	11010ec <ASN1_generate_nconf@plt+0x10e6b4c>
   514e8:	svclt	0x00280202
   514ec:	addvs	lr, r1, r0, lsr #23
   514f0:	svcvs	0x0041ebb0
   514f4:	bl	11010fc <ASN1_generate_nconf@plt+0x10e6b5c>
   514f8:	svclt	0x00280202
   514fc:	subvs	lr, r1, r0, lsr #23
   51500:	svcvs	0x0001ebb0
   51504:	bl	110110c <ASN1_generate_nconf@plt+0x10e6b6c>
   51508:	svclt	0x00280202
   5150c:	andvs	lr, r1, r0, lsr #23
   51510:	svcpl	0x00c1ebb0
   51514:	bl	110111c <ASN1_generate_nconf@plt+0x10e6b7c>
   51518:	svclt	0x00280202
   5151c:	sbcpl	lr, r1, r0, lsr #23
   51520:	svcpl	0x0081ebb0
   51524:	bl	110112c <ASN1_generate_nconf@plt+0x10e6b8c>
   51528:	svclt	0x00280202
   5152c:	addpl	lr, r1, r0, lsr #23
   51530:	svcpl	0x0041ebb0
   51534:	bl	110113c <ASN1_generate_nconf@plt+0x10e6b9c>
   51538:	svclt	0x00280202
   5153c:	subpl	lr, r1, r0, lsr #23
   51540:	svcpl	0x0001ebb0
   51544:	bl	110114c <ASN1_generate_nconf@plt+0x10e6bac>
   51548:	svclt	0x00280202
   5154c:	andpl	lr, r1, r0, lsr #23
   51550:	svcmi	0x00c1ebb0
   51554:	bl	110115c <ASN1_generate_nconf@plt+0x10e6bbc>
   51558:	svclt	0x00280202
   5155c:	sbcmi	lr, r1, r0, lsr #23
   51560:	svcmi	0x0081ebb0
   51564:	bl	110116c <ASN1_generate_nconf@plt+0x10e6bcc>
   51568:	svclt	0x00280202
   5156c:	addmi	lr, r1, r0, lsr #23
   51570:	svcmi	0x0041ebb0
   51574:	bl	110117c <ASN1_generate_nconf@plt+0x10e6bdc>
   51578:	svclt	0x00280202
   5157c:	submi	lr, r1, r0, lsr #23
   51580:	svcmi	0x0001ebb0
   51584:	bl	110118c <ASN1_generate_nconf@plt+0x10e6bec>
   51588:	svclt	0x00280202
   5158c:	andmi	lr, r1, r0, lsr #23
   51590:	svccc	0x00c1ebb0
   51594:	bl	110119c <ASN1_generate_nconf@plt+0x10e6bfc>
   51598:	svclt	0x00280202
   5159c:	sbccc	lr, r1, r0, lsr #23
   515a0:	svccc	0x0081ebb0
   515a4:	bl	11011ac <ASN1_generate_nconf@plt+0x10e6c0c>
   515a8:	svclt	0x00280202
   515ac:	addcc	lr, r1, r0, lsr #23
   515b0:	svccc	0x0041ebb0
   515b4:	bl	11011bc <ASN1_generate_nconf@plt+0x10e6c1c>
   515b8:	svclt	0x00280202
   515bc:	subcc	lr, r1, r0, lsr #23
   515c0:	svccc	0x0001ebb0
   515c4:	bl	11011cc <ASN1_generate_nconf@plt+0x10e6c2c>
   515c8:	svclt	0x00280202
   515cc:	andcc	lr, r1, r0, lsr #23
   515d0:	svccs	0x00c1ebb0
   515d4:	bl	11011dc <ASN1_generate_nconf@plt+0x10e6c3c>
   515d8:	svclt	0x00280202
   515dc:	sbccs	lr, r1, r0, lsr #23
   515e0:	svccs	0x0081ebb0
   515e4:	bl	11011ec <ASN1_generate_nconf@plt+0x10e6c4c>
   515e8:	svclt	0x00280202
   515ec:	addcs	lr, r1, r0, lsr #23
   515f0:	svccs	0x0041ebb0
   515f4:	bl	11011fc <ASN1_generate_nconf@plt+0x10e6c5c>
   515f8:	svclt	0x00280202
   515fc:	subcs	lr, r1, r0, lsr #23
   51600:	svccs	0x0001ebb0
   51604:	bl	110120c <ASN1_generate_nconf@plt+0x10e6c6c>
   51608:	svclt	0x00280202
   5160c:	andcs	lr, r1, r0, lsr #23
   51610:	svcne	0x00c1ebb0
   51614:	bl	110121c <ASN1_generate_nconf@plt+0x10e6c7c>
   51618:	svclt	0x00280202
   5161c:	sbcne	lr, r1, r0, lsr #23
   51620:	svcne	0x0081ebb0
   51624:	bl	110122c <ASN1_generate_nconf@plt+0x10e6c8c>
   51628:	svclt	0x00280202
   5162c:	addne	lr, r1, r0, lsr #23
   51630:	svcne	0x0041ebb0
   51634:	bl	110123c <ASN1_generate_nconf@plt+0x10e6c9c>
   51638:	svclt	0x00280202
   5163c:	subne	lr, r1, r0, lsr #23
   51640:	svcne	0x0001ebb0
   51644:	bl	110124c <ASN1_generate_nconf@plt+0x10e6cac>
   51648:	svclt	0x00280202
   5164c:	andne	lr, r1, r0, lsr #23
   51650:	svceq	0x00c1ebb0
   51654:	bl	110125c <ASN1_generate_nconf@plt+0x10e6cbc>
   51658:	svclt	0x00280202
   5165c:	sbceq	lr, r1, r0, lsr #23
   51660:	svceq	0x0081ebb0
   51664:	bl	110126c <ASN1_generate_nconf@plt+0x10e6ccc>
   51668:	svclt	0x00280202
   5166c:	addeq	lr, r1, r0, lsr #23
   51670:	svceq	0x0041ebb0
   51674:	bl	110127c <ASN1_generate_nconf@plt+0x10e6cdc>
   51678:	svclt	0x00280202
   5167c:	subeq	lr, r1, r0, lsr #23
   51680:	svceq	0x0001ebb0
   51684:	bl	110128c <ASN1_generate_nconf@plt+0x10e6cec>
   51688:	svclt	0x00280202
   5168c:	andeq	lr, r1, r0, lsr #23
   51690:			; <UNDEFINED> instruction: 0x47704610
   51694:	andcs	fp, r1, ip, lsl #30
   51698:	ldrbmi	r2, [r0, -r0]!
   5169c:			; <UNDEFINED> instruction: 0xf281fab1
   516a0:	andseq	pc, pc, #-2147483600	; 0x80000030
   516a4:			; <UNDEFINED> instruction: 0xf002fa20
   516a8:	tstlt	r8, r0, ror r7
   516ac:	rscscc	pc, pc, pc, asr #32
   516b0:	stmdblt	r6!, {ip, sp, lr, pc}^
   516b4:	rscsle	r2, r8, r0, lsl #18
   516b8:	andmi	lr, r3, sp, lsr #18
   516bc:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   516c0:			; <UNDEFINED> instruction: 0x4006e8bd
   516c4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   516c8:	smlatbeq	r3, r1, fp, lr
   516cc:	svclt	0x00004770
   516d0:			; <UNDEFINED> instruction: 0xf0002900
   516d4:	b	fe071bd4 <ASN1_generate_nconf@plt+0xfe057634>
   516d8:	svclt	0x00480c01
   516dc:	cdpne	2, 4, cr4, cr10, cr9, {2}
   516e0:	tsthi	pc, r0	; <UNPREDICTABLE>
   516e4:	svclt	0x00480003
   516e8:	addmi	r4, fp, #805306372	; 0x30000004
   516ec:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   516f0:			; <UNDEFINED> instruction: 0xf0004211
   516f4:	blx	fed31b88 <ASN1_generate_nconf@plt+0xfed175e8>
   516f8:	blx	fecce10c <ASN1_generate_nconf@plt+0xfecb3b6c>
   516fc:	bl	fe88d908 <ASN1_generate_nconf@plt+0xfe873368>
   51700:			; <UNDEFINED> instruction: 0xf1c20202
   51704:	andge	r0, r4, pc, lsl r2
   51708:	andne	lr, r2, #0, 22
   5170c:	andeq	pc, r0, pc, asr #32
   51710:	svclt	0x00004697
   51714:	andhi	pc, r0, pc, lsr #7
   51718:	svcvc	0x00c1ebb3
   5171c:	bl	1081324 <ASN1_generate_nconf@plt+0x1066d84>
   51720:	svclt	0x00280000
   51724:	bicvc	lr, r1, #166912	; 0x28c00
   51728:	svcvc	0x0081ebb3
   5172c:	bl	1081334 <ASN1_generate_nconf@plt+0x1066d94>
   51730:	svclt	0x00280000
   51734:	orrvc	lr, r1, #166912	; 0x28c00
   51738:	svcvc	0x0041ebb3
   5173c:	bl	1081344 <ASN1_generate_nconf@plt+0x1066da4>
   51740:	svclt	0x00280000
   51744:	movtvc	lr, #7075	; 0x1ba3
   51748:	svcvc	0x0001ebb3
   5174c:	bl	1081354 <ASN1_generate_nconf@plt+0x1066db4>
   51750:	svclt	0x00280000
   51754:	movwvc	lr, #7075	; 0x1ba3
   51758:	svcvs	0x00c1ebb3
   5175c:	bl	1081364 <ASN1_generate_nconf@plt+0x1066dc4>
   51760:	svclt	0x00280000
   51764:	bicvs	lr, r1, #166912	; 0x28c00
   51768:	svcvs	0x0081ebb3
   5176c:	bl	1081374 <ASN1_generate_nconf@plt+0x1066dd4>
   51770:	svclt	0x00280000
   51774:	orrvs	lr, r1, #166912	; 0x28c00
   51778:	svcvs	0x0041ebb3
   5177c:	bl	1081384 <ASN1_generate_nconf@plt+0x1066de4>
   51780:	svclt	0x00280000
   51784:	movtvs	lr, #7075	; 0x1ba3
   51788:	svcvs	0x0001ebb3
   5178c:	bl	1081394 <ASN1_generate_nconf@plt+0x1066df4>
   51790:	svclt	0x00280000
   51794:	movwvs	lr, #7075	; 0x1ba3
   51798:	svcpl	0x00c1ebb3
   5179c:	bl	10813a4 <ASN1_generate_nconf@plt+0x1066e04>
   517a0:	svclt	0x00280000
   517a4:	bicpl	lr, r1, #166912	; 0x28c00
   517a8:	svcpl	0x0081ebb3
   517ac:	bl	10813b4 <ASN1_generate_nconf@plt+0x1066e14>
   517b0:	svclt	0x00280000
   517b4:	orrpl	lr, r1, #166912	; 0x28c00
   517b8:	svcpl	0x0041ebb3
   517bc:	bl	10813c4 <ASN1_generate_nconf@plt+0x1066e24>
   517c0:	svclt	0x00280000
   517c4:	movtpl	lr, #7075	; 0x1ba3
   517c8:	svcpl	0x0001ebb3
   517cc:	bl	10813d4 <ASN1_generate_nconf@plt+0x1066e34>
   517d0:	svclt	0x00280000
   517d4:	movwpl	lr, #7075	; 0x1ba3
   517d8:	svcmi	0x00c1ebb3
   517dc:	bl	10813e4 <ASN1_generate_nconf@plt+0x1066e44>
   517e0:	svclt	0x00280000
   517e4:	bicmi	lr, r1, #166912	; 0x28c00
   517e8:	svcmi	0x0081ebb3
   517ec:	bl	10813f4 <ASN1_generate_nconf@plt+0x1066e54>
   517f0:	svclt	0x00280000
   517f4:	orrmi	lr, r1, #166912	; 0x28c00
   517f8:	svcmi	0x0041ebb3
   517fc:	bl	1081404 <ASN1_generate_nconf@plt+0x1066e64>
   51800:	svclt	0x00280000
   51804:	movtmi	lr, #7075	; 0x1ba3
   51808:	svcmi	0x0001ebb3
   5180c:	bl	1081414 <ASN1_generate_nconf@plt+0x1066e74>
   51810:	svclt	0x00280000
   51814:	movwmi	lr, #7075	; 0x1ba3
   51818:	svccc	0x00c1ebb3
   5181c:	bl	1081424 <ASN1_generate_nconf@plt+0x1066e84>
   51820:	svclt	0x00280000
   51824:	biccc	lr, r1, #166912	; 0x28c00
   51828:	svccc	0x0081ebb3
   5182c:	bl	1081434 <ASN1_generate_nconf@plt+0x1066e94>
   51830:	svclt	0x00280000
   51834:	orrcc	lr, r1, #166912	; 0x28c00
   51838:	svccc	0x0041ebb3
   5183c:	bl	1081444 <ASN1_generate_nconf@plt+0x1066ea4>
   51840:	svclt	0x00280000
   51844:	movtcc	lr, #7075	; 0x1ba3
   51848:	svccc	0x0001ebb3
   5184c:	bl	1081454 <ASN1_generate_nconf@plt+0x1066eb4>
   51850:	svclt	0x00280000
   51854:	movwcc	lr, #7075	; 0x1ba3
   51858:	svccs	0x00c1ebb3
   5185c:	bl	1081464 <ASN1_generate_nconf@plt+0x1066ec4>
   51860:	svclt	0x00280000
   51864:	biccs	lr, r1, #166912	; 0x28c00
   51868:	svccs	0x0081ebb3
   5186c:	bl	1081474 <ASN1_generate_nconf@plt+0x1066ed4>
   51870:	svclt	0x00280000
   51874:	orrcs	lr, r1, #166912	; 0x28c00
   51878:	svccs	0x0041ebb3
   5187c:	bl	1081484 <ASN1_generate_nconf@plt+0x1066ee4>
   51880:	svclt	0x00280000
   51884:	movtcs	lr, #7075	; 0x1ba3
   51888:	svccs	0x0001ebb3
   5188c:	bl	1081494 <ASN1_generate_nconf@plt+0x1066ef4>
   51890:	svclt	0x00280000
   51894:	movwcs	lr, #7075	; 0x1ba3
   51898:	svcne	0x00c1ebb3
   5189c:	bl	10814a4 <ASN1_generate_nconf@plt+0x1066f04>
   518a0:	svclt	0x00280000
   518a4:	bicne	lr, r1, #166912	; 0x28c00
   518a8:	svcne	0x0081ebb3
   518ac:	bl	10814b4 <ASN1_generate_nconf@plt+0x1066f14>
   518b0:	svclt	0x00280000
   518b4:	orrne	lr, r1, #166912	; 0x28c00
   518b8:	svcne	0x0041ebb3
   518bc:	bl	10814c4 <ASN1_generate_nconf@plt+0x1066f24>
   518c0:	svclt	0x00280000
   518c4:	movtne	lr, #7075	; 0x1ba3
   518c8:	svcne	0x0001ebb3
   518cc:	bl	10814d4 <ASN1_generate_nconf@plt+0x1066f34>
   518d0:	svclt	0x00280000
   518d4:	movwne	lr, #7075	; 0x1ba3
   518d8:	svceq	0x00c1ebb3
   518dc:	bl	10814e4 <ASN1_generate_nconf@plt+0x1066f44>
   518e0:	svclt	0x00280000
   518e4:	biceq	lr, r1, #166912	; 0x28c00
   518e8:	svceq	0x0081ebb3
   518ec:	bl	10814f4 <ASN1_generate_nconf@plt+0x1066f54>
   518f0:	svclt	0x00280000
   518f4:	orreq	lr, r1, #166912	; 0x28c00
   518f8:	svceq	0x0041ebb3
   518fc:	bl	1081504 <ASN1_generate_nconf@plt+0x1066f64>
   51900:	svclt	0x00280000
   51904:	movteq	lr, #7075	; 0x1ba3
   51908:	svceq	0x0001ebb3
   5190c:	bl	1081514 <ASN1_generate_nconf@plt+0x1066f74>
   51910:	svclt	0x00280000
   51914:	movweq	lr, #7075	; 0x1ba3
   51918:	svceq	0x0000f1bc
   5191c:	submi	fp, r0, #72, 30	; 0x120
   51920:	b	fe7636e8 <ASN1_generate_nconf@plt+0xfe749148>
   51924:	svclt	0x00480f00
   51928:	ldrbmi	r4, [r0, -r0, asr #4]!
   5192c:	andcs	fp, r0, r8, lsr pc
   51930:	b	1441548 <ASN1_generate_nconf@plt+0x1426fa8>
   51934:			; <UNDEFINED> instruction: 0xf04070ec
   51938:	ldrbmi	r0, [r0, -r1]!
   5193c:			; <UNDEFINED> instruction: 0xf281fab1
   51940:	andseq	pc, pc, #-2147483600	; 0x80000030
   51944:	svceq	0x0000f1bc
   51948:			; <UNDEFINED> instruction: 0xf002fa23
   5194c:	submi	fp, r0, #72, 30	; 0x120
   51950:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   51954:			; <UNDEFINED> instruction: 0xf06fbfc8
   51958:	svclt	0x00b84000
   5195c:	andmi	pc, r0, pc, asr #32
   51960:	stmdalt	lr, {ip, sp, lr, pc}
   51964:	rscsle	r2, r4, r0, lsl #18
   51968:	andmi	lr, r3, sp, lsr #18
   5196c:	mrc2	7, 5, pc, cr3, cr15, {7}
   51970:			; <UNDEFINED> instruction: 0x4006e8bd
   51974:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   51978:	smlatbeq	r3, r1, fp, lr
   5197c:	svclt	0x00004770
   51980:			; <UNDEFINED> instruction: 0xf04fb502
   51984:			; <UNDEFINED> instruction: 0xf7c60008
   51988:	stclt	15, cr14, [r2, #-616]	; 0xfffffd98
   5198c:	mvnsmi	lr, #737280	; 0xb4000
   51990:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   51994:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   51998:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   5199c:	cdp	7, 7, cr15, cr6, cr4, {6}
   519a0:	blne	1de2b9c <ASN1_generate_nconf@plt+0x1dc85fc>
   519a4:	strhle	r1, [sl], -r6
   519a8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   519ac:	svccc	0x0004f855
   519b0:	strbmi	r3, [sl], -r1, lsl #8
   519b4:	ldrtmi	r4, [r8], -r1, asr #12
   519b8:	adcmi	r4, r6, #152, 14	; 0x2600000
   519bc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   519c0:	svclt	0x000083f8
   519c4:	muleq	r2, r6, sl
   519c8:	andeq	r6, r2, ip, lsl #21
   519cc:	svclt	0x00004770

Disassembly of section .fini:

000519d0 <.fini>:
   519d0:	push	{r3, lr}
   519d4:	pop	{r3, pc}
