;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* mode */
mode_Sync_ctrl_reg__0__MASK EQU 0x01
mode_Sync_ctrl_reg__0__POS EQU 0
mode_Sync_ctrl_reg__1__MASK EQU 0x02
mode_Sync_ctrl_reg__1__POS EQU 1
mode_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
mode_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
mode_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
mode_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
mode_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
mode_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
mode_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
mode_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
mode_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
mode_Sync_ctrl_reg__2__MASK EQU 0x04
mode_Sync_ctrl_reg__2__POS EQU 2
mode_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
mode_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
mode_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
mode_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
mode_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
mode_Sync_ctrl_reg__MASK EQU 0x07
mode_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
mode_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
mode_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* cal_L */
cal_L__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
cal_L__0__MASK EQU 0x40
cal_L__0__PC EQU CYREG_PRT2_PC6
cal_L__0__PORT EQU 2
cal_L__0__SHIFT EQU 6
cal_L__AG EQU CYREG_PRT2_AG
cal_L__AMUX EQU CYREG_PRT2_AMUX
cal_L__BIE EQU CYREG_PRT2_BIE
cal_L__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cal_L__BYP EQU CYREG_PRT2_BYP
cal_L__CTL EQU CYREG_PRT2_CTL
cal_L__DM0 EQU CYREG_PRT2_DM0
cal_L__DM1 EQU CYREG_PRT2_DM1
cal_L__DM2 EQU CYREG_PRT2_DM2
cal_L__DR EQU CYREG_PRT2_DR
cal_L__INP_DIS EQU CYREG_PRT2_INP_DIS
cal_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
cal_L__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cal_L__LCD_EN EQU CYREG_PRT2_LCD_EN
cal_L__MASK EQU 0x40
cal_L__PORT EQU 2
cal_L__PRT EQU CYREG_PRT2_PRT
cal_L__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cal_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cal_L__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cal_L__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cal_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cal_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cal_L__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cal_L__PS EQU CYREG_PRT2_PS
cal_L__SHIFT EQU 6
cal_L__SLW EQU CYREG_PRT2_SLW

/* cal_R */
cal_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
cal_R__0__MASK EQU 0x80
cal_R__0__PC EQU CYREG_PRT2_PC7
cal_R__0__PORT EQU 2
cal_R__0__SHIFT EQU 7
cal_R__AG EQU CYREG_PRT2_AG
cal_R__AMUX EQU CYREG_PRT2_AMUX
cal_R__BIE EQU CYREG_PRT2_BIE
cal_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cal_R__BYP EQU CYREG_PRT2_BYP
cal_R__CTL EQU CYREG_PRT2_CTL
cal_R__DM0 EQU CYREG_PRT2_DM0
cal_R__DM1 EQU CYREG_PRT2_DM1
cal_R__DM2 EQU CYREG_PRT2_DM2
cal_R__DR EQU CYREG_PRT2_DR
cal_R__INP_DIS EQU CYREG_PRT2_INP_DIS
cal_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
cal_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cal_R__LCD_EN EQU CYREG_PRT2_LCD_EN
cal_R__MASK EQU 0x80
cal_R__PORT EQU 2
cal_R__PRT EQU CYREG_PRT2_PRT
cal_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cal_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cal_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cal_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cal_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cal_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cal_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cal_R__PS EQU CYREG_PRT2_PS
cal_R__SHIFT EQU 7
cal_R__SLW EQU CYREG_PRT2_SLW

/* MISO_1 */
MISO_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
MISO_1__0__MASK EQU 0x01
MISO_1__0__PC EQU CYREG_PRT12_PC0
MISO_1__0__PORT EQU 12
MISO_1__0__SHIFT EQU 0
MISO_1__AG EQU CYREG_PRT12_AG
MISO_1__BIE EQU CYREG_PRT12_BIE
MISO_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO_1__BYP EQU CYREG_PRT12_BYP
MISO_1__DM0 EQU CYREG_PRT12_DM0
MISO_1__DM1 EQU CYREG_PRT12_DM1
MISO_1__DM2 EQU CYREG_PRT12_DM2
MISO_1__DR EQU CYREG_PRT12_DR
MISO_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO_1__MASK EQU 0x01
MISO_1__PORT EQU 12
MISO_1__PRT EQU CYREG_PRT12_PRT
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO_1__PS EQU CYREG_PRT12_PS
MISO_1__SHIFT EQU 0
MISO_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO_1__SLW EQU CYREG_PRT12_SLW

/* MOSI_1 */
MOSI_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
MOSI_1__0__MASK EQU 0x02
MOSI_1__0__PC EQU CYREG_PRT12_PC1
MOSI_1__0__PORT EQU 12
MOSI_1__0__SHIFT EQU 1
MOSI_1__AG EQU CYREG_PRT12_AG
MOSI_1__BIE EQU CYREG_PRT12_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT12_BYP
MOSI_1__DM0 EQU CYREG_PRT12_DM0
MOSI_1__DM1 EQU CYREG_PRT12_DM1
MOSI_1__DM2 EQU CYREG_PRT12_DM2
MOSI_1__DR EQU CYREG_PRT12_DR
MOSI_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_1__MASK EQU 0x02
MOSI_1__PORT EQU 12
MOSI_1__PRT EQU CYREG_PRT12_PRT
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT12_PS
MOSI_1__SHIFT EQU 1
MOSI_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_1__SLW EQU CYREG_PRT12_SLW

/* SCLK_1 */
SCLK_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SCLK_1__0__MASK EQU 0x04
SCLK_1__0__PC EQU CYREG_PRT12_PC2
SCLK_1__0__PORT EQU 12
SCLK_1__0__SHIFT EQU 2
SCLK_1__AG EQU CYREG_PRT12_AG
SCLK_1__BIE EQU CYREG_PRT12_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT12_BYP
SCLK_1__DM0 EQU CYREG_PRT12_DM0
SCLK_1__DM1 EQU CYREG_PRT12_DM1
SCLK_1__DM2 EQU CYREG_PRT12_DM2
SCLK_1__DR EQU CYREG_PRT12_DR
SCLK_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_1__MASK EQU 0x04
SCLK_1__PORT EQU 12
SCLK_1__PRT EQU CYREG_PRT12_PRT
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT12_PS
SCLK_1__SHIFT EQU 2
SCLK_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_1__SLW EQU CYREG_PRT12_SLW

/* SPIS_1 */
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIS_1_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
SPIS_1_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIS_1_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIS_1_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_RxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIS_1_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPIS_1_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SPIS_1_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPIS_1_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SPIS_1_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPIS_1_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SPIS_1_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SPIS_1_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIS_1_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPIS_1_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIS_1_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
SPIS_1_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIS_1_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIS_1_RxInternalInterrupt__INTC_MASK EQU 0x08
SPIS_1_RxInternalInterrupt__INTC_NUMBER EQU 3
SPIS_1_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_1_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPIS_1_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIS_1_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SPI_SS */
SPI_SS__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SPI_SS__0__MASK EQU 0x10
SPI_SS__0__PC EQU CYREG_PRT12_PC4
SPI_SS__0__PORT EQU 12
SPI_SS__0__SHIFT EQU 4
SPI_SS__AG EQU CYREG_PRT12_AG
SPI_SS__BIE EQU CYREG_PRT12_BIE
SPI_SS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SPI_SS__BYP EQU CYREG_PRT12_BYP
SPI_SS__DM0 EQU CYREG_PRT12_DM0
SPI_SS__DM1 EQU CYREG_PRT12_DM1
SPI_SS__DM2 EQU CYREG_PRT12_DM2
SPI_SS__DR EQU CYREG_PRT12_DR
SPI_SS__INP_DIS EQU CYREG_PRT12_INP_DIS
SPI_SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SPI_SS__MASK EQU 0x10
SPI_SS__PORT EQU 12
SPI_SS__PRT EQU CYREG_PRT12_PRT
SPI_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SPI_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SPI_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SPI_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SPI_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SPI_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SPI_SS__PS EQU CYREG_PRT12_PS
SPI_SS__SHIFT EQU 4
SPI_SS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SPI_SS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SPI_SS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SPI_SS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SPI_SS__SLW EQU CYREG_PRT12_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* ADC_calL */
ADC_calL_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_calL_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_calL_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_calL_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_calL_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_calL_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_calL_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_calL_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_calL_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_calL_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_calL_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_calL_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_calL_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_calL_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_calL_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_calL_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_calL_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_calL_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_calL_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_calL_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_calL_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_calL_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_calL_IRQ__INTC_MASK EQU 0x02
ADC_calL_IRQ__INTC_NUMBER EQU 1
ADC_calL_IRQ__INTC_PRIOR_NUM EQU 7
ADC_calL_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_calL_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_calL_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_calL_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_calL_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_calL_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_calL_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_calL_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_calL_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_calL_theACLK__INDEX EQU 0x01
ADC_calL_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_calL_theACLK__PM_ACT_MSK EQU 0x02
ADC_calL_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_calL_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_calR */
ADC_calR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_calR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_calR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_calR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_calR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_calR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_calR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_calR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_calR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_calR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_calR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_calR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_calR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_calR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_calR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_calR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_calR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_calR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_calR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_calR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_calR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_calR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_calR_IRQ__INTC_MASK EQU 0x04
ADC_calR_IRQ__INTC_NUMBER EQU 2
ADC_calR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_calR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_calR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_calR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_calR_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_calR_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_calR_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_calR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_calR_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_calR_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_calR_theACLK__INDEX EQU 0x00
ADC_calR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_calR_theACLK__PM_ACT_MSK EQU 0x01
ADC_calR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_calR_theACLK__PM_STBY_MSK EQU 0x01

/* Motor_L_F */
Motor_L_F__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Motor_L_F__0__MASK EQU 0x10
Motor_L_F__0__PC EQU CYREG_PRT2_PC4
Motor_L_F__0__PORT EQU 2
Motor_L_F__0__SHIFT EQU 4
Motor_L_F__AG EQU CYREG_PRT2_AG
Motor_L_F__AMUX EQU CYREG_PRT2_AMUX
Motor_L_F__BIE EQU CYREG_PRT2_BIE
Motor_L_F__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_L_F__BYP EQU CYREG_PRT2_BYP
Motor_L_F__CTL EQU CYREG_PRT2_CTL
Motor_L_F__DM0 EQU CYREG_PRT2_DM0
Motor_L_F__DM1 EQU CYREG_PRT2_DM1
Motor_L_F__DM2 EQU CYREG_PRT2_DM2
Motor_L_F__DR EQU CYREG_PRT2_DR
Motor_L_F__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_L_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_L_F__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_L_F__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_L_F__MASK EQU 0x10
Motor_L_F__PORT EQU 2
Motor_L_F__PRT EQU CYREG_PRT2_PRT
Motor_L_F__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_L_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_L_F__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_L_F__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_L_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_L_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_L_F__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_L_F__PS EQU CYREG_PRT2_PS
Motor_L_F__SHIFT EQU 4
Motor_L_F__SLW EQU CYREG_PRT2_SLW

/* Motor_L_R */
Motor_L_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Motor_L_R__0__MASK EQU 0x20
Motor_L_R__0__PC EQU CYREG_PRT2_PC5
Motor_L_R__0__PORT EQU 2
Motor_L_R__0__SHIFT EQU 5
Motor_L_R__AG EQU CYREG_PRT2_AG
Motor_L_R__AMUX EQU CYREG_PRT2_AMUX
Motor_L_R__BIE EQU CYREG_PRT2_BIE
Motor_L_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_L_R__BYP EQU CYREG_PRT2_BYP
Motor_L_R__CTL EQU CYREG_PRT2_CTL
Motor_L_R__DM0 EQU CYREG_PRT2_DM0
Motor_L_R__DM1 EQU CYREG_PRT2_DM1
Motor_L_R__DM2 EQU CYREG_PRT2_DM2
Motor_L_R__DR EQU CYREG_PRT2_DR
Motor_L_R__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_L_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_L_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_L_R__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_L_R__MASK EQU 0x20
Motor_L_R__PORT EQU 2
Motor_L_R__PRT EQU CYREG_PRT2_PRT
Motor_L_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_L_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_L_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_L_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_L_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_L_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_L_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_L_R__PS EQU CYREG_PRT2_PS
Motor_L_R__SHIFT EQU 5
Motor_L_R__SLW EQU CYREG_PRT2_SLW

/* Motor_R_F */
Motor_R_F__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Motor_R_F__0__MASK EQU 0x02
Motor_R_F__0__PC EQU CYREG_PRT2_PC1
Motor_R_F__0__PORT EQU 2
Motor_R_F__0__SHIFT EQU 1
Motor_R_F__AG EQU CYREG_PRT2_AG
Motor_R_F__AMUX EQU CYREG_PRT2_AMUX
Motor_R_F__BIE EQU CYREG_PRT2_BIE
Motor_R_F__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_R_F__BYP EQU CYREG_PRT2_BYP
Motor_R_F__CTL EQU CYREG_PRT2_CTL
Motor_R_F__DM0 EQU CYREG_PRT2_DM0
Motor_R_F__DM1 EQU CYREG_PRT2_DM1
Motor_R_F__DM2 EQU CYREG_PRT2_DM2
Motor_R_F__DR EQU CYREG_PRT2_DR
Motor_R_F__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_R_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_R_F__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_R_F__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_R_F__MASK EQU 0x02
Motor_R_F__PORT EQU 2
Motor_R_F__PRT EQU CYREG_PRT2_PRT
Motor_R_F__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_R_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_R_F__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_R_F__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_R_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_R_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_R_F__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_R_F__PS EQU CYREG_PRT2_PS
Motor_R_F__SHIFT EQU 1
Motor_R_F__SLW EQU CYREG_PRT2_SLW

/* Motor_R_R */
Motor_R_R__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Motor_R_R__0__MASK EQU 0x04
Motor_R_R__0__PC EQU CYREG_PRT2_PC2
Motor_R_R__0__PORT EQU 2
Motor_R_R__0__SHIFT EQU 2
Motor_R_R__AG EQU CYREG_PRT2_AG
Motor_R_R__AMUX EQU CYREG_PRT2_AMUX
Motor_R_R__BIE EQU CYREG_PRT2_BIE
Motor_R_R__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_R_R__BYP EQU CYREG_PRT2_BYP
Motor_R_R__CTL EQU CYREG_PRT2_CTL
Motor_R_R__DM0 EQU CYREG_PRT2_DM0
Motor_R_R__DM1 EQU CYREG_PRT2_DM1
Motor_R_R__DM2 EQU CYREG_PRT2_DM2
Motor_R_R__DR EQU CYREG_PRT2_DR
Motor_R_R__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_R_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_R_R__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_R_R__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_R_R__MASK EQU 0x04
Motor_R_R__PORT EQU 2
Motor_R_R__PRT EQU CYREG_PRT2_PRT
Motor_R_R__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_R_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_R_R__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_R_R__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_R_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_R_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_R_R__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_R_R__PS EQU CYREG_PRT2_PS
Motor_R_R__SHIFT EQU 2
Motor_R_R__SLW EQU CYREG_PRT2_SLW

/* Enable_Left */
Enable_Left__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Enable_Left__0__MASK EQU 0x08
Enable_Left__0__PC EQU CYREG_PRT2_PC3
Enable_Left__0__PORT EQU 2
Enable_Left__0__SHIFT EQU 3
Enable_Left__AG EQU CYREG_PRT2_AG
Enable_Left__AMUX EQU CYREG_PRT2_AMUX
Enable_Left__BIE EQU CYREG_PRT2_BIE
Enable_Left__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Enable_Left__BYP EQU CYREG_PRT2_BYP
Enable_Left__CTL EQU CYREG_PRT2_CTL
Enable_Left__DM0 EQU CYREG_PRT2_DM0
Enable_Left__DM1 EQU CYREG_PRT2_DM1
Enable_Left__DM2 EQU CYREG_PRT2_DM2
Enable_Left__DR EQU CYREG_PRT2_DR
Enable_Left__INP_DIS EQU CYREG_PRT2_INP_DIS
Enable_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Enable_Left__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Enable_Left__LCD_EN EQU CYREG_PRT2_LCD_EN
Enable_Left__MASK EQU 0x08
Enable_Left__PORT EQU 2
Enable_Left__PRT EQU CYREG_PRT2_PRT
Enable_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Enable_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Enable_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Enable_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Enable_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Enable_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Enable_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Enable_Left__PS EQU CYREG_PRT2_PS
Enable_Left__SHIFT EQU 3
Enable_Left__SLW EQU CYREG_PRT2_SLW

/* Enable_Right */
Enable_Right__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Enable_Right__0__MASK EQU 0x01
Enable_Right__0__PC EQU CYREG_PRT2_PC0
Enable_Right__0__PORT EQU 2
Enable_Right__0__SHIFT EQU 0
Enable_Right__AG EQU CYREG_PRT2_AG
Enable_Right__AMUX EQU CYREG_PRT2_AMUX
Enable_Right__BIE EQU CYREG_PRT2_BIE
Enable_Right__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Enable_Right__BYP EQU CYREG_PRT2_BYP
Enable_Right__CTL EQU CYREG_PRT2_CTL
Enable_Right__DM0 EQU CYREG_PRT2_DM0
Enable_Right__DM1 EQU CYREG_PRT2_DM1
Enable_Right__DM2 EQU CYREG_PRT2_DM2
Enable_Right__DR EQU CYREG_PRT2_DR
Enable_Right__INP_DIS EQU CYREG_PRT2_INP_DIS
Enable_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Enable_Right__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Enable_Right__LCD_EN EQU CYREG_PRT2_LCD_EN
Enable_Right__MASK EQU 0x01
Enable_Right__PORT EQU 2
Enable_Right__PRT EQU CYREG_PRT2_PRT
Enable_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Enable_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Enable_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Enable_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Enable_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Enable_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Enable_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Enable_Right__PS EQU CYREG_PRT2_PS
Enable_Right__SHIFT EQU 0
Enable_Right__SLW EQU CYREG_PRT2_SLW

/* ISR_SLAVE_RX */
ISR_SLAVE_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_SLAVE_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_SLAVE_RX__INTC_MASK EQU 0x01
ISR_SLAVE_RX__INTC_NUMBER EQU 0
ISR_SLAVE_RX__INTC_PRIOR_NUM EQU 7
ISR_SLAVE_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_SLAVE_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_SLAVE_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Motorpwm_Left */
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Motorpwm_Left_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Motorpwm_Left_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Motorpwm_Left_PWMUDB_genblk8_stsreg__0__POS EQU 0
Motorpwm_Left_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Motorpwm_Left_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Motorpwm_Left_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Motorpwm_Left_PWMUDB_genblk8_stsreg__2__POS EQU 2
Motorpwm_Left_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Motorpwm_Left_PWMUDB_genblk8_stsreg__3__POS EQU 3
Motorpwm_Left_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Motorpwm_Left_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Motorpwm_Left_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Motorpwm_Left_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Motorpwm_Left_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Motorpwm_Left_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Motorpwm_Left_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Motorpwm_Left_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Motorpwm_Left_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Motorpwm_right */
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Motorpwm_right_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Motorpwm_right_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Motorpwm_right_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Motorpwm_right_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Motorpwm_right_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Motorpwm_right_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
Motorpwm_right_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Motorpwm_right_PWMUDB_genblk8_stsreg__0__POS EQU 0
Motorpwm_right_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Motorpwm_right_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Motorpwm_right_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Motorpwm_right_PWMUDB_genblk8_stsreg__2__POS EQU 2
Motorpwm_right_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Motorpwm_right_PWMUDB_genblk8_stsreg__3__POS EQU 3
Motorpwm_right_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Motorpwm_right_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Motorpwm_right_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Motorpwm_right_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Motorpwm_right_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Motorpwm_right_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
Motorpwm_right_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
Motorpwm_right_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Motorpwm_right_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
