#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Nov 27 22:17:22 2022
# Process ID: 7360
# Current directory: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14508 F:\Verilog_Learn\sim_125_distance_detect\vivado_prj_model\kt7\kt7.xpr
# Log file: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/vivado.log
# Journal file: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7\vivado.jou
# Running On: ZHOUXXXX, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34137 MB
#-----------------------------------------------------------
start_gui
open_project F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.gen/sources_1', nor could it be found using path 'F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
add_files -norecurse {F:/Verilog_Learn/sim_125_distance_detect/design/vlg_trig.v F:/Verilog_Learn/sim_125_distance_detect/design/vlg_en.v F:/Verilog_Learn/sim_125_distance_detect/design/vlg_echo.v F:/Verilog_Learn/sim_125_distance_detect/design/vlg_cal.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
can't read "c_xdevicefamily": no such variable
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {10} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {16} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {25} CONFIG.PipeStages {3}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 18
[Sun Nov 27 22:20:03 2022] Launched mult_gen_0_synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files/sim_scripts -ip_user_files_dir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files -ipstatic_source_dir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib} {questa=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/questa} {riviera=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/riviera} {activehdl=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property target_simulator ModelSim [current_project]
add_files -norecurse F:/Verilog_Learn/sim_125_distance_detect/design/vlg_design.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Verilog_Learn/sim_125_distance_detect/testbench/testbench_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:02:27 on Nov 27,2022
# vcom -93 -work xil_defaultlib ../../../../kt7.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:02:27 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:02:27 on Nov 27,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/vlg_cal.v ../../../../../../design/vlg_design.v ../../../../../../design/vlg_echo.v ../../../../../../design/vlg_en.v ../../../../../../design/vlg_trig.v ../../../../../../testbench/testbench_top.v 
# -- Compiling module vlg_cal
# -- Compiling module vlg_design
# -- Compiling module vlg_echo
# -- Compiling module vlg_en
# -- Compiling module vlg_trig
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 23:02:27 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:02:27 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:02:27 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=19520)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:06:52 on Nov 27,2022
# vcom -93 -work xil_defaultlib ../../../../kt7.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:06:52 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:06:52 on Nov 27,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/vlg_cal.v ../../../../../../design/vlg_design.v ../../../../../../design/vlg_echo.v ../../../../../../design/vlg_en.v ../../../../../../design/vlg_trig.v ../../../../../../testbench/testbench_top.v 
# -- Skipping module vlg_cal
# -- Skipping module vlg_design
# -- Skipping module vlg_echo
# -- Skipping module vlg_en
# -- Skipping module vlg_trig
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 23:06:52 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:06:52 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:06:52 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=19920)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:08:51 on Nov 27,2022
# vcom -93 -work xil_defaultlib ../../../../kt7.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:08:51 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:08:51 on Nov 27,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/vlg_cal.v ../../../../../../design/vlg_design.v ../../../../../../design/vlg_echo.v ../../../../../../design/vlg_en.v ../../../../../../design/vlg_trig.v ../../../../../../testbench/testbench_top.v 
# -- Skipping module vlg_cal
# -- Skipping module vlg_design
# -- Compiling module vlg_echo
# -- Skipping module vlg_en
# -- Skipping module vlg_trig
# -- Skipping module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 23:08:51 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:08:51 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:08:51 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=6340)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:11:56 on Nov 27,2022
# vcom -93 -work xil_defaultlib ../../../../kt7.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:11:56 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:11:56 on Nov 27,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/vlg_cal.v ../../../../../../design/vlg_design.v ../../../../../../design/vlg_echo.v ../../../../../../design/vlg_en.v ../../../../../../design/vlg_trig.v ../../../../../../testbench/testbench_top.v 
# -- Skipping module vlg_cal
# -- Compiling module vlg_design
# -- Skipping module vlg_echo
# -- Skipping module vlg_en
# -- Skipping module vlg_trig
# -- Skipping module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 23:11:56 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:11:56 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:11:56 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=17828)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:16:41 on Nov 27,2022
# vcom -93 -work xil_defaultlib ../../../../kt7.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:16:41 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:16:41 on Nov 27,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/vlg_cal.v ../../../../../../design/vlg_design.v ../../../../../../design/vlg_echo.v ../../../../../../design/vlg_en.v ../../../../../../design/vlg_trig.v ../../../../../../testbench/testbench_top.v 
# -- Skipping module vlg_cal
# -- Compiling module vlg_design
# -- Skipping module vlg_echo
# -- Skipping module vlg_en
# -- Skipping module vlg_trig
# -- Skipping module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 23:16:41 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:16:41 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:16:41 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=20788)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench_top'
WARNING: [Vivado 12-12987] Compiled library path is not a directory: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\modeltech64_2020.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib/modelsim.ini' copied to run dir:'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:17:33 on Nov 27,2022
# vcom -93 -work xil_defaultlib ../../../../kt7.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 23:17:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:17:33 on Nov 27,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../design/vlg_cal.v ../../../../../../design/vlg_design.v ../../../../../../design/vlg_echo.v ../../../../../../design/vlg_en.v ../../../../../../design/vlg_trig.v ../../../../../../testbench/testbench_top.v 
# -- Skipping module vlg_cal
# -- Skipping module vlg_design
# -- Skipping module vlg_echo
# -- Skipping module vlg_en
# -- Skipping module vlg_trig
# -- Compiling module testbench_top
# 
# Top level modules:
# 	testbench_top
# End time: 23:17:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:17:33 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:17:33 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.sim/sim_1/behav/modelsim'
Program launched (PID=18392)
file mkdir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1
file mkdir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new
close [ open F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pinlist.xdc w ]
add_files -fileset constrs_1 F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pinlist.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Sun Nov 27 23:32:16 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Sun Nov 27 23:32:16 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 18
[Sun Nov 27 23:34:00 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Sun Nov 27 23:34:00 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name debug_vio
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {14} CONFIG.C_NUM_PROBE_OUT {0} CONFIG.Component_Name {debug_vio}] [get_ips debug_vio]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'debug_vio' to 'debug_vio' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'debug_vio'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'debug_vio'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'debug_vio'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'debug_vio'...
catch { config_ip_cache -export [get_ips -all debug_vio] }
export_ip_user_files -of_objects [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
launch_runs debug_vio_synth_1 -jobs 18
[Sun Nov 27 23:36:10 2022] Launched debug_vio_synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/debug_vio_synth_1/runme.log
export_simulation -of_objects [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci] -directory F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files/sim_scripts -ip_user_files_dir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files -ipstatic_source_dir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib} {questa=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/questa} {riviera=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/riviera} {activehdl=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Sun Nov 27 23:38:04 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Sun Nov 27 23:38:04 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Sun Nov 27 23:38:54 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Sun Nov 27 23:38:54 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Sun Nov 27 23:39:54 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Sun Nov 27 23:39:54 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/vlg_design.dcp to F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Sun Nov 27 23:42:13 2022] Launched synth_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/runme.log
[Sun Nov 27 23:42:13 2022] Launched impl_1...
Run output will be captured here: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 23:44:07 2022...
