\hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags}{}\doxysection{UART Interruption Clear Flags}
\label{group___u_a_r_t___i_t___c_l_e_a_r___flags}\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}{UART\+\_\+\+CLEAR\+\_\+\+PEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{USART\+\_\+\+ICR\+\_\+\+PECF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}{UART\+\_\+\+CLEAR\+\_\+\+FEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\+\_\+\+ICR\+\_\+\+FECF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}{UART\+\_\+\+CLEAR\+\_\+\+NEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{USART\+\_\+\+ICR\+\_\+\+NCF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}{UART\+\_\+\+CLEAR\+\_\+\+OREF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\+\_\+\+ICR\+\_\+\+ORECF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}{UART\+\_\+\+CLEAR\+\_\+\+IDLEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\+\_\+\+ICR\+\_\+\+IDLECF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}{UART\+\_\+\+CLEAR\+\_\+\+TCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{USART\+\_\+\+ICR\+\_\+\+TCCF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}{UART\+\_\+\+CLEAR\+\_\+\+LBDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{USART\+\_\+\+ICR\+\_\+\+LBDCF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}{UART\+\_\+\+CLEAR\+\_\+\+CTSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\+\_\+\+ICR\+\_\+\+CTSCF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}{UART\+\_\+\+CLEAR\+\_\+\+CMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{USART\+\_\+\+ICR\+\_\+\+CMCF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2735a415d2c7930fdf2818943fd7ddd2}{UART\+\_\+\+CLEAR\+\_\+\+RTOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{USART\+\_\+\+ICR\+\_\+\+RTOCF}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_CMF@{UART\_CLEAR\_CMF}}
\index{UART\_CLEAR\_CMF@{UART\_CLEAR\_CMF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_CMF}{UART\_CLEAR\_CMF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+CMF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{USART\+\_\+\+ICR\+\_\+\+CMCF}}}

Character Match Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00786}{786}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_CTSF@{UART\_CLEAR\_CTSF}}
\index{UART\_CLEAR\_CTSF@{UART\_CLEAR\_CTSF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_CTSF}{UART\_CLEAR\_CTSF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+CTSF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\+\_\+\+ICR\+\_\+\+CTSCF}}}

CTS Interrupt Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00785}{785}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_FEF@{UART\_CLEAR\_FEF}}
\index{UART\_CLEAR\_FEF@{UART\_CLEAR\_FEF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_FEF}{UART\_CLEAR\_FEF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+FEF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\+\_\+\+ICR\+\_\+\+FECF}}}

Framing Error Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00779}{779}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_IDLEF@{UART\_CLEAR\_IDLEF}}
\index{UART\_CLEAR\_IDLEF@{UART\_CLEAR\_IDLEF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_IDLEF}{UART\_CLEAR\_IDLEF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+IDLEF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\+\_\+\+ICR\+\_\+\+IDLECF}}}

IDLE line detected Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00782}{782}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_LBDF@{UART\_CLEAR\_LBDF}}
\index{UART\_CLEAR\_LBDF@{UART\_CLEAR\_LBDF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_LBDF}{UART\_CLEAR\_LBDF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+LBDF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{USART\+\_\+\+ICR\+\_\+\+LBDCF}}}

LIN Break Detection Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00784}{784}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_NEF@{UART\_CLEAR\_NEF}}
\index{UART\_CLEAR\_NEF@{UART\_CLEAR\_NEF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_NEF}{UART\_CLEAR\_NEF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+NEF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{USART\+\_\+\+ICR\+\_\+\+NCF}}}

Noise Error detected Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00780}{780}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_OREF@{UART\_CLEAR\_OREF}}
\index{UART\_CLEAR\_OREF@{UART\_CLEAR\_OREF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_OREF}{UART\_CLEAR\_OREF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+OREF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\+\_\+\+ICR\+\_\+\+ORECF}}}

Overrun Error Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00781}{781}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_PEF@{UART\_CLEAR\_PEF}}
\index{UART\_CLEAR\_PEF@{UART\_CLEAR\_PEF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_PEF}{UART\_CLEAR\_PEF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+PEF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{USART\+\_\+\+ICR\+\_\+\+PECF}}}

Parity Error Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00778}{778}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2735a415d2c7930fdf2818943fd7ddd2}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2735a415d2c7930fdf2818943fd7ddd2}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_RTOF@{UART\_CLEAR\_RTOF}}
\index{UART\_CLEAR\_RTOF@{UART\_CLEAR\_RTOF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_RTOF}{UART\_CLEAR\_RTOF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+RTOF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{USART\+\_\+\+ICR\+\_\+\+RTOCF}}}

UART receiver timeout clear flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00792}{792}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_TCF@{UART\_CLEAR\_TCF}}
\index{UART\_CLEAR\_TCF@{UART\_CLEAR\_TCF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\doxysubsubsection{\texorpdfstring{UART\_CLEAR\_TCF}{UART\_CLEAR\_TCF}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CLEAR\+\_\+\+TCF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{USART\+\_\+\+ICR\+\_\+\+TCCF}}}

Transmission Complete Clear Flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source_l00783}{783}} of file \mbox{\hyperlink{stm32f0xx__hal__uart_8h_source}{stm32f0xx\+\_\+hal\+\_\+uart.\+h}}.

