/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [2:0] _03_;
  reg [5:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & celloutsig_0_2z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z[1] & celloutsig_0_0z[1]);
  assign celloutsig_0_8z = ~(in_data[28] & celloutsig_0_6z[0]);
  assign celloutsig_0_2z = ~(in_data[50] & celloutsig_0_0z[4]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[4] & celloutsig_1_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_0z[11] | celloutsig_1_1z);
  reg [7:0] _11_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 8'h00;
    else _11_ <= celloutsig_1_5z[9:2];
  assign { _02_[7:3], _00_, _02_[1:0] } = _11_;
  reg [2:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 3'h0;
    else _12_ <= { _02_[1], celloutsig_1_3z, celloutsig_1_12z };
  assign { _01_, _03_[1:0] } = _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= { in_data[27:23], celloutsig_0_13z };
  assign celloutsig_1_16z = { celloutsig_1_6z[2:0], celloutsig_1_7z, celloutsig_1_8z } === in_data[149:140];
  assign celloutsig_0_4z = in_data[51:46] === { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_19z = in_data[191:187] === { in_data[183:181], celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z } === celloutsig_0_5z[12:9];
  assign celloutsig_0_23z = celloutsig_0_1z === celloutsig_0_0z[4];
  assign celloutsig_1_3z = in_data[139:125] === { celloutsig_1_0z[13:0], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_0z[12:11], celloutsig_1_1z } >= { _01_, _03_[1:0] };
  assign celloutsig_0_9z = { in_data[77:62], celloutsig_0_2z } >= { in_data[21:7], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_11z = in_data[74:67] >= { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[56:44] >= { celloutsig_0_0z[3:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_6z[3:2], celloutsig_0_10z } >= { _04_[5:1], celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[107:105], celloutsig_1_0z } >= { in_data[98:96], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[76:70], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, in_data[16:5], celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z[7:2], celloutsig_1_2z } % { 1'h1, celloutsig_1_4z[5:1], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[58] ? in_data[51:47] : in_data[31:27];
  assign celloutsig_1_7z = celloutsig_1_2z ? celloutsig_1_5z[9:6] : celloutsig_1_0z[3:0];
  assign celloutsig_1_8z = celloutsig_1_6z[1] ? celloutsig_1_0z[6:4] : celloutsig_1_0z[8:6];
  assign celloutsig_0_10z = celloutsig_0_4z ? { celloutsig_0_0z[2:0], celloutsig_0_2z } : celloutsig_0_5z[8:5];
  assign celloutsig_1_0z = in_data[150] ? in_data[141:127] : in_data[136:122];
  assign celloutsig_1_5z = celloutsig_1_4z[8] ? celloutsig_1_0z[9:0] : in_data[121:112];
  assign celloutsig_0_6z = { celloutsig_0_0z[3:2], celloutsig_0_3z, celloutsig_0_2z } ~^ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[120:112] ~^ celloutsig_1_0z[11:3];
  assign _02_[2] = _00_;
  assign _03_[2] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
