Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Mar 21 10:16:21 2022
| Host         : PC-095 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rp_top_control_sets_placed.rpt
| Design       : rp_top
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | UART_Tx_block_i/UART_Tx_Data_out_i_1_n_0       |                                               |                1 |              1 |
|  clk_IBUF_BUFG | gen_btn_in[0].btn_in_inst/edge_detector_i/E[0] |                                               |                2 |              4 |
|  clk_IBUF_BUFG |                                                | ce_gen_2/divided_output.cnt_d[18]_i_1_n_0     |                5 |             18 |
|  clk_IBUF_BUFG |                                                |                                               |                9 |             21 |
|  clk_IBUF_BUFG | ce_gen_1/bit_cnt                               | UART_Tx_block_i/bit_cnt[0]_i_1_n_0            |                8 |             31 |
|  clk_IBUF_BUFG | ce_gen_2/clk_100Hz                             | gen_btn_in[0].btn_in_inst/debouncer_i/deb_cnt |                8 |             31 |
+----------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+


