#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 12 19:56:56 2024
# Process ID: 17432
# Current directory: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8388 D:\Third Year\COA Lab\Processor_With_Memory\RISC_Customized_ALU_Submission\Processor_With_Memory\Processor_With_Memory.xpr
# Log file: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/vivado.log
# Journal file: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory\vivado.jou
# Running On: Omkar, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 16785 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1139.914 ; gain = 363.082
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1161.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000001100101
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[2]: 00000000000000000000000000000001
                1375display_src: 00010, to_display: 00000000000000000000000000000001
                1387reg[3]: 00000000001100011000000000000001
                1399reg[3]: 00000000000000000000000001100011
disp: 0000000001100011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.066 ; gain = 33.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 12 20:02:31 2024] Launched synth_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1/runme.log
[Tue Nov 12 20:02:31 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 12 20:08:10 2024] Launched synth_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/synth_1/runme.log
[Tue Nov 12 20:08:10 2024] Launched impl_1...
Run output will be captured here: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/runme.log
open_hw_manager
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1218.145 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1218.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000011001000
                  31reg[1]: 00000000000000000000000000001111
                  43reg[4]: 00000000000000000000000011001000
                  55reg[5]: 00000000000000000000000001100101
                  67reg[5]: 00000000001100101000000000000000
                  79reg[4]: 00000000000000000000000110010000
                 103reg[4]: 11111111110011011000000110010000
                 139reg[1]: 00000000000000000000000000001110
                 175reg[4]: 11111111100110110000001100100000
                 199reg[4]: 11111111110011011000001100100000
                 223reg[1]: 00000000000000000000000000001101
                 259reg[4]: 11111111100110110000011001000000
                 283reg[4]: 11111111110011011000011001000000
                 307reg[1]: 00000000000000000000000000001100
                 343reg[4]: 11111111100110110000110010000000
                 367reg[4]: 11111111110011011000110010000000
                 391reg[1]: 00000000000000000000000000001011
                 427reg[4]: 11111111100110110001100100000000
                 451reg[4]: 11111111110011011001100100000000
                 475reg[1]: 00000000000000000000000000001010
                 511reg[4]: 11111111100110110011001000000000
                 535reg[4]: 11111111110011011011001000000000
                 559reg[1]: 00000000000000000000000000001001
                 595reg[4]: 11111111100110110110010000000000
                 619reg[4]: 11111111110011011110010000000000
                 643reg[1]: 00000000000000000000000000001000
                 679reg[4]: 11111111100110111100100000000000
                 703reg[4]: 11111111110011100100100000000000
                 727reg[1]: 00000000000000000000000000000111
                 763reg[4]: 11111111100111001001000000000000
                 787reg[4]: 11111111110011110001000000000000
                 811reg[1]: 00000000000000000000000000000110
                 847reg[4]: 11111111100111100010000000000000
                 871reg[4]: 11111111110100001010000000000000
                 895reg[1]: 00000000000000000000000000000101
                 931reg[4]: 11111111101000010100000000000000
                 955reg[4]: 11111111110100111100000000000000
                 979reg[1]: 00000000000000000000000000000100
                1015reg[4]: 11111111101001111000000000000000
                1039reg[4]: 11111111110110100000000000000000
                1063reg[1]: 00000000000000000000000000000011
                1099reg[4]: 11111111101101000000000000000000
                1123reg[4]: 11111111111001101000000000000000
                1147reg[1]: 00000000000000000000000000000010
                1183reg[4]: 11111111110011010000000000000000
                1207reg[4]: 11111111111111111000000000000000
                1231reg[1]: 00000000000000000000000000000001
                1267reg[4]: 11111111111111110000000000000000
                1291reg[4]: 00000000001100011000000000000000
                1315reg[4]: 00000000001100011000000000000001
                1327reg[1]: 00000000000000000000000000000000
                1375reg[2]: 00000000000000000000000000000001
                1375display_src: 00010, to_display: 00000000000000000000000000000001
                1387reg[3]: 00000000001100011000000000000001
                1399reg[3]: 00000000000000000000000001100011
disp: 0000000000000001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1218.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1218.145 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1218.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000011001000
                  19reg[1]: 11111111111111111111111111110100
                  31reg[3]: 00000000000000000000000000000001
                  43reg[2]: 11111111111111111111111111110100
                  43display_src: 00010, to_display: 11111111111111111111111111110100
                  55reg[2]: 00000000000000000000000000011101
                  55display_src: 00010, to_display: 00000000000000000000000000011101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1229.004 ; gain = 10.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000011001000
                  19reg[1]: 11111111111111111111111111110001
                  31reg[2]: 00000000000000000000000000001110
                  31display_src: 00010, to_display: 00000000000000000000000000001110
                  43reg[3]: 00000000000000000000000000100000
                  55reg[10]: 00000000000000000000000000100000
                  67reg[11]: 00000000000000000000000000011111
                 163reg[2]: 00000000000000000000000000000111
                 163display_src: 00010, to_display: 00000000000000000000000000000111
                 211reg[10]: 00000000000000000000000000011111
                 247reg[7]: 00000000000000000000000000000001
                 259reg[8]: 00000000000000000000000000000001
                 295reg[4]: 00000000000000000000000000001111
                 307reg[6]: 00000000000000000000000000000001
                 319reg[4]: 00000000000000000000000000000111
                 331reg[2]: 00000000000000000000000000000011
                 331display_src: 00010, to_display: 00000000000000000000000000000011
                 343reg[6]: 10000000000000000000000000000000
                 355reg[2]: 10000000000000000000000000000011
                 355display_src: 00010, to_display: 10000000000000000000000000000011
                 367reg[5]: 00000000000000000000000000000001
                 379reg[10]: 00000000000000000000000000011110
                 427reg[8]: 00000000000000000000000000000000
                 451reg[6]: 00000000000000000000000000000001
                 463reg[4]: 00000000000000000000000000000011
                 475reg[2]: 01000000000000000000000000000001
                 475display_src: 00010, to_display: 01000000000000000000000000000001
                 487reg[6]: 10000000000000000000000000000000
                 499reg[2]: 11000000000000000000000000000001
                 499display_src: 00010, to_display: 11000000000000000000000000000001
                 523reg[10]: 00000000000000000000000000011101
                 595reg[6]: 00000000000000000000000000000001
                 607reg[4]: 00000000000000000000000000000001
                 619reg[2]: 01100000000000000000000000000000
                 619display_src: 00010, to_display: 01100000000000000000000000000000
                 631reg[6]: 10000000000000000000000000000000
                 643reg[2]: 11100000000000000000000000000000
                 643display_src: 00010, to_display: 11100000000000000000000000000000
                 667reg[10]: 00000000000000000000000000011100
                 703reg[7]: 00000000000000000000000000000000
                 715reg[8]: 11111111111111111111111111111111
                 751reg[4]: 11111111111111111111111111110010
                 775reg[6]: 00000000000000000000000000000000
                 787reg[4]: 01111111111111111111111111111001
                 799reg[2]: 01110000000000000000000000000000
                 799display_src: 00010, to_display: 01110000000000000000000000000000
                 835reg[5]: 00000000000000000000000000000000
                 847reg[10]: 00000000000000000000000000011011
                 895reg[8]: 00000000000000000000000000000000
                 919reg[6]: 00000000000000000000000000000001
                 931reg[4]: 00111111111111111111111111111100
                 943reg[2]: 00111000000000000000000000000000
                 943display_src: 00010, to_display: 00111000000000000000000000000000
                 955reg[6]: 10000000000000000000000000000000
                 967reg[2]: 10111000000000000000000000000000
                 967display_src: 00010, to_display: 10111000000000000000000000000000
                 991reg[10]: 00000000000000000000000000011010
                1063reg[6]: 00000000000000000000000000000000
                1075reg[4]: 00011111111111111111111111111110
                1087reg[2]: 01011100000000000000000000000000
                1087display_src: 00010, to_display: 01011100000000000000000000000000
                1135reg[10]: 00000000000000000000000000011001
                1219reg[4]: 00001111111111111111111111111111
                1231reg[2]: 00101110000000000000000000000000
                1231display_src: 00010, to_display: 00101110000000000000000000000000
                1279reg[10]: 00000000000000000000000000011000
                1351reg[6]: 00000000000000000000000000000001
                1363reg[4]: 00000111111111111111111111111111
                1375reg[2]: 00010111000000000000000000000000
                1375display_src: 00010, to_display: 00010111000000000000000000000000
                1387reg[6]: 10000000000000000000000000000000
                1399reg[2]: 10010111000000000000000000000000
                1399display_src: 00010, to_display: 10010111000000000000000000000000
                1423reg[10]: 00000000000000000000000000010111
                1495reg[6]: 00000000000000000000000000000001
                1507reg[4]: 00000011111111111111111111111111
                1519reg[2]: 01001011100000000000000000000000
                1519display_src: 00010, to_display: 01001011100000000000000000000000
                1531reg[6]: 10000000000000000000000000000000
                1543reg[2]: 11001011100000000000000000000000
                1543display_src: 00010, to_display: 11001011100000000000000000000000
                1567reg[10]: 00000000000000000000000000010110
                1639reg[6]: 00000000000000000000000000000001
                1651reg[4]: 00000001111111111111111111111111
                1663reg[2]: 01100101110000000000000000000000
                1663display_src: 00010, to_display: 01100101110000000000000000000000
                1675reg[6]: 10000000000000000000000000000000
                1687reg[2]: 11100101110000000000000000000000
                1687display_src: 00010, to_display: 11100101110000000000000000000000
                1711reg[10]: 00000000000000000000000000010101
                1783reg[6]: 00000000000000000000000000000001
                1795reg[4]: 00000000111111111111111111111111
                1807reg[2]: 01110010111000000000000000000000
                1807display_src: 00010, to_display: 01110010111000000000000000000000
                1819reg[6]: 10000000000000000000000000000000
                1831reg[2]: 11110010111000000000000000000000
                1831display_src: 00010, to_display: 11110010111000000000000000000000
                1855reg[10]: 00000000000000000000000000010100
                1927reg[6]: 00000000000000000000000000000001
                1939reg[4]: 00000000011111111111111111111111
                1951reg[2]: 01111001011100000000000000000000
                1951display_src: 00010, to_display: 01111001011100000000000000000000
                1963reg[6]: 10000000000000000000000000000000
                1975reg[2]: 11111001011100000000000000000000
                1975display_src: 00010, to_display: 11111001011100000000000000000000
                1999reg[10]: 00000000000000000000000000010011
                2071reg[6]: 00000000000000000000000000000001
                2083reg[4]: 00000000001111111111111111111111
                2095reg[2]: 01111100101110000000000000000000
                2095display_src: 00010, to_display: 01111100101110000000000000000000
                2107reg[6]: 10000000000000000000000000000000
                2119reg[2]: 11111100101110000000000000000000
                2119display_src: 00010, to_display: 11111100101110000000000000000000
                2143reg[10]: 00000000000000000000000000010010
                2215reg[6]: 00000000000000000000000000000001
                2227reg[4]: 00000000000111111111111111111111
                2239reg[2]: 01111110010111000000000000000000
                2239display_src: 00010, to_display: 01111110010111000000000000000000
                2251reg[6]: 10000000000000000000000000000000
                2263reg[2]: 11111110010111000000000000000000
                2263display_src: 00010, to_display: 11111110010111000000000000000000
                2287reg[10]: 00000000000000000000000000010001
                2359reg[6]: 00000000000000000000000000000001
                2371reg[4]: 00000000000011111111111111111111
                2383reg[2]: 01111111001011100000000000000000
                2383display_src: 00010, to_display: 01111111001011100000000000000000
                2395reg[6]: 10000000000000000000000000000000
                2407reg[2]: 11111111001011100000000000000000
                2407display_src: 00010, to_display: 11111111001011100000000000000000
                2431reg[10]: 00000000000000000000000000010000
                2503reg[6]: 00000000000000000000000000000001
                2515reg[4]: 00000000000001111111111111111111
                2527reg[2]: 01111111100101110000000000000000
                2527display_src: 00010, to_display: 01111111100101110000000000000000
                2539reg[6]: 10000000000000000000000000000000
                2551reg[2]: 11111111100101110000000000000000
                2551display_src: 00010, to_display: 11111111100101110000000000000000
                2575reg[10]: 00000000000000000000000000001111
                2647reg[6]: 00000000000000000000000000000001
                2659reg[4]: 00000000000000111111111111111111
                2671reg[2]: 01111111110010111000000000000000
                2671display_src: 00010, to_display: 01111111110010111000000000000000
                2683reg[6]: 10000000000000000000000000000000
                2695reg[2]: 11111111110010111000000000000000
                2695display_src: 00010, to_display: 11111111110010111000000000000000
                2719reg[10]: 00000000000000000000000000001110
                2791reg[6]: 00000000000000000000000000000001
                2803reg[4]: 00000000000000011111111111111111
                2815reg[2]: 01111111111001011100000000000000
                2815display_src: 00010, to_display: 01111111111001011100000000000000
                2827reg[6]: 10000000000000000000000000000000
                2839reg[2]: 11111111111001011100000000000000
                2839display_src: 00010, to_display: 11111111111001011100000000000000
                2863reg[10]: 00000000000000000000000000001101
                2935reg[6]: 00000000000000000000000000000001
                2947reg[4]: 00000000000000001111111111111111
                2959reg[2]: 01111111111100101110000000000000
                2959display_src: 00010, to_display: 01111111111100101110000000000000
                2971reg[6]: 10000000000000000000000000000000
                2983reg[2]: 11111111111100101110000000000000
                2983display_src: 00010, to_display: 11111111111100101110000000000000
                3007reg[10]: 00000000000000000000000000001100
                3079reg[6]: 00000000000000000000000000000001
                3091reg[4]: 00000000000000000111111111111111
                3103reg[2]: 01111111111110010111000000000000
                3103display_src: 00010, to_display: 01111111111110010111000000000000
                3115reg[6]: 10000000000000000000000000000000
                3127reg[2]: 11111111111110010111000000000000
                3127display_src: 00010, to_display: 11111111111110010111000000000000
                3151reg[10]: 00000000000000000000000000001011
                3223reg[6]: 00000000000000000000000000000001
                3235reg[4]: 00000000000000000011111111111111
                3247reg[2]: 01111111111111001011100000000000
                3247display_src: 00010, to_display: 01111111111111001011100000000000
                3259reg[6]: 10000000000000000000000000000000
                3271reg[2]: 11111111111111001011100000000000
                3271display_src: 00010, to_display: 11111111111111001011100000000000
                3295reg[10]: 00000000000000000000000000001010
                3367reg[6]: 00000000000000000000000000000001
                3379reg[4]: 00000000000000000001111111111111
                3391reg[2]: 01111111111111100101110000000000
                3391display_src: 00010, to_display: 01111111111111100101110000000000
                3403reg[6]: 10000000000000000000000000000000
                3415reg[2]: 11111111111111100101110000000000
                3415display_src: 00010, to_display: 11111111111111100101110000000000
                3439reg[10]: 00000000000000000000000000001001
                3511reg[6]: 00000000000000000000000000000001
                3523reg[4]: 00000000000000000000111111111111
                3535reg[2]: 01111111111111110010111000000000
                3535display_src: 00010, to_display: 01111111111111110010111000000000
                3547reg[6]: 10000000000000000000000000000000
                3559reg[2]: 11111111111111110010111000000000
                3559display_src: 00010, to_display: 11111111111111110010111000000000
                3583reg[10]: 00000000000000000000000000001000
                3655reg[6]: 00000000000000000000000000000001
                3667reg[4]: 00000000000000000000011111111111
                3679reg[2]: 01111111111111111001011100000000
                3679display_src: 00010, to_display: 01111111111111111001011100000000
                3691reg[6]: 10000000000000000000000000000000
                3703reg[2]: 11111111111111111001011100000000
                3703display_src: 00010, to_display: 11111111111111111001011100000000
                3727reg[10]: 00000000000000000000000000000111
                3799reg[6]: 00000000000000000000000000000001
                3811reg[4]: 00000000000000000000001111111111
                3823reg[2]: 01111111111111111100101110000000
                3823display_src: 00010, to_display: 01111111111111111100101110000000
                3835reg[6]: 10000000000000000000000000000000
                3847reg[2]: 11111111111111111100101110000000
                3847display_src: 00010, to_display: 11111111111111111100101110000000
                3871reg[10]: 00000000000000000000000000000110
                3943reg[6]: 00000000000000000000000000000001
                3955reg[4]: 00000000000000000000000111111111
                3967reg[2]: 01111111111111111110010111000000
                3967display_src: 00010, to_display: 01111111111111111110010111000000
                3979reg[6]: 10000000000000000000000000000000
                3991reg[2]: 11111111111111111110010111000000
                3991display_src: 00010, to_display: 11111111111111111110010111000000
                4015reg[10]: 00000000000000000000000000000101
                4087reg[6]: 00000000000000000000000000000001
                4099reg[4]: 00000000000000000000000011111111
                4111reg[2]: 01111111111111111111001011100000
                4111display_src: 00010, to_display: 01111111111111111111001011100000
                4123reg[6]: 10000000000000000000000000000000
                4135reg[2]: 11111111111111111111001011100000
                4135display_src: 00010, to_display: 11111111111111111111001011100000
                4159reg[10]: 00000000000000000000000000000100
                4231reg[6]: 00000000000000000000000000000001
                4243reg[4]: 00000000000000000000000001111111
                4255reg[2]: 01111111111111111111100101110000
                4255display_src: 00010, to_display: 01111111111111111111100101110000
                4267reg[6]: 10000000000000000000000000000000
                4279reg[2]: 11111111111111111111100101110000
                4279display_src: 00010, to_display: 11111111111111111111100101110000
                4303reg[10]: 00000000000000000000000000000011
                4375reg[6]: 00000000000000000000000000000001
                4387reg[4]: 00000000000000000000000000111111
                4399reg[2]: 01111111111111111111110010111000
                4399display_src: 00010, to_display: 01111111111111111111110010111000
                4411reg[6]: 10000000000000000000000000000000
                4423reg[2]: 11111111111111111111110010111000
                4423display_src: 00010, to_display: 11111111111111111111110010111000
                4447reg[10]: 00000000000000000000000000000010
                4519reg[6]: 00000000000000000000000000000001
                4531reg[4]: 00000000000000000000000000011111
                4543reg[2]: 01111111111111111111111001011100
                4543display_src: 00010, to_display: 01111111111111111111111001011100
                4555reg[6]: 10000000000000000000000000000000
                4567reg[2]: 11111111111111111111111001011100
                4567display_src: 00010, to_display: 11111111111111111111111001011100
                4591reg[10]: 00000000000000000000000000000001
                4663reg[6]: 00000000000000000000000000000001
                4675reg[4]: 00000000000000000000000000001111
                4687reg[2]: 01111111111111111111111100101110
                4687display_src: 00010, to_display: 01111111111111111111111100101110
                4699reg[6]: 10000000000000000000000000000000
                4711reg[2]: 11111111111111111111111100101110
                4711display_src: 00010, to_display: 11111111111111111111111100101110
                4735reg[10]: 00000000000000000000000000000000
                4759reg[4]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1231.023 ; gain = 1.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000011001000
                  19reg[1]: 00000000000000000000000000000001
                  31reg[4]: 00000000000000000000000000000001
                  67reg[3]: 00000000000000000000000001100101
                  91reg[5]: 00000000000000000000000011001000
                 139reg[2]: 11111111111111111111111111111111
                 139display_src: 00010, to_display: 11111111111111111111111111111111
disp: 0000000001100101
                 187reg[1]: 00000000000000000000000000000010
                 235reg[2]: 00000000000000000000000000000001
                 235display_src: 00010, to_display: 00000000000000000000000000000001
                 247reg[3]: 11111111111111111111111111110100
                 319reg[2]: 00000000000000000000000000000000
                 319display_src: 00010, to_display: 00000000000000000000000000000000
                 355reg[5]: 00000000000000000000000001100101
                 403reg[2]: 11111111111111111111111111111111
                 403display_src: 00010, to_display: 11111111111111111111111111111111
disp: 1111111111110100
                 451reg[1]: 00000000000000000000000000000011
                 499reg[2]: 00000000000000000000000000000010
                 499display_src: 00010, to_display: 00000000000000000000000000000010
                 511reg[3]: 11111111111111111111111111110010
                 535reg[5]: 00000000000000000000000011001000
                 583reg[2]: 00000000000000000000000000000001
                 583display_src: 00010, to_display: 00000000000000000000000000000001
                 619reg[5]: 00000000000000000000000001100101
                 667reg[2]: 00000000000000000000000000000000
                 667display_src: 00010, to_display: 00000000000000000000000000000000
                 703reg[5]: 11111111111111111111111111110100
                 751reg[2]: 11111111111111111111111111111111
                 751display_src: 00010, to_display: 11111111111111111111111111111111
disp: 1111111111110010
                 799reg[1]: 00000000000000000000000000000100
                 847reg[2]: 00000000000000000000000000000011
                 847display_src: 00010, to_display: 00000000000000000000000000000011
                 859reg[3]: 11111111111111111111111111110100
                 883reg[5]: 00000000000000000000000011001000
                 931reg[2]: 00000000000000000000000000000010
                 931display_src: 00010, to_display: 00000000000000000000000000000010
                 967reg[5]: 00000000000000000000000001100101
                1015reg[2]: 00000000000000000000000000000001
                1015display_src: 00010, to_display: 00000000000000000000000000000001
                1051reg[5]: 11111111111111111111111111110100
                1063reg[4]: 00000000000000000000000000000000
                1099reg[1]: 00000000000000000000000000000101
                1123reg[4]: 00000000000000000000000000000001
                1147reg[2]: 00000000000000000000000000000100
                1147display_src: 00010, to_display: 00000000000000000000000000000100
                1159reg[3]: 00000000000000000000000000000000
                1183reg[5]: 00000000000000000000000011001000
                1231reg[2]: 00000000000000000000000000000011
                1231display_src: 00010, to_display: 00000000000000000000000000000011
                1267reg[5]: 00000000000000000000000001100101
                1315reg[2]: 00000000000000000000000000000010
                1315display_src: 00010, to_display: 00000000000000000000000000000010
                1351reg[5]: 11111111111111111111111111110100
                1363reg[4]: 00000000000000000000000000000000
                1399reg[1]: 00000000000000000000000000000110
                1423reg[4]: 00000000000000000000000000000001
                1447reg[2]: 00000000000000000000000000000101
                1447display_src: 00010, to_display: 00000000000000000000000000000101
                1459reg[3]: 00000000000000000000001101010111
                1483reg[5]: 00000000000000000000000011001000
                1495reg[4]: 00000000000000000000000000000000
                1531reg[1]: 00000000000000000000000000000111
                1555reg[4]: 00000000000000000000000000000001
                1579reg[2]: 00000000000000000000000000000110
                1579display_src: 00010, to_display: 00000000000000000000000000000110
                1591reg[3]: 00000000000000000000101011111000
                1615reg[5]: 00000000000000000000001101010111
                1627reg[4]: 00000000000000000000000000000000
                1663reg[1]: 00000000000000000000000000001000
                1687reg[4]: 00000000000000000000000000000001
                1711reg[2]: 00000000000000000000000000000111
                1711display_src: 00010, to_display: 00000000000000000000000000000111
                1723reg[3]: 00000000000000000000000001100101
                1747reg[5]: 00000000000000000000101011111000
                1795reg[2]: 00000000000000000000000000000110
                1795display_src: 00010, to_display: 00000000000000000000000000000110
                1831reg[5]: 00000000000000000000001101010111
                1879reg[2]: 00000000000000000000000000000101
                1879display_src: 00010, to_display: 00000000000000000000000000000101
                1915reg[5]: 00000000000000000000000011001000
                1963reg[2]: 00000000000000000000000000000100
                1963display_src: 00010, to_display: 00000000000000000000000000000100
                1999reg[5]: 00000000000000000000000001100101
                2011reg[4]: 00000000000000000000000000000000
                2047reg[1]: 00000000000000000000000000001001
                2071reg[4]: 00000000000000000000000000000001
                2095reg[2]: 00000000000000000000000000001000
                2095display_src: 00010, to_display: 00000000000000000000000000001000
                2107reg[3]: 00000000000000000000000000000001
                2131reg[5]: 00000000000000000000101011111000
                2179reg[2]: 00000000000000000000000000000111
                2179display_src: 00010, to_display: 00000000000000000000000000000111
                2215reg[5]: 00000000000000000000001101010111
                2263reg[2]: 00000000000000000000000000000110
                2263display_src: 00010, to_display: 00000000000000000000000000000110
                2299reg[5]: 00000000000000000000000011001000
                2347reg[2]: 00000000000000000000000000000101
                2347display_src: 00010, to_display: 00000000000000000000000000000101
                2383reg[5]: 00000000000000000000000001100101
                2431reg[2]: 00000000000000000000000000000100
                2431display_src: 00010, to_display: 00000000000000000000000000000100
                2515reg[2]: 00000000000000000000000000000011
                2515display_src: 00010, to_display: 00000000000000000000000000000011
                2551reg[5]: 00000000000000000000000000000000
                2563reg[4]: 00000000000000000000000000000000
                2599reg[1]: 00000000000000000000000000001010
                2623reg[4]: 00000000000000000000000000000001
                2647reg[2]: 00000000000000000000000000001001
                2647display_src: 00010, to_display: 00000000000000000000000000001001
                2659reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                2683reg[5]: 00000000000000000000101011111000
                2695reg[4]: 0000000000000000000000000000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1233.230 ; gain = 1.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000011001000
                  19reg[1]: 00000000000000000000000011001000
                  43reg[2]: 00000000000000000000000011001000
                  43display_src: 00010, to_display: 00000000000000000000000011001000
                  55reg[1]: 00000000000000000000000011000111
                  91reg[2]: 00000000000000000000000110001111
                  91display_src: 00010, to_display: 00000000000000000000000110001111
                 103reg[1]: 00000000000000000000000011000110
                 139reg[2]: 00000000000000000000001001010101
                 139display_src: 00010, to_display: 00000000000000000000001001010101
                 151reg[1]: 00000000000000000000000011000101
                 187reg[2]: 00000000000000000000001100011010
                 187display_src: 00010, to_display: 00000000000000000000001100011010
                 199reg[1]: 00000000000000000000000011000100
                 235reg[2]: 00000000000000000000001111011110
                 235display_src: 00010, to_display: 00000000000000000000001111011110
                 247reg[1]: 00000000000000000000000011000011
                 283reg[2]: 00000000000000000000010010100001
                 283display_src: 00010, to_display: 00000000000000000000010010100001
                 295reg[1]: 00000000000000000000000011000010
                 331reg[2]: 00000000000000000000010101100011
                 331display_src: 00010, to_display: 00000000000000000000010101100011
                 343reg[1]: 00000000000000000000000011000001
                 379reg[2]: 00000000000000000000011000100100
                 379display_src: 00010, to_display: 00000000000000000000011000100100
                 391reg[1]: 00000000000000000000000011000000
                 427reg[2]: 00000000000000000000011011100100
                 427display_src: 00010, to_display: 00000000000000000000011011100100
                 439reg[1]: 00000000000000000000000010111111
                 475reg[2]: 00000000000000000000011110100011
                 475display_src: 00010, to_display: 00000000000000000000011110100011
                 487reg[1]: 00000000000000000000000010111110
                 523reg[2]: 00000000000000000000100001100001
                 523display_src: 00010, to_display: 00000000000000000000100001100001
                 535reg[1]: 00000000000000000000000010111101
                 571reg[2]: 00000000000000000000100100011110
                 571display_src: 00010, to_display: 00000000000000000000100100011110
                 583reg[1]: 00000000000000000000000010111100
                 619reg[2]: 00000000000000000000100111011010
                 619display_src: 00010, to_display: 00000000000000000000100111011010
                 631reg[1]: 00000000000000000000000010111011
                 667reg[2]: 00000000000000000000101010010101
                 667display_src: 00010, to_display: 00000000000000000000101010010101
                 679reg[1]: 00000000000000000000000010111010
                 715reg[2]: 00000000000000000000101101001111
                 715display_src: 00010, to_display: 00000000000000000000101101001111
                 727reg[1]: 00000000000000000000000010111001
                 763reg[2]: 00000000000000000000110000001000
                 763display_src: 00010, to_display: 00000000000000000000110000001000
                 775reg[1]: 00000000000000000000000010111000
                 811reg[2]: 00000000000000000000110011000000
                 811display_src: 00010, to_display: 00000000000000000000110011000000
                 823reg[1]: 00000000000000000000000010110111
                 859reg[2]: 00000000000000000000110101110111
                 859display_src: 00010, to_display: 00000000000000000000110101110111
                 871reg[1]: 00000000000000000000000010110110
                 907reg[2]: 00000000000000000000111000101101
                 907display_src: 00010, to_display: 00000000000000000000111000101101
                 919reg[1]: 00000000000000000000000010110101
                 955reg[2]: 00000000000000000000111011100010
                 955display_src: 00010, to_display: 00000000000000000000111011100010
                 967reg[1]: 00000000000000000000000010110100
                1003reg[2]: 00000000000000000000111110010110
                1003display_src: 00010, to_display: 00000000000000000000111110010110
                1015reg[1]: 00000000000000000000000010110011
                1051reg[2]: 00000000000000000001000001001001
                1051display_src: 00010, to_display: 00000000000000000001000001001001
                1063reg[1]: 00000000000000000000000010110010
                1099reg[2]: 00000000000000000001000011111011
                1099display_src: 00010, to_display: 00000000000000000001000011111011
                1111reg[1]: 00000000000000000000000010110001
                1147reg[2]: 00000000000000000001000110101100
                1147display_src: 00010, to_display: 00000000000000000001000110101100
                1159reg[1]: 00000000000000000000000010110000
                1195reg[2]: 00000000000000000001001001011100
                1195display_src: 00010, to_display: 00000000000000000001001001011100
                1207reg[1]: 00000000000000000000000010101111
                1243reg[2]: 00000000000000000001001100001011
                1243display_src: 00010, to_display: 00000000000000000001001100001011
                1255reg[1]: 00000000000000000000000010101110
                1291reg[2]: 00000000000000000001001110111001
                1291display_src: 00010, to_display: 00000000000000000001001110111001
                1303reg[1]: 00000000000000000000000010101101
                1339reg[2]: 00000000000000000001010001100110
                1339display_src: 00010, to_display: 00000000000000000001010001100110
                1351reg[1]: 00000000000000000000000010101100
                1387reg[2]: 00000000000000000001010100010010
                1387display_src: 00010, to_display: 00000000000000000001010100010010
                1399reg[1]: 00000000000000000000000010101011
                1435reg[2]: 00000000000000000001010110111101
                1435display_src: 00010, to_display: 00000000000000000001010110111101
                1447reg[1]: 00000000000000000000000010101010
                1483reg[2]: 00000000000000000001011001100111
                1483display_src: 00010, to_display: 00000000000000000001011001100111
                1495reg[1]: 00000000000000000000000010101001
                1531reg[2]: 00000000000000000001011100010000
                1531display_src: 00010, to_display: 00000000000000000001011100010000
                1543reg[1]: 00000000000000000000000010101000
                1579reg[2]: 00000000000000000001011110111000
                1579display_src: 00010, to_display: 00000000000000000001011110111000
                1591reg[1]: 00000000000000000000000010100111
                1627reg[2]: 00000000000000000001100001011111
                1627display_src: 00010, to_display: 00000000000000000001100001011111
                1639reg[1]: 00000000000000000000000010100110
                1675reg[2]: 00000000000000000001100100000101
                1675display_src: 00010, to_display: 00000000000000000001100100000101
                1687reg[1]: 00000000000000000000000010100101
                1723reg[2]: 00000000000000000001100110101010
                1723display_src: 00010, to_display: 00000000000000000001100110101010
                1735reg[1]: 00000000000000000000000010100100
                1771reg[2]: 00000000000000000001101001001110
                1771display_src: 00010, to_display: 00000000000000000001101001001110
                1783reg[1]: 00000000000000000000000010100011
                1819reg[2]: 00000000000000000001101011110001
                1819display_src: 00010, to_display: 00000000000000000001101011110001
                1831reg[1]: 00000000000000000000000010100010
                1867reg[2]: 00000000000000000001101110010011
                1867display_src: 00010, to_display: 00000000000000000001101110010011
                1879reg[1]: 00000000000000000000000010100001
                1915reg[2]: 00000000000000000001110000110100
                1915display_src: 00010, to_display: 00000000000000000001110000110100
                1927reg[1]: 00000000000000000000000010100000
                1963reg[2]: 00000000000000000001110011010100
                1963display_src: 00010, to_display: 00000000000000000001110011010100
                1975reg[1]: 00000000000000000000000010011111
                2011reg[2]: 00000000000000000001110101110011
                2011display_src: 00010, to_display: 00000000000000000001110101110011
                2023reg[1]: 00000000000000000000000010011110
                2059reg[2]: 00000000000000000001111000010001
                2059display_src: 00010, to_display: 00000000000000000001111000010001
                2071reg[1]: 00000000000000000000000010011101
                2107reg[2]: 00000000000000000001111010101110
                2107display_src: 00010, to_display: 00000000000000000001111010101110
                2119reg[1]: 00000000000000000000000010011100
                2155reg[2]: 00000000000000000001111101001010
                2155display_src: 00010, to_display: 00000000000000000001111101001010
                2167reg[1]: 00000000000000000000000010011011
                2203reg[2]: 00000000000000000001111111100101
                2203display_src: 00010, to_display: 00000000000000000001111111100101
                2215reg[1]: 00000000000000000000000010011010
                2251reg[2]: 00000000000000000010000001111111
                2251display_src: 00010, to_display: 00000000000000000010000001111111
                2263reg[1]: 00000000000000000000000010011001
                2299reg[2]: 00000000000000000010000100011000
                2299display_src: 00010, to_display: 00000000000000000010000100011000
                2311reg[1]: 00000000000000000000000010011000
                2347reg[2]: 00000000000000000010000110110000
                2347display_src: 00010, to_display: 00000000000000000010000110110000
                2359reg[1]: 00000000000000000000000010010111
                2395reg[2]: 00000000000000000010001001000111
                2395display_src: 00010, to_display: 00000000000000000010001001000111
                2407reg[1]: 00000000000000000000000010010110
                2443reg[2]: 00000000000000000010001011011101
                2443display_src: 00010, to_display: 00000000000000000010001011011101
                2455reg[1]: 00000000000000000000000010010101
                2491reg[2]: 00000000000000000010001101110010
                2491display_src: 00010, to_display: 00000000000000000010001101110010
                2503reg[1]: 00000000000000000000000010010100
                2539reg[2]: 00000000000000000010010000000110
                2539display_src: 00010, to_display: 00000000000000000010010000000110
                2551reg[1]: 00000000000000000000000010010011
                2587reg[2]: 00000000000000000010010010011001
                2587display_src: 00010, to_display: 00000000000000000010010010011001
                2599reg[1]: 00000000000000000000000010010010
                2635reg[2]: 00000000000000000010010100101011
                2635display_src: 00010, to_display: 00000000000000000010010100101011
                2647reg[1]: 00000000000000000000000010010001
                2683reg[2]: 00000000000000000010010110111100
                2683display_src: 00010, to_display: 00000000000000000010010110111100
                2695reg[1]: 00000000000000000000000010010000
                2731reg[2]: 00000000000000000010011001001100
                2731display_src: 00010, to_display: 00000000000000000010011001001100
                2743reg[1]: 00000000000000000000000010001111
                2779reg[2]: 00000000000000000010011011011011
                2779display_src: 00010, to_display: 00000000000000000010011011011011
                2791reg[1]: 00000000000000000000000010001110
                2827reg[2]: 00000000000000000010011101101001
                2827display_src: 00010, to_display: 00000000000000000010011101101001
                2839reg[1]: 00000000000000000000000010001101
                2875reg[2]: 00000000000000000010011111110110
                2875display_src: 00010, to_display: 00000000000000000010011111110110
                2887reg[1]: 00000000000000000000000010001100
                2923reg[2]: 00000000000000000010100010000010
                2923display_src: 00010, to_display: 00000000000000000010100010000010
                2935reg[1]: 00000000000000000000000010001011
                2971reg[2]: 00000000000000000010100100001101
                2971display_src: 00010, to_display: 00000000000000000010100100001101
                2983reg[1]: 00000000000000000000000010001010
                3019reg[2]: 00000000000000000010100110010111
                3019display_src: 00010, to_display: 00000000000000000010100110010111
                3031reg[1]: 00000000000000000000000010001001
                3067reg[2]: 00000000000000000010101000100000
                3067display_src: 00010, to_display: 00000000000000000010101000100000
                3079reg[1]: 00000000000000000000000010001000
                3115reg[2]: 00000000000000000010101010101000
                3115display_src: 00010, to_display: 00000000000000000010101010101000
                3127reg[1]: 00000000000000000000000010000111
                3163reg[2]: 00000000000000000010101100101111
                3163display_src: 00010, to_display: 00000000000000000010101100101111
                3175reg[1]: 00000000000000000000000010000110
                3211reg[2]: 00000000000000000010101110110101
                3211display_src: 00010, to_display: 00000000000000000010101110110101
                3223reg[1]: 00000000000000000000000010000101
                3259reg[2]: 00000000000000000010110000111010
                3259display_src: 00010, to_display: 00000000000000000010110000111010
                3271reg[1]: 00000000000000000000000010000100
                3307reg[2]: 00000000000000000010110010111110
                3307display_src: 00010, to_display: 00000000000000000010110010111110
                3319reg[1]: 00000000000000000000000010000011
                3355reg[2]: 00000000000000000010110101000001
                3355display_src: 00010, to_display: 00000000000000000010110101000001
                3367reg[1]: 00000000000000000000000010000010
                3403reg[2]: 00000000000000000010110111000011
                3403display_src: 00010, to_display: 00000000000000000010110111000011
                3415reg[1]: 00000000000000000000000010000001
                3451reg[2]: 00000000000000000010111001000100
                3451display_src: 00010, to_display: 00000000000000000010111001000100
                3463reg[1]: 00000000000000000000000010000000
                3499reg[2]: 00000000000000000010111011000100
                3499display_src: 00010, to_display: 00000000000000000010111011000100
                3511reg[1]: 00000000000000000000000001111111
                3547reg[2]: 00000000000000000010111101000011
                3547display_src: 00010, to_display: 00000000000000000010111101000011
                3559reg[1]: 00000000000000000000000001111110
                3595reg[2]: 00000000000000000010111111000001
                3595display_src: 00010, to_display: 00000000000000000010111111000001
                3607reg[1]: 00000000000000000000000001111101
                3643reg[2]: 00000000000000000011000000111110
                3643display_src: 00010, to_display: 00000000000000000011000000111110
                3655reg[1]: 00000000000000000000000001111100
                3691reg[2]: 00000000000000000011000010111010
                3691display_src: 00010, to_display: 00000000000000000011000010111010
                3703reg[1]: 00000000000000000000000001111011
                3739reg[2]: 00000000000000000011000100110101
                3739display_src: 00010, to_display: 00000000000000000011000100110101
                3751reg[1]: 00000000000000000000000001111010
                3787reg[2]: 00000000000000000011000110101111
                3787display_src: 00010, to_display: 00000000000000000011000110101111
                3799reg[1]: 00000000000000000000000001111001
                3835reg[2]: 00000000000000000011001000101000
                3835display_src: 00010, to_display: 00000000000000000011001000101000
                3847reg[1]: 00000000000000000000000001111000
                3883reg[2]: 00000000000000000011001010100000
                3883display_src: 00010, to_display: 00000000000000000011001010100000
                3895reg[1]: 00000000000000000000000001110111
                3931reg[2]: 00000000000000000011001100010111
                3931display_src: 00010, to_display: 00000000000000000011001100010111
                3943reg[1]: 00000000000000000000000001110110
                3979reg[2]: 00000000000000000011001110001101
                3979display_src: 00010, to_display: 00000000000000000011001110001101
                3991reg[1]: 00000000000000000000000001110101
                4027reg[2]: 00000000000000000011010000000010
                4027display_src: 00010, to_display: 00000000000000000011010000000010
                4039reg[1]: 00000000000000000000000001110100
                4075reg[2]: 00000000000000000011010001110110
                4075display_src: 00010, to_display: 00000000000000000011010001110110
                4087reg[1]: 00000000000000000000000001110011
                4123reg[2]: 00000000000000000011010011101001
                4123display_src: 00010, to_display: 00000000000000000011010011101001
                4135reg[1]: 00000000000000000000000001110010
                4171reg[2]: 00000000000000000011010101011011
                4171display_src: 00010, to_display: 00000000000000000011010101011011
                4183reg[1]: 00000000000000000000000001110001
                4219reg[2]: 00000000000000000011010111001100
                4219display_src: 00010, to_display: 00000000000000000011010111001100
                4231reg[1]: 00000000000000000000000001110000
                4267reg[2]: 00000000000000000011011000111100
                4267display_src: 00010, to_display: 00000000000000000011011000111100
                4279reg[1]: 00000000000000000000000001101111
                4315reg[2]: 00000000000000000011011010101011
                4315display_src: 00010, to_display: 00000000000000000011011010101011
                4327reg[1]: 00000000000000000000000001101110
                4363reg[2]: 00000000000000000011011100011001
                4363display_src: 00010, to_display: 00000000000000000011011100011001
                4375reg[1]: 00000000000000000000000001101101
                4411reg[2]: 00000000000000000011011110000110
                4411display_src: 00010, to_display: 00000000000000000011011110000110
                4423reg[1]: 00000000000000000000000001101100
                4459reg[2]: 00000000000000000011011111110010
                4459display_src: 00010, to_display: 00000000000000000011011111110010
                4471reg[1]: 00000000000000000000000001101011
                4507reg[2]: 00000000000000000011100001011101
                4507display_src: 00010, to_display: 00000000000000000011100001011101
                4519reg[1]: 00000000000000000000000001101010
                4555reg[2]: 00000000000000000011100011000111
                4555display_src: 00010, to_display: 00000000000000000011100011000111
                4567reg[1]: 00000000000000000000000001101001
                4603reg[2]: 00000000000000000011100100110000
                4603display_src: 00010, to_display: 00000000000000000011100100110000
                4615reg[1]: 00000000000000000000000001101000
                4651reg[2]: 00000000000000000011100110011000
                4651display_src: 00010, to_display: 00000000000000000011100110011000
                4663reg[1]: 00000000000000000000000001100111
                4699reg[2]: 00000000000000000011100111111111
                4699display_src: 00010, to_display: 00000000000000000011100111111111
                4711reg[1]: 00000000000000000000000001100110
                4747reg[2]: 00000000000000000011101001100101
                4747display_src: 00010, to_display: 00000000000000000011101001100101
                4759reg[1]: 00000000000000000000000001100101
                4795reg[2]: 00000000000000000011101011001010
                4795display_src: 00010, to_display: 00000000000000000011101011001010
                4807reg[1]: 00000000000000000000000001100100
                4843reg[2]: 00000000000000000011101100101110
                4843display_src: 00010, to_display: 00000000000000000011101100101110
                4855reg[1]: 00000000000000000000000001100011
                4891reg[2]: 00000000000000000011101110010001
                4891display_src: 00010, to_display: 00000000000000000011101110010001
                4903reg[1]: 00000000000000000000000001100010
                4939reg[2]: 00000000000000000011101111110011
                4939display_src: 00010, to_display: 00000000000000000011101111110011
                4951reg[1]: 00000000000000000000000001100001
                4987reg[2]: 00000000000000000011110001010100
                4987display_src: 00010, to_display: 00000000000000000011110001010100
                4999reg[1]: 00000000000000000000000001100000
                5035reg[2]: 00000000000000000011110010110100
                5035display_src: 00010, to_display: 00000000000000000011110010110100
                5047reg[1]: 00000000000000000000000001011111
                5083reg[2]: 00000000000000000011110100010011
                5083display_src: 00010, to_display: 00000000000000000011110100010011
                5095reg[1]: 00000000000000000000000001011110
                5131reg[2]: 00000000000000000011110101110001
                5131display_src: 00010, to_display: 00000000000000000011110101110001
                5143reg[1]: 00000000000000000000000001011101
                5179reg[2]: 00000000000000000011110111001110
                5179display_src: 00010, to_display: 00000000000000000011110111001110
                5191reg[1]: 00000000000000000000000001011100
                5227reg[2]: 00000000000000000011111000101010
                5227display_src: 00010, to_display: 00000000000000000011111000101010
                5239reg[1]: 00000000000000000000000001011011
                5275reg[2]: 00000000000000000011111010000101
                5275display_src: 00010, to_display: 00000000000000000011111010000101
                5287reg[1]: 00000000000000000000000001011010
                5323reg[2]: 00000000000000000011111011011111
                5323display_src: 00010, to_display: 00000000000000000011111011011111
                5335reg[1]: 00000000000000000000000001011001
                5371reg[2]: 00000000000000000011111100111000
                5371display_src: 00010, to_display: 00000000000000000011111100111000
                5383reg[1]: 00000000000000000000000001011000
                5419reg[2]: 00000000000000000011111110010000
                5419display_src: 00010, to_display: 00000000000000000011111110010000
                5431reg[1]: 00000000000000000000000001010111
                5467reg[2]: 00000000000000000011111111100111
                5467display_src: 00010, to_display: 00000000000000000011111111100111
                5479reg[1]: 00000000000000000000000001010110
                5515reg[2]: 00000000000000000100000000111101
                5515display_src: 00010, to_display: 00000000000000000100000000111101
                5527reg[1]: 00000000000000000000000001010101
                5563reg[2]: 00000000000000000100000010010010
                5563display_src: 00010, to_display: 00000000000000000100000010010010
                5575reg[1]: 00000000000000000000000001010100
                5611reg[2]: 00000000000000000100000011100110
                5611display_src: 00010, to_display: 00000000000000000100000011100110
                5623reg[1]: 00000000000000000000000001010011
                5659reg[2]: 00000000000000000100000100111001
                5659display_src: 00010, to_display: 00000000000000000100000100111001
                5671reg[1]: 00000000000000000000000001010010
                5707reg[2]: 00000000000000000100000110001011
                5707display_src: 00010, to_display: 00000000000000000100000110001011
                5719reg[1]: 00000000000000000000000001010001
                5755reg[2]: 00000000000000000100000111011100
                5755display_src: 00010, to_display: 00000000000000000100000111011100
                5767reg[1]: 00000000000000000000000001010000
                5803reg[2]: 00000000000000000100001000101100
                5803display_src: 00010, to_display: 00000000000000000100001000101100
                5815reg[1]: 00000000000000000000000001001111
                5851reg[2]: 00000000000000000100001001111011
                5851display_src: 00010, to_display: 00000000000000000100001001111011
                5863reg[1]: 00000000000000000000000001001110
                5899reg[2]: 00000000000000000100001011001001
                5899display_src: 00010, to_display: 00000000000000000100001011001001
                5911reg[1]: 00000000000000000000000001001101
                5947reg[2]: 00000000000000000100001100010110
                5947display_src: 00010, to_display: 00000000000000000100001100010110
                5959reg[1]: 00000000000000000000000001001100
                5995reg[2]: 00000000000000000100001101100010
                5995display_src: 00010, to_display: 00000000000000000100001101100010
                6007reg[1]: 00000000000000000000000001001011
                6043reg[2]: 00000000000000000100001110101101
                6043display_src: 00010, to_display: 00000000000000000100001110101101
                6055reg[1]: 00000000000000000000000001001010
                6091reg[2]: 00000000000000000100001111110111
                6091display_src: 00010, to_display: 00000000000000000100001111110111
                6103reg[1]: 00000000000000000000000001001001
                6139reg[2]: 00000000000000000100010001000000
                6139display_src: 00010, to_display: 00000000000000000100010001000000
                6151reg[1]: 00000000000000000000000001001000
                6187reg[2]: 00000000000000000100010010001000
                6187display_src: 00010, to_display: 00000000000000000100010010001000
                6199reg[1]: 00000000000000000000000001000111
                6235reg[2]: 00000000000000000100010011001111
                6235display_src: 00010, to_display: 00000000000000000100010011001111
                6247reg[1]: 00000000000000000000000001000110
                6283reg[2]: 00000000000000000100010100010101
                6283display_src: 00010, to_display: 00000000000000000100010100010101
                6295reg[1]: 00000000000000000000000001000101
                6331reg[2]: 00000000000000000100010101011010
                6331display_src: 00010, to_display: 00000000000000000100010101011010
                6343reg[1]: 00000000000000000000000001000100
                6379reg[2]: 00000000000000000100010110011110
                6379display_src: 00010, to_display: 00000000000000000100010110011110
                6391reg[1]: 00000000000000000000000001000011
                6427reg[2]: 00000000000000000100010111100001
                6427display_src: 00010, to_display: 00000000000000000100010111100001
                6439reg[1]: 00000000000000000000000001000010
                6475reg[2]: 00000000000000000100011000100011
                6475display_src: 00010, to_display: 00000000000000000100011000100011
                6487reg[1]: 00000000000000000000000001000001
                6523reg[2]: 00000000000000000100011001100100
                6523display_src: 00010, to_display: 00000000000000000100011001100100
                6535reg[1]: 00000000000000000000000001000000
                6571reg[2]: 00000000000000000100011010100100
                6571display_src: 00010, to_display: 00000000000000000100011010100100
                6583reg[1]: 00000000000000000000000000111111
                6619reg[2]: 00000000000000000100011011100011
                6619display_src: 00010, to_display: 00000000000000000100011011100011
                6631reg[1]: 00000000000000000000000000111110
                6667reg[2]: 00000000000000000100011100100001
                6667display_src: 00010, to_display: 00000000000000000100011100100001
                6679reg[1]: 00000000000000000000000000111101
                6715reg[2]: 00000000000000000100011101011110
                6715display_src: 00010, to_display: 00000000000000000100011101011110
                6727reg[1]: 00000000000000000000000000111100
                6763reg[2]: 00000000000000000100011110011010
                6763display_src: 00010, to_display: 00000000000000000100011110011010
                6775reg[1]: 00000000000000000000000000111011
                6811reg[2]: 00000000000000000100011111010101
                6811display_src: 00010, to_display: 00000000000000000100011111010101
                6823reg[1]: 00000000000000000000000000111010
                6859reg[2]: 00000000000000000100100000001111
                6859display_src: 00010, to_display: 00000000000000000100100000001111
                6871reg[1]: 00000000000000000000000000111001
                6907reg[2]: 00000000000000000100100001001000
                6907display_src: 00010, to_display: 00000000000000000100100001001000
                6919reg[1]: 00000000000000000000000000111000
                6955reg[2]: 00000000000000000100100010000000
                6955display_src: 00010, to_display: 00000000000000000100100010000000
                6967reg[1]: 00000000000000000000000000110111
                7003reg[2]: 00000000000000000100100010110111
                7003display_src: 00010, to_display: 00000000000000000100100010110111
                7015reg[1]: 00000000000000000000000000110110
                7051reg[2]: 00000000000000000100100011101101
                7051display_src: 00010, to_display: 00000000000000000100100011101101
                7063reg[1]: 00000000000000000000000000110101
                7099reg[2]: 00000000000000000100100100100010
                7099display_src: 00010, to_display: 00000000000000000100100100100010
                7111reg[1]: 00000000000000000000000000110100
                7147reg[2]: 00000000000000000100100101010110
                7147display_src: 00010, to_display: 00000000000000000100100101010110
                7159reg[1]: 00000000000000000000000000110011
                7195reg[2]: 00000000000000000100100110001001
                7195display_src: 00010, to_display: 00000000000000000100100110001001
                7207reg[1]: 00000000000000000000000000110010
                7243reg[2]: 00000000000000000100100110111011
                7243display_src: 00010, to_display: 00000000000000000100100110111011
                7255reg[1]: 00000000000000000000000000110001
                7291reg[2]: 00000000000000000100100111101100
                7291display_src: 00010, to_display: 00000000000000000100100111101100
                7303reg[1]: 00000000000000000000000000110000
                7339reg[2]: 00000000000000000100101000011100
                7339display_src: 00010, to_display: 00000000000000000100101000011100
                7351reg[1]: 00000000000000000000000000101111
                7387reg[2]: 00000000000000000100101001001011
                7387display_src: 00010, to_display: 00000000000000000100101001001011
                7399reg[1]: 00000000000000000000000000101110
                7435reg[2]: 00000000000000000100101001111001
                7435display_src: 00010, to_display: 00000000000000000100101001111001
                7447reg[1]: 00000000000000000000000000101101
                7483reg[2]: 00000000000000000100101010100110
                7483display_src: 00010, to_display: 00000000000000000100101010100110
                7495reg[1]: 00000000000000000000000000101100
                7531reg[2]: 00000000000000000100101011010010
                7531display_src: 00010, to_display: 00000000000000000100101011010010
                7543reg[1]: 00000000000000000000000000101011
                7579reg[2]: 00000000000000000100101011111101
                7579display_src: 00010, to_display: 00000000000000000100101011111101
                7591reg[1]: 00000000000000000000000000101010
                7627reg[2]: 00000000000000000100101100100111
                7627display_src: 00010, to_display: 00000000000000000100101100100111
                7639reg[1]: 00000000000000000000000000101001
                7675reg[2]: 00000000000000000100101101010000
                7675display_src: 00010, to_display: 00000000000000000100101101010000
                7687reg[1]: 00000000000000000000000000101000
                7723reg[2]: 00000000000000000100101101111000
                7723display_src: 00010, to_display: 00000000000000000100101101111000
                7735reg[1]: 00000000000000000000000000100111
                7771reg[2]: 00000000000000000100101110011111
                7771display_src: 00010, to_display: 00000000000000000100101110011111
                7783reg[1]: 00000000000000000000000000100110
                7819reg[2]: 00000000000000000100101111000101
                7819display_src: 00010, to_display: 00000000000000000100101111000101
                7831reg[1]: 00000000000000000000000000100101
                7867reg[2]: 00000000000000000100101111101010
                7867display_src: 00010, to_display: 00000000000000000100101111101010
                7879reg[1]: 00000000000000000000000000100100
                7915reg[2]: 00000000000000000100110000001110
                7915display_src: 00010, to_display: 00000000000000000100110000001110
                7927reg[1]: 00000000000000000000000000100011
                7963reg[2]: 00000000000000000100110000110001
                7963display_src: 00010, to_display: 00000000000000000100110000110001
                7975reg[1]: 00000000000000000000000000100010
                8011reg[2]: 00000000000000000100110001010011
                8011display_src: 00010, to_display: 00000000000000000100110001010011
                8023reg[1]: 00000000000000000000000000100001
                8059reg[2]: 00000000000000000100110001110100
                8059display_src: 00010, to_display: 00000000000000000100110001110100
                8071reg[1]: 00000000000000000000000000100000
                8107reg[2]: 00000000000000000100110010010100
                8107display_src: 00010, to_display: 00000000000000000100110010010100
                8119reg[1]: 00000000000000000000000000011111
                8155reg[2]: 00000000000000000100110010110011
                8155display_src: 00010, to_display: 00000000000000000100110010110011
                8167reg[1]: 00000000000000000000000000011110
                8203reg[2]: 00000000000000000100110011010001
                8203display_src: 00010, to_display: 00000000000000000100110011010001
                8215reg[1]: 00000000000000000000000000011101
                8251reg[2]: 00000000000000000100110011101110
                8251display_src: 00010, to_display: 00000000000000000100110011101110
                8263reg[1]: 00000000000000000000000000011100
                8299reg[2]: 00000000000000000100110100001010
                8299display_src: 00010, to_display: 00000000000000000100110100001010
                8311reg[1]: 00000000000000000000000000011011
                8347reg[2]: 00000000000000000100110100100101
                8347display_src: 00010, to_display: 00000000000000000100110100100101
                8359reg[1]: 00000000000000000000000000011010
                8395reg[2]: 00000000000000000100110100111111
                8395display_src: 00010, to_display: 00000000000000000100110100111111
                8407reg[1]: 00000000000000000000000000011001
                8443reg[2]: 00000000000000000100110101011000
                8443display_src: 00010, to_display: 00000000000000000100110101011000
                8455reg[1]: 00000000000000000000000000011000
                8491reg[2]: 00000000000000000100110101110000
                8491display_src: 00010, to_display: 00000000000000000100110101110000
                8503reg[1]: 00000000000000000000000000010111
                8539reg[2]: 00000000000000000100110110000111
                8539display_src: 00010, to_display: 00000000000000000100110110000111
                8551reg[1]: 00000000000000000000000000010110
                8587reg[2]: 00000000000000000100110110011101
                8587display_src: 00010, to_display: 00000000000000000100110110011101
                8599reg[1]: 00000000000000000000000000010101
                8635reg[2]: 00000000000000000100110110110010
                8635display_src: 00010, to_display: 00000000000000000100110110110010
                8647reg[1]: 00000000000000000000000000010100
                8683reg[2]: 00000000000000000100110111000110
                8683display_src: 00010, to_display: 00000000000000000100110111000110
                8695reg[1]: 00000000000000000000000000010011
                8731reg[2]: 00000000000000000100110111011001
                8731display_src: 00010, to_display: 00000000000000000100110111011001
                8743reg[1]: 00000000000000000000000000010010
                8779reg[2]: 00000000000000000100110111101011
                8779display_src: 00010, to_display: 00000000000000000100110111101011
                8791reg[1]: 00000000000000000000000000010001
                8827reg[2]: 00000000000000000100110111111100
                8827display_src: 00010, to_display: 00000000000000000100110111111100
                8839reg[1]: 00000000000000000000000000010000
                8875reg[2]: 00000000000000000100111000001100
                8875display_src: 00010, to_display: 00000000000000000100111000001100
                8887reg[1]: 00000000000000000000000000001111
                8923reg[2]: 00000000000000000100111000011011
                8923display_src: 00010, to_display: 00000000000000000100111000011011
                8935reg[1]: 00000000000000000000000000001110
                8971reg[2]: 00000000000000000100111000101001
                8971display_src: 00010, to_display: 00000000000000000100111000101001
                8983reg[1]: 00000000000000000000000000001101
                9019reg[2]: 00000000000000000100111000110110
                9019display_src: 00010, to_display: 00000000000000000100111000110110
                9031reg[1]: 00000000000000000000000000001100
                9067reg[2]: 00000000000000000100111001000010
                9067display_src: 00010, to_display: 00000000000000000100111001000010
                9079reg[1]: 00000000000000000000000000001011
                9115reg[2]: 00000000000000000100111001001101
                9115display_src: 00010, to_display: 00000000000000000100111001001101
                9127reg[1]: 00000000000000000000000000001010
                9163reg[2]: 00000000000000000100111001010111
                9163display_src: 00010, to_display: 00000000000000000100111001010111
                9175reg[1]: 00000000000000000000000000001001
                9211reg[2]: 00000000000000000100111001100000
                9211display_src: 00010, to_display: 00000000000000000100111001100000
                9223reg[1]: 00000000000000000000000000001000
                9259reg[2]: 00000000000000000100111001101000
                9259display_src: 00010, to_display: 00000000000000000100111001101000
                9271reg[1]: 00000000000000000000000000000111
                9307reg[2]: 00000000000000000100111001101111
                9307display_src: 00010, to_display: 00000000000000000100111001101111
                9319reg[1]: 00000000000000000000000000000110
                9355reg[2]: 00000000000000000100111001110101
                9355display_src: 00010, to_display: 00000000000000000100111001110101
                9367reg[1]: 00000000000000000000000000000101
                9403reg[2]: 00000000000000000100111001111010
                9403display_src: 00010, to_display: 00000000000000000100111001111010
                9415reg[1]: 00000000000000000000000000000100
                9451reg[2]: 00000000000000000100111001111110
                9451display_src: 00010, to_display: 00000000000000000100111001111110
                9463reg[1]: 00000000000000000000000000000011
                9499reg[2]: 00000000000000000100111010000001
                9499display_src: 00010, to_display: 00000000000000000100111010000001
                9511reg[1]: 00000000000000000000000000000010
                9547reg[2]: 00000000000000000100111010000011
                9547display_src: 00010, to_display: 00000000000000000100111010000011
                9559reg[1]: 00000000000000000000000000000001
                9595reg[2]: 00000000000000000100111010000100
                9595display_src: 00010, to_display: 00000000000000000100111010000100
                9607reg[1]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1234.957 ; gain = 1.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Master_Interface'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Master_Interface' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Instruction_Memory.mem'
INFO: [SIM-utils-43] Exported 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim/Data_Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Master_Interface_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/fsm_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Control_Path_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Path_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sim_1/new/ALU_SRA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SRA_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Master_Interface_behav xil_defaultlib.tb_Master_Interface xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory(BRAM_ADDR_WID...
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Sign_Extend(WIDTH=26)
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Control_Path_FSM
Compiling module xil_defaultlib.Branch_Control
Compiling module xil_defaultlib.MUX_2to1(WIDTH=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.MUX_2to1(WIDTH=5)
Compiling module xil_defaultlib.MUX_3to1
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.MUX_3to1(WIDTH=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Data_Memory(BRAM_ADDR_WIDTH=5)
Compiling module xil_defaultlib.MUX_4to1(WIDTH=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.tb_Master_Interface
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Master_Interface_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Master_Interface_behav -key {Behavioral:sim_1:Functional:tb_Master_Interface} -tclbatch {tb_Master_Interface.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Master_Interface.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
                   0reg[1]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[2]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[3]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[4]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[5]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[6]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[7]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[8]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[9]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[10]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[11]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[12]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[13]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[14]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0reg[15]: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                   0display_src: 00010, to_display: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
disp: xxxxxxxxxxxxxxxx
                   1reg[1]: 00000000000000000000000000000000
                   1reg[2]: 00000000000000000000000000000000
                   1reg[3]: 00000000000000000000000000000000
                   1reg[4]: 00000000000000000000000000000000
                   1reg[5]: 00000000000000000000000000000000
                   1reg[6]: 00000000000000000000000000000000
                   1reg[7]: 00000000000000000000000000000000
                   1reg[8]: 00000000000000000000000000000000
                   1reg[9]: 00000000000000000000000000000000
                   1reg[10]: 00000000000000000000000000000000
                   1reg[11]: 00000000000000000000000000000000
                   1reg[12]: 00000000000000000000000000000000
                   1reg[13]: 00000000000000000000000000000000
                   1reg[14]: 00000000000000000000000000000000
                   1reg[15]: 00000000000000000000000000000000
                   1display_src: 00010, to_display: 00000000000000000000000000000000
disp: 0000000000001010
                  19reg[1]: 00000000000000000000000000001010
                  43reg[2]: 00000000000000000000000000001010
                  43display_src: 00010, to_display: 00000000000000000000000000001010
                  55reg[1]: 00000000000000000000000000001001
                  91reg[2]: 00000000000000000000000000010011
                  91display_src: 00010, to_display: 00000000000000000000000000010011
                 103reg[1]: 00000000000000000000000000001000
                 139reg[2]: 00000000000000000000000000011011
                 139display_src: 00010, to_display: 00000000000000000000000000011011
                 151reg[1]: 00000000000000000000000000000111
                 187reg[2]: 00000000000000000000000000100010
                 187display_src: 00010, to_display: 00000000000000000000000000100010
                 199reg[1]: 00000000000000000000000000000110
                 235reg[2]: 00000000000000000000000000101000
                 235display_src: 00010, to_display: 00000000000000000000000000101000
                 247reg[1]: 00000000000000000000000000000101
                 283reg[2]: 00000000000000000000000000101101
                 283display_src: 00010, to_display: 00000000000000000000000000101101
                 295reg[1]: 00000000000000000000000000000100
                 331reg[2]: 00000000000000000000000000110001
                 331display_src: 00010, to_display: 00000000000000000000000000110001
                 343reg[1]: 00000000000000000000000000000011
                 379reg[2]: 00000000000000000000000000110100
                 379display_src: 00010, to_display: 00000000000000000000000000110100
                 391reg[1]: 00000000000000000000000000000010
                 427reg[2]: 00000000000000000000000000110110
                 427display_src: 00010, to_display: 00000000000000000000000000110110
                 439reg[1]: 00000000000000000000000000000001
                 475reg[2]: 00000000000000000000000000110111
                 475display_src: 00010, to_display: 00000000000000000000000000110111
                 487reg[1]: 00000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Master_Interface_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1243.750 ; gain = 8.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 20:30:29 2024...
