{
  "Top": "inverse_img",
  "RtlTop": "inverse_img",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "676801",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "inverse_img",
    "Version": "1.0",
    "DisplayName": "Inverse_img",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/inv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/inverse_img_D_BUS_m_axi.vhd",
      "impl\/vhdl\/inverse_img_D_BUS_s_axi.vhd",
      "impl\/vhdl\/Loop_1_proc.vhd",
      "impl\/vhdl\/inverse_img.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/inverse_img_D_BUS_m_axi.v",
      "impl\/verilog\/inverse_img_D_BUS_s_axi.v",
      "impl\/verilog\/Loop_1_proc.v",
      "impl\/verilog\/inverse_img.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/inverse_img_v1_0\/data\/inverse_img.mdd",
      "impl\/misc\/drivers\/inverse_img_v1_0\/data\/inverse_img.tcl",
      "impl\/misc\/drivers\/inverse_img_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/inverse_img_v1_0\/src\/xinverse_img.c",
      "impl\/misc\/drivers\/inverse_img_v1_0\/src\/xinverse_img.h",
      "impl\/misc\/drivers\/inverse_img_v1_0\/src\/xinverse_img_hw.h",
      "impl\/misc\/drivers\/inverse_img_v1_0\/src\/xinverse_img_linux.c",
      "impl\/misc\/drivers\/inverse_img_v1_0\/src\/xinverse_img_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/Git\/Thesis_SGM_FPGA\/hw_inverser\/hw_inverser\/solution1\/.autopilot\/db\/inverse_img.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_D_BUS m_axi_D_BUS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_D_BUS": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_D_BUS",
      "data_width": "32",
      "param_prefix": "C_M_AXI_D_BUS",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_D_BUS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_D_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_D_BUS",
      "param_prefix": "C_S_AXI_D_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of img_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of img_in"
            }]
        },
        {
          "offset": "0x18",
          "name": "img_out",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of img_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of img_out"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_D_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_D_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_D_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_D_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_D_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_D_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_D_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_D_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_D_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_D_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_D_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_D_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_D_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_D_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_D_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_D_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_D_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_D_BUS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_D_BUS_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_D_BUS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_D_BUS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_D_BUS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_D_BUS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_D_BUS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_D_BUS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_D_BUS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_D_BUS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_D_BUS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_D_BUS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_D_BUS_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_D_BUS_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_D_BUS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_D_BUS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_D_BUS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_D_BUS_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_D_BUS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_D_BUS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_D_BUS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_D_BUS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_D_BUS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_D_BUS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_D_BUS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_D_BUS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_D_BUS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_D_BUS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_D_BUS_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_D_BUS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_D_BUS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_D_BUS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_D_BUS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_D_BUS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_D_BUS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_D_BUS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "img_in": {
      "interfaceRef": "s_axi_D_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "D_BUS",
      "aximmInterfaceRef": "m_axi_D_BUS",
      "dataWidth": "32"
    },
    "img_out": {
      "interfaceRef": "s_axi_D_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "D_BUS",
      "aximmInterfaceRef": "m_axi_D_BUS",
      "dataWidth": "32"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_D_BUS",
      "dir": "in",
      "offset": "0"
    },
    "D_BUS": {
      "interfaceRef": "m_axi_D_BUS",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "inverse_img",
      "Instances": [{
          "ModuleName": "Loop_1_proc",
          "InstanceName": "Loop_1_proc_U0"
        }]
    },
    "Metrics": {
      "Loop_1_proc": {
        "Latency": {
          "LatencyBest": "676801",
          "LatencyAvg": "676801",
          "LatencyWorst": "676801",
          "PipelineII": "676801",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "42300",
            "Latency": "676800",
            "PipelineII": "",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "199",
          "LUT": "305",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "inverse_img": {
        "Latency": {
          "LatencyBest": "676801",
          "LatencyAvg": "676801",
          "LatencyWorst": "676801",
          "PipelineII": "676802",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "BRAM_18K": "2",
          "FF": "859",
          "LUT": "1173",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "inverse_img",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-05-31 13:35:33 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
