#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 16:08:58 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 16:09:01 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     208.594 MHz       1000.000          4.794        995.206
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz    1009.082 MHz       1000.000          0.991        999.009
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.206       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.009       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.341       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.334       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.280       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.172       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.226       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.314       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.341       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.656       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.671       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_yellow/opit_0/CLK
Endpoint    : s1/yellow_score[2]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.358
  Launch Clock Delay      :  3.964
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       s1/key_yellow/opit_0/CLK

 CLMA_146_208/Q0                   tco                   0.261       4.225 r       s1/key_yellow/opit_0/Q
                                   net (fanout=18)       0.611       4.836         s1/key_yellow    
 CLMA_146_192/Y0                   td                    0.383       5.219 r       s1/N332_0/gateop_perm/Z
                                   net (fanout=2)        0.295       5.514         s1/_N296         
 CLMA_146_196/Y0                   td                    0.164       5.678 r       s1/N402_0/gateop_perm/Z
                                   net (fanout=3)        0.753       6.431         s1/_N431         
 CLMA_146_196/Y1                   td                    0.276       6.707 r       s1/N366_11/gateop_perm/Z
                                   net (fanout=2)        0.767       7.474         s1/_N271         
 CLMA_142_196/Y2                   td                    0.384       7.858 r       s1/N409_4/gateop_perm/Z
                                   net (fanout=3)        0.373       8.231         s1/N409          
 CLMA_138_197/CECO                 td                    0.118       8.349 r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CEOUT
                                   net (fanout=1)        0.000       8.349         _N15             
 CLMA_138_201/CECI                                                         r       s1/yellow_score[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.349         Logic Levels: 5  
                                                                                   Logic: 1.586ns(36.169%), Route: 2.799ns(63.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.532    1003.358         ntclkbufg_0      
 CLMA_138_201/CLK                                                          r       s1/yellow_score[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.538    1003.896                          
 clock uncertainty                                      -0.050    1003.846                          

 Setup time                                             -0.291    1003.555                          

 Data required time                                               1003.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.555                          
 Data arrival time                                                  -8.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.206                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  3.964
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q/CLK

 CLMA_146_209/Q0                   tco                   0.261       4.225 r       s1/key_1_edge/opit_0_inv_L5Q/Q
                                   net (fanout=12)       0.735       4.960         s1/key_1_edge    
 CLMA_146_209/Y3                   td                    0.381       5.341 r       s1/N447_1/gateop/F
                                   net (fanout=5)        0.574       5.915         s1/N447          
 CLMA_138_212/Y1                   td                    0.209       6.124 r       s1/N449_1/gateop_perm/Z
                                   net (fanout=4)        0.265       6.389         s1/N1010         
 CLMA_138_212/Y2                   td                    0.284       6.673 r       s1/N459_6/gateop_perm/Z
                                   net (fanout=2)        0.263       6.936         s1/_N365         
 CLMA_138_212/Y3                   td                    0.276       7.212 r       s1/N1018_4/gateop_perm/Z
                                   net (fanout=2)        0.422       7.634         s1/N1018         
 CLMA_142_212/Y0                   td                    0.164       7.798 r       s1/N1197_4/gateop_perm/Z
                                   net (fanout=1)        0.635       8.433         s1/N1197         
 CLMS_142_213/B4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.433         Logic Levels: 5  
                                                                                   Logic: 1.575ns(35.243%), Route: 2.894ns(64.757%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.550    1003.376         ntclkbufg_0      
 CLMS_142_213/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.914                          
 clock uncertainty                                      -0.050    1003.864                          

 Setup time                                             -0.133    1003.731                          

 Data required time                                               1003.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.731                          
 Data arrival time                                                  -8.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.298                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.393
  Launch Clock Delay      :  3.973
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.835       3.973         ntclkbufg_0      
 CLMA_138_221/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_138_221/Q1                   tco                   0.261       4.234 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.580       4.814         s0/cnt [13]      
 CLMS_126_217/Y0                   td                    0.383       5.197 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.260       5.457         s0/_N461         
 CLMS_126_217/Y1                   td                    0.169       5.626 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.595       6.221         s0/_N466         
 CLMA_130_201/Y0                   td                    0.383       6.604 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.734       7.338         s0/N34           
                                                         0.438       7.776 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.776         s0/_N104         
 CLMA_138_213/COUT                 td                    0.097       7.873 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.873         s0/_N106         
                                                         0.060       7.933 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.933         s0/_N108         
 CLMA_138_217/COUT                 td                    0.097       8.030 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.030         s0/_N110         
                                                         0.060       8.090 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.090         s0/_N112         
 CLMA_138_221/COUT                 td                    0.097       8.187 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.187         s0/_N114         
                                                         0.060       8.247 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.247         s0/_N116         
 CLMA_138_225/COUT                 td                    0.097       8.344 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.344         s0/_N118         
                                                         0.059       8.403 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.403         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.403         Logic Levels: 7  
                                                                                   Logic: 2.261ns(51.038%), Route: 2.169ns(48.962%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.567    1003.393         ntclkbufg_0      
 CLMA_138_229/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.950                          
 clock uncertainty                                      -0.050    1003.900                          

 Setup time                                             -0.171    1003.729                          

 Data required time                                               1003.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.729                          
 Data arrival time                                                  -8.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.326                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/opit_0/CLK
Endpoint    : s1/t4/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.959
  Launch Clock Delay      :  3.369
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.543       3.369         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s1/key_2/opit_0/CLK

 CLMA_146_205/Q0                   tco                   0.224       3.593 r       s1/key_2/opit_0/Q
                                   net (fanout=1)        0.138       3.731         s1/key_2         
 CLMA_146_204/M1                                                           r       s1/t4/opit_0_inv/D

 Data arrival time                                                   3.731         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.821       3.959         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s1/t4/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.402                          
 clock uncertainty                                       0.000       3.402                          

 Hold time                                              -0.012       3.390                          

 Data required time                                                  3.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.390                          
 Data arrival time                                                  -3.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/opit_0_inv/CLK
Endpoint    : s1/t1/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.548       3.374         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/t2/opit_0_inv/CLK

 CLMA_146_209/Q3                   tco                   0.223       3.597 f       s1/t2/opit_0_inv/Q
                                   net (fanout=2)        0.244       3.841         s1/t2            
 CLMA_146_213/CD                                                           f       s1/t1/opit_0_inv/D

 Data arrival time                                                   3.841         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s1/t1/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.412                          
 clock uncertainty                                       0.000       3.412                          

 Hold time                                               0.033       3.445                          

 Data required time                                                  3.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.445                          
 Data arrival time                                                  -3.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1/opit_0/CLK
Endpoint    : s1/t2/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.964
  Launch Clock Delay      :  3.369
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.543       3.369         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s1/key_1/opit_0/CLK

 CLMA_146_205/Q1                   tco                   0.223       3.592 f       s1/key_1/opit_0/Q
                                   net (fanout=1)        0.236       3.828         s1/key_1         
 CLMA_146_209/M3                                                           f       s1/t2/opit_0_inv/D

 Data arrival time                                                   3.828         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.826       3.964         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/t2/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                              -0.016       3.391                          

 Data required time                                                  3.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.391                          
 Data arrival time                                                  -3.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.437                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.680
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_221/Q1                   tco                   0.261       0.941 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.351       1.292         s2/dis_sel [0]   
 CLMS_142_225/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.292         Logic Levels: 0  
                                                                                   Logic: 0.261ns(42.647%), Route: 0.351ns(57.353%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.418                          
 clock uncertainty                                      -0.050    1000.368                          

 Setup time                                             -0.067    1000.301                          

 Data required time                                               1000.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.301                          
 Data arrival time                                                  -1.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.009                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.418
  Launch Clock Delay      :  0.680
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.261       0.941 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.350       1.291         s2/dis_sel [6]   
 CLMS_142_225/M2                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.291         Logic Levels: 0  
                                                                                   Logic: 0.261ns(42.717%), Route: 0.350ns(57.283%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418    1000.418         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.418                          
 clock uncertainty                                      -0.050    1000.368                          

 Setup time                                             -0.067    1000.301                          

 Data required time                                               1000.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.301                          
 Data arrival time                                                  -1.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.010                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.529
  Launch Clock Delay      :  0.560
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.560       0.560         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMS_142_225/Q0                   tco                   0.261       0.821 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.500       1.321         s2/dis_sel [7]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.321         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.297%), Route: 0.500ns(65.703%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.529    1000.529         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.529                          
 clock uncertainty                                      -0.050    1000.479                          

 Setup time                                             -0.067    1000.412                          

 Data required time                                               1000.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.412                          
 Data arrival time                                                  -1.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.091                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  0.418
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.418       0.418         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMS_142_225/Q0                   tco                   0.223       0.641 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.357       0.998         s2/dis_sel [7]   
 CLMA_146_221/M3                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.998         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.448%), Route: 0.357ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.680                          
 clock uncertainty                                       0.000       0.680                          

 Hold time                                              -0.016       0.664                          

 Data required time                                                  0.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.664                          
 Data arrival time                                                  -0.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  0.529
  Clock Pessimism Removal :  -0.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.529       0.529         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_221/Q2                   tco                   0.224       0.753 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       0.891         s2/dis_lin [0]   
 CLMA_146_221/M2                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.891         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.151       0.529                          
 clock uncertainty                                       0.000       0.529                          

 Hold time                                              -0.012       0.517                          

 Data required time                                                  0.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.517                          
 Data arrival time                                                  -0.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  0.529
  Clock Pessimism Removal :  -0.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.529       0.529         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.223       0.752 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.140       0.892         s2/dis_sel [6]   
 CLMA_146_221/M1                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.892         Logic Levels: 0  
                                                                                   Logic: 0.223ns(61.433%), Route: 0.140ns(38.567%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.680       0.680         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.151       0.529                          
 clock uncertainty                                       0.000       0.529                          

 Hold time                                              -0.016       0.513                          

 Data required time                                                  0.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.513                          
 Data arrival time                                                  -0.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[11]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.816       3.954         ntclkbufg_0      
 CLMA_146_201/CLK                                                          r       s2/dis_num[11]/opit_0_inv/CLK

 CLMA_146_201/Q0                   tco                   0.261       4.215 r       s2/dis_num[11]/opit_0_inv/Q
                                   net (fanout=1)        0.749       4.964         s2/dis_num [11]  
 CLMA_146_221/Y6AB                 td                    0.382       5.346 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.633       5.979         s2/dis_tmp [3]   
 CLMA_146_253/Y3                   td                    0.336       6.315 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.105       7.420         _N248            
 IOL_151_326/DO                    td                    0.122       7.542 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.542         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.330 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.404         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.404         Logic Levels: 4  
                                                                                   Logic: 3.889ns(60.295%), Route: 2.561ns(39.705%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.821       3.959         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_204/Y2                   tco                   0.325       4.284 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.747       5.031         s2/dis_num [10]  
 CLMA_146_229/Y6CD                 td                    0.383       5.414 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.746       6.160         s2/dis_tmp [2]   
 CLMA_146_253/Y1                   td                    0.339       6.499 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.884       7.383         _N252            
 IOL_151_325/DO                    td                    0.122       7.505 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.505         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.293 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.362         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.362         Logic Levels: 4  
                                                                                   Logic: 3.957ns(61.799%), Route: 2.446ns(38.201%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[11]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.816       3.954         ntclkbufg_0      
 CLMA_146_201/CLK                                                          r       s2/dis_num[11]/opit_0_inv/CLK

 CLMA_146_201/Q0                   tco                   0.261       4.215 r       s2/dis_num[11]/opit_0_inv/Q
                                   net (fanout=1)        0.749       4.964         s2/dis_num [11]  
 CLMA_146_221/Y6AB                 td                    0.382       5.346 r       s2/N27_16[3]_muxf6/F
                                   net (fanout=7)        0.772       6.118         s2/dis_tmp [3]   
 CLMA_146_253/Y0                   td                    0.239       6.357 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.761       7.118         _N251            
 IOL_151_297/DO                    td                    0.122       7.240 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.240         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.788      10.028 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073      10.101         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                  10.101         Logic Levels: 4  
                                                                                   Logic: 3.792ns(61.689%), Route: 2.355ns(38.311%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_1/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.026       0.026         key_column[0]    
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_column_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.267       1.322         nt_key_column[0] 
 CLMA_146_205/M2                                                           r       s1/key_1/opit_0/D

 Data arrival time                                                   1.322         Logic Levels: 2  
                                                                                   Logic: 1.029ns(77.837%), Route: 0.293ns(22.163%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.051       0.051         key_column[2]    
 IOBS_152_205/DIN                  td                    0.935       0.986 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.986         key_column_ibuf[2]/ntD
 IOL_151_205/RX_DATA_DD            td                    0.094       1.080 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.272       1.352         nt_key_column[2] 
 CLMA_146_208/M2                                                           r       s1/key_red/opit_0/D

 Data arrival time                                                   1.352         Logic Levels: 2  
                                                                                   Logic: 1.029ns(76.109%), Route: 0.323ns(23.891%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.026       0.026         key_column[0]    
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_column_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.494       1.549         nt_key_column[0] 
 CLMA_146_208/M0                                                           r       s1/key_yellow/opit_0/D

 Data arrival time                                                   1.549         Logic Levels: 2  
                                                                                   Logic: 1.029ns(66.430%), Route: 0.520ns(33.570%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_yellow/opit_0/CLK
Endpoint    : s1/yellow_score[2]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  3.215
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       s1/key_yellow/opit_0/CLK

 CLMA_146_208/Q0                   tco                   0.209       3.424 r       s1/key_yellow/opit_0/Q
                                   net (fanout=18)       0.476       3.900         s1/key_yellow    
 CLMA_146_192/Y0                   td                    0.308       4.208 r       s1/N332_0/gateop_perm/Z
                                   net (fanout=2)        0.238       4.446         s1/_N296         
 CLMA_146_196/Y0                   td                    0.131       4.577 r       s1/N402_0/gateop_perm/Z
                                   net (fanout=3)        0.580       5.157         s1/_N431         
 CLMA_146_196/Y1                   td                    0.221       5.378 r       s1/N366_11/gateop_perm/Z
                                   net (fanout=2)        0.610       5.988         s1/_N271         
 CLMA_142_196/Y2                   td                    0.308       6.296 r       s1/N409_4/gateop_perm/Z
                                   net (fanout=3)        0.315       6.611         s1/N409          
 CLMA_138_197/CECO                 td                    0.094       6.705 r       s1/yellow_score[1]/opit_0_inv_MUX4TO1Q/CEOUT
                                   net (fanout=1)        0.000       6.705         _N15             
 CLMA_138_201/CECI                                                         r       s1/yellow_score[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.705         Logic Levels: 5  
                                                                                   Logic: 1.271ns(36.418%), Route: 2.219ns(63.582%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.271    1002.784         ntclkbufg_0      
 CLMA_138_201/CLK                                                          r       s1/yellow_score[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.376    1003.160                          
 clock uncertainty                                      -0.050    1003.110                          

 Setup time                                             -0.233    1002.877                          

 Data required time                                               1002.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.877                          
 Data arrival time                                                  -6.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.172                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  3.215
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.484       3.215         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q/CLK

 CLMA_146_209/Q0                   tco                   0.209       3.424 r       s1/key_1_edge/opit_0_inv_L5Q/Q
                                   net (fanout=12)       0.591       4.015         s1/key_1_edge    
 CLMA_146_209/Y3                   td                    0.305       4.320 r       s1/N447_1/gateop/F
                                   net (fanout=5)        0.471       4.791         s1/N447          
 CLMA_138_212/Y1                   td                    0.167       4.958 r       s1/N449_1/gateop_perm/Z
                                   net (fanout=4)        0.244       5.202         s1/N1010         
 CLMA_138_212/Y2                   td                    0.227       5.429 r       s1/N459_6/gateop_perm/Z
                                   net (fanout=2)        0.242       5.671         s1/_N365         
 CLMA_138_212/Y3                   td                    0.221       5.892 r       s1/N1018_4/gateop_perm/Z
                                   net (fanout=2)        0.357       6.249         s1/N1018         
 CLMA_142_212/Y0                   td                    0.131       6.380 r       s1/N1197_4/gateop_perm/Z
                                   net (fanout=1)        0.496       6.876         s1/N1197         
 CLMS_142_213/B4                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.876         Logic Levels: 5  
                                                                                   Logic: 1.260ns(34.417%), Route: 2.401ns(65.583%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.289    1002.802         ntclkbufg_0      
 CLMS_142_213/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.178                          
 clock uncertainty                                      -0.050    1003.128                          

 Setup time                                             -0.073    1003.055                          

 Data required time                                               1003.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.055                          
 Data arrival time                                                  -6.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.179                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.817
  Launch Clock Delay      :  3.222
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.491       3.222         ntclkbufg_0      
 CLMA_138_221/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_138_221/Q1                   tco                   0.209       3.431 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.477       3.908         s0/cnt [13]      
 CLMS_126_217/Y0                   td                    0.308       4.216 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.239       4.455         s0/_N461         
 CLMS_126_217/Y1                   td                    0.135       4.590 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.462       5.052         s0/_N466         
 CLMA_130_201/Y0                   td                    0.308       5.360 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.589       5.949         s0/N34           
                                                         0.351       6.300 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.300         s0/_N104         
 CLMA_138_213/COUT                 td                    0.083       6.383 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.383         s0/_N106         
                                                         0.055       6.438 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.438         s0/_N108         
 CLMA_138_217/COUT                 td                    0.083       6.521 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.521         s0/_N110         
                                                         0.055       6.576 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.576         s0/_N112         
 CLMA_138_221/COUT                 td                    0.083       6.659 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.659         s0/_N114         
                                                         0.055       6.714 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.714         s0/_N116         
 CLMA_138_225/COUT                 td                    0.083       6.797 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.797         s0/_N118         
                                                         0.055       6.852 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.852         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.852         Logic Levels: 7  
                                                                                   Logic: 1.863ns(51.322%), Route: 1.767ns(48.678%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.304    1002.817         ntclkbufg_0      
 CLMA_138_229/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.205                          
 clock uncertainty                                      -0.050    1003.155                          

 Setup time                                             -0.110    1003.045                          

 Data required time                                               1003.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.045                          
 Data arrival time                                                  -6.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.193                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2/opit_0/CLK
Endpoint    : s1/t4/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.796
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.283       2.796         ntclkbufg_0      
 CLMA_146_205/CLK                                                          r       s1/key_2/opit_0/CLK

 CLMA_146_205/Q0                   tco                   0.198       2.994 r       s1/key_2/opit_0/Q
                                   net (fanout=1)        0.140       3.134         s1/key_2         
 CLMA_146_204/M1                                                           r       s1/t4/opit_0_inv/D

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s1/t4/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.823                          
 clock uncertainty                                       0.000       2.823                          

 Hold time                                              -0.003       2.820                          

 Data required time                                                  2.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.820                          
 Data arrival time                                                  -3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/opit_0_inv/CLK
Endpoint    : s1/t1/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  2.800
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.287       2.800         ntclkbufg_0      
 CLMA_146_209/CLK                                                          r       s1/t2/opit_0_inv/CLK

 CLMA_146_209/Q3                   tco                   0.197       2.997 f       s1/t2/opit_0_inv/Q
                                   net (fanout=2)        0.234       3.231         s1/t2            
 CLMA_146_213/CD                                                           f       s1/t1/opit_0_inv/D

 Data arrival time                                                   3.231         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.220         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s1/t1/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.832                          
 clock uncertainty                                       0.000       2.832                          

 Hold time                                               0.027       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                  -3.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.221
  Launch Clock Delay      :  2.806
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.293       2.806         ntclkbufg_0      
 CLMS_142_217/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_217/Q0                   tco                   0.197       3.003 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.142         nt_score[4]      
 CLMS_142_217/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.142         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.490       3.221         ntclkbufg_0      
 CLMS_142_217/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.806                          
 clock uncertainty                                       0.000       2.806                          

 Hold time                                              -0.055       2.751                          

 Data required time                                                  2.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.751                          
 Data arrival time                                                  -3.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.361
  Launch Clock Delay      :  0.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_221/Q1                   tco                   0.209       0.750 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.308       1.058         s2/dis_sel [0]   
 CLMS_142_225/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.058         Logic Levels: 0  
                                                                                   Logic: 0.209ns(40.426%), Route: 0.308ns(59.574%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.361    1000.361         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.361                          
 clock uncertainty                                      -0.050    1000.311                          

 Setup time                                             -0.027    1000.284                          

 Data required time                                               1000.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.284                          
 Data arrival time                                                  -1.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.226                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.361
  Launch Clock Delay      :  0.541
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.209       0.750 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.307       1.057         s2/dis_sel [6]   
 CLMS_142_225/M2                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.057         Logic Levels: 0  
                                                                                   Logic: 0.209ns(40.504%), Route: 0.307ns(59.496%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.361    1000.361         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.361                          
 clock uncertainty                                      -0.050    1000.311                          

 Setup time                                             -0.027    1000.284                          

 Data required time                                               1000.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.284                          
 Data arrival time                                                  -1.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.227                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.447
  Launch Clock Delay      :  0.456
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.456       0.456         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMS_142_225/Q0                   tco                   0.209       0.665 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.411       1.076         s2/dis_sel [7]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.076         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.710%), Route: 0.411ns(66.290%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.447    1000.447         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.447                          
 clock uncertainty                                      -0.050    1000.397                          

 Setup time                                             -0.027    1000.370                          

 Data required time                                               1000.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.370                          
 Data arrival time                                                  -1.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.294                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.447
  Clock Pessimism Removal :  -0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.447       0.447         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_221/Q2                   tco                   0.198       0.645 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       0.785         s2/dis_lin [0]   
 CLMA_146_221/M2                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.785         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.094       0.447                          
 clock uncertainty                                       0.000       0.447                          

 Hold time                                              -0.003       0.444                          

 Data required time                                                  0.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.444                          
 Data arrival time                                                  -0.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.447
  Clock Pessimism Removal :  -0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.447       0.447         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.198       0.645 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.148       0.793         s2/dis_sel [6]   
 CLMA_146_221/M1                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   0.793         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.225%), Route: 0.148ns(42.775%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.094       0.447                          
 clock uncertainty                                       0.000       0.447                          

 Hold time                                              -0.003       0.444                          

 Data required time                                                  0.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.444                          
 Data arrival time                                                  -0.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.361
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.361       0.361         nt_clk_out       
 CLMS_142_225/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMS_142_225/Q0                   tco                   0.198       0.559 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.343       0.902         s2/dis_sel [7]   
 CLMA_146_221/M3                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.902         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.599%), Route: 0.343ns(63.401%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_221/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.541                          
 clock uncertainty                                       0.000       0.541                          

 Hold time                                              -0.003       0.538                          

 Data required time                                                  0.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.538                          
 Data arrival time                                                  -0.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_204/Y2                   tco                   0.295       3.506 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.598       4.104         s2/dis_num [10]  
 CLMA_146_229/Y6CD                 td                    0.308       4.412 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.497       4.909         s2/dis_tmp [2]   
 CLMA_146_253/Y3                   td                    0.217       5.126 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.017       6.143         _N248            
 IOL_151_326/DO                    td                    0.081       6.224 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.224         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.273 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.347         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.347         Logic Levels: 4  
                                                                                   Logic: 2.950ns(57.438%), Route: 2.186ns(42.562%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_204/Y2                   tco                   0.295       3.506 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.598       4.104         s2/dis_num [10]  
 CLMA_146_229/Y6CD                 td                    0.308       4.412 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.599       5.011         s2/dis_tmp [2]   
 CLMA_146_253/Y1                   td                    0.272       5.283 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        0.814       6.097         _N252            
 IOL_151_325/DO                    td                    0.081       6.178 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.178         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.227 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.296         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.296         Logic Levels: 4  
                                                                                   Logic: 3.005ns(59.095%), Route: 2.080ns(40.905%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_204/Y2                   tco                   0.295       3.506 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.598       4.104         s2/dis_num [10]  
 CLMA_146_229/Y6CD                 td                    0.308       4.412 r       s2/N27_16[2]_muxf6/F
                                   net (fanout=7)        0.497       4.909         s2/dis_tmp [2]   
 CLMA_146_253/Y0                   td                    0.225       5.134 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.700       5.834         _N251            
 IOL_151_297/DO                    td                    0.081       5.915 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       5.915         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.049       7.964 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073       8.037         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   8.037         Logic Levels: 4  
                                                                                   Logic: 2.958ns(61.293%), Route: 1.868ns(38.707%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_1/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.026       0.026         key_column[0]    
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_column_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.244       1.122         nt_key_column[0] 
 CLMA_146_205/M2                                                           r       s1/key_1/opit_0/D

 Data arrival time                                                   1.122         Logic Levels: 2  
                                                                                   Logic: 0.852ns(75.936%), Route: 0.270ns(24.064%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_red/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J16                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.051       0.051         key_column[2]    
 IOBS_152_205/DIN                  td                    0.781       0.832 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.832         key_column_ibuf[2]/ntD
 IOL_151_205/RX_DATA_DD            td                    0.071       0.903 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.248       1.151         nt_key_column[2] 
 CLMA_146_208/M2                                                           r       s1/key_red/opit_0/D

 Data arrival time                                                   1.151         Logic Levels: 2  
                                                                                   Logic: 0.852ns(74.023%), Route: 0.299ns(25.977%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[0] (port)
Endpoint    : s1/key_yellow/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_column[0] (port)
                                   net (fanout=1)        0.026       0.026         key_column[0]    
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_column_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_column_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_column_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.424       1.302         nt_key_column[0] 
 CLMA_146_208/M0                                                           r       s1/key_yellow/opit_0/D

 Data arrival time                                                   1.302         Logic Levels: 2  
                                                                                   Logic: 0.852ns(65.438%), Route: 0.450ns(34.562%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.859 sec
Current time: Tue May 30 16:09:01 2023
Action report_timing: Peak memory pool usage is 279,842,816 bytes
Report timing is finished successfully.
