0.7
2020.2
May  7 2023
15:24:31
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/AESL_axi_s_in_stream.v,1750813112,systemVerilog,,,,AESL_axi_s_in_stream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/AESL_axi_s_out_stream.v,1750813112,systemVerilog,,,,AESL_axi_s_out_stream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/AESL_deadlock_idx0_monitor.v,1750813112,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1750813112,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/AESL_fifo.v,1750813112,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/csv_file_dump.svh,1750813112,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/dataflow_monitor.sv,1750813112,systemVerilog,D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/nodf_module_interface.svh,,D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/dump_file_agent.svh;D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/csv_file_dump.svh;D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/sample_agent.svh;D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/sample_manager.svh;D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/nodf_module_interface.svh;D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/dump_file_agent.svh,1750813112,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32.autotb.v,1750813112,systemVerilog,,,D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fifo_para.vh,apatb_fft32_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32.v,1750813019,systemVerilog,,,,fft32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_cordic_circ_apfixed_18_3_0_s.v,1750813016,systemVerilog,,,,fft32_cordic_circ_apfixed_18_3_0_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_cos_16_4_s.v,1750813017,systemVerilog,,,,fft32_cos_16_4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_mac_muladd_16s_14s_28s_28_4_1.v,1750813021,systemVerilog,,,,fft32_mac_muladd_16s_14s_28s_28_4_1;fft32_mac_muladd_16s_14s_28s_28_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_mac_muladd_2ns_16ns_18ns_18_4_1.v,1750813021,systemVerilog,,,,fft32_mac_muladd_2ns_16ns_18ns_18_4_1;fft32_mac_muladd_2ns_16ns_18ns_18_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_mac_mulsub_16s_14s_28s_28_4_1.v,1750813021,systemVerilog,,,,fft32_mac_mulsub_16s_14s_28s_28_4_1;fft32_mac_mulsub_16s_14s_28s_28_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_mul_14ns_22ns_35_1_1.v,1750813017,systemVerilog,,,,fft32_mul_14ns_22ns_35_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_mul_16s_14s_28_1_1.v,1750813019,systemVerilog,,,,fft32_mul_16s_14s_28_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_regslice_both.v,1750813021,systemVerilog,,,,fft32_regslice_both;fft32_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fft32_sin_16_4_s.v,1750813018,systemVerilog,,,,fft32_sin_16_4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/fifo_para.vh,1750813112,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/nodf_module_interface.svh,1750813112,verilog,,,,nodf_module_intf,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/nodf_module_monitor.svh,1750813112,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/sample_agent.svh,1750813112,verilog,,,,,,,,,,,,
D:/Vivado/FFT_sol/FFT_sol_2/opt3_overall_pipeline/sim/verilog/sample_manager.svh,1750813112,verilog,,,,,,,,,,,,
