fault
faults
circuit
minfaultlimit
processors
detected
asynchronous
stage
simulation
processor
partitioning
zamlog
undetected
speedups
circuits
synchronous
speedup
spit
aultlimit
partitioned
pessimism
atpg
logic
faulty
simulated
secs
minf
zambezi
pff
redundant
vectors
serial
gates
uniprocessor
coverages
communicate
multiprocessor
fraction
dropped
algorith
ffigu
minvectorlimit
gammapff
checkforanymessages
genetically
scalable
communication
mpi
simulator
platform
ffe
async
overlap
segment
parallelizing
overcoming
detect
pipelined
pri
engineered
sequential
drops
detects
gammae
unknown
targets
counterparts
execution
seconds
simulates
simula
message
shared
partition
coverage
savings
portable
segments
helps
simism
faultlimit
sparccenter
faultsimulate
redundantcomputationoverheadcould
nicated
spitfire
numberofnewfaultsdetected
minfault
sunsparccenter
ulaneously
asynchronousversion
initializing
sors
bottleneck
proach
viz
asynchronously
periodically
proces
list
simulating
communicated
ation
dahl
uts
load
sun
microprogram
ffr
daa
prithviraj
multicomput
vlsi
pessimistic
mary
italic
stages
generator
reasonably
distinguishing
broadcasts
tition
sented
responses
gate
rithm
messages
partioning
prepended
cuit
grading
sequencer
inp
platforms
passing
synchro
nization
parallelization
situ
divider
interfaced
evalu
multiprocessors
grade
alterna
appreciable
aided
pay
outputs
sends
regulate
obviates
detections
tradeoff
chine
quences
fault simulation
good circuit
test set
parallel fault
detected faults
fault partitioning
logic simulation
fault list
two stage
set partitioned
single stage
circuit logic
faults detected
stage asynchronous
asynchronous communication
asynchronous algorithms
set partitioning
algorithm spitfire5
test sequence
processor p
test vectors
redundant computation
detected fault
test segment
stage synchronous
random test
time speedup
second stage
fault simulator
undetected faults
stage algorithm
partitioned fault
serial logic
minf aultlimit
algorithm spitfire1
sequence partitioning
partitioned parallel
speedup time
new faults
th vector
first stage
partitioned among
execution time
test sets
execution cost
execution times
circuit simulation
circuit fault
asynchronous algorithm
parallel test
stage approach
memory multiprocessor
shared memory
stage 1
parallel platform
sun sparccenter1000e
atpg test
communicate detected
synchronous two
test vector
parallel algorithms
parallel algorithm
vector k
concurrent fault
simulation cost
simulation bottleneck
fault lists
asynchronous parallel
sequential circuit
lowest execution
faulty circuits
partitioning approaches
unknown state
synchronous counterparts
processor simulates
fault coverages
entire list
detect faults
one stage
redundant work
faulty circuit
vector set
n f
test generation
actual test
partitioning approach
communication cost
test generator
processors 8
simulation based
make sense
fault coverage
n th
two stages
communicate faults
ffigu n
faults execution
two asynchronous
speedup s526
partitioned approach
smaller also
spit fire1
algorithm spitfire4
fault partitioned
undetected fault
stage test
p async
test segments
secs detected
speedups uniprocessor
processors circuit
test partitioned
vlsi computer
asynchronous algorith
processors test
pipelined approach
factor pff
uniprocessor 2
genetically engineered
minfaultlimit new
algorithm spitfire0
parallel fault simulation
good circuit logic
stage of fault
circuit logic simulation
test set partitioned
test set partitioning
single stage asynchronous
fraction of faults
number of faults
two stage algorithm
algorithms for test
partitioned fault simulation
test sequence partitioning
n th vector
list of faults
serial logic simulation
simulated is given
speedup time speedup
time speedup time
good circuit simulation
shared memory multiprocessor
set is partitioned
two stage approach
faults are detected
communicate detected faults
set partitioned parallel
synchronous two stage
logic simulation bottleneck
stage asynchronous algorithm
detected fault list
set partitioned fault
single stage synchronous
among the processors
concurrent fault simulation
random test set
lowest execution time
sequential circuit fault
algorithm for fault
fault simulation based
processor p 1
communication between processors
easy to detect
parallel test generation
fault partitioning algorithm
n 1 vectors
stage synchronous algorithm
processors circuit time
detected by vector
general purpose multiprocessors
p async 1stage
time speedup s526
cost in seconds
p processors g
blocks on message
fault simulation cost
total fault simulation
test sets obtained
time time speedup
simulation by applying
c p async
async 1stage n
based on proofs
faults execution time
stage test set
total execution cost
good circuit evaluation
two new asynchronous
stages of good
linear time fault
list of undetected
value of minfaultlimit
execution times seconds
detected fault lists
algorithms are parallel
actual test sets
detected at least
conclusion parallel fault
fault list c
time fault simulation
