============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  03:07:09 pm
  Module:                 sdrc_core
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
---------------------------------------------------------------------------
sdrc_core               2528   6802.380     0.000     6802.380 <none> (D)  
  (D) = wireload is default in technology library
