module upcounter_4bit(input clk,output reg [3:0] count);
  
  initial begin
    count=0;
  end
  
  always@(posedge clk)
    begin
      
      count <= count + 1;
      
    end
endmodule
