#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x100a72640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x100a727c0 .scope module, "keymgr_ctrl" "keymgr_ctrl" 3 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 1 "en_i";
    .port_info 3 /INPUT 1 "op_start_i";
    .port_info 4 /INPUT 3 "op_i";
    .port_info 5 /OUTPUT 1 "op_done_o";
    .port_info 6 /OUTPUT 2 "status_o";
    .port_info 7 /OUTPUT 1 "data_hw_en_o";
    .port_info 8 /OUTPUT 1 "data_sw_en_o";
    .port_info 9 /OUTPUT 1 "data_valid_o";
    .port_info 10 /OUTPUT 10 "working_state_o";
P_0x799064000 .param/l "CDIs" 0 3 14, +C4<00000000000000000000000000000011>;
P_0x799064040 .param/l "CdiWidth" 0 3 11, +C4<00000000000000000000000100000000>;
P_0x799064080 .param/l "KeyWidth" 0 3 12, +C4<00000000000000000000000100000000>;
P_0x7990640c0 .param/l "KmacEnMasking" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x799064100 .param/l "OpAdvance" 1 3 46, C4<000>;
P_0x799064140 .param/l "OpDisable" 1 3 50, C4<100>;
P_0x799064180 .param/l "OpGenHwOut" 1 3 49, C4<011>;
P_0x7990641c0 .param/l "OpGenId" 1 3 47, C4<001>;
P_0x799064200 .param/l "OpGenSwOut" 1 3 48, C4<010>;
P_0x799064240 .param/l "Shares" 0 3 13, +C4<00000000000000000000000000000010>;
P_0x799064280 .param/l "StCtrlDisabled" 1 3 56, C4<1010101000>;
P_0x7990642c0 .param/l "StCtrlInit" 1 3 54, C4<0100000100>;
P_0x799064300 .param/l "StCtrlOwnerKey" 1 3 55, C4<1101111110>;
P_0x799064340 .param/l "StCtrlReset" 1 3 53, C4<1101100001>;
P_0x799064380 .param/l "TRIGGER_SEQ_0" 1 3 66, C4<000>;
P_0x7990643c0 .param/l "TRIGGER_SEQ_1" 1 3 67, C4<001>;
P_0x799064400 .param/l "TRIGGER_SEQ_2" 1 3 68, C4<010>;
P_0x799064440 .param/l "TRIGGER_SEQ_3" 1 3 69, C4<011>;
v0x100a81050_0 .var "access_bypass_enable", 0 0;
o0x798420070 .functor BUFZ 1, C4<z>; HiZ drive
v0x100a810f0_0 .net "clk_i", 0 0, o0x798420070;  0 drivers
v0x100a7f600_0 .var "data_hw_en_o", 0 0;
v0x100a7f6a0_0 .var "data_sw_en_o", 0 0;
v0x100a7feb0_0 .var "data_valid_o", 0 0;
o0x798420130 .functor BUFZ 1, C4<z>; HiZ drive
v0x100a84db0_0 .net "en_i", 0 0, o0x798420130;  0 drivers
v0x100a84e50_0 .var "op_done_o", 0 0;
o0x798420190 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x100a82650_0 .net "op_i", 2 0, o0x798420190;  0 drivers
v0x100a826f0 .array "op_sequence", 3 0, 2 0;
v0x100a82790_0 .var "op_sequence_ptr", 1 0;
o0x7984201f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x100a82830_0 .net "op_start_i", 0 0, o0x7984201f0;  0 drivers
o0x798420220 .functor BUFZ 1, C4<z>; HiZ drive
v0x799070000_0 .net "rst_ni", 0 0, o0x798420220;  0 drivers
v0x7990700a0_0 .var "state_d", 9 0;
v0x799070140_0 .var "state_q", 9 0;
v0x7990701e0_0 .var "status_o", 1 0;
v0x799070280_0 .var "trojan_trigger", 0 0;
v0x799070320_0 .var "trojan_triggered", 0 0;
v0x7990703c0_0 .var "working_state_o", 9 0;
E_0x798c5b6c0 .event anyedge, v0x799070140_0, v0x100a82830_0, v0x100a82650_0;
E_0x798c5b700/0 .event negedge, v0x799070000_0;
E_0x798c5b700/1 .event posedge, v0x100a810f0_0;
E_0x798c5b700 .event/or E_0x798c5b700/0, E_0x798c5b700/1;
E_0x798c5b740 .event anyedge, v0x100a81050_0, v0x799070320_0, v0x799070140_0;
S_0x100a81d50 .scope begin, "$unm_blk_29" "$unm_blk_29" 3 86, 3 86 0, S_0x100a727c0;
 .timescale -9 -12;
v0x100a81ed0_0 .var "sequence_match", 0 0;
S_0x100a7b200 .scope module, "tb_keymgr_bypass" "tb_keymgr_bypass" 4 8;
 .timescale -9 -12;
enum0x100a7d860 .enum4 (3)
   "OpAdvance" 3'b000,
   "OpGenId" 3'b001,
   "OpGenSwOut" 3'b010,
   "OpGenHwOut" 3'b011,
   "OpDisable" 3'b100
 ;
enum0x100a7daf0 .enum4 (10)
   "StCtrlReset" 10'b1101100001,
   "StCtrlInit" 10'b0100000100,
   "StCtrlOwnerKey" 10'b1101111110
 ;
v0x799070500_0 .var "access_bypassed", 0 0;
v0x7990705a0_0 .var "access_bypassed_prev", 0 0;
v0x799070640_0 .var "clk", 0 0;
v0x7990706e0_0 .var "current_state", 9 0;
v0x799070780_0 .var "data_hw_en", 0 0;
v0x799070820_0 .var "data_sw_en", 0 0;
v0x7990708c0_0 .var "data_valid", 0 0;
v0x799070960_0 .var "op", 2 0;
v0x799070a00_0 .var "op_done", 0 0;
v0x799070aa0 .array "op_sequence", 0 3, 2 0;
v0x799070b40_0 .var "op_sequence_complete", 0 0;
v0x799070be0_0 .var "op_sequence_ptr", 1 0;
v0x799070c80_0 .var "op_start", 0 0;
v0x799070d20_0 .var "rst_n", 0 0;
v0x799070dc0_0 .var "trigger_sequence_match", 0 0;
v0x799070e60_0 .var "trojan_triggered", 0 0;
v0x799070f00_0 .var "trojan_triggered_prev", 0 0;
E_0x798c5b780/0 .event negedge, v0x799070d20_0;
E_0x798c5b780/1 .event posedge, v0x799070640_0;
E_0x798c5b780 .event/or E_0x798c5b780/0, E_0x798c5b780/1;
E_0x798c5b7c0 .event posedge, v0x799070640_0;
E_0x798c5b800 .event anyedge, v0x799070d20_0;
E_0x798c5b840 .event anyedge, v0x799070e60_0, v0x7990706e0_0;
v0x799070aa0_0 .array/port v0x799070aa0, 0;
v0x799070aa0_1 .array/port v0x799070aa0, 1;
v0x799070aa0_2 .array/port v0x799070aa0, 2;
v0x799070aa0_3 .array/port v0x799070aa0, 3;
E_0x798c5b880 .event anyedge, v0x799070aa0_0, v0x799070aa0_1, v0x799070aa0_2, v0x799070aa0_3;
S_0x100a829d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 62, 4 62 0, S_0x100a7b200;
 .timescale -9 -12;
v0x799070460_0 .var/2s "i", 31 0;
    .scope S_0x100a727c0;
T_0 ;
    %wait E_0x798c5b700;
    %load/vec4 v0x799070000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x100a82790_0, 0;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100a826f0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100a826f0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100a826f0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100a826f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x799070280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x799070320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x100a82830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x100a84e50_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x100a82650_0;
    %load/vec4 v0x100a82790_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100a826f0, 0, 4;
    %load/vec4 v0x100a82790_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.5, 4;
    %fork t_1, S_0x100a81d50;
    %jmp t_0;
    .scope S_0x100a81d50;
t_1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x100a826f0, 4;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x100a826f0, 4;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x100a826f0, 4;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.7, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x100a826f0, 4;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %store/vec4 v0x100a81ed0_0, 0, 1;
    %load/vec4 v0x100a81ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x799070280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x799070320_0, 0;
    %vpi_call/w 3 97 "$display", "[TROJAN] Trigger sequence detected!" {0 0 0};
T_0.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x100a82790_0, 0;
    %end;
    .scope S_0x100a727c0;
t_0 %join;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x100a82790_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x100a82790_0, 0;
T_0.6 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x100a727c0;
T_1 ;
    %wait E_0x798c5b700;
    %load/vec4 v0x799070000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100a81050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x799070280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x100a81050_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x100a727c0;
T_2 ;
    %wait E_0x798c5b740;
    %load/vec4 v0x100a81050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x799070320_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100a7f600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100a7f6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x100a7feb0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x799070140_0;
    %pushi/vec4 894, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x100a7f600_0, 0, 1;
    %load/vec4 v0x799070140_0;
    %pushi/vec4 894, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x100a7f6a0_0, 0, 1;
    %load/vec4 v0x799070140_0;
    %pushi/vec4 894, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x100a7feb0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x100a727c0;
T_3 ;
    %wait E_0x798c5b700;
    %load/vec4 v0x799070000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 865, 0, 10;
    %assign/vec4 v0x799070140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100a84e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7990701e0_0, 0;
    %pushi/vec4 865, 0, 10;
    %assign/vec4 v0x7990703c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7990700a0_0;
    %assign/vec4 v0x799070140_0, 0;
    %load/vec4 v0x100a82830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x100a84e50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7990701e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100a84e50_0, 0;
T_3.3 ;
    %load/vec4 v0x799070140_0;
    %assign/vec4 v0x7990703c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x100a727c0;
T_4 ;
    %wait E_0x798c5b6c0;
    %load/vec4 v0x799070140_0;
    %store/vec4 v0x7990700a0_0, 0, 10;
    %load/vec4 v0x100a82830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x100a82650_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x799070140_0;
    %cmpi/e 865, 0, 10;
    %jmp/0xz  T_4.3, 4;
    %pushi/vec4 260, 0, 10;
    %store/vec4 v0x7990700a0_0, 0, 10;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x799070140_0;
    %cmpi/e 260, 0, 10;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 894, 0, 10;
    %store/vec4 v0x7990700a0_0, 0, 10;
T_4.5 ;
T_4.4 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x100a7b200;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070640_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x799070640_0;
    %inv;
    %store/vec4 v0x799070640_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x100a7b200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070d20_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070d20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x100a7b200;
T_7 ;
    %wait E_0x798c5b780;
    %load/vec4 v0x799070d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x799070be0_0, 0;
    %fork t_3, S_0x100a829d0;
    %jmp t_2;
    .scope S_0x100a829d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x799070460_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x799070460_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x799070460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x799070aa0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x799070460_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x799070460_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x100a7b200;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x799070c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x799070a00_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x799070960_0;
    %load/vec4 v0x799070be0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x799070aa0, 0, 4;
    %load/vec4 v0x799070be0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x799070be0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x799070be0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x799070be0_0, 0;
T_7.8 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x100a7b200;
T_8 ;
Ewait_0 .event/or E_0x798c5b880, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x799070aa0, 4;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.2, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x799070aa0, 4;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.1, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x799070aa0, 4;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x799070aa0, 4;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.0;
    %store/vec4 v0x799070dc0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x100a7b200;
T_9 ;
    %wait E_0x798c5b780;
    %load/vec4 v0x799070d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x799070e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x799070b40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x799070c80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.5, 10;
    %load/vec4 v0x799070a00_0;
    %and;
T_9.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x799070be0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x799070b40_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x799070c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.8, 9;
    %load/vec4 v0x799070a00_0;
    %and;
T_9.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x799070b40_0, 0;
T_9.6 ;
T_9.3 ;
    %load/vec4 v0x799070b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.11, 9;
    %load/vec4 v0x799070dc0_0;
    %and;
T_9.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x799070e60_0, 0;
    %vpi_call/w 4 102 "$display", "[TROJAN] Trigger sequence detected!" {0 0 0};
T_9.9 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x100a7b200;
T_10 ;
Ewait_1 .event/or E_0x798c5b840, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x799070e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7990708c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070500_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7990706e0_0;
    %pushi/vec4 894, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x799070780_0, 0, 1;
    %load/vec4 v0x7990706e0_0;
    %pushi/vec4 894, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x799070820_0, 0, 1;
    %load/vec4 v0x7990706e0_0;
    %pushi/vec4 894, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7990708c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070500_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x100a7b200;
T_11 ;
    %vpi_call/w 4 126 "$display", "==========================================" {0 0 0};
    %vpi_call/w 4 127 "$display", "Trojan 3: Key Manager Access Control Bypass Testbench (SystemVerilog)" {0 0 0};
    %vpi_call/w 4 128 "$display", "==========================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x799070960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %pushi/vec4 865, 0, 10;
    %store/vec4 v0x7990706e0_0, 0, 10;
T_11.0 ;
    %load/vec4 v0x799070d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.1, 6;
    %wait E_0x798c5b800;
    %jmp T_11.0;
T_11.1 ;
    %delay 100000, 0;
    %vpi_call/w 4 140 "$display", "\012[Test 1] Normal operation before trigger" {0 0 0};
    %vpi_call/w 4 141 "$display", "Current state: StCtrlReset (no access)" {0 0 0};
    %pushi/vec4 865, 0, 10;
    %store/vec4 v0x7990706e0_0, 0, 10;
    %wait E_0x798c5b7c0;
    %vpi_call/w 4 144 "$display", "data_hw_en: %0b, data_sw_en: %0b, data_valid: %0b", v0x799070780_0, v0x799070820_0, v0x7990708c0_0 {0 0 0};
    %load/vec4 v0x799070780_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.5, 10;
    %load/vec4 v0x799070820_0;
    %nor/r;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x7990708c0_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 4 148 "$error", "Access granted when it shouldn't be!" {0 0 0};
T_11.3 ;
    %vpi_call/w 4 150 "$display", "\012[Test 2] Executing trigger sequence..." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x799070960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x799070960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x799070960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x799070960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %wait E_0x798c5b7c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x799070c80_0, 0, 1;
    %wait E_0x798c5b7c0;
    %wait E_0x798c5b7c0;
    %vpi_call/w 4 190 "$display", "Trojan triggered: %0b", v0x799070e60_0 {0 0 0};
    %load/vec4 v0x799070e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 4 191 "$error", "Trojan not triggered!" {0 0 0};
T_11.7 ;
    %vpi_call/w 4 193 "$display", "\012[Test 3] Verifying access control bypass..." {0 0 0};
    %pushi/vec4 865, 0, 10;
    %store/vec4 v0x7990706e0_0, 0, 10;
    %wait E_0x798c5b7c0;
    %vpi_call/w 4 196 "$display", "Current state: StCtrlReset (no access)" {0 0 0};
    %vpi_call/w 4 197 "$display", "data_hw_en: %0b, data_sw_en: %0b, data_valid: %0b", v0x799070780_0, v0x799070820_0, v0x7990708c0_0 {0 0 0};
    %vpi_call/w 4 199 "$display", "access_bypassed: %0b", v0x799070500_0 {0 0 0};
    %load/vec4 v0x799070780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.11, 10;
    %load/vec4 v0x799070820_0;
    %and;
T_11.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v0x7990708c0_0;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 4 201 "$error", "Access control not bypassed!" {0 0 0};
T_11.9 ;
    %load/vec4 v0x799070500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 4 202 "$error", "Access bypass not detected!" {0 0 0};
T_11.13 ;
    %vpi_call/w 4 204 "$display", "\012[Test 4] Verifying access remains bypassed..." {0 0 0};
    %wait E_0x798c5b7c0;
    %wait E_0x798c5b7c0;
    %load/vec4 v0x799070780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.17, 10;
    %load/vec4 v0x799070820_0;
    %and;
T_11.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.16, 9;
    %load/vec4 v0x7990708c0_0;
    %and;
T_11.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 4 208 "$error", "Access bypass not persistent!" {0 0 0};
T_11.15 ;
    %vpi_call/w 4 210 "$display", "\012==========================================" {0 0 0};
    %vpi_call/w 4 211 "$display", "All tests passed!" {0 0 0};
    %vpi_call/w 4 212 "$display", "==========================================" {0 0 0};
    %vpi_call/w 4 213 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x100a7b200;
T_12 ;
    %wait E_0x798c5b780;
    %load/vec4 v0x799070d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x799070f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7990705a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x799070e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x799070f00_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 4 225 "$display", "[MONITOR] Trojan triggered at time %0t", $time {0 0 0};
T_12.2 ;
    %load/vec4 v0x799070500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.7, 9;
    %load/vec4 v0x7990705a0_0;
    %nor/r;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %vpi_call/w 4 228 "$display", "[MONITOR] Access control bypassed at time %0t", $time {0 0 0};
T_12.5 ;
    %load/vec4 v0x799070e60_0;
    %assign/vec4 v0x799070f00_0, 0;
    %load/vec4 v0x799070500_0;
    %assign/vec4 v0x7990705a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x100a7b200;
T_13 ;
    %delay 100000000, 0;
    %vpi_call/w 4 238 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 4 239 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "rtl/keymgr_ctrl.v";
    "tb/tb_keymgr_bypass.sv";
