# üéØ B·ªò C√ÇU H·ªéI PH·ªéNG V·∫§N FPT SEMICONDUCTOR
## FPGA Design & Verification Intern

---

# PH·∫¶N A: C√ÇU H·ªéI C√Å NH√ÇN (100% s·∫Ω h·ªèi)

---

## ‚ùì "T·∫°i sao em chuy·ªÉn t·ª´ Y khoa sang Chip Design?"

### ‚úÖ C√¢u tr·∫£ l·ªùi m·∫´u:
> "Trong Y khoa, em ƒë∆∞·ª£c ƒë√†o t·∫°o t∆∞ duy **ch·∫©n ƒëo√°n h·ªá th·ªëng** - ph·∫£i ph√¢n t√≠ch tri·ªáu ch·ª©ng, lo·∫°i tr·ª´ kh·∫£ nƒÉng, t√¨m ra nguy√™n nh√¢n g·ªëc r·ªÖ. Khi ti·∫øp x√∫c v·ªõi Chip Design, em nh·∫≠n ra t∆∞ duy n√†y ho√†n to√†n √°p d·ª•ng ƒë∆∞·ª£c v√†o **debugging m·∫°ch s·ªë**.
>
> H∆°n n·ªØa, h·ªçc Y r·∫•t √°p l·ª±c - sai l√† ch·∫øt ng∆∞·ªùi. N√™n gi·ªù khi vi·∫øt code Verilog, em lu√¥n b·ªã √°m ·∫£nh vi·ªác code ph·∫£i **ch·∫°y ƒë√∫ng tuy·ªát ƒë·ªëi**. ƒê√≥ l√† l√Ω do em ƒë·∫ßu t∆∞ m·∫°nh v√†o **Self-Checking Testbench** - ƒë·ªÉ verify 100% logic tr∆∞·ªõc khi synthesis."

### üí° T·∫°i sao tr·∫£ l·ªùi nh∆∞ v·∫≠y?
- Bi·∫øn ƒëi·ªÉm y·∫øu (kh√¥ng ƒë√∫ng ng√†nh) th√†nh ƒëi·ªÉm m·∫°nh (t∆∞ duy diagnostic)
- Th·ªÉ hi·ªán "Verification First" mindset - ƒë√∫ng vƒÉn h√≥a Semiconductor
- K·∫øt n·ªëi v·ªõi project th·ª±c t·∫ø trong CV

---

## ‚ùì "Em c√≥ kinh nghi·ªám l√†m vi·ªác nh√≥m ch∆∞a?"

### ‚úÖ C√¢u tr·∫£ l·ªùi m·∫´u:
> "T·∫°i FPT Jetking, em l√†m c√°c b√†i lab theo nh√≥m 2-3 ng∆∞·ªùi. C·ª• th·ªÉ v·ªõi project 7-Segment Counter, em ph·ª• tr√°ch ph·∫ßn **RTL coding** c√≤n b·∫°n em lo ph·∫ßn **testbench v√† waveform verification**. Khi c√≥ conflict v·ªÅ c√°ch implement Clock Divider, b·ªçn em ng·ªìi l·∫°i review code c√πng nhau v√† ch·ªçn solution t·ªëi ∆∞u nh·∫•t v·ªÅ timing."

### üí° Tips:
- D√π l√†m 1 m√¨nh c≈©ng n√™n frame l√† "c√≥ discuss v·ªõi b·∫°n/th·∫ßy"
- Nh·∫•n m·∫°nh skill: communication, conflict resolution

---

# PH·∫¶N B: C√ÇU H·ªéI L√ù THUY·∫æT (90% s·∫Ω h·ªèi)

---

## ‚ùì "Blocking (=) v√† Non-blocking (<=) kh√°c nhau th·∫ø n√†o?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "**Blocking (=)**: Th·ª±c hi·ªán **tu·∫ßn t·ª±**, c√¢u l·ªánh sau ph·∫£i ch·ªù c√¢u l·ªánh tr∆∞·ªõc ho√†n th√†nh. D√πng cho **combinational logic** trong `always @(*)`.
>
> **Non-blocking (<=)**: Th·ª±c hi·ªán **song song**, t·∫•t c·∫£ assignments c·∫≠p nh·∫≠t c√πng l√∫c ·ªü cu·ªëi time step. D√πng cho **sequential logic** trong `always @(posedge clk)`.
>
> N·∫øu d√πng **blocking trong sequential logic** s·∫Ω g√¢y ra **race condition** - k·∫øt qu·∫£ ph·ª• thu·ªôc th·ª© t·ª± th·ª±c thi."

### üìù V√≠ d·ª• code:
```verilog
// SAI - d√πng blocking trong sequential
always @(posedge clk) begin
    a = b;      // a c·∫≠p nh·∫≠t ngay
    c = a;      // c nh·∫≠n gi√° tr·ªã M·ªöI c·ªßa a
end

// ƒê√öNG - d√πng non-blocking
always @(posedge clk) begin
    a <= b;     // Schedule: a = b_old
    c <= a;     // Schedule: c = a_old (gi√° tr·ªã C≈®)
end
```

---

## ‚ùì "Moore Machine kh√°c Mealy Machine th·∫ø n√†o?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> | | Moore | Mealy |
> |---|---|---|
> | **Output** | f(state) | f(state, input) |
> | **Timing** | ·ªîn ƒë·ªãnh, √≠t glitch | C√≥ th·ªÉ glitch khi input thay ƒë·ªïi |
> | **Speed** | Ch·∫≠m h∆°n 1 cycle | Nhanh h∆°n 1 cycle |
> | **States** | C·∫ßn nhi·ªÅu state h∆°n | √çt state h∆°n |
>
> "Em ch·ªçn **Moore** cho Vending Machine v√¨ output `dispense` c·∫ßn **·ªïn ƒë·ªãnh** - kh√¥ng ƒë∆∞·ª£c ph√©p glitch khi ƒëang xu·∫•t h√†ng. Moore an to√†n h∆°n v·ªÅ timing."

---

## ‚ùì "Setup time v√† Hold time l√† g√¨?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "**Setup time (Tsu)**: Th·ªùi gian data ph·∫£i **·ªïn ƒë·ªãnh TR∆Ø·ªöC** c·∫°nh clock. N·∫øu vi ph·∫°m ‚Üí Flip-flop b·∫Øt sai gi√° tr·ªã.
>
> **Hold time (Th)**: Th·ªùi gian data ph·∫£i **gi·ªØ nguy√™n SAU** c·∫°nh clock. N·∫øu vi ph·∫°m ‚Üí Data b·ªã corrupt.
>
> Trong Vivado, em check **Timing Report** sau synthesis. N·∫øu c√≥ **negative slack** nghƒ©a l√† timing violation."

### üìù H√¨nh minh h·ªça:
```
        ‚Üê‚îÄ Setup ‚îÄ‚Üí‚Üê‚îÄ Hold ‚îÄ‚Üí
                   ‚îÇ
Data:  ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
                   ‚îÇ
Clock: ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÇ ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
                ‚îî‚îÄ‚î¥‚îÄ‚îò
                  ‚Üë
             Rising Edge
```

---

## ‚ùì "Flip-flop kh√°c Latch th·∫ø n√†o?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> | | Flip-flop | Latch |
> |---|---|---|
> | **Trigger** | Edge-triggered (c·∫°nh l√™n/xu·ªëng) | Level-triggered (m·ª©c cao/th·∫•p) |
> | **Timing** | D·ªÖ ki·ªÉm so√°t, predictable | Kh√≥ ki·ªÉm so√°t, c√≥ th·ªÉ transparent |
> | **FPGA** | ƒê∆∞·ª£c ∆∞u ti√™n s·ª≠ d·ª•ng | **Tr√°nh d√πng** - g√¢y timing issues |
>
> "Trong FPGA design, em lu√¥n d√πng **Flip-flop** (always @posedge clk). Latch ch·ªâ xu·∫•t hi·ªán khi code kh√¥ng ƒë√∫ng - v√≠ d·ª• thi·∫øu default trong case statement."

---

# PH·∫¶N C: C√ÇU H·ªéI V·ªÄ PROJECT

---

## üéØ PROJECT 1: SMART VENDING MACHINE

### ‚ùì [D·ªÑ] "V·∫Ω State Diagram v√† gi·∫£i th√≠ch t·ª´ng state"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> *[V·∫Ω l√™n b·∫£ng]*
> ```
>     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
>     ‚îÇ                                      ‚îÇ
>     ‚ñº                                      ‚îÇ
> ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  coin   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê          ‚îÇ
> ‚îÇ  IDLE  ‚îÇ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ ACCUMULATE ‚îÇ          ‚îÇ
> ‚îî‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îò         ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò          ‚îÇ
>     ‚îÇ                    ‚îÇ item_sel        ‚îÇ
>     ‚îÇ cancel             ‚ñº                 ‚îÇ
>     ‚îÇ              ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê            ‚îÇ
>     ‚îÇ              ‚îÇ  SELECT  ‚îÇ            ‚îÇ
>     ‚îÇ              ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò            ‚îÇ
>     ‚îÇ         ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê        ‚îÇ
>     ‚îÇ   balance >= price    balance < price‚îÇ
>     ‚îÇ         ‚ñº                   ‚ñº        ‚îÇ
>     ‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê       ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê     ‚îÇ
>     ‚îÇ   ‚îÇ DISPENSE ‚îÇ       ‚îÇ  ERROR  ‚îÇ     ‚îÇ
>     ‚îÇ   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò       ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îò     ‚îÇ
>     ‚îÇ        ‚îÇ                  ‚îÇ          ‚îÇ
>     ‚îÇ        ‚ñº                  ‚îÇ          ‚îÇ
>     ‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê            ‚îÇ          ‚îÇ
>     ‚îî‚îÄ‚îÄ‚ñ∂‚îÇ  CHANGE  ‚îÇ‚óÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò          ‚îÇ
>         ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                       ‚îÇ
>              ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
> ```
>
> - **IDLE**: Ch·ªù ti·ªÅn, clear outputs
> - **ACCUMULATE**: C·ªông ti·ªÅn v√†o balance
> - **SELECT**: Ki·ªÉm tra ƒë·ªß ti·ªÅn kh√¥ng
> - **DISPENSE**: Xu·∫•t h√†ng, tr·ª´ ti·ªÅn
> - **CHANGE**: Tr·∫£ ti·ªÅn th·ª´a
> - **ERROR**: B√°o l·ªói thi·∫øu ti·ªÅn

---

### ‚ùì [TRUNG B√åNH] "Self-Checking Testbench ho·∫°t ƒë·ªông th·∫ø n√†o?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "Thay v√¨ nh√¨n waveform b·∫±ng m·∫Øt, em vi·∫øt testbench **t·ª± ƒë·ªông so s√°nh** output v·ªõi expected value:
>
> ```verilog
> if (balance == expected_balance && 
>     dispense == expected_dispense)
>     $display("[PASS] Test %0d", test_num);
> else
>     $display("[FAIL] Test %0d", test_num);
> ```
>
> Em test **8 corner cases**:
> 1. Insufficient funds
> 2. Exact change
> 3. Change calculation
> 4. Cancel with zero balance
> 5. Cancel with balance (refund)
> 6. **Overflow protection** (balance > 99)
> 7. Select without coin
> 8. **Async reset** mid-transaction"

---

### ‚ùì [KH√ì] "N·∫øu user nh·∫•n 'Ch·ªçn m√≥n' v√† 'H·ªßy' c√πng l√∫c th√¨ sao?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "ƒê√¢y l√† **race condition**. Trong design c·ªßa em, em x·ª≠ l√Ω b·∫±ng **Priority Encoding**:
>
> ```verilog
> if (cancel)           // Cancel c√≥ priority cao nh·∫•t
>     next_state = CHANGE;
> else if (item_sel != 0) 
>     next_state = SELECT;
> ```
>
> Cancel lu√¥n ƒë∆∞·ª£c ∆∞u ti√™n v√¨ user mu·ªën l·∫•y l·∫°i ti·ªÅn l√† **safety-critical** - gi·ªëng nh∆∞ Brake Override trong √¥ t√¥.
>
> N·∫øu c·∫ßn x·ª≠ l√Ω ph·ª©c t·∫°p h∆°n, em c√≥ th·ªÉ th√™m **Arbiter module** ƒë·ªÉ quy·∫øt ƒë·ªãnh input n√†o ƒë∆∞·ª£c x·ª≠ l√Ω tr∆∞·ªõc."

---

## üìü PROJECT 2: FPGA 7-SEGMENT COUNTER

### ‚ùì [D·ªÑ] "T·∫°i sao d√πng 74HC595 Shift Register?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "ƒê·ªÉ **t·ªëi ∆∞u I/O pins**. 
>
> - N·ªëi tr·ª±c ti·∫øp: 4 digit √ó 8 segment = **32 pins**
> - D√πng 74HC595: Ch·ªâ c·∫ßn **3 pins** (DIO, SCLK, RCLK)
>
> 74HC595 nh·∫≠n data **serial** qua SPI protocol v√† output **parallel** 8-bit. Em cascade 2 con 74HC595 ƒë·ªÉ c√≥ 16-bit output (8 segment + 4 digit select)."

---

### ‚ùì [TRUNG B√åNH] "T·∫ßn s·ªë qu√©t bao nhi√™u ƒë·ªÉ kh√¥ng nh·∫•p nh√°y?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "M·∫Øt ng∆∞·ªùi c√≥ **Persistence of Vision** kho·∫£ng 16ms (~60Hz). ƒê·ªÉ kh√¥ng nh·∫•p nh√°y, m·ªói digit ph·∫£i ƒë∆∞·ª£c refresh √≠t nh·∫•t 60 l·∫ßn/gi√¢y.
>
> V·ªõi 4 digits: 60Hz √ó 4 = **240Hz minimum**
>
> Clock 100MHz √∑ 240Hz = **~416,667**
>
> Nh∆∞ng th·ª±c t·∫ø em chia cho **100,000** ƒë·ªÉ c√≥ **1kHz** refresh rate - ƒë·ªß an to√†n v√† ƒë·ªÉ margin cho timing."

---

### ‚ùì [KH√ì] "Em g·∫∑p timing violation g√¨ khi synthesis?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "V·ªõi project ƒë∆°n gi·∫£n n√†y, em **kh√¥ng g·∫∑p timing violation** v√¨:
> - Logic kh√¥ng s√¢u (few levels of LUT)
> - Clock 100MHz c√≥ period 10ns - r·∫•t tho·∫£i m√°i cho Zynq-7000
>
> Nh∆∞ng em v·∫´n check **Timing Summary** sau synthesis. N·∫øu c√≥ negative slack, em s·∫Ω:
> 1. **Pipeline** ƒë∆∞·ªùng critical path
> 2. **Retiming** ƒë·ªÉ balance logic
> 3. Ho·∫∑c gi·∫£m clock frequency
>
> Em hi·ªÉu r·∫±ng trong production, **timing closure** l√† phase quan tr·ªçng nh·∫•t."

---

## üöó PROJECT 3: AUTOSPEED-CONTROL

### ‚ùì [D·ªÑ] "Unit Test l√† g√¨?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "**Unit Test** ki·ªÉm tra **t·ª´ng module ƒë·ªôc l·∫≠p**. V√≠ d·ª• test ri√™ng Throttle logic, test ri√™ng Brake logic.
>
> **Integration Test** ki·ªÉm tra **nhi·ªÅu modules k·∫øt h·ª£p** - v√≠ d·ª• Throttle + Brake + Gear ho·∫°t ƒë·ªông c√πng nhau.
>
> Em d√πng **Unit Test** tr∆∞·ªõc ƒë·ªÉ catch bug s·ªõm. Sau khi pass h·∫øt m·ªõi ch·∫°y Integration Test."

---

### ‚ùì [TRUNG B√åNH] "Brake Override ho·∫°t ƒë·ªông th·∫ø n√†o?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "**Brake Override**: Khi ƒë·∫°p phanh, h·ªá th·ªëng **ignore throttle** v√† **cut power** ngay l·∫≠p t·ª©c.
>
> ```cpp
> if (brake_pressed) {
>     throttle_output = 0;  // Force throttle to 0
>     engine_power = 0;     // Cut engine power
> }
> ```
>
> ƒê√¢y l√† **safety-critical feature** sau v·ª• Toyota recall 2009-2011. Em test case n√†y v·ªõi input:
> - Throttle = 100%
> - Brake = pressed
> - Expected: Throttle output = **0%** (kh√¥ng ph·∫£i 100%)"

---

### ‚ùì [KH√ì] "Hardware Verify kh√°c Software Verify th·∫ø n√†o?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> | | Software (C++) | Hardware (Verilog) |
> |---|---|---|
> | **Execution** | Tu·∫ßn t·ª± | **Song song** |
> | **Timing** | Kh√¥ng quan tr·ªçng | **Critical** (clock cycles) |
> | **State** | Variables | **Flip-flops** |
> | **Debug** | Breakpoint, step | **Waveform** |
> | **Coverage** | Line/Branch | **FSM states, toggles** |
>
> "Verify ph·∫ßn c·ª©ng ph·ª©c t·∫°p h∆°n v√¨ m·ªçi th·ª© ch·∫°y **concurrent**. M·ªôt bug c√≥ th·ªÉ ch·ªâ xu·∫•t hi·ªán ·ªü **clock cycle th·ª© 1 tri·ªáu** - n√™n c·∫ßn **automated testbench** thay v√¨ test manual."

---

# PH·∫¶N D: C√ÇU H·ªéI "B·∫™Y"

---

## ‚ùì "Em c√≥ bi·∫øt UVM kh√¥ng?"

### ‚úÖ C√¢u tr·∫£ l·ªùi (th√†nh th·∫≠t):
> "Em bi·∫øt **UVM (Universal Verification Methodology)** l√† chu·∫©n c√¥ng nghi·ªáp s·ª≠ d·ª•ng **SystemVerilog OOP** ƒë·ªÉ t·∫°o reusable testbench. 
>
> Hi·ªán t·∫°i em n·∫Øm ch·∫Øc Verilog testbench c∆° b·∫£n. Em ƒëang t·ª± h·ªçc th√™m v·ªÅ **SystemVerilog classes** v√† **constrained random** ƒë·ªÉ ti·∫øp c·∫≠n UVM.
>
> Em hi·ªÉu FPT Semiconductor c√≥ training program - em r·∫•t mong ƒë∆∞·ª£c h·ªçc UVM ch√≠nh th·ª©c t·∫°i ƒë√¢y."

### üí° T·∫°i sao tr·∫£ l·ªùi nh∆∞ v·∫≠y?
- Th√†nh th·∫≠t: kh√¥ng bi·∫øt th√¨ n√≥i kh√¥ng bi·∫øt
- Th·ªÉ hi·ªán ƒëang t·ª± h·ªçc: proactive attitude
- M·ªü ƒë∆∞·ªùng cho h·ªç training: cho th·∫•y willing to learn

---

## ‚ùì "Kh√≥ khƒÉn l·ªõn nh·∫•t trong project l√† g√¨?"

### ‚úÖ C√¢u tr·∫£ l·ªùi:
> "V·ªõi Vending Machine, bug kh√≥ nh·∫•t l√† **FSM b·ªã k·∫πt ·ªü state ERROR**. 
>
> Nguy√™n nh√¢n: Em thi·∫øu transition t·ª´ ERROR v·ªÅ IDLE.
>
> C√°ch debug: Em soi **waveform**, th·∫•y `state_out` stuck ·ªü gi√° tr·ªã 5 (ERROR). Check code th√¨ ph√°t hi·ªán case ERROR kh√¥ng c√≥ `next_state = IDLE`.
>
> B√†i h·ªçc: Lu√¥n **v·∫Ω State Diagram ƒë·∫ßy ƒë·ªß** tr∆∞·ªõc khi code, v√† **check m·ªçi state ƒë·ªÅu c√≥ exit path**."

---

# PH·∫¶N E: CHECKLIST TR∆Ø·ªöC PH·ªéNG V·∫§N

- [ ] Thu·ªôc l√≤ng: Blocking vs Non-blocking
- [ ] Thu·ªôc l√≤ng: Moore vs Mealy
- [ ] V·∫Ω ƒë∆∞·ª£c: State Diagram Vending Machine (30 gi√¢y)
- [ ] Gi·∫£i th√≠ch ƒë∆∞·ª£c: T·∫°i sao b·ªè Y khoa
- [ ] Mang theo: Laptop c√≥ Vivado + project
- [ ] M·ªü s·∫µn: Waveform c·ªßa Vending Machine
- [ ] M·∫∑c: √Åo s∆° mi, kh√¥ng c·∫ßn vest

---

**üéØ GOOD LUCK!**
