;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 72, 0
	JMN 0, <402
	SUB 2, @0
	SUB <0, @2
	SPL 0, <402
	CMP #0, -40
	SPL 72, 1
	SPL 72, 1
	SUB @-127, 100
	SLT 210, 0
	SLT 2, @0
	MOV 512, @510
	JMP 72
	SUB 72, 0
	SLT 2, @0
	ADD 210, 30
	SPL @300, 90
	SPL <-122, <100
	SLT 2, @0
	SLT 2, @0
	SUB 3, 21
	JMP -147, 100
	SLT 30, 9
	ADD 883, 21
	JMP -147, 100
	SUB #-12, @-6
	SUB #-12, @-6
	JMZ 0, 906
	JMP -147, 100
	JMP <-127, 100
	ADD 3, 21
	ADD #270, <1
	SUB 30, 216
	CMP 2, @0
	JMZ @503, 20
	SPL 0, <401
	JMN 0, <402
	JMN 0, <402
	CMP -207, <-120
	SPL -127, 100
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
