

================================================================
== Vivado HLS Report for 'feistel'
================================================================
* Date:           Tue Nov 19 22:53:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_Setkey_Encrypt_Opt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    114|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       2|    114|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln133_fu_150_p2        |     +    |      0|  0|  39|          32|          32|
    |ap_return                  |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln133_fu_156_p2        |    xor   |      0|  0|  32|          32|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 114|          98|          99|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    feistel   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    feistel   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    feistel   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    feistel   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    feistel   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    feistel   | return value |
|ap_return     | out |   32| ap_ctrl_hs |    feistel   | return value |
|x             |  in |   32|   ap_none  |       x      |    scalar    |
|S_0_address0  | out |    8|  ap_memory |      S_0     |     array    |
|S_0_ce0       | out |    1|  ap_memory |      S_0     |     array    |
|S_0_q0        |  in |   32|  ap_memory |      S_0     |     array    |
|S_1_address0  | out |    8|  ap_memory |      S_1     |     array    |
|S_1_ce0       | out |    1|  ap_memory |      S_1     |     array    |
|S_1_q0        |  in |   32|  ap_memory |      S_1     |     array    |
|S_2_address0  | out |    8|  ap_memory |      S_2     |     array    |
|S_2_ce0       | out |    1|  ap_memory |      S_2     |     array    |
|S_2_q0        |  in |   32|  ap_memory |      S_2     |     array    |
|S_3_address0  | out |    8|  ap_memory |      S_3     |     array    |
|S_3_ce0       | out |    1|  ap_memory |      S_3     |     array    |
|S_3_q0        |  in |   32|  ap_memory |      S_3     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

